---------------------------------------------
-                  QUARTUS                  -
---------------------------------------------
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Nov 11 14:52:06 2016
Info: Command: quartus_sh --flow compile raytracing
Info: Quartus(args): compile raytracing
Info: Project Name = C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/quartus/raytracing
Info: Revision Name = raytracing
Info (293032): Detected changes in source files.
    Info (293027): Source file: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/quartus/raytracing.qsys has changed.
Info (293032): Detected changes in source files.
    Info (293027): Source file: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/quartus/raytracing.qsys has changed.
Info (293032): Detected changes in source files.
    Info (293027): Source file: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/quartus/raytracing.qsys has changed.
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 11 14:52:20 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off raytracing -c raytracing
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "raytracing.qsys"
Info (12250): 2016.11.11.14:53:28 Progress: Loading quartus/raytracing.qsys
Info (12250): 2016.11.11.14:53:30 Progress: Reading input file
Info (12250): 2016.11.11.14:53:31 Progress: Adding altpll [altpll 16.0]
Info (12250): 2016.11.11.14:53:36 Progress: Parameterizing module altpll
Info (12250): 2016.11.11.14:53:36 Progress: Adding ci_div [ci_div 1.0]
Info (12250): 2016.11.11.14:53:37 Progress: Parameterizing module ci_div
Info (12250): 2016.11.11.14:53:37 Progress: Adding ci_mul [ci_mul 1.0]
Info (12250): 2016.11.11.14:53:37 Progress: Parameterizing module ci_mul
Info (12250): 2016.11.11.14:53:37 Progress: Adding clk_50 [clock_source 16.0]
Info (12250): 2016.11.11.14:53:37 Progress: Parameterizing module clk_50
Info (12250): 2016.11.11.14:53:37 Progress: Adding clock_bridge [altera_clock_bridge 16.0]
Info (12250): 2016.11.11.14:53:37 Progress: Parameterizing module clock_bridge
Info (12250): 2016.11.11.14:53:37 Progress: Adding framereader [alt_vip_vfr 14.0]
Info (12250): 2016.11.11.14:53:38 Progress: Parameterizing module framereader
Info (12250): 2016.11.11.14:53:38 Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Info (12250): 2016.11.11.14:53:38 Progress: Parameterizing module jtag_uart
Info (12250): 2016.11.11.14:53:38 Progress: Adding ltm [alt_vip_itc 14.0]
Info (12250): 2016.11.11.14:53:39 Progress: Parameterizing module ltm
Info (12250): 2016.11.11.14:53:39 Progress: Adding mm_avalon_sqrt_0 [mm_avalon_sqrt 1.0]
Info (12250): 2016.11.11.14:53:39 Progress: Parameterizing module mm_avalon_sqrt_0
Info (12250): 2016.11.11.14:53:39 Progress: Adding nios2 [altera_nios2_gen2 16.0]
Info (12250): 2016.11.11.14:53:39 Progress: Parameterizing module nios2
Info (12250): 2016.11.11.14:53:39 Progress: Adding onchip_ram [altera_avalon_onchip_memory2 16.0]
Info (12250): 2016.11.11.14:53:39 Progress: Parameterizing module onchip_ram
Info (12250): 2016.11.11.14:53:39 Progress: Adding sdram [altera_avalon_new_sdram_controller 16.0]
Info (12250): 2016.11.11.14:53:40 Progress: Parameterizing module sdram
Info (12250): 2016.11.11.14:53:40 Progress: Adding systimer [altera_avalon_timer 16.0]
Info (12250): 2016.11.11.14:53:40 Progress: Parameterizing module systimer
Info (12250): 2016.11.11.14:53:40 Progress: Building connections
Info (12250): 2016.11.11.14:53:40 Progress: Parameterizing connections
Info (12250): 2016.11.11.14:53:40 Progress: Validating
Info (12250): 2016.11.11.14:53:43 Progress: Done reading input file
Warning (12251): Raytracing.framereader: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info (12250): Raytracing.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): Raytracing.altpll: altpll.scandone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Raytracing.altpll: altpll.scandata_conduit must be exported, or connected to a matching conduit.
Warning (12251): Raytracing.altpll: altpll.configupdate_conduit must be exported, or connected to a matching conduit.
Warning (12251): Raytracing.altpll: altpll.scandataout_conduit must be exported, or connected to a matching conduit.
Warning (12251): Raytracing.altpll: altpll.scanclkena_conduit must be exported, or connected to a matching conduit.
Info (12250): Raytracing: Generating raytracing "raytracing" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5
Warning (12251): Raytracing: "No matching role found for nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning (12251): Raytracing: "No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): Raytracing: "No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info (12250): Altpll: Error while generating raytracing_altpll.v : 1 : Illegal port or parameter name scandone
Info (12250): Illegal port or parameter name scanclkena
Info (12250): Illegal port or parameter name scandataout
Info (12250): Illegal port or parameter name configupdate
Info (12250): Illegal port or parameter name scandata
Info (12250): Child process exited abnormally
Info (12250): Altpll: Illegal port or parameter name scandone
Info (12250): Illegal port or parameter name scanclkena
Info (12250): Illegal port or parameter name scandataout
Info (12250): Illegal port or parameter name configupdate
Info (12250): Illegal port or parameter name scandata
Info (12250): Child process exited abnormally
Info (12250):     while executing
Info (12250): "exec C:/altera_lite/16.0/quartus/bin64/clearbox altpll_avalon device_family=CYCLONEIVE CBX_FILE=raytracing_altpll.v -f cbxcmdln_1478872443177742"
Info (12250):     ("eval" body line 1)
Info (12250):     invoked from within
Info (12250): "eval exec $cbx_cmd "
Error (12252): Altpll: File C:/Users/Florian/AppData/Local/Temp/alt7116_1201362699646336000.dir/0001_sopcgen/raytracing_altpll.v written by generation callback did not contain a module called raytracing_altpll
Error (12252): Altpll: C:\Users\Florian\AppData\Local\Temp\alt7116_1201362699646336000.dir\0001_sopcgen\raytracing_altpll.v (Das System kann die angegebene Datei nicht finden)
Info (12250): Altpll: "raytracing" instantiated altpll "altpll"
Error (12252): Generation stopped, 21 or more modules remaining
Info (12250): Raytracing: Done "raytracing" with 19 modules, 1 files
Info (12249): Finished elaborating Qsys system entity "raytracing.qsys"
Info (12021): Found 2 design units, including 0 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/math_pkg.vhd
    Info (12022): Found design unit 1: math_pkg File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/math_pkg.vhd Line: 20
    Info (12022): Found design unit 2: math_pkg-body File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/math_pkg.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/lpm_div_gen.vhd
    Info (12022): Found design unit 1: lpm_div_gen-SYN File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/lpm_div_gen.vhd Line: 56
    Info (12023): Found entity 1: lpm_div_gen File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/lpm_div_gen.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/ci_div.vhd
    Info (12022): Found design unit 1: ci_div-arch File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/ci_div.vhd Line: 29
    Info (12023): Found entity 1: ci_div File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/ci_div.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/alt_fwft_fifo.vhd
    Info (12022): Found design unit 1: alt_fwft_fifo-SYN File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/alt_fwft_fifo.vhd Line: 31
    Info (12023): Found entity 1: alt_fwft_fifo File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/alt_fwft_fifo.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/top.vhd
    Info (12022): Found design unit 1: top-arch File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/top.vhd Line: 32
    Info (12023): Found entity 1: top File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/top.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/raytracing/raytracing.v
    Info (12023): Found entity 1: raytracing File: C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/quartus/db/ip/raytracing/raytracing.v Line: 6
Info (12127): Elaborating entity "top" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 10 warnings
    Error: Peak virtual memory: 852 megabytes
    Error: Processing ended: Fri Nov 11 14:54:13 2016
    Error: Elapsed time: 00:01:53
    Error: Total CPU time (on all processors): 00:02:46
Error (293001): Quartus Prime Full Compilation was unsuccessful. 6 errors, 10 warnings
Error: Flow compile (for project C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/quartus/raytracing) was not successful
Error: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

Error (23031): Evaluation of Tcl script c:/altera_lite/16.0/quartus/common/tcl/internal/qsh_flow.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 13 errors, 10 warnings
    Error: Peak virtual memory: 478 megabytes
    Error: Processing ended: Fri Nov 11 14:54:13 2016
    Error: Elapsed time: 00:02:07
    Error: Total CPU time (on all processors): 00:00:02
