#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a83d788740 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
P_0x55a83d760070 .param/l "ALU_OP_SIZE" 0 2 4, +C4<00000000000000000000000000000011>;
P_0x55a83d7600b0 .param/l "REG_ADDR_SIZE" 0 2 4, +C4<00000000000000000000000000000011>;
P_0x55a83d7600f0 .param/l "WORD_SIZE" 0 2 4, +C4<00000000000000000000000000010000>;
v0x55a83d7bc600_0 .var "ALU_in2_mux", 0 0;
v0x55a83d7bc6f0_0 .var "ALU_out_write", 0 0;
v0x55a83d7bc7c0_0 .var "IR_write", 0 0;
v0x55a83d7bc8c0_0 .var "PC_mux", 1 0;
v0x55a83d7bc9b0_0 .var "PC_write", 0 0;
v0x55a83d7bcaa0_0 .var "clk", 0 0;
v0x55a83d7bcb90_0 .var "data_in_mux", 1 0;
v0x55a83d7bcc80_0 .var "mem_out_mux", 0 0;
v0x55a83d7bcd20_0 .net "memory_addr", 15 0, v0x55a83d7b4620_0;  1 drivers
v0x55a83d7bce50_0 .var "memory_addr_mux", 1 0;
v0x55a83d7bcf40_0 .var "memory_in", 15 0;
v0x55a83d7bd030_0 .net "memory_out", 15 0, L_0x55a83d7cf3d0;  1 drivers
v0x55a83d7bd0d0_0 .net "opcode", 4 0, L_0x55a83d7cdf90;  1 drivers
v0x55a83d7bd1c0_0 .var "reg_buff1_write", 0 0;
v0x55a83d7bd2b0_0 .var "reg_buff2_write", 0 0;
v0x55a83d7bd3a0_0 .var "reg_write", 0 0;
v0x55a83d7bd490_0 .net "status_reg", 15 0, v0x55a83d7bbe20_0;  1 drivers
v0x55a83d7bd640_0 .var "status_reg_write", 0 0;
S_0x55a83d793340 .scope task, "clock" "clock" 2 77, 2 77 0, S_0x55a83d788740;
 .timescale 0 0;
TD_cpu_tb.clock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a83d7bcaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bcaa0_0, 0, 1;
    %delay 10, 0;
    %fork TD_cpu_tb.dont_write, S_0x55a83d7bc240;
    %join;
    %end;
S_0x55a83d78cd30 .scope module, "cpu" "CPU" 2 25, 3 1 0, S_0x55a83d788740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ALU_in2_mux"
    .port_info 2 /INPUT 1 "mem_out_mux"
    .port_info 3 /INPUT 2 "PC_mux"
    .port_info 4 /INPUT 2 "memory_addr_mux"
    .port_info 5 /INPUT 2 "data_in_mux"
    .port_info 6 /INPUT 1 "reg_buff1_write"
    .port_info 7 /INPUT 1 "reg_buff2_write"
    .port_info 8 /INPUT 1 "status_reg_write"
    .port_info 9 /INPUT 1 "ALU_out_write"
    .port_info 10 /INPUT 1 "reg_write"
    .port_info 11 /INPUT 1 "PC_write"
    .port_info 12 /INPUT 1 "IR_write"
    .port_info 13 /INPUT 16 "memory_in"
    .port_info 14 /OUTPUT 16 "memory_addr"
    .port_info 15 /OUTPUT 16 "memory_out"
    .port_info 16 /OUTPUT 5 "opcode"
    .port_info 17 /OUTPUT 16 "status_reg"
P_0x55a83d76c320 .param/l "ALU_OP_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x55a83d76c360 .param/l "REG_ADDR_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x55a83d76c3a0 .param/l "WORD_SIZE" 0 3 7, +C4<00000000000000000000000000010000>;
L_0x55a83d7ce7b0 .functor AND 1, v0x55a83d7bcaa0_0, v0x55a83d7bc6f0_0, C4<1>, C4<1>;
L_0x55a83d7cf510 .functor AND 1, v0x55a83d7bcaa0_0, v0x55a83d7bc7c0_0, C4<1>, C4<1>;
L_0x55a83d7cf610 .functor AND 1, v0x55a83d7bcaa0_0, v0x55a83d7bc9b0_0, C4<1>, C4<1>;
o0x7fe0794d2468 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x55a83d7b9590_0 .net "ALU_flags", 15 0, o0x7fe0794d2468;  0 drivers
v0x55a83d7b96a0_0 .net "ALU_in2", 15 0, L_0x55a83d7cd8d0;  1 drivers
v0x55a83d7b9770_0 .net "ALU_in2_mux", 0 0, v0x55a83d7bc600_0;  1 drivers
v0x55a83d7b9840_0 .net "ALU_op", 2 0, L_0x55a83d7ce140;  1 drivers
v0x55a83d7b98e0_0 .net "ALU_out", 15 0, v0x55a83d7b5b80_0;  1 drivers
v0x55a83d7b99f0_0 .var "ALU_out_buff", 15 0;
v0x55a83d7b9ae0_0 .net "ALU_out_write", 0 0, v0x55a83d7bc6f0_0;  1 drivers
v0x55a83d7b9ba0_0 .net "IR_write", 0 0, v0x55a83d7bc7c0_0;  1 drivers
v0x55a83d7b9c60_0 .var "PC", 15 0;
v0x55a83d7b9db0_0 .net "PC_in_wire", 15 0, v0x55a83d7b5070_0;  1 drivers
v0x55a83d7b9e70_0 .net "PC_mux", 1 0, v0x55a83d7bc8c0_0;  1 drivers
v0x55a83d7b9f10_0 .net "PC_write", 0 0, v0x55a83d7bc9b0_0;  1 drivers
v0x55a83d7b9fb0_0 .net *"_s11", 31 0, L_0x55a83d7ced10;  1 drivers
L_0x7fe079489210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a83d7ba090_0 .net *"_s14", 15 0, L_0x7fe079489210;  1 drivers
L_0x7fe079489258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55a83d7ba170_0 .net/2u *"_s15", 31 0, L_0x7fe079489258;  1 drivers
v0x55a83d7ba250_0 .net *"_s17", 31 0, L_0x55a83d7cee90;  1 drivers
L_0x7fe0794892a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55a83d7ba330_0 .net *"_s24", 4 0, L_0x7fe0794892a0;  1 drivers
L_0x7fe0794892e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a83d7ba4e0_0 .net/2s *"_s26", 31 0, L_0x7fe0794892e8;  1 drivers
L_0x7fe079489018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a83d7ba580_0 .net *"_s3", 7 0, L_0x7fe079489018;  1 drivers
L_0x7fe079489330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55a83d7ba660_0 .net *"_s33", 7 0, L_0x7fe079489330;  1 drivers
v0x55a83d7ba740_0 .net *"_s38", 0 0, L_0x55a83d7ce7b0;  1 drivers
v0x55a83d7ba820_0 .net *"_s44", 0 0, L_0x55a83d7cf510;  1 drivers
v0x55a83d7ba900_0 .net *"_s48", 0 0, L_0x55a83d7cf610;  1 drivers
v0x55a83d7ba9e0_0 .net *"_s5", 15 0, L_0x55a83d7bd780;  1 drivers
L_0x7fe079489060 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x55a83d7baac0_0 .net *"_s8", 10 0, L_0x7fe079489060;  1 drivers
v0x55a83d7baba0_0 .net "clk", 0 0, v0x55a83d7bcaa0_0;  1 drivers
v0x55a83d7bac40_0 .net "data_in", 15 0, v0x55a83d7b82a0_0;  1 drivers
v0x55a83d7bad30_0 .net "data_in_mux", 1 0, v0x55a83d7bcb90_0;  1 drivers
v0x55a83d7badf0_0 .net "imm1", 10 0, L_0x55a83d7cdd70;  1 drivers
v0x55a83d7baec0_0 .net "imm2", 7 0, L_0x55a83d7cde10;  1 drivers
v0x55a83d7baf90_0 .net "imm3", 4 0, L_0x55a83d7cdeb0;  1 drivers
v0x55a83d7bb060_0 .var "inst_reg", 15 0;
v0x55a83d7bb130_0 .net "mem_out_mux", 0 0, v0x55a83d7bcc80_0;  1 drivers
v0x55a83d7ba3d0_0 .net "memory_addr", 15 0, v0x55a83d7b4620_0;  alias, 1 drivers
v0x55a83d7bb3e0_0 .net "memory_addr_mux", 1 0, v0x55a83d7bce50_0;  1 drivers
v0x55a83d7bb4b0_0 .net "memory_in", 15 0, v0x55a83d7bcf40_0;  1 drivers
v0x55a83d7bb580_0 .net "memory_out", 15 0, L_0x55a83d7cf3d0;  alias, 1 drivers
v0x55a83d7bb620_0 .net "opcode", 4 0, L_0x55a83d7cdf90;  alias, 1 drivers
v0x55a83d7bb710_0 .net "reg_addr1", 2 0, L_0x55a83d7ce4e0;  1 drivers
v0x55a83d7bb800_0 .net "reg_addr2", 2 0, L_0x55a83d7ce820;  1 drivers
v0x55a83d7bb910_0 .net "reg_addr_in", 2 0, L_0x55a83d7ceb90;  1 drivers
v0x55a83d7bba20_0 .net "reg_buff1", 15 0, v0x55a83d7b8ee0_0;  1 drivers
v0x55a83d7bbb70_0 .net "reg_buff1_write", 0 0, v0x55a83d7bd1c0_0;  1 drivers
v0x55a83d7bbc10_0 .net "reg_buff2", 15 0, v0x55a83d7b8f80_0;  1 drivers
v0x55a83d7bbcb0_0 .net "reg_buff2_write", 0 0, v0x55a83d7bd2b0_0;  1 drivers
v0x55a83d7bbd50_0 .net "reg_write", 0 0, v0x55a83d7bd3a0_0;  1 drivers
v0x55a83d7bbe20_0 .var "status_reg", 15 0;
v0x55a83d7bbec0_0 .net "status_reg_write", 0 0, v0x55a83d7bd640_0;  1 drivers
E_0x55a83d791e80 .event posedge, L_0x55a83d7cf610;
E_0x55a83d7647f0 .event posedge, L_0x55a83d7cf510;
E_0x55a83d78a8c0 .event posedge, L_0x55a83d7ce7b0;
L_0x55a83d7bd6e0 .concat [ 8 8 0 0], L_0x55a83d7cde10, L_0x7fe079489018;
L_0x55a83d7bd780 .concat [ 5 11 0 0], L_0x55a83d7cdeb0, L_0x7fe079489060;
L_0x55a83d7cd8d0 .functor MUXZ 16, L_0x55a83d7bd780, v0x55a83d7b8f80_0, v0x55a83d7bc600_0, C4<>;
L_0x55a83d7ced10 .concat [ 16 16 0 0], v0x55a83d7b9c60_0, L_0x7fe079489210;
L_0x55a83d7cee90 .arith/sum 32, L_0x55a83d7ced10, L_0x7fe079489258;
L_0x55a83d7cef80 .part L_0x55a83d7cee90, 0, 16;
L_0x55a83d7cf070 .concat [ 11 5 0 0], L_0x55a83d7cdd70, L_0x7fe0794892a0;
L_0x55a83d7cf160 .part L_0x7fe0794892e8, 0, 16;
L_0x55a83d7cf2a0 .concat [ 8 8 0 0], L_0x55a83d7cde10, L_0x7fe079489330;
L_0x55a83d7cf3d0 .functor MUXZ 16, v0x55a83d7b8f80_0, v0x55a83d7b8ee0_0, v0x55a83d7bcc80_0, C4<>;
S_0x55a83d78c8f0 .scope module, "Memory_mux2" "mux2" 3 65, 4 1 0, S_0x55a83d78cd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 2 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
    .port_info 4 /INPUT 16 "in2"
    .port_info 5 /INPUT 16 "in3"
P_0x55a83d75ff90 .param/l "WORD_SIZE" 0 4 3, +C4<00000000000000000000000000010000>;
v0x55a83d7205c0_0 .net "in0", 15 0, v0x55a83d7b9c60_0;  1 drivers
v0x55a83d7b4370_0 .net "in1", 15 0, v0x55a83d7b8ee0_0;  alias, 1 drivers
v0x55a83d7b4450_0 .net "in2", 15 0, L_0x55a83d7cf2a0;  1 drivers
v0x55a83d7b4540_0 .net "in3", 15 0, v0x55a83d7b99f0_0;  1 drivers
v0x55a83d7b4620_0 .var "out", 15 0;
v0x55a83d7b4750_0 .net "select", 1 0, v0x55a83d7bce50_0;  alias, 1 drivers
E_0x55a83d791080/0 .event edge, v0x55a83d7b4750_0, v0x55a83d7205c0_0, v0x55a83d7b4370_0, v0x55a83d7b4450_0;
E_0x55a83d791080/1 .event edge, v0x55a83d7b4540_0;
E_0x55a83d791080 .event/or E_0x55a83d791080/0, E_0x55a83d791080/1;
S_0x55a83d7b4930 .scope module, "PC_mux2" "mux2" 3 60, 4 1 0, S_0x55a83d78cd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 2 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
    .port_info 4 /INPUT 16 "in2"
    .port_info 5 /INPUT 16 "in3"
P_0x55a83d7b4b20 .param/l "WORD_SIZE" 0 4 3, +C4<00000000000000000000000000010000>;
v0x55a83d7b4cd0_0 .net "in0", 15 0, L_0x55a83d7cef80;  1 drivers
v0x55a83d7b4dd0_0 .net "in1", 15 0, L_0x55a83d7cf070;  1 drivers
v0x55a83d7b4eb0_0 .net "in2", 15 0, v0x55a83d7b8ee0_0;  alias, 1 drivers
v0x55a83d7b4fb0_0 .net "in3", 15 0, L_0x55a83d7cf160;  1 drivers
v0x55a83d7b5070_0 .var "out", 15 0;
v0x55a83d7b51a0_0 .net "select", 1 0, v0x55a83d7bc8c0_0;  alias, 1 drivers
E_0x55a83d7b4c60/0 .event edge, v0x55a83d7b51a0_0, v0x55a83d7b4cd0_0, v0x55a83d7b4dd0_0, v0x55a83d7b4370_0;
E_0x55a83d7b4c60/1 .event edge, v0x55a83d7b4fb0_0;
E_0x55a83d7b4c60 .event/or E_0x55a83d7b4c60/0, E_0x55a83d7b4c60/1;
S_0x55a83d7b5380 .scope module, "alu" "ALU" 3 46, 5 1 0, S_0x55a83d78cd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /OUTPUT 16 "flags"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /INPUT 16 "in_a"
    .port_info 4 /INPUT 16 "in_b"
P_0x55a83d7b5550 .param/l "OP_SIZE" 0 5 3, +C4<00000000000000000000000000000011>;
P_0x55a83d7b5590 .param/l "WORD_SIZE" 0 5 3, +C4<00000000000000000000000000010000>;
v0x55a83d7b57d0_0 .net "flags", 15 0, o0x7fe0794d2468;  alias, 0 drivers
v0x55a83d7b58d0_0 .net "in_a", 15 0, v0x55a83d7b8ee0_0;  alias, 1 drivers
v0x55a83d7b59e0_0 .net "in_b", 15 0, L_0x55a83d7cd8d0;  alias, 1 drivers
v0x55a83d7b5aa0_0 .net "op", 2 0, L_0x55a83d7ce140;  alias, 1 drivers
v0x55a83d7b5b80_0 .var "out", 15 0;
E_0x55a83d7b5770 .event edge, v0x55a83d7b59e0_0, v0x55a83d7b4370_0, v0x55a83d7b5aa0_0;
S_0x55a83d7b5d50 .scope module, "ir_decode" "ir_decode" 3 54, 6 1 0, S_0x55a83d78cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "instruction_reg"
    .port_info 1 /OUTPUT 3 "reg_addr2"
    .port_info 2 /OUTPUT 3 "reg_addr1"
    .port_info 3 /OUTPUT 3 "reg_addr_in"
    .port_info 4 /OUTPUT 11 "imm1"
    .port_info 5 /OUTPUT 8 "imm2"
    .port_info 6 /OUTPUT 5 "imm3"
    .port_info 7 /OUTPUT 3 "alu_op"
    .port_info 8 /OUTPUT 5 "opcode"
P_0x55a83d7b5f20 .param/l "ALU_OP_SIZE" 0 6 4, +C4<00000000000000000000000000000011>;
P_0x55a83d7b5f60 .param/l "REG_ADDR_SIZE" 0 6 4, +C4<00000000000000000000000000000011>;
P_0x55a83d7b5fa0 .param/l "WORD_SIZE" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x55a83d7b5fe0 .param/l "bl_op" 0 6 28, C4<10100>;
P_0x55a83d7b6020 .param/l "br_op" 0 6 27, C4<11111>;
P_0x55a83d7b6060 .param/l "lr" 0 6 25, C4<111>;
P_0x55a83d7b60a0 .param/l "store_op" 0 6 27, C4<11101>;
P_0x55a83d7b60e0 .param/l "store_r_op" 0 6 28, C4<11001>;
L_0x55a83d7ce420 .functor OR 1, L_0x55a83d7ce1e0, L_0x55a83d7ce2d0, C4<0>, C4<0>;
L_0x7fe0794890a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55a83d7b6610_0 .net/2u *"_s16", 4 0, L_0x7fe0794890a8;  1 drivers
v0x55a83d7b66f0_0 .net *"_s18", 0 0, L_0x55a83d7ce1e0;  1 drivers
L_0x7fe0794890f0 .functor BUFT 1, C4<11101>, C4<0>, C4<0>, C4<0>;
v0x55a83d7b67b0_0 .net/2u *"_s20", 4 0, L_0x7fe0794890f0;  1 drivers
v0x55a83d7b68a0_0 .net *"_s22", 0 0, L_0x55a83d7ce2d0;  1 drivers
v0x55a83d7b6960_0 .net *"_s24", 0 0, L_0x55a83d7ce420;  1 drivers
L_0x7fe079489138 .functor BUFT 1, C4<11001>, C4<0>, C4<0>, C4<0>;
v0x55a83d7b6a70_0 .net/2u *"_s28", 4 0, L_0x7fe079489138;  1 drivers
v0x55a83d7b6b50_0 .net *"_s30", 0 0, L_0x55a83d7ce6c0;  1 drivers
L_0x7fe079489180 .functor BUFT 1, C4<10100>, C4<0>, C4<0>, C4<0>;
v0x55a83d7b6c10_0 .net/2u *"_s34", 4 0, L_0x7fe079489180;  1 drivers
v0x55a83d7b6cf0_0 .net *"_s36", 0 0, L_0x55a83d7ce960;  1 drivers
L_0x7fe0794891c8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55a83d7b6e40_0 .net/2u *"_s38", 2 0, L_0x7fe0794891c8;  1 drivers
v0x55a83d7b6f20_0 .net "alu_op", 2 0, L_0x55a83d7ce140;  alias, 1 drivers
v0x55a83d7b6fe0_0 .net "imm1", 10 0, L_0x55a83d7cdd70;  alias, 1 drivers
v0x55a83d7b70a0_0 .net "imm2", 7 0, L_0x55a83d7cde10;  alias, 1 drivers
v0x55a83d7b7180_0 .net "imm3", 4 0, L_0x55a83d7cdeb0;  alias, 1 drivers
v0x55a83d7b7260_0 .net "instruction_reg", 15 0, v0x55a83d7bb060_0;  1 drivers
v0x55a83d7b7340_0 .net "opcode", 4 0, L_0x55a83d7cdf90;  alias, 1 drivers
v0x55a83d7b7420_0 .net "ra", 2 0, L_0x55a83d7cdab0;  1 drivers
v0x55a83d7b75d0_0 .net "rb", 2 0, L_0x55a83d7cdba0;  1 drivers
v0x55a83d7b7670_0 .net "rc", 2 0, L_0x55a83d7cdc40;  1 drivers
v0x55a83d7b7750_0 .net "reg_addr1", 2 0, L_0x55a83d7ce4e0;  alias, 1 drivers
v0x55a83d7b7830_0 .net "reg_addr2", 2 0, L_0x55a83d7ce820;  alias, 1 drivers
v0x55a83d7b7910_0 .net "reg_addr_in", 2 0, L_0x55a83d7ceb90;  alias, 1 drivers
L_0x55a83d7cdab0 .part v0x55a83d7bb060_0, 0, 3;
L_0x55a83d7cdba0 .part v0x55a83d7bb060_0, 3, 3;
L_0x55a83d7cdc40 .part v0x55a83d7bb060_0, 6, 3;
L_0x55a83d7cdd70 .part v0x55a83d7bb060_0, 0, 11;
L_0x55a83d7cde10 .part v0x55a83d7bb060_0, 3, 8;
L_0x55a83d7cdeb0 .part v0x55a83d7bb060_0, 6, 5;
L_0x55a83d7cdf90 .part v0x55a83d7bb060_0, 11, 5;
L_0x55a83d7ce140 .part L_0x55a83d7cdf90, 0, 3;
L_0x55a83d7ce1e0 .cmp/eq 5, L_0x55a83d7cdf90, L_0x7fe0794890a8;
L_0x55a83d7ce2d0 .cmp/eq 5, L_0x55a83d7cdf90, L_0x7fe0794890f0;
L_0x55a83d7ce4e0 .functor MUXZ 3, L_0x55a83d7cdba0, L_0x55a83d7cdab0, L_0x55a83d7ce420, C4<>;
L_0x55a83d7ce6c0 .cmp/eq 5, L_0x55a83d7cdf90, L_0x7fe079489138;
L_0x55a83d7ce820 .functor MUXZ 3, L_0x55a83d7cdc40, L_0x55a83d7cdab0, L_0x55a83d7ce6c0, C4<>;
L_0x55a83d7ce960 .cmp/eq 5, L_0x55a83d7cdf90, L_0x7fe079489180;
L_0x55a83d7ceb90 .functor MUXZ 3, L_0x55a83d7cdab0, L_0x7fe0794891c8, L_0x55a83d7ce960, C4<>;
S_0x55a83d7b7b10 .scope module, "reg_file_mux" "mux2" 3 41, 4 1 0, S_0x55a83d78cd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 2 "select"
    .port_info 2 /INPUT 16 "in0"
    .port_info 3 /INPUT 16 "in1"
    .port_info 4 /INPUT 16 "in2"
    .port_info 5 /INPUT 16 "in3"
P_0x55a83d7b7ce0 .param/l "WORD_SIZE" 0 4 3, +C4<00000000000000000000000000010000>;
v0x55a83d7b7ef0_0 .net "in0", 15 0, v0x55a83d7b99f0_0;  alias, 1 drivers
v0x55a83d7b8000_0 .net "in1", 15 0, v0x55a83d7bcf40_0;  alias, 1 drivers
v0x55a83d7b80c0_0 .net "in2", 15 0, L_0x55a83d7bd6e0;  1 drivers
v0x55a83d7b81b0_0 .net "in3", 15 0, v0x55a83d7b9c60_0;  alias, 1 drivers
v0x55a83d7b82a0_0 .var "out", 15 0;
v0x55a83d7b83b0_0 .net "select", 1 0, v0x55a83d7bcb90_0;  alias, 1 drivers
E_0x55a83d7b7e60/0 .event edge, v0x55a83d7b83b0_0, v0x55a83d7b4540_0, v0x55a83d7b8000_0, v0x55a83d7b80c0_0;
E_0x55a83d7b7e60/1 .event edge, v0x55a83d7205c0_0;
E_0x55a83d7b7e60 .event/or E_0x55a83d7b7e60/0, E_0x55a83d7b7e60/1;
S_0x55a83d7b8590 .scope module, "registers" "register_file" 3 42, 7 1 0, S_0x55a83d78cd30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "reg_buff1"
    .port_info 1 /OUTPUT 16 "reg_buff2"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 3 "addr1"
    .port_info 4 /INPUT 3 "addr2"
    .port_info 5 /INPUT 3 "addr_in"
    .port_info 6 /INPUT 16 "data_in"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "write_buff1"
    .port_info 9 /INPUT 1 "write_buff2"
P_0x55a83d7b8760 .param/l "REG_NUM" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x55a83d7b87a0 .param/l "WORD_SIZE" 0 7 4, +C4<00000000000000000000000000010000>;
v0x55a83d7b8a70_0 .net "addr1", 2 0, L_0x55a83d7ce4e0;  alias, 1 drivers
v0x55a83d7b8b80_0 .net "addr2", 2 0, L_0x55a83d7ce820;  alias, 1 drivers
v0x55a83d7b8c50_0 .net "addr_in", 2 0, L_0x55a83d7ceb90;  alias, 1 drivers
v0x55a83d7b8d50_0 .net "clk", 0 0, v0x55a83d7bcaa0_0;  alias, 1 drivers
v0x55a83d7b8df0_0 .net "data_in", 15 0, v0x55a83d7b82a0_0;  alias, 1 drivers
v0x55a83d7b8ee0_0 .var "reg_buff1", 15 0;
v0x55a83d7b8f80_0 .var "reg_buff2", 15 0;
v0x55a83d7b9060 .array "reg_file", 0 8, 15 0;
v0x55a83d7b9120_0 .net "write", 0 0, v0x55a83d7bd3a0_0;  alias, 1 drivers
v0x55a83d7b9270_0 .net "write_buff1", 0 0, v0x55a83d7bd1c0_0;  alias, 1 drivers
v0x55a83d7b9330_0 .net "write_buff2", 0 0, v0x55a83d7bd2b0_0;  alias, 1 drivers
E_0x55a83d7b89f0 .event posedge, v0x55a83d7b8d50_0;
S_0x55a83d7bc240 .scope task, "dont_write" "dont_write" 2 86, 2 86 0, S_0x55a83d788740;
 .timescale 0 0;
TD_cpu_tb.dont_write ;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %store/vec4 v0x55a83d7bc7c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a83d7bc9b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a83d7bd3a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a83d7bc6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a83d7bd640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x55a83d7bd2b0_0, 0, 1;
    %store/vec4 v0x55a83d7bd1c0_0, 0, 1;
    %end;
S_0x55a83d7bc3c0 .scope task, "load_ir" "load_ir" 2 68, 2 68 0, S_0x55a83d788740;
 .timescale 0 0;
v0x55a83d7bc540_0 .var "inst", 15 0;
TD_cpu_tb.load_ir ;
    %load/vec4 v0x55a83d7bc540_0;
    %store/vec4 v0x55a83d7bcf40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bc7c0_0, 0, 1;
    %fork TD_cpu_tb.clock, S_0x55a83d793340;
    %join;
    %end;
    .scope S_0x55a83d7b7b10;
T_3 ;
    %wait E_0x55a83d7b7e60;
    %load/vec4 v0x55a83d7b83b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55a83d7b7ef0_0;
    %store/vec4 v0x55a83d7b82a0_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55a83d7b8000_0;
    %store/vec4 v0x55a83d7b82a0_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55a83d7b80c0_0;
    %store/vec4 v0x55a83d7b82a0_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55a83d7b81b0_0;
    %store/vec4 v0x55a83d7b82a0_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a83d7b8590;
T_4 ;
    %wait E_0x55a83d7b89f0;
    %load/vec4 v0x55a83d7b9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55a83d7b8a70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55a83d7b9060, 4;
    %store/vec4 v0x55a83d7b8ee0_0, 0, 16;
T_4.0 ;
    %load/vec4 v0x55a83d7b9330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55a83d7b8b80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55a83d7b9060, 4;
    %store/vec4 v0x55a83d7b8f80_0, 0, 16;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a83d7b8590;
T_5 ;
    %wait E_0x55a83d7b89f0;
    %load/vec4 v0x55a83d7b9120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x55a83d7b8df0_0;
    %load/vec4 v0x55a83d7b8c50_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55a83d7b9060, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55a83d7b5380;
T_6 ;
    %wait E_0x55a83d7b5770;
    %load/vec4 v0x55a83d7b5aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %load/vec4 v0x55a83d7b59e0_0;
    %add;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %load/vec4 v0x55a83d7b59e0_0;
    %sub;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %inv;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %load/vec4 v0x55a83d7b59e0_0;
    %and;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %load/vec4 v0x55a83d7b59e0_0;
    %or;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %load/vec4 v0x55a83d7b59e0_0;
    %xor;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %load/vec4 v0x55a83d7b59e0_0;
    %mul;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55a83d7b58d0_0;
    %load/vec4 v0x55a83d7b59e0_0;
    %div;
    %store/vec4 v0x55a83d7b5b80_0, 0, 16;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55a83d7b4930;
T_7 ;
    %wait E_0x55a83d7b4c60;
    %load/vec4 v0x55a83d7b51a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x55a83d7b4cd0_0;
    %store/vec4 v0x55a83d7b5070_0, 0, 16;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x55a83d7b4dd0_0;
    %store/vec4 v0x55a83d7b5070_0, 0, 16;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x55a83d7b4eb0_0;
    %store/vec4 v0x55a83d7b5070_0, 0, 16;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x55a83d7b4fb0_0;
    %store/vec4 v0x55a83d7b5070_0, 0, 16;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a83d78c8f0;
T_8 ;
    %wait E_0x55a83d791080;
    %load/vec4 v0x55a83d7b4750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x55a83d7205c0_0;
    %store/vec4 v0x55a83d7b4620_0, 0, 16;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x55a83d7b4370_0;
    %store/vec4 v0x55a83d7b4620_0, 0, 16;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55a83d7b4450_0;
    %store/vec4 v0x55a83d7b4620_0, 0, 16;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55a83d7b4540_0;
    %store/vec4 v0x55a83d7b4620_0, 0, 16;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55a83d78cd30;
T_9 ;
    %wait E_0x55a83d78a8c0;
    %load/vec4 v0x55a83d7b98e0_0;
    %store/vec4 v0x55a83d7b99f0_0, 0, 16;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55a83d78cd30;
T_10 ;
    %wait E_0x55a83d7b89f0;
    %load/vec4 v0x55a83d7bbec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55a83d7b9590_0;
    %store/vec4 v0x55a83d7bbe20_0, 0, 16;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55a83d78cd30;
T_11 ;
    %wait E_0x55a83d7647f0;
    %load/vec4 v0x55a83d7bb4b0_0;
    %assign/vec4 v0x55a83d7bb060_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a83d78cd30;
T_12 ;
    %wait E_0x55a83d791e80;
    %load/vec4 v0x55a83d7b9db0_0;
    %assign/vec4 v0x55a83d7b9c60_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a83d788740;
T_13 ;
    %vpi_call 2 32 "$dumpfile", "dump_cpu.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %fork TD_cpu_tb.dont_write, S_0x55a83d7bc240;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bcaa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 61529, 0, 16;
    %store/vec4 v0x55a83d7bc540_0, 0, 16;
    %fork TD_cpu_tb.load_ir, S_0x55a83d7bc3c0;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a83d7bcb90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bd3a0_0, 0, 1;
    %fork TD_cpu_tb.clock, S_0x55a83d793340;
    %join;
    %pushi/vec4 59409, 0, 16;
    %store/vec4 v0x55a83d7bc540_0, 0, 16;
    %fork TD_cpu_tb.load_ir, S_0x55a83d7bc3c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bd1c0_0, 0, 1;
    %fork TD_cpu_tb.clock, S_0x55a83d793340;
    %join;
    %pushi/vec4 61475, 0, 16;
    %store/vec4 v0x55a83d7bc540_0, 0, 16;
    %fork TD_cpu_tb.load_ir, S_0x55a83d7bc3c0;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a83d7bcb90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bd3a0_0, 0, 1;
    %fork TD_cpu_tb.clock, S_0x55a83d793340;
    %join;
    %pushi/vec4 59411, 0, 16;
    %store/vec4 v0x55a83d7bc540_0, 0, 16;
    %fork TD_cpu_tb.load_ir, S_0x55a83d7bc3c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bd1c0_0, 0, 1;
    %fork TD_cpu_tb.clock, S_0x55a83d793340;
    %join;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x55a83d7bc540_0, 0, 16;
    %fork TD_cpu_tb.load_ir, S_0x55a83d7bc3c0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bd1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bd2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bc600_0, 0, 1;
    %fork TD_cpu_tb.clock, S_0x55a83d793340;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a83d7bc6f0_0, 0, 1;
    %fork TD_cpu_tb.clock, S_0x55a83d793340;
    %join;
    %delay 20, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "..//CPU.v";
    "..//mux2.v";
    "..//ALU.v";
    "..//ir_decode.v";
    "..//register_file.v";
