# 👋 Hi, I'm Siddhesh Uttarwar  

🎓 Master’s in Electrical & Computer Engineering @ UCSB (Electronics & Photonics)  
💻 Developer | VLSI Enthusiast | Open Source Contributor  
🌱 Exploring RF/Microwave Circuits, AI in Photonics & Full-Stack Development  

---

## 🚀 Tech Stack  

**Languages:** C | C++ | Python | Verilog HDL | Embedded C | MATLAB | JavaScript/TypeScript  
**Frameworks & Tools:** Spring Boot | React.js | Angular | Groovy | OUAF | Docker  
**Databases:** MongoDB | Oracle | SQL  
**Hardware & Design:** FPGA | VLSI (ASIC/RTL) | Microcontrollers (8051, AVR, ARM)  
**Other:** Git | Linux | MATLAB | LabVIEW | Proteus  

---

## 🔬 Projects & Research  

- ⚡ **High-Speed Double Precision Floating Point Vedic Multiplier** – Optimized for speed, area, and power.  
- 📡 **Design of High-Speed 8-bit Multiplier (Brent Kung Adder)** – Performance-focused VLSI design.  
- 🪪 **RFID Smart ID Card** – RFID + Python system for student management.  
- 🌍 **JP Morgan Chase Code for Good** – ReactJS + Django solution for citizen participation in government policies.  

📌 Check out my pinned projects below ⬇️  

---

## 🏆 Achievements  

- 🥈 **GYSC Innovation Award** – RFID email project  
- 🎓 **IISc Bangalore Research Internship** – RESPIN project (Speech Recognition for Agriculture/Finance)  
- 🏅 **Best Dealership Award (2008, 2010)** – [For father’s business, keep or remove depending on scope]  

---

## 📊 GitHub Stats  

![GitHub stats](https://github-readme-stats.vercel.app/api?username=SiddheshUttarwar&show_icons=true&theme=tokyonight)  
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=SiddheshUttarwar&layout=compact&theme=tokyonight)  

---

## 🌐 Connect with Me  

🔗 [LinkedIn](https://linkedin.com/in/your-link)  
📧 siddhesh@email.com  
🌍 [Portfolio / Website](https://your-portfolio-link.com)  

---
