# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# File: C:\Users\stevi\Documents\GitHub\proyecto\output_files\proyecto_confp.csv
# Generated on: Mon Nov 22 15:42:13 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
col[3],Input,PIN_AB17,4,B4_N0,PIN_AB17,2.5 V,,,,,
col[2],Input,PIN_AA17,4,B4_N0,PIN_AA17,2.5 V,,,,,
col[1],Input,PIN_AB19,4,B4_N0,PIN_AB19,2.5 V,,,,,
col[0],Input,PIN_AA19,4,B4_N0,PIN_AA19,2.5 V,,,,,
filas[3],Output,PIN_Y10,3,B3_N0,PIN_Y10,2.5 V,,,,,
filas[2],Output,PIN_AB9,3,B3_N0,PIN_AB9,2.5 V,,,,,
filas[1],Output,PIN_AA11,4,B4_N0,PIN_AA11,2.5 V,,,,,
filas[0],Output,PIN_AA12,4,B4_N0,PIN_AA12,2.5 V,,,,,
ntr,Input,PIN_A7,7,B7_N0,PIN_A7,2.5 V,,,,,
pul,Input,PIN_B8,7,B7_N0,PIN_B8,2.5 V,,,,,
reloj,Input,PIN_P11,3,B3_N0,PIN_P11,2.5 V,,,,,
segmentos_decenas[7],Output,PIN_A16,7,B7_N0,PIN_A16,2.5 V,,,,,
segmentos_decenas[6],Output,PIN_B17,7,B7_N0,PIN_B17,2.5 V,,,,,
segmentos_decenas[5],Output,PIN_A18,7,B7_N0,PIN_A18,2.5 V,,,,,
segmentos_decenas[4],Output,PIN_A17,7,B7_N0,PIN_A17,2.5 V,,,,,
segmentos_decenas[3],Output,PIN_B16,7,B7_N0,PIN_B16,2.5 V,,,,,
segmentos_decenas[2],Output,PIN_E18,6,B6_N0,PIN_E18,2.5 V,,,,,
segmentos_decenas[1],Output,PIN_D18,6,B6_N0,PIN_D18,2.5 V,,,,,
segmentos_decenas[0],Output,PIN_C18,7,B7_N0,PIN_C18,2.5 V,,,,,
segmentos_unidades[7],Output,PIN_D15,7,B7_N0,PIN_D15,2.5 V,,,,,
segmentos_unidades[6],Output,PIN_C17,7,B7_N0,PIN_C17,2.5 V,,,,,
segmentos_unidades[5],Output,PIN_D17,7,B7_N0,PIN_D17,2.5 V,,,,,
segmentos_unidades[4],Output,PIN_E16,7,B7_N0,PIN_E16,2.5 V,,,,,
segmentos_unidades[3],Output,PIN_C16,7,B7_N0,PIN_C16,2.5 V,,,,,
segmentos_unidades[2],Output,PIN_C15,7,B7_N0,PIN_C15,2.5 V,,,,,
segmentos_unidades[1],Output,PIN_E15,7,B7_N0,PIN_E15,2.5 V,,,,,
segmentos_unidades[0],Output,PIN_C14,7,B7_N0,PIN_C14,2.5 V,,,,,
