static void F_1 ( void T_1 * V_1 , int V_2 , T_2 V_3 )\r\n{\r\nF_2 ( V_3 , V_1 + V_2 ) ;\r\n}\r\nstatic T_2 F_3 ( void T_1 * V_1 , int V_2 )\r\n{\r\nreturn F_4 ( V_1 + V_2 ) ;\r\n}\r\nstatic void F_5 ( void T_1 * V_1 , int V_2 , T_2 V_3 )\r\n{\r\nF_2 ( ( F_4 ( V_1 + V_2 ) | V_3 ) , V_1 + V_2 ) ;\r\n}\r\nint F_6 ( void T_1 * V_4 , int V_5 )\r\n{\r\nF_5 ( V_4 , F_7 ( V_5 ) , 0x1 ) ;\r\nwhile ( F_3 ( V_4 , F_7 ( V_5 ) ) != 0x0 )\r\n;\r\nreturn 0 ;\r\n}\r\nint F_8 ( void T_1 * V_4 , int V_5 )\r\n{\r\nT_2 V_6 = 0 , V_7 = 0 ;\r\nV_6 = F_3 ( V_4 , F_9 ( V_5 ) ) ;\r\nif ( ( V_6 & V_8 ) != 0 )\r\nV_7 = 1 ;\r\nreturn V_7 ;\r\n}\r\nint F_10 ( void T_1 * V_4 , int V_5 , T_2 V_9 )\r\n{\r\nunsigned int V_10 , V_6 , V_11 ;\r\nT_2 V_12 ;\r\nT_2 V_13 ;\r\nswitch ( V_9 ) {\r\ncase V_14 :\r\nV_12 = 0x9801 ;\r\nV_13 = 0x21 ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\nV_12 = 1 ;\r\nV_13 = 1 ;\r\nbreak;\r\ncase V_17 :\r\nV_12 = 0x9801 ;\r\nV_13 = 0x20 ;\r\nbreak;\r\ncase V_18 :\r\nV_12 = 0x20 ;\r\nV_13 = 0x1 ;\r\nbreak;\r\ndefault:\r\nF_11 ( 1 , L_1 , V_9 ) ;\r\nreturn - V_19 ;\r\n}\r\nF_1 ( V_4 , F_12 ( V_5 ) , 0 ) ;\r\nfor ( V_10 = 0 ; V_10 < 1000 ; V_10 ++ ) {\r\nF_13 ( 1000 , 2000 ) ;\r\nV_6 = F_3 ( V_4 , F_9 ( V_5 ) ) ;\r\nif ( ( V_6 & V_20 ) != 0 )\r\nbreak;\r\n}\r\nif ( ( V_6 & V_20 ) == 0 )\r\nF_14 ( L_2 ) ;\r\nF_1 ( V_4 , F_15 ( V_5 ) , V_12 ) ;\r\nF_1 ( V_4 , F_12 ( V_5 ) , V_13 ) ;\r\nV_11 = V_8 ;\r\nif ( V_13 & V_21 )\r\nV_11 |= V_22 ;\r\nfor ( V_10 = 0 ; V_10 < 1000 ; V_10 ++ ) {\r\nF_13 ( 200 , 500 ) ;\r\nV_6 = F_3 ( V_4 , F_9 ( V_5 ) ) ;\r\nif ( ( V_6 & V_11 ) == V_11 )\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}
