// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Wed Nov  6 09:30:20 2019
// Host        : Sebastian-uni running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_blk_mem_gen_0_0/ScopeDesign_blk_mem_gen_0_0_sim_netlist.v
// Design      : ScopeDesign_blk_mem_gen_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "ScopeDesign_blk_mem_gen_0_0,blk_mem_gen_v8_4_3,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_3,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module ScopeDesign_blk_mem_gen_0_0
   (clka,
    wea,
    addra,
    dina,
    clkb,
    addrb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE WRITE_ONLY, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [11:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY, READ_LATENCY 1" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [11:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [11:0]doutb;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_douta_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     6.86335 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "NONE" *) 
  (* C_INIT_FILE_NAME = "ScopeDesign_blk_mem_gen_0_0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(NLW_U0_douta_UNCONNECTED[11:0]),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [11:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]addrb;
  input [11:0]dina;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire [11:0]doutb_array;
  wire [0:0]wea;

  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[0] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[0]),
        .Q(doutb[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[10] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[10]),
        .Q(doutb[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[11] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[11]),
        .Q(doutb[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[1] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[1]),
        .Q(doutb[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[2] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[2]),
        .Q(doutb[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[3] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[3]),
        .Q(doutb[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[4] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[4]),
        .Q(doutb[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[5] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[5]),
        .Q(doutb[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[6] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[6]),
        .Q(doutb[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[7] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[7]),
        .Q(doutb[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[8] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[8]),
        .Q(doutb[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mux_b_wire.mux_reg.ce_pri.doutb_i_reg[9] 
       (.C(clkb),
        .CE(1'b1),
        .D(doutb_array[9]),
        .Q(doutb[9]),
        .R(1'b0));
  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.DOBDO(doutb_array[3:0]),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[3:0]),
        .wea(wea));
  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.DOBDO(doutb_array[11:4]),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[11:4]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width
   (DOBDO,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [3:0]DOBDO;
  input clka;
  input clkb;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]addrb;
  input [3:0]dina;

  wire [3:0]DOBDO;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [3:0]dina;
  wire [0:0]wea;

  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.DOBDO(DOBDO),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0
   (DOBDO,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]DOBDO;
  input clka;
  input clkb;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;

  wire [7:0]DOBDO;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [0:0]wea;

  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.DOBDO(DOBDO),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
   (DOBDO,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [3:0]DOBDO;
  input clka;
  input clkb;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]addrb;
  input [3:0]dina;

  wire [3:0]DOBDO;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [3:0]dina;
  wire [0:0]wea;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h258BD0357ACE13579BDF124689BCEF1235678ABCDEF01234566789AABCDDEFF0),
    .INIT_01(256'h2A191908F6D4B2906D3A06C28E39E49F49E38D16AF38C048C048BF369D036ADF),
    .INIT_02(256'h65421FECA8641FCA741EA740C951D840B62D83D83D82C60A4D70A3C5E7F80919),
    .INIT_03(256'h9E4AF5AF49E37C059D159D047BE147ACF1468ACEF124567899AABBBBBBAA9987),
    .INIT_04(256'hC73E83E94E93D82C60A4E81B4E7092B4D6F7080919190807F6D4B2907D4A07D3),
    .INIT_05(256'hFDB8641FDA8530EB8630EB8520DA741EA741DA730C951EA62EA62EA51D84FB61),
    .INIT_06(256'h741EC9630EB8630EB9641FDA8531FCA8631FDA86420DB97531ECA8631FDB8642),
    .INIT_07(256'h1A3D60A3D71B5FA4E94E94E94FA51C73E951C840C73FC840C952EB741DA740DA),
    .INIT_08(256'h037BF27BF38C16BF5AF4AF5A06C28F5B28F6D4B291807F7E6E6F7F8092A3C5E7),
    .INIT_09(256'hC9631ECA86420FDCA9876544332222222334456789ACDF02468ADF1479CF269C),
    .INIT_0A(256'hC4C3B3B3B4C4D5E7091A4D6F92C6093D82C61C61C72D83FA61D951D962FB852F),
    .INIT_0B(256'hF48C059E27B049E37C16B05AF5AF5AF5B06C17D39F5B28E5B28F6D4B2907E6D5),
    .INIT_0C(256'h26AD148CF36AE158CF36AD148CF36AD148CF36AE159C048BF37BF37AE26BF37B),
    .INIT_0D(256'hA06C17D38E39E39E38E38D27B05AE38C15AE37B048C059D159D159C048C037BE),
    .INIT_0E(256'hF94E83D71B5E82B5E7093B4D6F708091919191808F7E5C4B2906D4B18E5B17E4),
    .INIT_0F(256'h44444444332210FEDCA986431FDB9641FCA741EB740D962EA62D950C72D93E94),
    .INIT_10(256'hD39E49E49E38D16BF48C059D048BF269CF258BD03579CE023578ABCDEF012233),
    .INIT_11(256'h5F92C5F81B4D6F81A3C4D6E7F808191919190807F6D5C3A18F6C3A07D3A06C28),
    .INIT_12(256'hB61D83E940B61C72E94FA50B61C61C72D72D72D72C71C61B50A4E83D71B4E82C),
    .INIT_13(256'h2C71B50A4F94E93E83E93E94E94FA50B61C72D83E940B61C73E94FB61C83E940),
    .INIT_14(256'hE5C3A08F6D4C3B2A291919191A2A3B4C5D6F81A3C5E70A3C6F92C5F93C60A4E8),
    .INIT_15(256'h9BDF1368ADF258BE147AE158C048C048D15AF38D27C16C17C27D39F5B17E4A18),
    .INIT_16(256'hB851EB8630EB96420ECA865320FEDCBA987766655555556677889ABCDE013467),
    .INIT_17(256'hE6F7091A3C5E70A3C6F92C6093D71C60B5FA5FA50B61C73EA51C840C840D952E),
    .INIT_18(256'h5B17D4A06D3A06D3A07E4B28F6D4B18F6D5C3A1907F6E5D5C4C4B3B3B3C4C4D5),
    .INIT_19(256'h5B28E4A06C29F5B17C28E4A06C28E49F5B17D39E4A06C28E4A06C28E4A06C28E),
    .INIT_1A(256'h8192A2B3B3B3B3B3A2A291807F6D5C3A1807E5B2907E4B28F5C3906C3906C29F),
    .INIT_1B(256'hDA62FB73FB73EA61D83EA50B61B61B60B5FA4E82C6F93C6F92C5E7092B4D6E70),
    .INIT_1C(256'h89ABCDDEFF0011111111100FFEEDCBA98754310ECA97520EC9742FCA741EB741),
    .INIT_1D(256'hF5AF5AF49E37C15AE37C048C048CF37AE147BE147ACF2479CE02468ACEF12456),
    .INIT_1E(256'h080919191919191808F7F6E5D4B3A18F6E5B2907E4B18E5B18E4A06C28E49F4A),
    .INIT_1F(256'h92B4D7092B4D6F92B4D6F81A3C5E7092B4D6F8192B4D5E7081A2B3C4D5E6F7F8),
    .INIT_20(256'h2A2A2A2A2A2A2A3B3B4C4D5E6F7091A2B4D5E7081A3C5E7091A3C5E71A3C5E70),
    .INIT_21(256'hB05AF49E38D28D38E39F5A06C28F5B18E4B28F5C3A18E5D4B2908F6E5D4C4B3B),
    .INIT_22(256'hEFF012345689ACDF12468ACE02579CF1479CF259CF269D048BF37BF38C059D27),
    .INIT_23(256'hB841EB851FC9631EC97420ECA86420FDCA986543210FFEDDCCCBBBBBBBBCCCDD),
    .INIT_24(256'h5E81B4E71B5E82C60A4E93D82C71C71C72C72D84FA51C73EA61D951D951DA62F),
    .INIT_25(256'h6E6E6E6E6E6E6E6E6E6E6E7F7F70809192A3B4C5D6F7092A3C5E7092B4D6092B),
    .INIT_26(256'hB3C4C4C5D5D5D5D5D5D5D5D5D5D5D5C4C4C4B3B3B3A2A2A1919180808F7F7F7E),
    .INIT_27(256'h94E93D82C60A4E82C6F93C6093C5F81B4D6F92B4D5E7092A3C4D6E7F8091A2A3),
    .INIT_28(256'h0ECA8530EB9630EB852EB851EA730C840C940C840B72E950B72D83E94FA4FA4F),
    .INIT_29(256'hCE01346789ACDEEF012233444555555555444332110FEDCBA9875421FECA8653),
    .INIT_2A(256'h27C15AF48D16AF38C048C048C048BF269D047AD0369CF257ACF1468BDF13579B),
    .INIT_2B(256'hC3907E5C3A07E4B28F6C3906D3906C29F5B17D39F5B16C28D38E39E49E39E38D),
    .INIT_2C(256'h918F7E5D4B3A1908F6E5D4B3A1908F6E5C4B2A1807E6D4B3A18F7E5C3A1807E5),
    .INIT_2D(256'hA06C28E5B17D4A07D3A07D4A18E5C2907E4B2907E5C3A18F6D4B3A18F7E5C4B2),
    .INIT_2E(256'h258BF269D048CF37BF37BF48C159E27C05AE38D27C16B16B06B16C17C28D39F5),
    .INIT_2F(256'h00000000001122334556789ABCDF0134679BCE02468ACE0357ACF247ADF258BF),
    .INIT_30(256'h52FB852FC9630DA8520DB8641FDB97531FDBA875421FEDCBA987654432211100),
    .INIT_31(256'h0A5F94E93E83D83D83D83E94FA50B61D83FA51C83FB62EA61D951EA62EB730C9),
    .INIT_32(256'h4E70A3C6F92B5E81A4D70A3D6093C6093C6093D60A4D71B5F93D60A5F93D71B6),
    .INIT_33(256'h1B5F93D60A4E81B5E82B5F82C5F82B5E81B4E71A3D6092C5F81B4D7093C6F82B),
    .INIT_34(256'h62EA51D950C83FA61D83FA50B72D83E94E94FA4FA4F94E93E82D71C60A4F93D7),
    .INIT_35(256'hA97654210ECB986420FDB86420EB9641FCA741EC9630D9630C962FB840D951DA),
    .INIT_36(256'hCE024579ACEF02356789ABCDEF00122334455555666665555444332110FEEDCB),
    .INIT_37(256'hAF37C049D159D159D159D048BF36AD047AE147AD0369CF247ACF1469BD02468A),
    .INIT_38(256'hA06C17D39E4AF5B06B17C27D28D28D38D38D27D27C16B05AF49E37C16AF48D16),
    .INIT_39(256'hF5A06C28D39F5B17D39F5B06C28E4A06C28E4A06C28E4A06C28E4A05B17D39F4),
    .INIT_3A(256'h16AF38C16AF48D27C16AF49E49E38D28D27D27D28D38E39E49F4A05B16C28D39),
    .INIT_3B(256'hE02469BD0247ACF147ACF258BE147BE158BF269D048BF37BF26AE27BF37B048D),
    .INIT_3C(256'h2100FFEEDDDDCCCCCCCCCDDDDEEFF001223456678ABCDEF124568ABDF02468AC),
    .INIT_3D(256'h2FB852FC9631EB8630EB9641FDA86420ECA86420FDBA8754210EDCBA98765432),
    .INIT_3E(256'hB61C73E94FB61D84FA61D84FB72EA51D950C840C840C951D962EB740D962FC85),
    .INIT_3F(256'h050A50A5FA5FA5FA4FA4F94F94F94F94F94FA4FA5FA50B50B61C72D82D83FA50),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:4],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(wea),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (DOBDO,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [7:0]DOBDO;
  input clka;
  input clkb;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]addrb;
  input [7:0]dina;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [7:0]DOBDO;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [7:0]dina;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h9D9C9B9A99989796959493939291908F8E8D8C8B8A8988878685848382818080),
    .INIT_01(256'hB9B8B7B6B5B5B4B3B2B1B0AFAFAEADACABAAA9A8A8A7A6A5A4A3A2A1A09F9F9E),
    .INIT_02(256'hD1D0CFCFCECDCDCCCBCACAC9C8C8C7C6C5C5C4C3C2C1C1C0BFBEBEBDBCBBBAB9),
    .INIT_03(256'hE4E3E3E2E2E1E1E0DFDFDEDEDDDDDCDCDBDADAD9D9D8D7D7D6D5D5D4D3D3D2D1),
    .INIT_04(256'hF0F0F0EFEFEFEEEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E7E7E6E6E6E5E5E4),
    .INIT_05(256'hF6F6F6F6F6F5F5F5F5F5F5F5F5F4F4F4F4F4F4F3F3F3F3F3F2F2F2F2F1F1F1F1),
    .INIT_06(256'hF4F5F5F5F5F5F5F5F5F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6),
    .INIT_07(256'hECECEDEDEDEEEEEEEFEFEFF0F0F0F1F1F1F1F2F2F2F2F3F3F3F3F3F4F4F4F4F4),
    .INIT_08(256'hDDDEDEDFE0E0E1E1E2E2E3E3E4E4E5E5E5E6E6E7E7E8E8E9E9E9EAEAEBEBEBEC),
    .INIT_09(256'hC9CACBCBCCCDCDCECFCFD0D1D1D2D3D3D4D5D5D6D6D7D8D8D9D9DADBDBDCDCDD),
    .INIT_0A(256'hB1B2B3B4B4B5B6B7B8B8B9BABBBBBCBDBEBEBFC0C1C1C2C3C4C4C5C6C6C7C8C9),
    .INIT_0B(256'h969798999A9B9C9C9D9E9FA0A1A2A2A3A4A5A6A7A7A8A9AAABACACADAEAFB0B0),
    .INIT_0C(256'h7B7C7D7D7E7F80818283848485868788898A8A8B8C8D8E8F9090919293949596),
    .INIT_0D(256'h6061626263646566676768696A6B6C6C6D6E6F7071717273747576777778797A),
    .INIT_0E(256'h4748494A4A4B4C4D4D4E4F4F5051525353545556565758595A5A5B5C5D5E5E5F),
    .INIT_0F(256'h3333343435363637373839393A3A3B3C3C3D3E3E3F4040414242434445454647),
    .INIT_10(256'h232323242425252626272728282829292A2A2B2B2C2C2D2E2E2F2F3030313132),
    .INIT_11(256'h19191919191A1A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F2020202121212222),
    .INIT_12(256'h1515151515151515151515151515161616161616161617171717171718181818),
    .INIT_13(256'h1717171717161616161616161615151515151515151515151515151515151515),
    .INIT_14(256'h20201F1F1F1E1E1E1D1D1D1C1C1C1B1B1B1B1A1A1A1A19191919181818181817),
    .INIT_15(256'h2E2E2D2D2C2C2B2B2A2A29292828272727262625252424232323222222212120),
    .INIT_16(256'h4141403F3F3E3D3D3C3B3B3A3A39383837373635353434333332323130302F2F),
    .INIT_17(256'h5757565555545352525150504F4E4D4D4C4B4B4A494948474646454444434242),
    .INIT_18(256'h706F6E6D6D6C6B6A6A696867676665646363626160605F5E5D5D5C5B5A5A5958),
    .INIT_19(256'h8988878686858483828281807F7F7E7D7C7B7B7A797878777675747473727171),
    .INIT_1A(256'hA1A09F9E9E9D9C9C9B9A99999897969695949393929190908F8E8D8D8C8B8A89),
    .INIT_1B(256'hB6B6B5B4B4B3B2B2B1B0B0AFAEAEADACACABAAAAA9A8A8A7A6A6A5A4A3A3A2A1),
    .INIT_1C(256'hC8C8C7C7C6C6C5C5C4C3C3C2C2C1C1C0C0BFBFBEBDBDBCBCBBBABAB9B9B8B7B7),
    .INIT_1D(256'hD5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0CFCFCFCECECDCDCCCCCBCBCBCACAC9C9),
    .INIT_1E(256'hDDDDDDDDDDDDDCDCDCDCDCDBDBDBDBDADADADAD9D9D9D9D8D8D8D7D7D7D6D6D6),
    .INIT_1F(256'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0DFDFDFDFDFDFDFDFDFDFDFDEDEDEDEDEDEDE),
    .INIT_20(256'hDCDCDDDDDDDDDDDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFDFDFDFDFE0E0E0E0E0E0),
    .INIT_21(256'hD3D4D4D4D5D5D5D6D6D6D7D7D7D8D8D8D8D9D9D9DADADADADBDBDBDBDBDCDCDC),
    .INIT_22(256'hC6C6C7C7C8C8C9C9C9CACACBCBCCCCCDCDCDCECECFCFD0D0D0D1D1D2D2D2D3D3),
    .INIT_23(256'hB4B4B5B6B6B7B7B8B9B9BABABBBBBCBDBDBEBEBFBFC0C0C1C1C2C3C3C4C4C5C5),
    .INIT_24(256'h9FA0A1A1A2A3A3A4A5A5A6A7A7A8A9A9AAABABACACADAEAEAFB0B0B1B1B2B3B3),
    .INIT_25(256'h898A8B8B8C8D8D8E8F9090919292939494959696979899999A9B9B9C9D9D9E9F),
    .INIT_26(256'h737474757676777878797A7B7B7C7D7D7E7F7F80818182838484858686878889),
    .INIT_27(256'h5E5E5F606061626263636465656667676869696A6B6B6C6D6D6E6F6F70717272),
    .INIT_28(256'h4B4B4C4C4D4E4E4F4F50505152525353545455565657575859595A5B5B5C5C5D),
    .INIT_29(256'h3B3C3C3D3D3E3E3E3F3F40404141424243434444454546464747484849494A4A),
    .INIT_2A(256'h303131313132323233333334343435353536363637373738383939393A3A3B3B),
    .INIT_2B(256'h2A2A2A2A2B2B2B2B2B2B2B2C2C2C2C2C2D2D2D2D2D2E2E2E2E2F2F2F2F303030),
    .INIT_2C(256'h29292929292929292929292929292929292929292929292929292A2A2A2A2A2A),
    .INIT_2D(256'h2D2D2D2D2C2C2C2C2C2C2B2B2B2B2B2B2B2A2A2A2A2A2A2A2A2A292929292929),
    .INIT_2E(256'h36363535353434343433333332323231313131303030302F2F2F2F2E2E2E2E2D),
    .INIT_2F(256'h4343424242414140403F3F3E3E3E3D3D3C3C3B3B3B3A3A3A3939383838373737),
    .INIT_30(256'h5453535252515150504F4E4E4D4D4C4C4B4B4A4A494948484747464645454444),
    .INIT_31(256'h676666656464636362616160605F5E5E5D5D5C5B5B5A5A595858575756565554),
    .INIT_32(256'h7B7A7A797878777676757574737372717170706F6E6E6D6C6C6B6B6A69696867),
    .INIT_33(256'h8F8E8E8D8C8C8B8B8A898988878786868584848382828181807F7F7E7D7D7C7B),
    .INIT_34(256'hA2A1A1A09F9F9E9E9D9D9C9B9B9A9A999898979796969594949393929191908F),
    .INIT_35(256'hB2B2B1B1B0B0AFAFAEAEADADACACABABAAAAA9A9A8A8A7A7A6A5A5A4A4A3A3A2),
    .INIT_36(256'hBFBFBEBEBEBDBDBDBCBCBBBBBBBABAB9B9B9B8B8B7B7B7B6B6B5B5B4B4B3B3B3),
    .INIT_37(256'hC8C8C8C8C7C7C7C7C6C6C6C6C5C5C5C5C4C4C4C3C3C3C3C2C2C2C1C1C1C0C0C0),
    .INIT_38(256'hCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCBCBCBCBCBCBCACACACACACAC9C9C9C9C9),
    .INIT_39(256'hCDCDCDCDCDCDCDCDCDCDCECECECECECECECECECECECECECDCDCDCDCDCDCDCDCD),
    .INIT_3A(256'hC8C9C9C9C9C9CACACACACACACBCBCBCBCBCBCCCCCCCCCCCCCCCCCCCDCDCDCDCD),
    .INIT_3B(256'hBFC0C0C0C1C1C1C2C2C2C3C3C3C4C4C4C4C5C5C5C6C6C6C6C7C7C7C7C7C8C8C8),
    .INIT_3C(256'hB3B3B4B4B5B5B6B6B6B7B7B8B8B8B9B9BABABABBBBBCBCBCBDBDBDBEBEBEBFBF),
    .INIT_3D(256'hA4A4A5A5A6A6A7A7A8A8A9A9AAAAABABACACACADADAEAEAFAFB0B0B1B1B2B2B2),
    .INIT_3E(256'h92939394949596969797989899999A9B9B9C9C9D9D9E9E9F9FA0A0A1A1A2A2A3),
    .INIT_3F(256'h80818182828384848585868687878889898A8A8B8B8C8D8D8E8E8F8F90919192),
    .INIT_40(256'h6E6F6F7070717272737374747575767777787879797A7A7B7C7C7D7D7E7E7F80),
    .INIT_41(256'h5E5E5F5F60606161626263636464656566666767686869696A6A6B6C6C6D6D6E),
    .INIT_42(256'h4F50505151515252535354545455555656575758585859595A5A5B5B5C5C5D5D),
    .INIT_43(256'h44454545454646464747474848484949494A4A4A4B4B4C4C4C4D4D4D4E4E4F4F),
    .INIT_44(256'h3D3D3D3D3D3E3E3E3E3E3F3F3F3F404040404041414141424242434343434444),
    .INIT_45(256'h3939393A3A3A3A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3D),
    .INIT_46(256'h3A3A3A3A3A3A3A3A3A3A3A393939393939393939393939393939393939393939),
    .INIT_47(256'h3F3F3F3F3E3E3E3E3E3D3D3D3D3D3D3C3C3C3C3C3C3C3B3B3B3B3B3B3B3B3A3A),
    .INIT_48(256'h484847474746464645454545444444434343434242424241414141404040403F),
    .INIT_49(256'h54535353525251515150504F4F4F4E4E4E4D4D4C4C4C4B4B4B4A4A4A49494948),
    .INIT_4A(256'h6262616160605F5F5E5E5D5D5D5C5C5B5B5A5A59595958585757565656555554),
    .INIT_4B(256'h72717170706F6F6E6E6D6D6C6C6B6B6A6A696968686767666665656564646363),
    .INIT_4C(256'h8282818180807F7F7E7E7D7D7C7C7B7B7A7A7979787877777675757474737372),
    .INIT_4D(256'h9292919190908F8F8E8E8D8D8C8C8B8B8A8A8989888887878686858584848383),
    .INIT_4E(256'hA1A0A09F9F9F9E9E9D9D9C9C9C9B9B9A9A999998989797969696959594949393),
    .INIT_4F(256'hADADACACACABABABAAAAAAA9A9A8A8A8A7A7A6A6A6A5A5A5A4A4A3A3A2A2A2A1),
    .INIT_50(256'hB7B6B6B6B6B5B5B5B5B4B4B4B3B3B3B3B2B2B2B1B1B1B0B0B0AFAFAFAEAEAEAD),
    .INIT_51(256'hBDBCBCBCBCBCBCBCBBBBBBBBBBBBBABABABABAB9B9B9B9B9B8B8B8B8B8B7B7B7),
    .INIT_52(256'hBFBFBFBFBFBFBFBFBFBFBFBEBEBEBEBEBEBEBEBEBEBEBEBEBDBDBDBDBDBDBDBD),
    .INIT_53(256'hBDBDBEBEBEBEBEBEBEBEBEBEBEBEBEBEBFBFBFBFBFBFBFBFBFBFBFBFBFBFBFBF),
    .INIT_54(256'hB8B8B9B9B9B9B9BABABABABABABBBBBBBBBBBBBCBCBCBCBCBCBCBDBDBDBDBDBD),
    .INIT_55(256'hB0B0B0B1B1B1B1B2B2B2B3B3B3B3B4B4B4B5B5B5B5B6B6B6B6B7B7B7B7B7B8B8),
    .INIT_56(256'hA4A5A5A6A6A6A7A7A7A8A8A9A9A9AAAAAAABABABACACACADADADAEAEAEAFAFAF),
    .INIT_57(256'h9798989999999A9A9B9B9C9C9C9D9D9E9E9E9F9FA0A0A1A1A1A2A2A3A3A3A4A4),
    .INIT_58(256'h89898A8A8B8B8C8C8D8D8D8E8E8F8F9090919191929293939494959596969697),
    .INIT_59(256'h7A7B7B7B7C7C7D7D7E7E7F7F8080818181828283838484858586868787878888),
    .INIT_5A(256'h6C6C6D6D6E6E6F6F6F707071717272727373747475757676767777787879797A),
    .INIT_5B(256'h5F60606061616162626363636464656565666667676768686969696A6A6B6B6C),
    .INIT_5C(256'h555555555656565757575858585959595A5A5A5B5B5B5C5C5C5D5D5D5E5E5E5F),
    .INIT_5D(256'h4D4D4D4D4D4E4E4E4E4F4F4F4F4F505050505151515152525253535353545454),
    .INIT_5E(256'h48484848484849494949494949494A4A4A4A4A4A4A4B4B4B4B4B4B4C4C4C4C4C),
    .INIT_5F(256'h4747474747474747474747474747474747474747474747474747474748484848),
    .INIT_60(256'h4948484848484848484848474747474747474747474747474747474747474747),
    .INIT_61(256'h4E4E4D4D4D4D4D4C4C4C4C4C4C4B4B4B4B4B4B4A4A4A4A4A4A49494949494949),
    .INIT_62(256'h565655555555545454535353535252525251515151505050504F4F4F4F4F4E4E),
    .INIT_63(256'h6160605F5F5F5E5E5E5D5D5D5C5C5C5B5B5B5A5A5A5959595858585857575756),
    .INIT_64(256'h6D6C6C6C6B6B6A6A6A6969686868676766666665656564646363636262626161),
    .INIT_65(256'h7A797979787877777676767575747474737372727271717070706F6F6E6E6E6D),
    .INIT_66(256'h878786868585858484838383828281818080807F7F7E7E7E7D7D7C7C7B7B7B7A),
    .INIT_67(256'h94939392929291919190908F8F8F8E8E8D8D8D8C8C8B8B8B8A8A898989888887),
    .INIT_68(256'h9F9E9E9E9D9D9D9C9C9C9B9B9B9A9A9A99999998989897979796969595959494),
    .INIT_69(256'hA8A8A7A7A7A7A6A6A6A6A5A5A5A4A4A4A4A3A3A3A2A2A2A2A1A1A1A0A0A09F9F),
    .INIT_6A(256'hAEAEAEAEAEAEADADADADADADACACACACACABABABABAAAAAAAAAAA9A9A9A9A8A8),
    .INIT_6B(256'hB2B2B2B2B2B2B2B2B2B1B1B1B1B1B1B1B1B1B0B0B0B0B0B0B0B0AFAFAFAFAFAF),
    .INIT_6C(256'hB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2),
    .INIT_6D(256'hB0B0B1B1B1B1B1B1B1B1B1B1B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3),
    .INIT_6E(256'hABABABACACACACACADADADADADADAEAEAEAEAEAEAFAFAFAFAFAFB0B0B0B0B0B0),
    .INIT_6F(256'hA3A3A4A4A4A5A5A5A5A6A6A6A6A7A7A7A7A8A8A8A8A9A9A9A9A9AAAAAAAAABAB),
    .INIT_70(256'h999A9A9A9B9B9B9C9C9C9D9D9D9E9E9E9E9F9F9FA0A0A0A1A1A1A1A2A2A2A3A3),
    .INIT_71(256'h8E8F8F8F90909091919192929293939494949595959696969797979898989999),
    .INIT_72(256'h82838383848485858586868687878888888989898A8A8B8B8B8C8C8C8D8D8D8E),
    .INIT_73(256'h7677777878787979797A7A7A7B7B7C7C7C7D7D7D7E7E7F7F7F80808081818282),
    .INIT_74(256'h6B6C6C6C6D6D6D6E6E6E6F6F6F70707071717172727373737474747575757676),
    .INIT_75(256'h6262626263636364646464656565666666676767676868686969696A6A6A6B6B),
    .INIT_76(256'h5A5A5A5A5B5B5B5B5C5C5C5C5C5D5D5D5D5E5E5E5E5F5F5F5F60606061616161),
    .INIT_77(256'h545555555555555556565656565656575757575757585858585859595959595A),
    .INIT_78(256'h5252525252525252525252525252525353535353535353535354545454545454),
    .INIT_79(256'h5252525251515151515151515151515151515151515151515151515151525252),
    .INIT_7A(256'h5454545454545454535353535353535353535352525252525252525252525252),
    .INIT_7B(256'h5A59595959595858585858585757575757575656565656565555555555555555),
    .INIT_7C(256'h616161606060605F5F5F5F5E5E5E5E5D5D5D5D5C5C5C5C5C5B5B5B5B5A5A5A5A),
    .INIT_7D(256'h6A6A6A6969696868686767676766666665656565646464636363636262626261),
    .INIT_7E(256'h747474737373727272717171717070706F6F6F6E6E6E6D6D6D6C6C6C6B6B6B6B),
    .INIT_7F(256'h007F7F7E7E7E7D7D7C7C7C7B7B7B7A7A7A797979787878777777767676757575),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_top
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [11:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]addrb;
  input [11:0]dina;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire [0:0]wea;

  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     6.86335 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "1" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "NONE" *) 
(* C_INIT_FILE_NAME = "ScopeDesign_blk_mem_gen_0_0.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "12" *) (* C_READ_WIDTH_B = "12" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_v8_4_3_synth
   (doutb,
    clka,
    clkb,
    wea,
    addra,
    addrb,
    dina);
  output [11:0]doutb;
  input clka;
  input clkb;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]addrb;
  input [11:0]dina;

  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [11:0]dina;
  wire [11:0]doutb;
  wire [0:0]wea;

  ScopeDesign_blk_mem_gen_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
