
TWI_IMU_Interrupt_GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008ba4  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408ba4  00408ba4  00010ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a8  20000000  00408bac  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000274  200009a8  00409554  000189a8  2**2
                  ALLOC
  4 .stack        00000804  20000c1c  004097c8  000189a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189a8  2**0
                  CONTENTS, READONLY
  6 .comment      00000071  00000000  00000000  000189d1  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002e110  00000000  00000000  00018a42  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00008799  00000000  00000000  00046b52  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00011b22  00000000  00000000  0004f2eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001108  00000000  00000000  00060e10  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b38  00000000  00000000  00061f18  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011969  00000000  00000000  00062a50  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00015d00  00000000  00000000  000743b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00042c60  00000000  00000000  0008a0b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000026a0  00000000  00000000  000ccd1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001420 	.word	0x20001420
  400004:	004016ad 	.word	0x004016ad
  400008:	004016a9 	.word	0x004016a9
  40000c:	004016a9 	.word	0x004016a9
  400010:	004016a9 	.word	0x004016a9
  400014:	004016a9 	.word	0x004016a9
  400018:	004016a9 	.word	0x004016a9
	...
  40002c:	004016a9 	.word	0x004016a9
  400030:	004016a9 	.word	0x004016a9
  400034:	00000000 	.word	0x00000000
  400038:	004016a9 	.word	0x004016a9
  40003c:	004019e9 	.word	0x004019e9
  400040:	004016a9 	.word	0x004016a9
  400044:	004016a9 	.word	0x004016a9
  400048:	004016a9 	.word	0x004016a9
  40004c:	004016a9 	.word	0x004016a9
  400050:	004016a9 	.word	0x004016a9
  400054:	004016a9 	.word	0x004016a9
  400058:	004016a9 	.word	0x004016a9
  40005c:	004016a9 	.word	0x004016a9
  400060:	004016a9 	.word	0x004016a9
  400064:	004016a9 	.word	0x004016a9
  400068:	004016a9 	.word	0x004016a9
  40006c:	00401559 	.word	0x00401559
  400070:	0040156d 	.word	0x0040156d
  400074:	00401581 	.word	0x00401581
  400078:	004016a9 	.word	0x004016a9
  40007c:	004016a9 	.word	0x004016a9
  400080:	004016a9 	.word	0x004016a9
  400084:	004016a9 	.word	0x004016a9
  400088:	004016a9 	.word	0x004016a9
  40008c:	004016a9 	.word	0x004016a9
  400090:	004016a9 	.word	0x004016a9
  400094:	004019f9 	.word	0x004019f9
  400098:	004016a9 	.word	0x004016a9
  40009c:	004016a9 	.word	0x004016a9
  4000a0:	004016a9 	.word	0x004016a9
  4000a4:	004016a9 	.word	0x004016a9
  4000a8:	004016a9 	.word	0x004016a9
  4000ac:	004016a9 	.word	0x004016a9
  4000b0:	004016a9 	.word	0x004016a9
  4000b4:	004016a9 	.word	0x004016a9
  4000b8:	004016a9 	.word	0x004016a9
  4000bc:	004016a9 	.word	0x004016a9
  4000c0:	004016a9 	.word	0x004016a9

004000c4 <deregister_tm_clones>:
  4000c4:	b508      	push	{r3, lr}
  4000c6:	4805      	ldr	r0, [pc, #20]	; (4000dc <deregister_tm_clones+0x18>)
  4000c8:	4b05      	ldr	r3, [pc, #20]	; (4000e0 <deregister_tm_clones+0x1c>)
  4000ca:	1a1b      	subs	r3, r3, r0
  4000cc:	2b06      	cmp	r3, #6
  4000ce:	d800      	bhi.n	4000d2 <deregister_tm_clones+0xe>
  4000d0:	bd08      	pop	{r3, pc}
  4000d2:	4b04      	ldr	r3, [pc, #16]	; (4000e4 <deregister_tm_clones+0x20>)
  4000d4:	2b00      	cmp	r3, #0
  4000d6:	d0fb      	beq.n	4000d0 <deregister_tm_clones+0xc>
  4000d8:	4798      	blx	r3
  4000da:	e7f9      	b.n	4000d0 <deregister_tm_clones+0xc>
  4000dc:	00408bac 	.word	0x00408bac
  4000e0:	00408baf 	.word	0x00408baf
  4000e4:	00000000 	.word	0x00000000

004000e8 <register_tm_clones>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4807      	ldr	r0, [pc, #28]	; (400108 <register_tm_clones+0x20>)
  4000ec:	4b07      	ldr	r3, [pc, #28]	; (40010c <register_tm_clones+0x24>)
  4000ee:	1a1b      	subs	r3, r3, r0
  4000f0:	109b      	asrs	r3, r3, #2
  4000f2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
  4000f6:	1059      	asrs	r1, r3, #1
  4000f8:	d100      	bne.n	4000fc <register_tm_clones+0x14>
  4000fa:	bd08      	pop	{r3, pc}
  4000fc:	4a04      	ldr	r2, [pc, #16]	; (400110 <register_tm_clones+0x28>)
  4000fe:	2a00      	cmp	r2, #0
  400100:	d0fb      	beq.n	4000fa <register_tm_clones+0x12>
  400102:	4790      	blx	r2
  400104:	e7f9      	b.n	4000fa <register_tm_clones+0x12>
  400106:	bf00      	nop
  400108:	00408bac 	.word	0x00408bac
  40010c:	00408bac 	.word	0x00408bac
  400110:	00000000 	.word	0x00000000

00400114 <__do_global_dtors_aux>:
  400114:	b510      	push	{r4, lr}
  400116:	4c06      	ldr	r4, [pc, #24]	; (400130 <__do_global_dtors_aux+0x1c>)
  400118:	7823      	ldrb	r3, [r4, #0]
  40011a:	b943      	cbnz	r3, 40012e <__do_global_dtors_aux+0x1a>
  40011c:	f7ff ffd2 	bl	4000c4 <deregister_tm_clones>
  400120:	4b04      	ldr	r3, [pc, #16]	; (400134 <__do_global_dtors_aux+0x20>)
  400122:	b113      	cbz	r3, 40012a <__do_global_dtors_aux+0x16>
  400124:	4804      	ldr	r0, [pc, #16]	; (400138 <__do_global_dtors_aux+0x24>)
  400126:	f3af 8000 	nop.w
  40012a:	2301      	movs	r3, #1
  40012c:	7023      	strb	r3, [r4, #0]
  40012e:	bd10      	pop	{r4, pc}
  400130:	200009a8 	.word	0x200009a8
  400134:	00000000 	.word	0x00000000
  400138:	00408bac 	.word	0x00408bac

0040013c <frame_dummy>:
  40013c:	b508      	push	{r3, lr}
  40013e:	4b08      	ldr	r3, [pc, #32]	; (400160 <frame_dummy+0x24>)
  400140:	b11b      	cbz	r3, 40014a <frame_dummy+0xe>
  400142:	4808      	ldr	r0, [pc, #32]	; (400164 <frame_dummy+0x28>)
  400144:	4908      	ldr	r1, [pc, #32]	; (400168 <frame_dummy+0x2c>)
  400146:	f3af 8000 	nop.w
  40014a:	4808      	ldr	r0, [pc, #32]	; (40016c <frame_dummy+0x30>)
  40014c:	6803      	ldr	r3, [r0, #0]
  40014e:	b113      	cbz	r3, 400156 <frame_dummy+0x1a>
  400150:	4b07      	ldr	r3, [pc, #28]	; (400170 <frame_dummy+0x34>)
  400152:	b103      	cbz	r3, 400156 <frame_dummy+0x1a>
  400154:	4798      	blx	r3
  400156:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40015a:	f7ff bfc5 	b.w	4000e8 <register_tm_clones>
  40015e:	bf00      	nop
  400160:	00000000 	.word	0x00000000
  400164:	00408bac 	.word	0x00408bac
  400168:	200009ac 	.word	0x200009ac
  40016c:	00408bac 	.word	0x00408bac
  400170:	00000000 	.word	0x00000000

00400174 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400174:	b510      	push	{r4, lr}
  400176:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  400178:	4b10      	ldr	r3, [pc, #64]	; (4001bc <spi_master_init+0x48>)
  40017a:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  40017c:	2380      	movs	r3, #128	; 0x80
  40017e:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400180:	6863      	ldr	r3, [r4, #4]
  400182:	f043 0301 	orr.w	r3, r3, #1
  400186:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400188:	6863      	ldr	r3, [r4, #4]
  40018a:	f043 0310 	orr.w	r3, r3, #16
  40018e:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400190:	6863      	ldr	r3, [r4, #4]
  400192:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400196:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  400198:	4620      	mov	r0, r4
  40019a:	2100      	movs	r1, #0
  40019c:	4b08      	ldr	r3, [pc, #32]	; (4001c0 <spi_master_init+0x4c>)
  40019e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4001a0:	6863      	ldr	r3, [r4, #4]
  4001a2:	f023 0302 	bic.w	r3, r3, #2
  4001a6:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  4001a8:	6863      	ldr	r3, [r4, #4]
  4001aa:	f023 0304 	bic.w	r3, r3, #4
  4001ae:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  4001b0:	4620      	mov	r0, r4
  4001b2:	2100      	movs	r1, #0
  4001b4:	4b03      	ldr	r3, [pc, #12]	; (4001c4 <spi_master_init+0x50>)
  4001b6:	4798      	blx	r3
  4001b8:	bd10      	pop	{r4, pc}
  4001ba:	bf00      	nop
  4001bc:	004002b5 	.word	0x004002b5
  4001c0:	004002c5 	.word	0x004002c5
  4001c4:	004002dd 	.word	0x004002dd

004001c8 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  4001c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4001ca:	4605      	mov	r5, r0
  4001cc:	460c      	mov	r4, r1
  4001ce:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  4001d0:	4618      	mov	r0, r3
  4001d2:	4914      	ldr	r1, [pc, #80]	; (400224 <spi_master_setup_device+0x5c>)
  4001d4:	4b14      	ldr	r3, [pc, #80]	; (400228 <spi_master_setup_device+0x60>)
  4001d6:	4798      	blx	r3
  4001d8:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  4001da:	4628      	mov	r0, r5
  4001dc:	6821      	ldr	r1, [r4, #0]
  4001de:	2200      	movs	r2, #0
  4001e0:	4613      	mov	r3, r2
  4001e2:	f8df c05c 	ldr.w	ip, [pc, #92]	; 400240 <spi_master_setup_device+0x78>
  4001e6:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  4001e8:	4628      	mov	r0, r5
  4001ea:	6821      	ldr	r1, [r4, #0]
  4001ec:	2208      	movs	r2, #8
  4001ee:	4b0f      	ldr	r3, [pc, #60]	; (40022c <spi_master_setup_device+0x64>)
  4001f0:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  4001f2:	4628      	mov	r0, r5
  4001f4:	6821      	ldr	r1, [r4, #0]
  4001f6:	b2fa      	uxtb	r2, r7
  4001f8:	4b0d      	ldr	r3, [pc, #52]	; (400230 <spi_master_setup_device+0x68>)
  4001fa:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001fc:	4628      	mov	r0, r5
  4001fe:	6821      	ldr	r1, [r4, #0]
  400200:	2208      	movs	r2, #8
  400202:	4b0c      	ldr	r3, [pc, #48]	; (400234 <spi_master_setup_device+0x6c>)
  400204:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  400206:	4628      	mov	r0, r5
  400208:	6821      	ldr	r1, [r4, #0]
  40020a:	0872      	lsrs	r2, r6, #1
  40020c:	4b0a      	ldr	r3, [pc, #40]	; (400238 <spi_master_setup_device+0x70>)
  40020e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  400210:	f086 0201 	eor.w	r2, r6, #1
  400214:	4628      	mov	r0, r5
  400216:	6821      	ldr	r1, [r4, #0]
  400218:	f002 0201 	and.w	r2, r2, #1
  40021c:	4b07      	ldr	r3, [pc, #28]	; (40023c <spi_master_setup_device+0x74>)
  40021e:	4798      	blx	r3
  400220:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400222:	bf00      	nop
  400224:	02dc6c00 	.word	0x02dc6c00
  400228:	004003c1 	.word	0x004003c1
  40022c:	004003ad 	.word	0x004003ad
  400230:	004003d9 	.word	0x004003d9
  400234:	00400369 	.word	0x00400369
  400238:	00400329 	.word	0x00400329
  40023c:	00400349 	.word	0x00400349
  400240:	004003f1 	.word	0x004003f1

00400244 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  400244:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  400246:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  400248:	f013 0f04 	tst.w	r3, #4
  40024c:	d005      	beq.n	40025a <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  40024e:	6809      	ldr	r1, [r1, #0]
  400250:	290f      	cmp	r1, #15
  400252:	d80b      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  400254:	4b06      	ldr	r3, [pc, #24]	; (400270 <spi_select_device+0x2c>)
  400256:	4798      	blx	r3
  400258:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  40025a:	680b      	ldr	r3, [r1, #0]
  40025c:	2b03      	cmp	r3, #3
  40025e:	d805      	bhi.n	40026c <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400260:	2201      	movs	r2, #1
  400262:	fa02 f103 	lsl.w	r1, r2, r3
  400266:	43c9      	mvns	r1, r1
  400268:	4b01      	ldr	r3, [pc, #4]	; (400270 <spi_select_device+0x2c>)
  40026a:	4798      	blx	r3
  40026c:	bd08      	pop	{r3, pc}
  40026e:	bf00      	nop
  400270:	004002c5 	.word	0x004002c5

00400274 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400278:	460c      	mov	r4, r1
  40027a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40027c:	b960      	cbnz	r0, 400298 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40027e:	2a00      	cmp	r2, #0
  400280:	dd0e      	ble.n	4002a0 <_read+0x2c>
  400282:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400284:	4e09      	ldr	r6, [pc, #36]	; (4002ac <_read+0x38>)
  400286:	4d0a      	ldr	r5, [pc, #40]	; (4002b0 <_read+0x3c>)
  400288:	6830      	ldr	r0, [r6, #0]
  40028a:	4621      	mov	r1, r4
  40028c:	682b      	ldr	r3, [r5, #0]
  40028e:	4798      	blx	r3
		ptr++;
  400290:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400292:	42bc      	cmp	r4, r7
  400294:	d1f8      	bne.n	400288 <_read+0x14>
  400296:	e006      	b.n	4002a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400298:	f04f 30ff 	mov.w	r0, #4294967295
  40029c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  4002a0:	2000      	movs	r0, #0
  4002a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  4002a6:	4640      	mov	r0, r8
	}
	return nChars;
}
  4002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ac:	20000bec 	.word	0x20000bec
  4002b0:	20000be4 	.word	0x20000be4

004002b4 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4002b4:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4002b6:	2015      	movs	r0, #21
  4002b8:	4b01      	ldr	r3, [pc, #4]	; (4002c0 <spi_enable_clock+0xc>)
  4002ba:	4798      	blx	r3
  4002bc:	bd08      	pop	{r3, pc}
  4002be:	bf00      	nop
  4002c0:	0040167d 	.word	0x0040167d

004002c4 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4002c4:	6843      	ldr	r3, [r0, #4]
  4002c6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4002ca:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4002cc:	6843      	ldr	r3, [r0, #4]
  4002ce:	0409      	lsls	r1, r1, #16
  4002d0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4002d4:	430b      	orrs	r3, r1
  4002d6:	6043      	str	r3, [r0, #4]
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop

004002dc <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4002dc:	6843      	ldr	r3, [r0, #4]
  4002de:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4002e2:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4002e4:	6843      	ldr	r3, [r0, #4]
  4002e6:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  4002ea:	6041      	str	r1, [r0, #4]
  4002ec:	4770      	bx	lr
  4002ee:	bf00      	nop

004002f0 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4002f0:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002f2:	f643 2499 	movw	r4, #15001	; 0x3a99
  4002f6:	e001      	b.n	4002fc <spi_write+0xc>
		if (!timeout--) {
  4002f8:	3c01      	subs	r4, #1
  4002fa:	d011      	beq.n	400320 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002fc:	6905      	ldr	r5, [r0, #16]
  4002fe:	f015 0f02 	tst.w	r5, #2
  400302:	d0f9      	beq.n	4002f8 <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400304:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400306:	f014 0f02 	tst.w	r4, #2
  40030a:	d006      	beq.n	40031a <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40030c:	0412      	lsls	r2, r2, #16
  40030e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400312:	4311      	orrs	r1, r2
		if (uc_last) {
  400314:	b10b      	cbz	r3, 40031a <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  400316:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40031a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40031c:	2000      	movs	r0, #0
  40031e:	e000      	b.n	400322 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  400320:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  400322:	bc30      	pop	{r4, r5}
  400324:	4770      	bx	lr
  400326:	bf00      	nop

00400328 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400328:	b132      	cbz	r2, 400338 <spi_set_clock_polarity+0x10>
  40032a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40032e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400330:	f043 0301 	orr.w	r3, r3, #1
  400334:	6303      	str	r3, [r0, #48]	; 0x30
  400336:	4770      	bx	lr
  400338:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40033c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40033e:	f023 0301 	bic.w	r3, r3, #1
  400342:	6303      	str	r3, [r0, #48]	; 0x30
  400344:	4770      	bx	lr
  400346:	bf00      	nop

00400348 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400348:	b132      	cbz	r2, 400358 <spi_set_clock_phase+0x10>
  40034a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40034e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400350:	f043 0302 	orr.w	r3, r3, #2
  400354:	6303      	str	r3, [r0, #48]	; 0x30
  400356:	4770      	bx	lr
  400358:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40035c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40035e:	f023 0302 	bic.w	r3, r3, #2
  400362:	6303      	str	r3, [r0, #48]	; 0x30
  400364:	4770      	bx	lr
  400366:	bf00      	nop

00400368 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400368:	2a04      	cmp	r2, #4
  40036a:	d10a      	bne.n	400382 <spi_configure_cs_behavior+0x1a>
  40036c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400370:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400372:	f023 0308 	bic.w	r3, r3, #8
  400376:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400378:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40037a:	f043 0304 	orr.w	r3, r3, #4
  40037e:	6303      	str	r3, [r0, #48]	; 0x30
  400380:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400382:	b952      	cbnz	r2, 40039a <spi_configure_cs_behavior+0x32>
  400384:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400388:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40038a:	f023 0308 	bic.w	r3, r3, #8
  40038e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400390:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400392:	f023 0304 	bic.w	r3, r3, #4
  400396:	6303      	str	r3, [r0, #48]	; 0x30
  400398:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40039a:	2a08      	cmp	r2, #8
  40039c:	d105      	bne.n	4003aa <spi_configure_cs_behavior+0x42>
  40039e:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4003a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4003a4:	f043 0308 	orr.w	r3, r3, #8
  4003a8:	6303      	str	r3, [r0, #48]	; 0x30
  4003aa:	4770      	bx	lr

004003ac <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4003ac:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4003b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4003b6:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4003b8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003ba:	431a      	orrs	r2, r3
  4003bc:	630a      	str	r2, [r1, #48]	; 0x30
  4003be:	4770      	bx	lr

004003c0 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4003c0:	1e43      	subs	r3, r0, #1
  4003c2:	4419      	add	r1, r3
  4003c4:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4003c8:	1e43      	subs	r3, r0, #1
  4003ca:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4003cc:	bf94      	ite	ls
  4003ce:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  4003d0:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  4003d4:	b200      	sxth	r0, r0
  4003d6:	4770      	bx	lr

004003d8 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4003d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4003dc:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4003e2:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4003e4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4003e6:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  4003ea:	630a      	str	r2, [r1, #48]	; 0x30
  4003ec:	4770      	bx	lr
  4003ee:	bf00      	nop

004003f0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4003f0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4003f4:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4003f6:	b280      	uxth	r0, r0
  4003f8:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4003fa:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  4003fc:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  400400:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400404:	630a      	str	r2, [r1, #48]	; 0x30
  400406:	4770      	bx	lr

00400408 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400408:	4b0f      	ldr	r3, [pc, #60]	; (400448 <twi_set_speed+0x40>)
  40040a:	4299      	cmp	r1, r3
  40040c:	d819      	bhi.n	400442 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40040e:	0049      	lsls	r1, r1, #1
  400410:	fbb2 f2f1 	udiv	r2, r2, r1
  400414:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400416:	2aff      	cmp	r2, #255	; 0xff
  400418:	d907      	bls.n	40042a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40041a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40041c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40041e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400420:	2aff      	cmp	r2, #255	; 0xff
  400422:	d903      	bls.n	40042c <twi_set_speed+0x24>
  400424:	2b07      	cmp	r3, #7
  400426:	d1f9      	bne.n	40041c <twi_set_speed+0x14>
  400428:	e000      	b.n	40042c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40042a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40042c:	0211      	lsls	r1, r2, #8
  40042e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400430:	041b      	lsls	r3, r3, #16
  400432:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400436:	430b      	orrs	r3, r1
  400438:	b2d2      	uxtb	r2, r2
  40043a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40043c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40043e:	2000      	movs	r0, #0
  400440:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400442:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400444:	4770      	bx	lr
  400446:	bf00      	nop
  400448:	00061a80 	.word	0x00061a80

0040044c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40044c:	b538      	push	{r3, r4, r5, lr}
  40044e:	4604      	mov	r4, r0
  400450:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400452:	f04f 33ff 	mov.w	r3, #4294967295
  400456:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  400458:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  40045a:	2380      	movs	r3, #128	; 0x80
  40045c:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40045e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400460:	2308      	movs	r3, #8
  400462:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400464:	2320      	movs	r3, #32
  400466:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400468:	2304      	movs	r3, #4
  40046a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40046c:	6849      	ldr	r1, [r1, #4]
  40046e:	682a      	ldr	r2, [r5, #0]
  400470:	4b05      	ldr	r3, [pc, #20]	; (400488 <twi_master_init+0x3c>)
  400472:	4798      	blx	r3
  400474:	2801      	cmp	r0, #1
  400476:	bf14      	ite	ne
  400478:	2000      	movne	r0, #0
  40047a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  40047c:	7a6b      	ldrb	r3, [r5, #9]
  40047e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400480:	bf04      	itt	eq
  400482:	2340      	moveq	r3, #64	; 0x40
  400484:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  400486:	bd38      	pop	{r3, r4, r5, pc}
  400488:	00400409 	.word	0x00400409

0040048c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  40048c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  400490:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400492:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400494:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400496:	2b00      	cmp	r3, #0
  400498:	d049      	beq.n	40052e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40049a:	2200      	movs	r2, #0
  40049c:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40049e:	6848      	ldr	r0, [r1, #4]
  4004a0:	0200      	lsls	r0, r0, #8
  4004a2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004a6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  4004aa:	7c0d      	ldrb	r5, [r1, #16]
  4004ac:	042d      	lsls	r5, r5, #16
  4004ae:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4004b2:	4328      	orrs	r0, r5
  4004b4:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4004b6:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004b8:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4004ba:	b15a      	cbz	r2, 4004d4 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  4004bc:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  4004be:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  4004c0:	bfc4      	itt	gt
  4004c2:	784d      	ldrbgt	r5, [r1, #1]
  4004c4:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  4004c8:	2a02      	cmp	r2, #2
  4004ca:	dd04      	ble.n	4004d6 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  4004cc:	788a      	ldrb	r2, [r1, #2]
  4004ce:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  4004d2:	e000      	b.n	4004d6 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4004d4:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004d6:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4004d8:	2b01      	cmp	r3, #1
  4004da:	d104      	bne.n	4004e6 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4004dc:	2203      	movs	r2, #3
  4004de:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  4004e0:	f04f 0c01 	mov.w	ip, #1
  4004e4:	e02b      	b.n	40053e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4004e6:	2201      	movs	r2, #1
  4004e8:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  4004ea:	f04f 0c00 	mov.w	ip, #0
  4004ee:	e026      	b.n	40053e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4004f0:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  4004f2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4004f6:	d11c      	bne.n	400532 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4004f8:	1e55      	subs	r5, r2, #1
  4004fa:	b1e2      	cbz	r2, 400536 <twi_master_read+0xaa>
  4004fc:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4004fe:	2b01      	cmp	r3, #1
  400500:	d105      	bne.n	40050e <twi_master_read+0x82>
  400502:	f1bc 0f00 	cmp.w	ip, #0
  400506:	d102      	bne.n	40050e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  400508:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  40050c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  40050e:	f011 0f02 	tst.w	r1, #2
  400512:	d004      	beq.n	40051e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400514:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400516:	7032      	strb	r2, [r6, #0]

		cnt--;
  400518:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40051a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40051c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40051e:	2b00      	cmp	r3, #0
  400520:	d1e6      	bne.n	4004f0 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400522:	6a23      	ldr	r3, [r4, #32]
  400524:	f013 0f01 	tst.w	r3, #1
  400528:	d0fb      	beq.n	400522 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  40052a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40052c:	e014      	b.n	400558 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40052e:	2001      	movs	r0, #1
  400530:	e012      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400532:	2005      	movs	r0, #5
  400534:	e010      	b.n	400558 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400536:	2009      	movs	r0, #9
  400538:	e00e      	b.n	400558 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40053a:	2005      	movs	r0, #5
  40053c:	e00c      	b.n	400558 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40053e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400540:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400544:	d1f9      	bne.n	40053a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400546:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40054a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40054e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  400552:	f643 2798 	movw	r7, #15000	; 0x3a98
  400556:	e7d2      	b.n	4004fe <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400558:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  40055c:	4770      	bx	lr
  40055e:	bf00      	nop

00400560 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400560:	b470      	push	{r4, r5, r6}
  400562:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400564:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400566:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  400568:	2a00      	cmp	r2, #0
  40056a:	d03f      	beq.n	4005ec <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40056c:	2400      	movs	r4, #0
  40056e:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400570:	7c0e      	ldrb	r6, [r1, #16]
  400572:	0436      	lsls	r6, r6, #16
  400574:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400578:	684d      	ldr	r5, [r1, #4]
  40057a:	022d      	lsls	r5, r5, #8
  40057c:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400580:	4335      	orrs	r5, r6
  400582:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400584:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400586:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400588:	b15c      	cbz	r4, 4005a2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  40058a:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  40058c:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  40058e:	bfc4      	itt	gt
  400590:	784e      	ldrbgt	r6, [r1, #1]
  400592:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  400596:	2c02      	cmp	r4, #2
  400598:	dd04      	ble.n	4005a4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  40059a:	7889      	ldrb	r1, [r1, #2]
  40059c:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4005a0:	e000      	b.n	4005a4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4005a2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4005a4:	60dd      	str	r5, [r3, #12]
  4005a6:	e00b      	b.n	4005c0 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4005a8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005aa:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005ae:	d11f      	bne.n	4005f0 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005b0:	f011 0f04 	tst.w	r1, #4
  4005b4:	d0f8      	beq.n	4005a8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4005b6:	f810 1b01 	ldrb.w	r1, [r0], #1
  4005ba:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4005bc:	3a01      	subs	r2, #1
  4005be:	d007      	beq.n	4005d0 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4005c0:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005c2:	f411 7f80 	tst.w	r1, #256	; 0x100
  4005c6:	d115      	bne.n	4005f4 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005c8:	f011 0f04 	tst.w	r1, #4
  4005cc:	d1f3      	bne.n	4005b6 <twi_master_write+0x56>
  4005ce:	e7eb      	b.n	4005a8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4005d0:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  4005d2:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  4005d6:	d10f      	bne.n	4005f8 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4005d8:	f012 0f04 	tst.w	r2, #4
  4005dc:	d0f8      	beq.n	4005d0 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4005de:	2202      	movs	r2, #2
  4005e0:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4005e2:	6a1a      	ldr	r2, [r3, #32]
  4005e4:	f012 0f01 	tst.w	r2, #1
  4005e8:	d0fb      	beq.n	4005e2 <twi_master_write+0x82>
  4005ea:	e006      	b.n	4005fa <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4005ec:	2001      	movs	r0, #1
  4005ee:	e004      	b.n	4005fa <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f0:	2005      	movs	r0, #5
  4005f2:	e002      	b.n	4005fa <twi_master_write+0x9a>
  4005f4:	2005      	movs	r0, #5
  4005f6:	e000      	b.n	4005fa <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4005f8:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4005fa:	bc70      	pop	{r4, r5, r6}
  4005fc:	4770      	bx	lr
  4005fe:	bf00      	nop

00400600 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400600:	6943      	ldr	r3, [r0, #20]
  400602:	f013 0f02 	tst.w	r3, #2
  400606:	d004      	beq.n	400612 <usart_write+0x12>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400608:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40060c:	61c1      	str	r1, [r0, #28]
	return 0;
  40060e:	2000      	movs	r0, #0
  400610:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400612:	2001      	movs	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400614:	4770      	bx	lr
  400616:	bf00      	nop

00400618 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400618:	6943      	ldr	r3, [r0, #20]
  40061a:	f013 0f01 	tst.w	r3, #1
  40061e:	d005      	beq.n	40062c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400620:	6983      	ldr	r3, [r0, #24]
  400622:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400626:	600b      	str	r3, [r1, #0]

	return 0;
  400628:	2000      	movs	r0, #0
  40062a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40062c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40062e:	4770      	bx	lr

00400630 <twi_init>:
 */ 

#include <asf.h>
#include "IMU.h"

void twi_init(void){
  400630:	b530      	push	{r4, r5, lr}
  400632:	b085      	sub	sp, #20
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  400634:	4b11      	ldr	r3, [pc, #68]	; (40067c <twi_init+0x4c>)
  400636:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  40063a:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40063c:	21f0      	movs	r1, #240	; 0xf0
  40063e:	4a10      	ldr	r2, [pc, #64]	; (400680 <twi_init+0x50>)
  400640:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400644:	2400      	movs	r4, #0
  400646:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400648:	2207      	movs	r2, #7
  40064a:	601a      	str	r2, [r3, #0]
			/* Capture error */
			gpio_set_pin_low(LED2_GPIO);
		}
	}
	
	pmc_enable_periph_clk(ID_TWI0);
  40064c:	2013      	movs	r0, #19
  40064e:	4b0d      	ldr	r3, [pc, #52]	; (400684 <twi_init+0x54>)
  400650:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  400652:	4b0d      	ldr	r3, [pc, #52]	; (400688 <twi_init+0x58>)
  400654:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  400656:	4b0d      	ldr	r3, [pc, #52]	; (40068c <twi_init+0x5c>)
  400658:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  40065a:	f88d 400d 	strb.w	r4, [sp, #13]
	
	if (twi_master_init(TWI0, &opt_twi) != TWI_SUCCESS) {
  40065e:	480c      	ldr	r0, [pc, #48]	; (400690 <twi_init+0x60>)
  400660:	a901      	add	r1, sp, #4
  400662:	4b0c      	ldr	r3, [pc, #48]	; (400694 <twi_init+0x64>)
  400664:	4798      	blx	r3
  400666:	b138      	cbz	r0, 400678 <twi_init+0x48>
		puts("-E-\tTWI master initialization failed.\r");
  400668:	480b      	ldr	r0, [pc, #44]	; (400698 <twi_init+0x68>)
  40066a:	4b0c      	ldr	r3, [pc, #48]	; (40069c <twi_init+0x6c>)
  40066c:	4798      	blx	r3
		while (1) {
			/* Capture error */
			gpio_set_pin_low(LED2_GPIO);
  40066e:	2519      	movs	r5, #25
  400670:	4c0b      	ldr	r4, [pc, #44]	; (4006a0 <twi_init+0x70>)
  400672:	4628      	mov	r0, r5
  400674:	47a0      	blx	r4
  400676:	e7fc      	b.n	400672 <twi_init+0x42>
		}
	}
}
  400678:	b005      	add	sp, #20
  40067a:	bd30      	pop	{r4, r5, pc}
  40067c:	e000e010 	.word	0xe000e010
  400680:	e000ed00 	.word	0xe000ed00
  400684:	0040167d 	.word	0x0040167d
  400688:	02dc6c00 	.word	0x02dc6c00
  40068c:	000186a0 	.word	0x000186a0
  400690:	40018000 	.word	0x40018000
  400694:	0040044d 	.word	0x0040044d
  400698:	004081a4 	.word	0x004081a4
  40069c:	00402b39 	.word	0x00402b39
  4006a0:	00401285 	.word	0x00401285

004006a4 <adxl_write>:
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value){
  4006a4:	b500      	push	{lr}
  4006a6:	b089      	sub	sp, #36	; 0x24
  4006a8:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  4006ac:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  4006b0:	2301      	movs	r3, #1
  4006b2:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  4006b4:	f10d 0207 	add.w	r2, sp, #7
  4006b8:	9205      	str	r2, [sp, #20]
	tx.length		=	1;
  4006ba:	9306      	str	r3, [sp, #24]
	tx.chip			=	ADXL_ADDR;
  4006bc:	2353      	movs	r3, #83	; 0x53
  4006be:	f88d 301c 	strb.w	r3, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  4006c2:	4803      	ldr	r0, [pc, #12]	; (4006d0 <adxl_write+0x2c>)
  4006c4:	a903      	add	r1, sp, #12
  4006c6:	4b03      	ldr	r3, [pc, #12]	; (4006d4 <adxl_write+0x30>)
  4006c8:	4798      	blx	r3
}
  4006ca:	b009      	add	sp, #36	; 0x24
  4006cc:	f85d fb04 	ldr.w	pc, [sp], #4
  4006d0:	40018000 	.word	0x40018000
  4006d4:	00400561 	.word	0x00400561

004006d8 <adxl_init>:
		}
	}
}

void adxl_init(void) 
{
  4006d8:	b510      	push	{r4, lr}
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B);	//16-bit, 13-bit mode
  4006da:	2031      	movs	r0, #49	; 0x31
  4006dc:	210b      	movs	r1, #11
  4006de:	4c0c      	ldr	r4, [pc, #48]	; (400710 <adxl_init+0x38>)
  4006e0:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x07);		//Sample rate = 12,5Hz = 80ms
	adxl_write(ADXL_ADDR_BW_RATE,0x06);		//Sample rate = 6,25Hz = 160ms
  4006e2:	202c      	movs	r0, #44	; 0x2c
  4006e4:	2106      	movs	r1, #6
  4006e6:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_INT_ENABLE,0x80);	//DATA-READY Interrupt
  4006e8:	202e      	movs	r0, #46	; 0x2e
  4006ea:	2180      	movs	r1, #128	; 0x80
  4006ec:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_INT_MAP,0x7F);		//DATA-READY Interrupt - INT1 / Rest - INT2
  4006ee:	202f      	movs	r0, #47	; 0x2f
  4006f0:	217f      	movs	r1, #127	; 0x7f
  4006f2:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08);	//Start Measurement
  4006f4:	202d      	movs	r0, #45	; 0x2d
  4006f6:	2108      	movs	r1, #8
  4006f8:	47a0      	blx	r4
	
	//Configurando Offset:
	adxl_write(ADXL_ADDR_OFSTY,0x20);		// 0x20 * 15,6[mg/LSB] = 499,2 mg
  4006fa:	201f      	movs	r0, #31
  4006fc:	2120      	movs	r1, #32
  4006fe:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTX,0x13);		// 0x13 * 15,6[mg/LSB] = 296,4 mg
  400700:	201e      	movs	r0, #30
  400702:	2113      	movs	r1, #19
  400704:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTZ,0x81);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
  400706:	2020      	movs	r0, #32
  400708:	2181      	movs	r1, #129	; 0x81
  40070a:	47a0      	blx	r4
  40070c:	bd10      	pop	{r4, pc}
  40070e:	bf00      	nop
  400710:	004006a5 	.word	0x004006a5

00400714 <adxl_read>:
	return	twi_master_write(TWI0, &tx);
}

uint32_t adxl_read(
				uint8_t index,
				uint8_t *value){
  400714:	b500      	push	{lr}
  400716:	b087      	sub	sp, #28
					
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400718:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  40071c:	2301      	movs	r3, #1
  40071e:	9302      	str	r3, [sp, #8]
	rx.buffer		=	value;
  400720:	9103      	str	r1, [sp, #12]
	rx.length		=	1;
  400722:	9304      	str	r3, [sp, #16]
	rx.chip			=	ADXL_ADDR;
  400724:	2353      	movs	r3, #83	; 0x53
  400726:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  40072a:	4803      	ldr	r0, [pc, #12]	; (400738 <adxl_read+0x24>)
  40072c:	a901      	add	r1, sp, #4
  40072e:	4b03      	ldr	r3, [pc, #12]	; (40073c <adxl_read+0x28>)
  400730:	4798      	blx	r3
}
  400732:	b007      	add	sp, #28
  400734:	f85d fb04 	ldr.w	pc, [sp], #4
  400738:	40018000 	.word	0x40018000
  40073c:	0040048d 	.word	0x0040048d

00400740 <itg_write>:

uint32_t itg_write(
				uint8_t index,
				uint8_t  value){
  400740:	b500      	push	{lr}
  400742:	b089      	sub	sp, #36	; 0x24
  400744:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  400748:	2300      	movs	r3, #0
  40074a:	9303      	str	r3, [sp, #12]
  40074c:	9307      	str	r3, [sp, #28]
  40074e:	f88d 000c 	strb.w	r0, [sp, #12]
  400752:	2301      	movs	r3, #1
  400754:	9304      	str	r3, [sp, #16]
  400756:	f10d 0207 	add.w	r2, sp, #7
  40075a:	9205      	str	r2, [sp, #20]
  40075c:	9306      	str	r3, [sp, #24]
  40075e:	2368      	movs	r3, #104	; 0x68
  400760:	f88d 301c 	strb.w	r3, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= ITG_ADDR
	};
	
	return	twi_master_write(TWI0, &tx);
  400764:	4803      	ldr	r0, [pc, #12]	; (400774 <itg_write+0x34>)
  400766:	a903      	add	r1, sp, #12
  400768:	4b03      	ldr	r3, [pc, #12]	; (400778 <itg_write+0x38>)
  40076a:	4798      	blx	r3
}
  40076c:	b009      	add	sp, #36	; 0x24
  40076e:	f85d fb04 	ldr.w	pc, [sp], #4
  400772:	bf00      	nop
  400774:	40018000 	.word	0x40018000
  400778:	00400561 	.word	0x00400561

0040077c <itg_init>:
	adxl_write(ADXL_ADDR_OFSTX,0x13);		// 0x13 * 15,6[mg/LSB] = 296,4 mg
	adxl_write(ADXL_ADDR_OFSTZ,0x81);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
}

void itg_init(void)
{
  40077c:	b510      	push	{r4, lr}
	itg_write(ITG_ADDR_DLPF_FS,0x1B);	//2000/s - Sample Rate: 1KHz - LPF: 42Hz
  40077e:	2016      	movs	r0, #22
  400780:	211b      	movs	r1, #27
  400782:	4c06      	ldr	r4, [pc, #24]	; (40079c <itg_init+0x20>)
  400784:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 99);	//Fsample = 1KHz/(99 + 1) = 10Hz : 100ms
  400786:	2015      	movs	r0, #21
  400788:	2163      	movs	r1, #99	; 0x63
  40078a:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  40078c:	2017      	movs	r0, #23
  40078e:	2111      	movs	r1, #17
  400790:	47a0      	blx	r4
	//itg_write(ITG_ADDR_INT_CFG,0x31);	//Latch mode: High State INT when data is ready - Clear INT when any register is read
	itg_write(ITG_ADDR_PWR_MGM,0x00);	//Clock Source: Internal Oscillator
  400792:	203e      	movs	r0, #62	; 0x3e
  400794:	2100      	movs	r1, #0
  400796:	47a0      	blx	r4
  400798:	bd10      	pop	{r4, pc}
  40079a:	bf00      	nop
  40079c:	00400741 	.word	0x00400741

004007a0 <itg_read>:
	return	twi_master_write(TWI0, &tx);
}

uint32_t itg_read(
				uint8_t index,
				uint8_t *value){
  4007a0:	b500      	push	{lr}
  4007a2:	b087      	sub	sp, #28
	
	twi_packet_t rx = {
  4007a4:	2300      	movs	r3, #0
  4007a6:	9301      	str	r3, [sp, #4]
  4007a8:	9305      	str	r3, [sp, #20]
  4007aa:	f88d 0004 	strb.w	r0, [sp, #4]
  4007ae:	2301      	movs	r3, #1
  4007b0:	9302      	str	r3, [sp, #8]
  4007b2:	9103      	str	r1, [sp, #12]
  4007b4:	9304      	str	r3, [sp, #16]
  4007b6:	2368      	movs	r3, #104	; 0x68
  4007b8:	f88d 3014 	strb.w	r3, [sp, #20]
		.buffer			= value,
		.length			= 1,
		.chip			= ITG_ADDR
	};
	
	return	twi_master_read(TWI0, &rx);
  4007bc:	4803      	ldr	r0, [pc, #12]	; (4007cc <itg_read+0x2c>)
  4007be:	a901      	add	r1, sp, #4
  4007c0:	4b03      	ldr	r3, [pc, #12]	; (4007d0 <itg_read+0x30>)
  4007c2:	4798      	blx	r3
}
  4007c4:	b007      	add	sp, #28
  4007c6:	f85d fb04 	ldr.w	pc, [sp], #4
  4007ca:	bf00      	nop
  4007cc:	40018000 	.word	0x40018000
  4007d0:	0040048d 	.word	0x0040048d

004007d4 <get_gyro_value>:

float get_gyro_value(char eixo){
  4007d4:	b570      	push	{r4, r5, r6, lr}
	float valor = 0;
	uint16_t itg = 0;
	static uint8_t buf = 0;
	
	switch (eixo){
  4007d6:	2859      	cmp	r0, #89	; 0x59
  4007d8:	d00d      	beq.n	4007f6 <get_gyro_value+0x22>
  4007da:	285a      	cmp	r0, #90	; 0x5a
  4007dc:	d015      	beq.n	40080a <get_gyro_value+0x36>
  4007de:	2858      	cmp	r0, #88	; 0x58
  4007e0:	d11d      	bne.n	40081e <get_gyro_value+0x4a>
		case 'X':
		itg_read(ITG_ADDR_DATAX0, &buf);
  4007e2:	4d1c      	ldr	r5, [pc, #112]	; (400854 <get_gyro_value+0x80>)
  4007e4:	201e      	movs	r0, #30
  4007e6:	4629      	mov	r1, r5
  4007e8:	4e1b      	ldr	r6, [pc, #108]	; (400858 <get_gyro_value+0x84>)
  4007ea:	47b0      	blx	r6
		itg |= buf;
  4007ec:	782c      	ldrb	r4, [r5, #0]
		itg_read(ITG_ADDR_DATAX1, &buf);
  4007ee:	201d      	movs	r0, #29
  4007f0:	4629      	mov	r1, r5
  4007f2:	47b0      	blx	r6
		break;
  4007f4:	e014      	b.n	400820 <get_gyro_value+0x4c>
		case 'Y':
		itg_read(ITG_ADDR_DATAY0, &buf);
  4007f6:	4d17      	ldr	r5, [pc, #92]	; (400854 <get_gyro_value+0x80>)
  4007f8:	2020      	movs	r0, #32
  4007fa:	4629      	mov	r1, r5
  4007fc:	4e16      	ldr	r6, [pc, #88]	; (400858 <get_gyro_value+0x84>)
  4007fe:	47b0      	blx	r6
		itg |= buf;
  400800:	782c      	ldrb	r4, [r5, #0]
		itg_read(ITG_ADDR_DATAY1, &buf);
  400802:	201f      	movs	r0, #31
  400804:	4629      	mov	r1, r5
  400806:	47b0      	blx	r6
		break;
  400808:	e00a      	b.n	400820 <get_gyro_value+0x4c>
		case 'Z':
		itg_read(ITG_ADDR_DATAZ0, &buf);
  40080a:	4d12      	ldr	r5, [pc, #72]	; (400854 <get_gyro_value+0x80>)
  40080c:	2022      	movs	r0, #34	; 0x22
  40080e:	4629      	mov	r1, r5
  400810:	4e11      	ldr	r6, [pc, #68]	; (400858 <get_gyro_value+0x84>)
  400812:	47b0      	blx	r6
		itg |= buf;
  400814:	782c      	ldrb	r4, [r5, #0]
		itg_read(ITG_ADDR_DATAZ1, &buf);
  400816:	2021      	movs	r0, #33	; 0x21
  400818:	4629      	mov	r1, r5
  40081a:	47b0      	blx	r6
		break;
  40081c:	e000      	b.n	400820 <get_gyro_value+0x4c>
	return	twi_master_read(TWI0, &rx);
}

float get_gyro_value(char eixo){
	float valor = 0;
	uint16_t itg = 0;
  40081e:	2400      	movs	r4, #0
		itg |= buf;
		itg_read(ITG_ADDR_DATAZ1, &buf);
		break;
	}
	
	if ((buf & 0x80) == 0x80){
  400820:	4a0c      	ldr	r2, [pc, #48]	; (400854 <get_gyro_value+0x80>)
  400822:	7810      	ldrb	r0, [r2, #0]
  400824:	f010 0f80 	tst.w	r0, #128	; 0x80
  400828:	d00c      	beq.n	400844 <get_gyro_value+0x70>
		itg |= (buf << 8);
  40082a:	ea44 2300 	orr.w	r3, r4, r0, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  40082e:	4258      	negs	r0, r3
		valor = -(((float)itg) / 14.375);
  400830:	f3c0 000e 	ubfx	r0, r0, #0, #15
  400834:	4b09      	ldr	r3, [pc, #36]	; (40085c <get_gyro_value+0x88>)
  400836:	4798      	blx	r3
  400838:	4909      	ldr	r1, [pc, #36]	; (400860 <get_gyro_value+0x8c>)
  40083a:	4b0a      	ldr	r3, [pc, #40]	; (400864 <get_gyro_value+0x90>)
  40083c:	4798      	blx	r3
  40083e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400842:	bd70      	pop	{r4, r5, r6, pc}
		} else {
		itg |= ( buf << 8);
		valor = ((float)itg) / 14.375;
  400844:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
  400848:	4b04      	ldr	r3, [pc, #16]	; (40085c <get_gyro_value+0x88>)
  40084a:	4798      	blx	r3
  40084c:	4904      	ldr	r1, [pc, #16]	; (400860 <get_gyro_value+0x8c>)
  40084e:	4b05      	ldr	r3, [pc, #20]	; (400864 <get_gyro_value+0x90>)
  400850:	4798      	blx	r3
	}
	
	return valor;
}
  400852:	bd70      	pop	{r4, r5, r6, pc}
  400854:	200009c4 	.word	0x200009c4
  400858:	004007a1 	.word	0x004007a1
  40085c:	004026f5 	.word	0x004026f5
  400860:	41660000 	.word	0x41660000
  400864:	0040290d 	.word	0x0040290d

00400868 <get_acel_value>:

float get_acel_value(char eixo){
  400868:	b570      	push	{r4, r5, r6, lr}
	float valor = 0;
	uint16_t adxl = 0;
	static uint8_t buf = 0;
	
	switch (eixo){
  40086a:	2859      	cmp	r0, #89	; 0x59
  40086c:	d00d      	beq.n	40088a <get_acel_value+0x22>
  40086e:	285a      	cmp	r0, #90	; 0x5a
  400870:	d015      	beq.n	40089e <get_acel_value+0x36>
  400872:	2858      	cmp	r0, #88	; 0x58
  400874:	d11d      	bne.n	4008b2 <get_acel_value+0x4a>
		case 'X':
		adxl_read(ADXL_ADDR_DATAX0, &buf);
  400876:	4d26      	ldr	r5, [pc, #152]	; (400910 <get_acel_value+0xa8>)
  400878:	2032      	movs	r0, #50	; 0x32
  40087a:	4629      	mov	r1, r5
  40087c:	4e25      	ldr	r6, [pc, #148]	; (400914 <get_acel_value+0xac>)
  40087e:	47b0      	blx	r6
		adxl = buf;
  400880:	782c      	ldrb	r4, [r5, #0]
		adxl_read(ADXL_ADDR_DATAX1, &buf);
  400882:	2033      	movs	r0, #51	; 0x33
  400884:	4629      	mov	r1, r5
  400886:	47b0      	blx	r6
		break;
  400888:	e014      	b.n	4008b4 <get_acel_value+0x4c>
		case 'Y':
		adxl_read(ADXL_ADDR_DATAY0, &buf);
  40088a:	4d21      	ldr	r5, [pc, #132]	; (400910 <get_acel_value+0xa8>)
  40088c:	2034      	movs	r0, #52	; 0x34
  40088e:	4629      	mov	r1, r5
  400890:	4e20      	ldr	r6, [pc, #128]	; (400914 <get_acel_value+0xac>)
  400892:	47b0      	blx	r6
		adxl = buf;
  400894:	782c      	ldrb	r4, [r5, #0]
		adxl_read(ADXL_ADDR_DATAY1, &buf);
  400896:	2035      	movs	r0, #53	; 0x35
  400898:	4629      	mov	r1, r5
  40089a:	47b0      	blx	r6
		break;
  40089c:	e00a      	b.n	4008b4 <get_acel_value+0x4c>
		case 'Z':
		adxl_read(ADXL_ADDR_DATAZ0, &buf);
  40089e:	4d1c      	ldr	r5, [pc, #112]	; (400910 <get_acel_value+0xa8>)
  4008a0:	2036      	movs	r0, #54	; 0x36
  4008a2:	4629      	mov	r1, r5
  4008a4:	4e1b      	ldr	r6, [pc, #108]	; (400914 <get_acel_value+0xac>)
  4008a6:	47b0      	blx	r6
		adxl = buf;
  4008a8:	782c      	ldrb	r4, [r5, #0]
		adxl_read(ADXL_ADDR_DATAZ1, &buf);
  4008aa:	2037      	movs	r0, #55	; 0x37
  4008ac:	4629      	mov	r1, r5
  4008ae:	47b0      	blx	r6
		break;
  4008b0:	e000      	b.n	4008b4 <get_acel_value+0x4c>
	return valor;
}

float get_acel_value(char eixo){
	float valor = 0;
	uint16_t adxl = 0;
  4008b2:	2400      	movs	r4, #0
		adxl = buf;
		adxl_read(ADXL_ADDR_DATAZ1, &buf);
		break;
	}
	
	if ((buf & 0xF0) == 0xF0){
  4008b4:	4a16      	ldr	r2, [pc, #88]	; (400910 <get_acel_value+0xa8>)
  4008b6:	7810      	ldrb	r0, [r2, #0]
  4008b8:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
  4008bc:	2af0      	cmp	r2, #240	; 0xf0
  4008be:	d112      	bne.n	4008e6 <get_acel_value+0x7e>
		adxl |= (buf << 8);
  4008c0:	ea44 2300 	orr.w	r3, r4, r0, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4008c4:	4258      	negs	r0, r3
		valor = -(3.9 * ((float)adxl));
  4008c6:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4008ca:	4b13      	ldr	r3, [pc, #76]	; (400918 <get_acel_value+0xb0>)
  4008cc:	4798      	blx	r3
  4008ce:	4b13      	ldr	r3, [pc, #76]	; (40091c <get_acel_value+0xb4>)
  4008d0:	4798      	blx	r3
  4008d2:	a30d      	add	r3, pc, #52	; (adr r3, 400908 <get_acel_value+0xa0>)
  4008d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008d8:	4c11      	ldr	r4, [pc, #68]	; (400920 <get_acel_value+0xb8>)
  4008da:	47a0      	blx	r4
  4008dc:	4b11      	ldr	r3, [pc, #68]	; (400924 <get_acel_value+0xbc>)
  4008de:	4798      	blx	r3
  4008e0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4008e4:	bd70      	pop	{r4, r5, r6, pc}
		//adxl_global = - (int16_t)(adxl);
		} else {
		adxl |= ( buf << 8);
		valor = 3.9 * ((float)adxl);
  4008e6:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
  4008ea:	4b0b      	ldr	r3, [pc, #44]	; (400918 <get_acel_value+0xb0>)
  4008ec:	4798      	blx	r3
  4008ee:	4b0b      	ldr	r3, [pc, #44]	; (40091c <get_acel_value+0xb4>)
  4008f0:	4798      	blx	r3
  4008f2:	a305      	add	r3, pc, #20	; (adr r3, 400908 <get_acel_value+0xa0>)
  4008f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008f8:	4c09      	ldr	r4, [pc, #36]	; (400920 <get_acel_value+0xb8>)
  4008fa:	47a0      	blx	r4
  4008fc:	4b09      	ldr	r3, [pc, #36]	; (400924 <get_acel_value+0xbc>)
  4008fe:	4798      	blx	r3
		//adxl_global = (int16_t)(adxl);
	}
	
	return valor;
  400900:	bd70      	pop	{r4, r5, r6, pc}
  400902:	bf00      	nop
  400904:	f3af 8000 	nop.w
  400908:	33333333 	.word	0x33333333
  40090c:	400f3333 	.word	0x400f3333
  400910:	200009c5 	.word	0x200009c5
  400914:	00400715 	.word	0x00400715
  400918:	004026f5 	.word	0x004026f5
  40091c:	0040201d 	.word	0x0040201d
  400920:	004020c5 	.word	0x004020c5
  400924:	004024e9 	.word	0x004024e9

00400928 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40092c:	460e      	mov	r6, r1
  40092e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400930:	3801      	subs	r0, #1
  400932:	2802      	cmp	r0, #2
  400934:	d80f      	bhi.n	400956 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  400936:	b192      	cbz	r2, 40095e <_write+0x36>
  400938:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40093a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400978 <_write+0x50>
  40093e:	4f0d      	ldr	r7, [pc, #52]	; (400974 <_write+0x4c>)
  400940:	f8d8 0000 	ldr.w	r0, [r8]
  400944:	5d31      	ldrb	r1, [r6, r4]
  400946:	683b      	ldr	r3, [r7, #0]
  400948:	4798      	blx	r3
  40094a:	2800      	cmp	r0, #0
  40094c:	db0a      	blt.n	400964 <_write+0x3c>
			return -1;
		}
		++nChars;
  40094e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400950:	42a5      	cmp	r5, r4
  400952:	d1f5      	bne.n	400940 <_write+0x18>
  400954:	e00a      	b.n	40096c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400956:	f04f 30ff 	mov.w	r0, #4294967295
  40095a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  40095e:	2000      	movs	r0, #0
  400960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400964:	f04f 30ff 	mov.w	r0, #4294967295
  400968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  40096c:	4620      	mov	r0, r4
	}
	return nChars;
}
  40096e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400972:	bf00      	nop
  400974:	20000be8 	.word	0x20000be8
  400978:	20000bec 	.word	0x20000bec

0040097c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40097c:	b470      	push	{r4, r5, r6}
  40097e:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400980:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400984:	2810      	cmp	r0, #16
  400986:	bf34      	ite	cc
  400988:	4606      	movcc	r6, r0
  40098a:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40098c:	2e00      	cmp	r6, #0
  40098e:	bf08      	it	eq
  400990:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400992:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400994:	4d0f      	ldr	r5, [pc, #60]	; (4009d4 <aat31xx_set_backlight+0x58>)
  400996:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  40099a:	2018      	movs	r0, #24
  40099c:	636c      	str	r4, [r5, #52]	; 0x34
  40099e:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  4009a0:	9b01      	ldr	r3, [sp, #4]
  4009a2:	1e5a      	subs	r2, r3, #1
  4009a4:	9201      	str	r2, [sp, #4]
  4009a6:	2b00      	cmp	r3, #0
  4009a8:	d1fa      	bne.n	4009a0 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4009aa:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4009ac:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  4009ae:	9b01      	ldr	r3, [sp, #4]
  4009b0:	1e5a      	subs	r2, r3, #1
  4009b2:	9201      	str	r2, [sp, #4]
  4009b4:	2b00      	cmp	r3, #0
  4009b6:	d1fa      	bne.n	4009ae <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4009b8:	3101      	adds	r1, #1
  4009ba:	428e      	cmp	r6, r1
  4009bc:	d8ee      	bhi.n	40099c <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4009be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4009c2:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4009c4:	9b01      	ldr	r3, [sp, #4]
  4009c6:	1e5a      	subs	r2, r3, #1
  4009c8:	9201      	str	r2, [sp, #4]
  4009ca:	2b00      	cmp	r3, #0
  4009cc:	d1fa      	bne.n	4009c4 <aat31xx_set_backlight+0x48>
	}
}
  4009ce:	b003      	add	sp, #12
  4009d0:	bc70      	pop	{r4, r5, r6}
  4009d2:	4770      	bx	lr
  4009d4:	400e1200 	.word	0x400e1200

004009d8 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4009d8:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4009da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4009de:	4b06      	ldr	r3, [pc, #24]	; (4009f8 <aat31xx_disable_backlight+0x20>)
  4009e0:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4009e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4009e6:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4009e8:	9b01      	ldr	r3, [sp, #4]
  4009ea:	1e5a      	subs	r2, r3, #1
  4009ec:	9201      	str	r2, [sp, #4]
  4009ee:	2b00      	cmp	r3, #0
  4009f0:	d1fa      	bne.n	4009e8 <aat31xx_disable_backlight+0x10>
	}
}
  4009f2:	b002      	add	sp, #8
  4009f4:	4770      	bx	lr
  4009f6:	bf00      	nop
  4009f8:	400e1200 	.word	0x400e1200

004009fc <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  4009fc:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  4009fe:	2300      	movs	r3, #0
  400a00:	9301      	str	r3, [sp, #4]
  400a02:	9b01      	ldr	r3, [sp, #4]
  400a04:	4298      	cmp	r0, r3
  400a06:	d911      	bls.n	400a2c <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  400a08:	2100      	movs	r1, #0
  400a0a:	4a09      	ldr	r2, [pc, #36]	; (400a30 <ili9225_delay+0x34>)
  400a0c:	9101      	str	r1, [sp, #4]
  400a0e:	9b01      	ldr	r3, [sp, #4]
  400a10:	4293      	cmp	r3, r2
  400a12:	d805      	bhi.n	400a20 <ili9225_delay+0x24>
  400a14:	9b01      	ldr	r3, [sp, #4]
  400a16:	3301      	adds	r3, #1
  400a18:	9301      	str	r3, [sp, #4]
  400a1a:	9b01      	ldr	r3, [sp, #4]
  400a1c:	4293      	cmp	r3, r2
  400a1e:	d9f9      	bls.n	400a14 <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400a20:	9b01      	ldr	r3, [sp, #4]
  400a22:	3301      	adds	r3, #1
  400a24:	9301      	str	r3, [sp, #4]
  400a26:	9b01      	ldr	r3, [sp, #4]
  400a28:	4283      	cmp	r3, r0
  400a2a:	d3ef      	bcc.n	400a0c <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400a2c:	b002      	add	sp, #8
  400a2e:	4770      	bx	lr
  400a30:	0001869f 	.word	0x0001869f

00400a34 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400a34:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  400a36:	6804      	ldr	r4, [r0, #0]
  400a38:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  400a3a:	bf84      	itt	hi
  400a3c:	24af      	movhi	r4, #175	; 0xaf
  400a3e:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400a40:	6814      	ldr	r4, [r2, #0]
  400a42:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400a44:	bf84      	itt	hi
  400a46:	24af      	movhi	r4, #175	; 0xaf
  400a48:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  400a4a:	680c      	ldr	r4, [r1, #0]
  400a4c:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  400a4e:	bf84      	itt	hi
  400a50:	24db      	movhi	r4, #219	; 0xdb
  400a52:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400a54:	681c      	ldr	r4, [r3, #0]
  400a56:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  400a58:	bf84      	itt	hi
  400a5a:	24db      	movhi	r4, #219	; 0xdb
  400a5c:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400a5e:	6804      	ldr	r4, [r0, #0]
  400a60:	6815      	ldr	r5, [r2, #0]
  400a62:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400a64:	bf84      	itt	hi
  400a66:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  400a68:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400a6a:	680a      	ldr	r2, [r1, #0]
  400a6c:	6818      	ldr	r0, [r3, #0]
  400a6e:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400a70:	bf84      	itt	hi
  400a72:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  400a74:	601a      	strhi	r2, [r3, #0]
	}
}
  400a76:	bc30      	pop	{r4, r5}
  400a78:	4770      	bx	lr
  400a7a:	bf00      	nop

00400a7c <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  400a7c:	b570      	push	{r4, r5, r6, lr}
  400a7e:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  400a80:	4c0b      	ldr	r4, [pc, #44]	; (400ab0 <ili9225_write_cmd+0x34>)
  400a82:	4620      	mov	r0, r4
  400a84:	2102      	movs	r1, #2
  400a86:	2200      	movs	r2, #0
  400a88:	4d0a      	ldr	r5, [pc, #40]	; (400ab4 <ili9225_write_cmd+0x38>)
  400a8a:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400a8c:	2301      	movs	r3, #1
  400a8e:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  400a90:	201c      	movs	r0, #28
  400a92:	4b09      	ldr	r3, [pc, #36]	; (400ab8 <ili9225_write_cmd+0x3c>)
  400a94:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  400a96:	4620      	mov	r0, r4
  400a98:	4631      	mov	r1, r6
  400a9a:	2202      	movs	r2, #2
  400a9c:	2300      	movs	r3, #0
  400a9e:	4e07      	ldr	r6, [pc, #28]	; (400abc <ili9225_write_cmd+0x40>)
  400aa0:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400aa2:	2102      	movs	r1, #2
  400aa4:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  400aa6:	4620      	mov	r0, r4
  400aa8:	2280      	movs	r2, #128	; 0x80
  400aaa:	47a8      	blx	r5
  400aac:	bd70      	pop	{r4, r5, r6, pc}
  400aae:	bf00      	nop
  400ab0:	40008000 	.word	0x40008000
  400ab4:	004003ad 	.word	0x004003ad
  400ab8:	00401285 	.word	0x00401285
  400abc:	004002f1 	.word	0x004002f1

00400ac0 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  400ac0:	b538      	push	{r3, r4, r5, lr}
  400ac2:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400ac4:	4c07      	ldr	r4, [pc, #28]	; (400ae4 <ili9225_write_ram+0x24>)
  400ac6:	2301      	movs	r3, #1
  400ac8:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400aca:	201c      	movs	r0, #28
  400acc:	4b06      	ldr	r3, [pc, #24]	; (400ae8 <ili9225_write_ram+0x28>)
  400ace:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  400ad0:	4620      	mov	r0, r4
  400ad2:	4629      	mov	r1, r5
  400ad4:	2202      	movs	r2, #2
  400ad6:	2300      	movs	r3, #0
  400ad8:	4d04      	ldr	r5, [pc, #16]	; (400aec <ili9225_write_ram+0x2c>)
  400ada:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400adc:	2302      	movs	r3, #2
  400ade:	6023      	str	r3, [r4, #0]
  400ae0:	bd38      	pop	{r3, r4, r5, pc}
  400ae2:	bf00      	nop
  400ae4:	40008000 	.word	0x40008000
  400ae8:	00401269 	.word	0x00401269
  400aec:	004002f1 	.word	0x004002f1

00400af0 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  400af0:	b510      	push	{r4, lr}
  400af2:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  400af4:	4b02      	ldr	r3, [pc, #8]	; (400b00 <ili9225_write_register+0x10>)
  400af6:	4798      	blx	r3
	ili9225_write_ram(us_data);
  400af8:	4620      	mov	r0, r4
  400afa:	4b02      	ldr	r3, [pc, #8]	; (400b04 <ili9225_write_register+0x14>)
  400afc:	4798      	blx	r3
  400afe:	bd10      	pop	{r4, pc}
  400b00:	00400a7d 	.word	0x00400a7d
  400b04:	00400ac1 	.word	0x00400ac1

00400b08 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  400b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b0c:	b082      	sub	sp, #8
  400b0e:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  400b10:	460c      	mov	r4, r1
  400b12:	b1f1      	cbz	r1, 400b52 <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400b14:	2201      	movs	r2, #1
  400b16:	4b10      	ldr	r3, [pc, #64]	; (400b58 <ili9225_write_ram_buffer+0x50>)
  400b18:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  400b1a:	201c      	movs	r0, #28
  400b1c:	4b0f      	ldr	r3, [pc, #60]	; (400b5c <ili9225_write_ram_buffer+0x54>)
  400b1e:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  400b20:	2300      	movs	r3, #0
  400b22:	9301      	str	r3, [sp, #4]
  400b24:	9b01      	ldr	r3, [sp, #4]
  400b26:	429c      	cmp	r4, r3
  400b28:	d910      	bls.n	400b4c <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  400b2a:	f8df 802c 	ldr.w	r8, [pc, #44]	; 400b58 <ili9225_write_ram_buffer+0x50>
  400b2e:	2702      	movs	r7, #2
  400b30:	4e0b      	ldr	r6, [pc, #44]	; (400b60 <ili9225_write_ram_buffer+0x58>)
  400b32:	9b01      	ldr	r3, [sp, #4]
  400b34:	4640      	mov	r0, r8
  400b36:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  400b3a:	463a      	mov	r2, r7
  400b3c:	2300      	movs	r3, #0
  400b3e:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  400b40:	9b01      	ldr	r3, [sp, #4]
  400b42:	3301      	adds	r3, #1
  400b44:	9301      	str	r3, [sp, #4]
  400b46:	9b01      	ldr	r3, [sp, #4]
  400b48:	429c      	cmp	r4, r3
  400b4a:	d8f2      	bhi.n	400b32 <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b4c:	2202      	movs	r2, #2
  400b4e:	4b02      	ldr	r3, [pc, #8]	; (400b58 <ili9225_write_ram_buffer+0x50>)
  400b50:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  400b52:	b002      	add	sp, #8
  400b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400b58:	40008000 	.word	0x40008000
  400b5c:	00401269 	.word	0x00401269
  400b60:	004002f1 	.word	0x004002f1

00400b64 <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  400b64:	4b03      	ldr	r3, [pc, #12]	; (400b74 <ili9225_spi_handler+0x10>)
  400b66:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  400b68:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  400b6a:	2201      	movs	r2, #1
  400b6c:	4b02      	ldr	r3, [pc, #8]	; (400b78 <ili9225_spi_handler+0x14>)
  400b6e:	701a      	strb	r2, [r3, #0]
  400b70:	4770      	bx	lr
  400b72:	bf00      	nop
  400b74:	40008000 	.word	0x40008000
  400b78:	20000b28 	.word	0x20000b28

00400b7c <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  400b7c:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  400b7e:	2007      	movs	r0, #7
  400b80:	f241 0117 	movw	r1, #4119	; 0x1017
  400b84:	4b01      	ldr	r3, [pc, #4]	; (400b8c <ili9225_display_on+0x10>)
  400b86:	4798      	blx	r3
  400b88:	bd08      	pop	{r3, pc}
  400b8a:	bf00      	nop
  400b8c:	00400af1 	.word	0x00400af1

00400b90 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  400b90:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  400b92:	2007      	movs	r0, #7
  400b94:	2100      	movs	r1, #0
  400b96:	4b01      	ldr	r3, [pc, #4]	; (400b9c <ili9225_display_off+0xc>)
  400b98:	4798      	blx	r3
  400b9a:	bd08      	pop	{r3, pc}
  400b9c:	00400af1 	.word	0x00400af1

00400ba0 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  400ba0:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400ba4:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  400ba8:	0a1b      	lsrs	r3, r3, #8
  400baa:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  400bae:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  400bb2:	4301      	orrs	r1, r0
  400bb4:	4a04      	ldr	r2, [pc, #16]	; (400bc8 <ili9225_set_foreground_color+0x28>)
  400bb6:	1e93      	subs	r3, r2, #2
  400bb8:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  400bbc:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400bc0:	4293      	cmp	r3, r2
  400bc2:	d1fb      	bne.n	400bbc <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  400bc4:	4770      	bx	lr
  400bc6:	bf00      	nop
  400bc8:	200009c8 	.word	0x200009c8

00400bcc <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400bce:	4606      	mov	r6, r0
  400bd0:	460d      	mov	r5, r1
  400bd2:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  400bd4:	3a01      	subs	r2, #1
  400bd6:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400bd8:	2036      	movs	r0, #54	; 0x36
  400bda:	b2c9      	uxtb	r1, r1
  400bdc:	4c06      	ldr	r4, [pc, #24]	; (400bf8 <ili9225_set_window+0x2c>)
  400bde:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  400be0:	2037      	movs	r0, #55	; 0x37
  400be2:	b2f1      	uxtb	r1, r6
  400be4:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  400be6:	3f01      	subs	r7, #1
  400be8:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400bea:	2038      	movs	r0, #56	; 0x38
  400bec:	b2c9      	uxtb	r1, r1
  400bee:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  400bf0:	2039      	movs	r0, #57	; 0x39
  400bf2:	b2e9      	uxtb	r1, r5
  400bf4:	47a0      	blx	r4
  400bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400bf8:	00400af1 	.word	0x00400af1

00400bfc <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  400bfc:	b538      	push	{r3, r4, r5, lr}
  400bfe:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  400c00:	b2c1      	uxtb	r1, r0
  400c02:	2020      	movs	r0, #32
  400c04:	4c02      	ldr	r4, [pc, #8]	; (400c10 <ili9225_set_cursor_position+0x14>)
  400c06:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  400c08:	2021      	movs	r0, #33	; 0x21
  400c0a:	b2e9      	uxtb	r1, r5
  400c0c:	47a0      	blx	r4
  400c0e:	bd38      	pop	{r3, r4, r5, pc}
  400c10:	00400af1 	.word	0x00400af1

00400c14 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  400c14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400c18:	b085      	sub	sp, #20
  400c1a:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  400c1c:	f04f 0802 	mov.w	r8, #2
  400c20:	af04      	add	r7, sp, #16
  400c22:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400c26:	201d      	movs	r0, #29
  400c28:	4c5e      	ldr	r4, [pc, #376]	; (400da4 <ili9225_init+0x190>)
  400c2a:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  400c2c:	4640      	mov	r0, r8
  400c2e:	4e5e      	ldr	r6, [pc, #376]	; (400da8 <ili9225_init+0x194>)
  400c30:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  400c32:	201d      	movs	r0, #29
  400c34:	4b5d      	ldr	r3, [pc, #372]	; (400dac <ili9225_init+0x198>)
  400c36:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  400c38:	2014      	movs	r0, #20
  400c3a:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  400c3c:	201d      	movs	r0, #29
  400c3e:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  400c40:	2032      	movs	r0, #50	; 0x32
  400c42:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400c44:	4c5a      	ldr	r4, [pc, #360]	; (400db0 <ili9225_init+0x19c>)
  400c46:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400c4a:	2380      	movs	r3, #128	; 0x80
  400c4c:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  400c4e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  400c52:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400c54:	4b57      	ldr	r3, [pc, #348]	; (400db4 <ili9225_init+0x1a0>)
  400c56:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400c5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400c5e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400c62:	2500      	movs	r5, #0
  400c64:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400c68:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  400c6a:	4620      	mov	r0, r4
  400c6c:	4b52      	ldr	r3, [pc, #328]	; (400db8 <ili9225_init+0x1a4>)
  400c6e:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  400c70:	9500      	str	r5, [sp, #0]
  400c72:	4620      	mov	r0, r4
  400c74:	4639      	mov	r1, r7
  400c76:	462a      	mov	r2, r5
  400c78:	4b50      	ldr	r3, [pc, #320]	; (400dbc <ili9225_init+0x1a8>)
  400c7a:	f8df c15c 	ldr.w	ip, [pc, #348]	; 400dd8 <ili9225_init+0x1c4>
  400c7e:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  400c80:	4620      	mov	r0, r4
  400c82:	4639      	mov	r1, r7
  400c84:	4b4e      	ldr	r3, [pc, #312]	; (400dc0 <ili9225_init+0x1ac>)
  400c86:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400c88:	2701      	movs	r7, #1
  400c8a:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400c8c:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  400c8e:	4b4d      	ldr	r3, [pc, #308]	; (400dc4 <ili9225_init+0x1b0>)
  400c90:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  400c92:	4638      	mov	r0, r7
  400c94:	f44f 718e 	mov.w	r1, #284	; 0x11c
  400c98:	4c4b      	ldr	r4, [pc, #300]	; (400dc8 <ili9225_init+0x1b4>)
  400c9a:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  400c9c:	4640      	mov	r0, r8
  400c9e:	f44f 7180 	mov.w	r1, #256	; 0x100
  400ca2:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  400ca4:	2003      	movs	r0, #3
  400ca6:	f241 0130 	movw	r1, #4144	; 0x1030
  400caa:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  400cac:	2008      	movs	r0, #8
  400cae:	f640 0108 	movw	r1, #2056	; 0x808
  400cb2:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  400cb4:	200c      	movs	r0, #12
  400cb6:	4639      	mov	r1, r7
  400cb8:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  400cba:	200f      	movs	r0, #15
  400cbc:	f640 2101 	movw	r1, #2561	; 0xa01
  400cc0:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  400cc2:	2020      	movs	r0, #32
  400cc4:	21b0      	movs	r1, #176	; 0xb0
  400cc6:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  400cc8:	2021      	movs	r0, #33	; 0x21
  400cca:	21dc      	movs	r1, #220	; 0xdc
  400ccc:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  400cce:	2010      	movs	r0, #16
  400cd0:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  400cd4:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  400cd6:	2011      	movs	r0, #17
  400cd8:	f241 0138 	movw	r1, #4152	; 0x1038
  400cdc:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  400cde:	2032      	movs	r0, #50	; 0x32
  400ce0:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  400ce2:	2012      	movs	r0, #18
  400ce4:	f241 1121 	movw	r1, #4385	; 0x1121
  400ce8:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  400cea:	2013      	movs	r0, #19
  400cec:	214e      	movs	r1, #78	; 0x4e
  400cee:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  400cf0:	2014      	movs	r0, #20
  400cf2:	f246 716f 	movw	r1, #26479	; 0x676f
  400cf6:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  400cf8:	2030      	movs	r0, #48	; 0x30
  400cfa:	4629      	mov	r1, r5
  400cfc:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  400cfe:	2031      	movs	r0, #49	; 0x31
  400d00:	21db      	movs	r1, #219	; 0xdb
  400d02:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  400d04:	2032      	movs	r0, #50	; 0x32
  400d06:	4629      	mov	r1, r5
  400d08:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  400d0a:	2033      	movs	r0, #51	; 0x33
  400d0c:	4629      	mov	r1, r5
  400d0e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  400d10:	2034      	movs	r0, #52	; 0x34
  400d12:	21db      	movs	r1, #219	; 0xdb
  400d14:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  400d16:	2035      	movs	r0, #53	; 0x35
  400d18:	4629      	mov	r1, r5
  400d1a:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  400d1c:	2036      	movs	r0, #54	; 0x36
  400d1e:	21b0      	movs	r1, #176	; 0xb0
  400d20:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  400d22:	2037      	movs	r0, #55	; 0x37
  400d24:	4629      	mov	r1, r5
  400d26:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  400d28:	2038      	movs	r0, #56	; 0x38
  400d2a:	21dc      	movs	r1, #220	; 0xdc
  400d2c:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  400d2e:	2039      	movs	r0, #57	; 0x39
  400d30:	4629      	mov	r1, r5
  400d32:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  400d34:	2050      	movs	r0, #80	; 0x50
  400d36:	4629      	mov	r1, r5
  400d38:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  400d3a:	2051      	movs	r0, #81	; 0x51
  400d3c:	f240 610a 	movw	r1, #1546	; 0x60a
  400d40:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  400d42:	2052      	movs	r0, #82	; 0x52
  400d44:	f640 510a 	movw	r1, #3338	; 0xd0a
  400d48:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  400d4a:	2053      	movs	r0, #83	; 0x53
  400d4c:	f240 3103 	movw	r1, #771	; 0x303
  400d50:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  400d52:	2054      	movs	r0, #84	; 0x54
  400d54:	f640 210d 	movw	r1, #2573	; 0xa0d
  400d58:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  400d5a:	2055      	movs	r0, #85	; 0x55
  400d5c:	f640 2106 	movw	r1, #2566	; 0xa06
  400d60:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  400d62:	2056      	movs	r0, #86	; 0x56
  400d64:	4629      	mov	r1, r5
  400d66:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  400d68:	2057      	movs	r0, #87	; 0x57
  400d6a:	f240 3103 	movw	r1, #771	; 0x303
  400d6e:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  400d70:	2058      	movs	r0, #88	; 0x58
  400d72:	4629      	mov	r1, r5
  400d74:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  400d76:	2059      	movs	r0, #89	; 0x59
  400d78:	4629      	mov	r1, r5
  400d7a:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400d7c:	4628      	mov	r0, r5
  400d7e:	4629      	mov	r1, r5
  400d80:	f8d9 2000 	ldr.w	r2, [r9]
  400d84:	f8d9 3004 	ldr.w	r3, [r9, #4]
  400d88:	4c10      	ldr	r4, [pc, #64]	; (400dcc <ili9225_init+0x1b8>)
  400d8a:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  400d8c:	f8d9 0008 	ldr.w	r0, [r9, #8]
  400d90:	4b0f      	ldr	r3, [pc, #60]	; (400dd0 <ili9225_init+0x1bc>)
  400d92:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  400d94:	4628      	mov	r0, r5
  400d96:	4629      	mov	r1, r5
  400d98:	4b0e      	ldr	r3, [pc, #56]	; (400dd4 <ili9225_init+0x1c0>)
  400d9a:	4798      	blx	r3
	return 0;
}
  400d9c:	4628      	mov	r0, r5
  400d9e:	b005      	add	sp, #20
  400da0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400da4:	00401269 	.word	0x00401269
  400da8:	004009fd 	.word	0x004009fd
  400dac:	00401285 	.word	0x00401285
  400db0:	40008000 	.word	0x40008000
  400db4:	e000e100 	.word	0xe000e100
  400db8:	00400175 	.word	0x00400175
  400dbc:	00bebc20 	.word	0x00bebc20
  400dc0:	00400245 	.word	0x00400245
  400dc4:	00400b91 	.word	0x00400b91
  400dc8:	00400af1 	.word	0x00400af1
  400dcc:	00400bcd 	.word	0x00400bcd
  400dd0:	00400ba1 	.word	0x00400ba1
  400dd4:	00400bfd 	.word	0x00400bfd
  400dd8:	004001c9 	.word	0x004001c9

00400ddc <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  400ddc:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  400dde:	28af      	cmp	r0, #175	; 0xaf
  400de0:	d80e      	bhi.n	400e00 <ili9225_draw_pixel+0x24>
  400de2:	29db      	cmp	r1, #219	; 0xdb
  400de4:	d80e      	bhi.n	400e04 <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  400de6:	b280      	uxth	r0, r0
  400de8:	b289      	uxth	r1, r1
  400dea:	4b07      	ldr	r3, [pc, #28]	; (400e08 <ili9225_draw_pixel+0x2c>)
  400dec:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400dee:	2022      	movs	r0, #34	; 0x22
  400df0:	4b06      	ldr	r3, [pc, #24]	; (400e0c <ili9225_draw_pixel+0x30>)
  400df2:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  400df4:	4b06      	ldr	r3, [pc, #24]	; (400e10 <ili9225_draw_pixel+0x34>)
  400df6:	8818      	ldrh	r0, [r3, #0]
  400df8:	4b06      	ldr	r3, [pc, #24]	; (400e14 <ili9225_draw_pixel+0x38>)
  400dfa:	4798      	blx	r3
	return 0;
  400dfc:	2000      	movs	r0, #0
  400dfe:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  400e00:	2001      	movs	r0, #1
  400e02:	bd08      	pop	{r3, pc}
  400e04:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  400e06:	bd08      	pop	{r3, pc}
  400e08:	00400bfd 	.word	0x00400bfd
  400e0c:	00400a7d 	.word	0x00400a7d
  400e10:	200009c8 	.word	0x200009c8
  400e14:	00400ac1 	.word	0x00400ac1

00400e18 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400e18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e1c:	b084      	sub	sp, #16
  400e1e:	9003      	str	r0, [sp, #12]
  400e20:	9102      	str	r1, [sp, #8]
  400e22:	9201      	str	r2, [sp, #4]
  400e24:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400e26:	a803      	add	r0, sp, #12
  400e28:	a902      	add	r1, sp, #8
  400e2a:	aa01      	add	r2, sp, #4
  400e2c:	466b      	mov	r3, sp
  400e2e:	4c21      	ldr	r4, [pc, #132]	; (400eb4 <ili9225_draw_filled_rectangle+0x9c>)
  400e30:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  400e32:	9a03      	ldr	r2, [sp, #12]
  400e34:	9b02      	ldr	r3, [sp, #8]
  400e36:	9901      	ldr	r1, [sp, #4]
  400e38:	1c4d      	adds	r5, r1, #1
  400e3a:	9900      	ldr	r1, [sp, #0]
  400e3c:	1c4c      	adds	r4, r1, #1
  400e3e:	4610      	mov	r0, r2
  400e40:	4619      	mov	r1, r3
  400e42:	1aaa      	subs	r2, r5, r2
  400e44:	1ae3      	subs	r3, r4, r3
  400e46:	4c1c      	ldr	r4, [pc, #112]	; (400eb8 <ili9225_draw_filled_rectangle+0xa0>)
  400e48:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  400e4a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400e4e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400e52:	4b1a      	ldr	r3, [pc, #104]	; (400ebc <ili9225_draw_filled_rectangle+0xa4>)
  400e54:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  400e56:	2022      	movs	r0, #34	; 0x22
  400e58:	4b19      	ldr	r3, [pc, #100]	; (400ec0 <ili9225_draw_filled_rectangle+0xa8>)
  400e5a:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400e5c:	9b02      	ldr	r3, [sp, #8]
  400e5e:	9a00      	ldr	r2, [sp, #0]
  400e60:	1ad2      	subs	r2, r2, r3
  400e62:	9b01      	ldr	r3, [sp, #4]
  400e64:	f103 0801 	add.w	r8, r3, #1
  400e68:	9b03      	ldr	r3, [sp, #12]
  400e6a:	ebc3 0808 	rsb	r8, r3, r8
  400e6e:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400e72:	4c14      	ldr	r4, [pc, #80]	; (400ec4 <ili9225_draw_filled_rectangle+0xac>)
  400e74:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  400e78:	09e4      	lsrs	r4, r4, #7
  400e7a:	d007      	beq.n	400e8c <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  400e7c:	4f12      	ldr	r7, [pc, #72]	; (400ec8 <ili9225_draw_filled_rectangle+0xb0>)
  400e7e:	26b0      	movs	r6, #176	; 0xb0
  400e80:	4d12      	ldr	r5, [pc, #72]	; (400ecc <ili9225_draw_filled_rectangle+0xb4>)
  400e82:	4638      	mov	r0, r7
  400e84:	4631      	mov	r1, r6
  400e86:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  400e88:	3c01      	subs	r4, #1
  400e8a:	d1fa      	bne.n	400e82 <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  400e8c:	490d      	ldr	r1, [pc, #52]	; (400ec4 <ili9225_draw_filled_rectangle+0xac>)
  400e8e:	fba1 3108 	umull	r3, r1, r1, r8
  400e92:	09c9      	lsrs	r1, r1, #7
  400e94:	24b0      	movs	r4, #176	; 0xb0
  400e96:	480c      	ldr	r0, [pc, #48]	; (400ec8 <ili9225_draw_filled_rectangle+0xb0>)
  400e98:	fb04 8111 	mls	r1, r4, r1, r8
  400e9c:	4b0b      	ldr	r3, [pc, #44]	; (400ecc <ili9225_draw_filled_rectangle+0xb4>)
  400e9e:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  400ea0:	2000      	movs	r0, #0
  400ea2:	4601      	mov	r1, r0
  400ea4:	4622      	mov	r2, r4
  400ea6:	23dc      	movs	r3, #220	; 0xdc
  400ea8:	4c03      	ldr	r4, [pc, #12]	; (400eb8 <ili9225_draw_filled_rectangle+0xa0>)
  400eaa:	47a0      	blx	r4
}
  400eac:	b004      	add	sp, #16
  400eae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400eb2:	bf00      	nop
  400eb4:	00400a35 	.word	0x00400a35
  400eb8:	00400bcd 	.word	0x00400bcd
  400ebc:	00400bfd 	.word	0x00400bfd
  400ec0:	00400a7d 	.word	0x00400a7d
  400ec4:	ba2e8ba3 	.word	0xba2e8ba3
  400ec8:	200009c8 	.word	0x200009c8
  400ecc:	00400b09 	.word	0x00400b09

00400ed0 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ed4:	b087      	sub	sp, #28
  400ed6:	9004      	str	r0, [sp, #16]
  400ed8:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400eda:	7813      	ldrb	r3, [r2, #0]
  400edc:	2b00      	cmp	r3, #0
  400ede:	d04a      	beq.n	400f76 <ili9225_draw_string+0xa6>
  400ee0:	9203      	str	r2, [sp, #12]
  400ee2:	9002      	str	r0, [sp, #8]
  400ee4:	4a25      	ldr	r2, [pc, #148]	; (400f7c <ili9225_draw_string+0xac>)
  400ee6:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  400eea:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400eec:	f8df 9090 	ldr.w	r9, [pc, #144]	; 400f80 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  400ef0:	2b0a      	cmp	r3, #10
  400ef2:	d104      	bne.n	400efe <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  400ef4:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400ef8:	9b04      	ldr	r3, [sp, #16]
  400efa:	9302      	str	r3, [sp, #8]
  400efc:	e035      	b.n	400f6a <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400efe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400f02:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400f04:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  400f08:	4a1c      	ldr	r2, [pc, #112]	; (400f7c <ili9225_draw_string+0xac>)
  400f0a:	4416      	add	r6, r2
  400f0c:	9a05      	ldr	r2, [sp, #20]
  400f0e:	441a      	add	r2, r3
  400f10:	9201      	str	r2, [sp, #4]
  400f12:	f8dd 8008 	ldr.w	r8, [sp, #8]
  400f16:	2407      	movs	r4, #7
  400f18:	4637      	mov	r7, r6
  400f1a:	eb0b 0a04 	add.w	sl, fp, r4
  400f1e:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400f20:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  400f24:	4123      	asrs	r3, r4
  400f26:	f013 0f01 	tst.w	r3, #1
  400f2a:	d003      	beq.n	400f34 <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  400f2c:	4640      	mov	r0, r8
  400f2e:	ebc4 010a 	rsb	r1, r4, sl
  400f32:	47c8      	blx	r9
  400f34:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  400f36:	f1b4 3fff 	cmp.w	r4, #4294967295
  400f3a:	d1f0      	bne.n	400f1e <ili9225_draw_string+0x4e>
  400f3c:	2407      	movs	r4, #7
  400f3e:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400f42:	782b      	ldrb	r3, [r5, #0]
  400f44:	4123      	asrs	r3, r4
  400f46:	f013 0f01 	tst.w	r3, #1
  400f4a:	d002      	beq.n	400f52 <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  400f4c:	4640      	mov	r0, r8
  400f4e:	1b39      	subs	r1, r7, r4
  400f50:	47c8      	blx	r9
  400f52:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  400f54:	2c01      	cmp	r4, #1
  400f56:	d1f4      	bne.n	400f42 <ili9225_draw_string+0x72>
  400f58:	3602      	adds	r6, #2
  400f5a:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  400f5e:	9b01      	ldr	r3, [sp, #4]
  400f60:	429e      	cmp	r6, r3
  400f62:	d1d8      	bne.n	400f16 <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400f64:	9a02      	ldr	r2, [sp, #8]
  400f66:	320c      	adds	r2, #12
  400f68:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400f6a:	9a03      	ldr	r2, [sp, #12]
  400f6c:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400f70:	9203      	str	r2, [sp, #12]
  400f72:	2b00      	cmp	r3, #0
  400f74:	d1bc      	bne.n	400ef0 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  400f76:	b007      	add	sp, #28
  400f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400f7c:	004081cc 	.word	0x004081cc
  400f80:	00400ddd 	.word	0x00400ddd

00400f84 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400f84:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400f86:	23ac      	movs	r3, #172	; 0xac
  400f88:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400f8a:	680a      	ldr	r2, [r1, #0]
  400f8c:	684b      	ldr	r3, [r1, #4]
  400f8e:	fbb2 f3f3 	udiv	r3, r2, r3
  400f92:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400f94:	1e5c      	subs	r4, r3, #1
  400f96:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400f9a:	4294      	cmp	r4, r2
  400f9c:	d80a      	bhi.n	400fb4 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400f9e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400fa0:	688b      	ldr	r3, [r1, #8]
  400fa2:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400fa4:	f240 2302 	movw	r3, #514	; 0x202
  400fa8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400fac:	2350      	movs	r3, #80	; 0x50
  400fae:	6003      	str	r3, [r0, #0]

	return 0;
  400fb0:	2000      	movs	r0, #0
  400fb2:	e000      	b.n	400fb6 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400fb4:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400fb6:	f85d 4b04 	ldr.w	r4, [sp], #4
  400fba:	4770      	bx	lr

00400fbc <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400fbc:	6943      	ldr	r3, [r0, #20]
  400fbe:	f013 0f02 	tst.w	r3, #2
  400fc2:	d002      	beq.n	400fca <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400fc4:	61c1      	str	r1, [r0, #28]
	return 0;
  400fc6:	2000      	movs	r0, #0
  400fc8:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400fca:	2001      	movs	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400fcc:	4770      	bx	lr
  400fce:	bf00      	nop

00400fd0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400fd0:	6943      	ldr	r3, [r0, #20]
  400fd2:	f013 0f01 	tst.w	r3, #1
  400fd6:	d003      	beq.n	400fe0 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400fd8:	6983      	ldr	r3, [r0, #24]
  400fda:	700b      	strb	r3, [r1, #0]
	return 0;
  400fdc:	2000      	movs	r0, #0
  400fde:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400fe0:	2001      	movs	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400fe2:	4770      	bx	lr

00400fe4 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400fe4:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400fe6:	480e      	ldr	r0, [pc, #56]	; (401020 <sysclk_init+0x3c>)
  400fe8:	4b0e      	ldr	r3, [pc, #56]	; (401024 <sysclk_init+0x40>)
  400fea:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400fec:	2000      	movs	r0, #0
  400fee:	213e      	movs	r1, #62	; 0x3e
  400ff0:	4b0d      	ldr	r3, [pc, #52]	; (401028 <sysclk_init+0x44>)
  400ff2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400ff4:	4c0d      	ldr	r4, [pc, #52]	; (40102c <sysclk_init+0x48>)
  400ff6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400ff8:	2800      	cmp	r0, #0
  400ffa:	d0fc      	beq.n	400ff6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400ffc:	4b0c      	ldr	r3, [pc, #48]	; (401030 <sysclk_init+0x4c>)
  400ffe:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401000:	4a0c      	ldr	r2, [pc, #48]	; (401034 <sysclk_init+0x50>)
  401002:	4b0d      	ldr	r3, [pc, #52]	; (401038 <sysclk_init+0x54>)
  401004:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  401006:	4c0d      	ldr	r4, [pc, #52]	; (40103c <sysclk_init+0x58>)
  401008:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40100a:	2800      	cmp	r0, #0
  40100c:	d0fc      	beq.n	401008 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40100e:	2010      	movs	r0, #16
  401010:	4b0b      	ldr	r3, [pc, #44]	; (401040 <sysclk_init+0x5c>)
  401012:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401014:	4b0b      	ldr	r3, [pc, #44]	; (401044 <sysclk_init+0x60>)
  401016:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401018:	4801      	ldr	r0, [pc, #4]	; (401020 <sysclk_init+0x3c>)
  40101a:	4b02      	ldr	r3, [pc, #8]	; (401024 <sysclk_init+0x40>)
  40101c:	4798      	blx	r3
  40101e:	bd10      	pop	{r4, pc}
  401020:	02dc6c00 	.word	0x02dc6c00
  401024:	200000a1 	.word	0x200000a1
  401028:	004015f9 	.word	0x004015f9
  40102c:	0040164d 	.word	0x0040164d
  401030:	0040165d 	.word	0x0040165d
  401034:	20073f01 	.word	0x20073f01
  401038:	400e0400 	.word	0x400e0400
  40103c:	0040166d 	.word	0x0040166d
  401040:	00401595 	.word	0x00401595
  401044:	0040175d 	.word	0x0040175d

00401048 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  401048:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40104a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40104e:	4b30      	ldr	r3, [pc, #192]	; (401110 <board_init+0xc8>)
  401050:	605a      	str	r2, [r3, #4]
  401052:	200b      	movs	r0, #11
  401054:	4c2f      	ldr	r4, [pc, #188]	; (401114 <board_init+0xcc>)
  401056:	47a0      	blx	r4
  401058:	200c      	movs	r0, #12
  40105a:	47a0      	blx	r4
  40105c:	200d      	movs	r0, #13
  40105e:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  401060:	2017      	movs	r0, #23
  401062:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401066:	4c2c      	ldr	r4, [pc, #176]	; (401118 <board_init+0xd0>)
  401068:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40106a:	202e      	movs	r0, #46	; 0x2e
  40106c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401070:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  401072:	200f      	movs	r0, #15
  401074:	4929      	ldr	r1, [pc, #164]	; (40111c <board_init+0xd4>)
  401076:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  401078:	2010      	movs	r0, #16
  40107a:	4929      	ldr	r1, [pc, #164]	; (401120 <board_init+0xd8>)
  40107c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40107e:	4829      	ldr	r0, [pc, #164]	; (401124 <board_init+0xdc>)
  401080:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401084:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401088:	4b27      	ldr	r3, [pc, #156]	; (401128 <board_init+0xe0>)
  40108a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40108c:	2000      	movs	r0, #0
  40108e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401092:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  401094:	2008      	movs	r0, #8
  401096:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40109a:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  40109c:	2003      	movs	r0, #3
  40109e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010a2:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4010a4:	2004      	movs	r0, #4
  4010a6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010aa:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4010ac:	200c      	movs	r0, #12
  4010ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010b2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4010b4:	200d      	movs	r0, #13
  4010b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010ba:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4010bc:	200e      	movs	r0, #14
  4010be:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010c2:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  4010c4:	201f      	movs	r0, #31
  4010c6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010ca:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4010cc:	201e      	movs	r0, #30
  4010ce:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4010d2:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4010d4:	200c      	movs	r0, #12
  4010d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010da:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4010dc:	200d      	movs	r0, #13
  4010de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010e2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4010e4:	200e      	movs	r0, #14
  4010e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4010ea:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4010ec:	201e      	movs	r0, #30
  4010ee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4010f2:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  4010f4:	201c      	movs	r0, #28
  4010f6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4010fa:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4010fc:	201d      	movs	r0, #29
  4010fe:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401102:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  401104:	204d      	movs	r0, #77	; 0x4d
  401106:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40110a:	47a0      	blx	r4
  40110c:	bd10      	pop	{r4, pc}
  40110e:	bf00      	nop
  401110:	400e1450 	.word	0x400e1450
  401114:	0040167d 	.word	0x0040167d
  401118:	004012c5 	.word	0x004012c5
  40111c:	28000079 	.word	0x28000079
  401120:	28000059 	.word	0x28000059
  401124:	400e0e00 	.word	0x400e0e00
  401128:	004013e9 	.word	0x004013e9

0040112c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40112c:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40112e:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	switch (ul_type) {
  401130:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401134:	d02e      	beq.n	401194 <pio_set_peripheral+0x68>
  401136:	d808      	bhi.n	40114a <pio_set_peripheral+0x1e>
  401138:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40113c:	d014      	beq.n	401168 <pio_set_peripheral+0x3c>
  40113e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401142:	d01d      	beq.n	401180 <pio_set_peripheral+0x54>
  401144:	2900      	cmp	r1, #0
  401146:	d135      	bne.n	4011b4 <pio_set_peripheral+0x88>
  401148:	e035      	b.n	4011b6 <pio_set_peripheral+0x8a>
  40114a:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40114e:	d032      	beq.n	4011b6 <pio_set_peripheral+0x8a>
  401150:	d803      	bhi.n	40115a <pio_set_peripheral+0x2e>
  401152:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401156:	d027      	beq.n	4011a8 <pio_set_peripheral+0x7c>
  401158:	e02c      	b.n	4011b4 <pio_set_peripheral+0x88>
  40115a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  40115e:	d02a      	beq.n	4011b6 <pio_set_peripheral+0x8a>
  401160:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401164:	d027      	beq.n	4011b6 <pio_set_peripheral+0x8a>
  401166:	e025      	b.n	4011b4 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401168:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40116a:	6f04      	ldr	r4, [r0, #112]	; 0x70
  40116c:	43d3      	mvns	r3, r2
  40116e:	4021      	ands	r1, r4
  401170:	4019      	ands	r1, r3
  401172:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401174:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401176:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401178:	4021      	ands	r1, r4
  40117a:	400b      	ands	r3, r1
  40117c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40117e:	e019      	b.n	4011b4 <pio_set_peripheral+0x88>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401180:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401182:	4313      	orrs	r3, r2
  401184:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401186:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401188:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40118a:	400b      	ands	r3, r1
  40118c:	ea23 0302 	bic.w	r3, r3, r2
  401190:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401192:	e00f      	b.n	4011b4 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401194:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401196:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401198:	400b      	ands	r3, r1
  40119a:	ea23 0302 	bic.w	r3, r3, r2
  40119e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011a0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011a2:	4313      	orrs	r3, r2
  4011a4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4011a6:	e005      	b.n	4011b4 <pio_set_peripheral+0x88>

	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011a8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011aa:	4313      	orrs	r3, r2
  4011ac:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011ae:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4011b0:	4313      	orrs	r3, r2
  4011b2:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4011b4:	6042      	str	r2, [r0, #4]
}
  4011b6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011ba:	4770      	bx	lr

004011bc <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4011bc:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011be:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4011c2:	bf14      	ite	ne
  4011c4:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011c6:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4011c8:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4011cc:	bf14      	ite	ne
  4011ce:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4011d0:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4011d2:	f012 0f02 	tst.w	r2, #2
  4011d6:	d002      	beq.n	4011de <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4011d8:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4011dc:	e004      	b.n	4011e8 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4011de:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4011e2:	bf18      	it	ne
  4011e4:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4011e8:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4011ea:	6001      	str	r1, [r0, #0]
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop

004011f0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4011f0:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4011f2:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011f4:	9c01      	ldr	r4, [sp, #4]
  4011f6:	b10c      	cbz	r4, 4011fc <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4011f8:	6641      	str	r1, [r0, #100]	; 0x64
  4011fa:	e000      	b.n	4011fe <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011fc:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4011fe:	b10b      	cbz	r3, 401204 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401200:	6501      	str	r1, [r0, #80]	; 0x50
  401202:	e000      	b.n	401206 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401204:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401206:	b10a      	cbz	r2, 40120c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401208:	6301      	str	r1, [r0, #48]	; 0x30
  40120a:	e000      	b.n	40120e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40120c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40120e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401210:	6001      	str	r1, [r0, #0]
}
  401212:	f85d 4b04 	ldr.w	r4, [sp], #4
  401216:	4770      	bx	lr

00401218 <pio_pull_down>:
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  401218:	b112      	cbz	r2, 401220 <pio_pull_down+0x8>
		p_pio->PIO_PPDER = ul_mask;
  40121a:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  40121e:	4770      	bx	lr
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  401220:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  401224:	4770      	bx	lr
  401226:	bf00      	nop

00401228 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401228:	f012 0f10 	tst.w	r2, #16
  40122c:	d010      	beq.n	401250 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40122e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401232:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401236:	bf14      	ite	ne
  401238:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40123c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401240:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401244:	bf14      	ite	ne
  401246:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40124a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40124e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401250:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401254:	4770      	bx	lr
  401256:	bf00      	nop

00401258 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  401258:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40125a:	6401      	str	r1, [r0, #64]	; 0x40
  40125c:	4770      	bx	lr
  40125e:	bf00      	nop

00401260 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401260:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401262:	4770      	bx	lr

00401264 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401264:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401266:	4770      	bx	lr

00401268 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401268:	0943      	lsrs	r3, r0, #5
  40126a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40126e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401272:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401274:	f000 001f 	and.w	r0, r0, #31
  401278:	2201      	movs	r2, #1
  40127a:	fa02 f000 	lsl.w	r0, r2, r0
  40127e:	6318      	str	r0, [r3, #48]	; 0x30
  401280:	4770      	bx	lr
  401282:	bf00      	nop

00401284 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401284:	0943      	lsrs	r3, r0, #5
  401286:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40128a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40128e:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401290:	f000 001f 	and.w	r0, r0, #31
  401294:	2201      	movs	r2, #1
  401296:	fa02 f000 	lsl.w	r0, r2, r0
  40129a:	6358      	str	r0, [r3, #52]	; 0x34
  40129c:	4770      	bx	lr
  40129e:	bf00      	nop

004012a0 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012a0:	0943      	lsrs	r3, r0, #5
  4012a2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4012a6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4012aa:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4012ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4012ae:	f000 001f 	and.w	r0, r0, #31
  4012b2:	2101      	movs	r1, #1
  4012b4:	fa01 f000 	lsl.w	r0, r1, r0
  4012b8:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4012ba:	bf14      	ite	ne
  4012bc:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4012be:	6318      	streq	r0, [r3, #48]	; 0x30
  4012c0:	4770      	bx	lr
  4012c2:	bf00      	nop

004012c4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4012c4:	b570      	push	{r4, r5, r6, lr}
  4012c6:	b082      	sub	sp, #8
  4012c8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012ca:	0944      	lsrs	r4, r0, #5
  4012cc:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  4012d0:	f204 7407 	addw	r4, r4, #1799	; 0x707
  4012d4:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4012d6:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  4012da:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4012de:	d047      	beq.n	401370 <pio_configure_pin+0xac>
  4012e0:	d809      	bhi.n	4012f6 <pio_configure_pin+0x32>
  4012e2:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4012e6:	d021      	beq.n	40132c <pio_configure_pin+0x68>
  4012e8:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4012ec:	d02f      	beq.n	40134e <pio_configure_pin+0x8a>
  4012ee:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4012f2:	d16f      	bne.n	4013d4 <pio_configure_pin+0x110>
  4012f4:	e009      	b.n	40130a <pio_configure_pin+0x46>
  4012f6:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4012fa:	d055      	beq.n	4013a8 <pio_configure_pin+0xe4>
  4012fc:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401300:	d052      	beq.n	4013a8 <pio_configure_pin+0xe4>
  401302:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401306:	d044      	beq.n	401392 <pio_configure_pin+0xce>
  401308:	e064      	b.n	4013d4 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40130a:	f000 001f 	and.w	r0, r0, #31
  40130e:	2401      	movs	r4, #1
  401310:	4084      	lsls	r4, r0
  401312:	4630      	mov	r0, r6
  401314:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401318:	4622      	mov	r2, r4
  40131a:	4b30      	ldr	r3, [pc, #192]	; (4013dc <pio_configure_pin+0x118>)
  40131c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40131e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401322:	bf14      	ite	ne
  401324:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401326:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401328:	2001      	movs	r0, #1
  40132a:	e054      	b.n	4013d6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40132c:	f000 001f 	and.w	r0, r0, #31
  401330:	2401      	movs	r4, #1
  401332:	4084      	lsls	r4, r0
  401334:	4630      	mov	r0, r6
  401336:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40133a:	4622      	mov	r2, r4
  40133c:	4b27      	ldr	r3, [pc, #156]	; (4013dc <pio_configure_pin+0x118>)
  40133e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401340:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401344:	bf14      	ite	ne
  401346:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401348:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40134a:	2001      	movs	r0, #1
  40134c:	e043      	b.n	4013d6 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40134e:	f000 001f 	and.w	r0, r0, #31
  401352:	2401      	movs	r4, #1
  401354:	4084      	lsls	r4, r0
  401356:	4630      	mov	r0, r6
  401358:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40135c:	4622      	mov	r2, r4
  40135e:	4b1f      	ldr	r3, [pc, #124]	; (4013dc <pio_configure_pin+0x118>)
  401360:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401362:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401366:	bf14      	ite	ne
  401368:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40136a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40136c:	2001      	movs	r0, #1
  40136e:	e032      	b.n	4013d6 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401370:	f000 001f 	and.w	r0, r0, #31
  401374:	2401      	movs	r4, #1
  401376:	4084      	lsls	r4, r0
  401378:	4630      	mov	r0, r6
  40137a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40137e:	4622      	mov	r2, r4
  401380:	4b16      	ldr	r3, [pc, #88]	; (4013dc <pio_configure_pin+0x118>)
  401382:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401384:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401388:	bf14      	ite	ne
  40138a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40138c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40138e:	2001      	movs	r0, #1
  401390:	e021      	b.n	4013d6 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401392:	f000 011f 	and.w	r1, r0, #31
  401396:	2401      	movs	r4, #1
  401398:	4630      	mov	r0, r6
  40139a:	fa04 f101 	lsl.w	r1, r4, r1
  40139e:	462a      	mov	r2, r5
  4013a0:	4b0f      	ldr	r3, [pc, #60]	; (4013e0 <pio_configure_pin+0x11c>)
  4013a2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4013a4:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4013a6:	e016      	b.n	4013d6 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4013a8:	f000 011f 	and.w	r1, r0, #31
  4013ac:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4013ae:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4013b2:	ea05 0304 	and.w	r3, r5, r4
  4013b6:	9300      	str	r3, [sp, #0]
  4013b8:	4630      	mov	r0, r6
  4013ba:	fa04 f101 	lsl.w	r1, r4, r1
  4013be:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4013c2:	bf14      	ite	ne
  4013c4:	2200      	movne	r2, #0
  4013c6:	2201      	moveq	r2, #1
  4013c8:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4013cc:	4d05      	ldr	r5, [pc, #20]	; (4013e4 <pio_configure_pin+0x120>)
  4013ce:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  4013d0:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4013d2:	e000      	b.n	4013d6 <pio_configure_pin+0x112>

	default:
		return 0;
  4013d4:	2000      	movs	r0, #0
	}

	return 1;
}
  4013d6:	b002      	add	sp, #8
  4013d8:	bd70      	pop	{r4, r5, r6, pc}
  4013da:	bf00      	nop
  4013dc:	0040112d 	.word	0x0040112d
  4013e0:	004011bd 	.word	0x004011bd
  4013e4:	004011f1 	.word	0x004011f1

004013e8 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4013e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013ea:	b083      	sub	sp, #12
  4013ec:	4607      	mov	r7, r0
  4013ee:	460e      	mov	r6, r1
  4013f0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4013f2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  4013f6:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4013fa:	d038      	beq.n	40146e <pio_configure_pin_group+0x86>
  4013fc:	d809      	bhi.n	401412 <pio_configure_pin_group+0x2a>
  4013fe:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401402:	d01c      	beq.n	40143e <pio_configure_pin_group+0x56>
  401404:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401408:	d025      	beq.n	401456 <pio_configure_pin_group+0x6e>
  40140a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40140e:	d150      	bne.n	4014b2 <pio_configure_pin_group+0xca>
  401410:	e009      	b.n	401426 <pio_configure_pin_group+0x3e>
  401412:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401416:	d03a      	beq.n	40148e <pio_configure_pin_group+0xa6>
  401418:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  40141c:	d037      	beq.n	40148e <pio_configure_pin_group+0xa6>
  40141e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401422:	d030      	beq.n	401486 <pio_configure_pin_group+0x9e>
  401424:	e045      	b.n	4014b2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401426:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40142a:	4632      	mov	r2, r6
  40142c:	4b22      	ldr	r3, [pc, #136]	; (4014b8 <pio_configure_pin_group+0xd0>)
  40142e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401430:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401434:	bf14      	ite	ne
  401436:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401438:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40143a:	2001      	movs	r0, #1
  40143c:	e03a      	b.n	4014b4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40143e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401442:	4632      	mov	r2, r6
  401444:	4b1c      	ldr	r3, [pc, #112]	; (4014b8 <pio_configure_pin_group+0xd0>)
  401446:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401448:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40144c:	bf14      	ite	ne
  40144e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401450:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401452:	2001      	movs	r0, #1
  401454:	e02e      	b.n	4014b4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401456:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40145a:	4632      	mov	r2, r6
  40145c:	4b16      	ldr	r3, [pc, #88]	; (4014b8 <pio_configure_pin_group+0xd0>)
  40145e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401460:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401464:	bf14      	ite	ne
  401466:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401468:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40146a:	2001      	movs	r0, #1
  40146c:	e022      	b.n	4014b4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40146e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401472:	4632      	mov	r2, r6
  401474:	4b10      	ldr	r3, [pc, #64]	; (4014b8 <pio_configure_pin_group+0xd0>)
  401476:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401478:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40147c:	bf14      	ite	ne
  40147e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401480:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401482:	2001      	movs	r0, #1
  401484:	e016      	b.n	4014b4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401486:	4b0d      	ldr	r3, [pc, #52]	; (4014bc <pio_configure_pin_group+0xd4>)
  401488:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40148a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  40148c:	e012      	b.n	4014b4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40148e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401492:	f005 0301 	and.w	r3, r5, #1
  401496:	9300      	str	r3, [sp, #0]
  401498:	4638      	mov	r0, r7
  40149a:	4631      	mov	r1, r6
  40149c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4014a0:	bf14      	ite	ne
  4014a2:	2200      	movne	r2, #0
  4014a4:	2201      	moveq	r2, #1
  4014a6:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4014aa:	4c05      	ldr	r4, [pc, #20]	; (4014c0 <pio_configure_pin_group+0xd8>)
  4014ac:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4014ae:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4014b0:	e000      	b.n	4014b4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4014b2:	2000      	movs	r0, #0
	}

	return 1;
}
  4014b4:	b003      	add	sp, #12
  4014b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4014b8:	0040112d 	.word	0x0040112d
  4014bc:	004011bd 	.word	0x004011bd
  4014c0:	004011f1 	.word	0x004011f1

004014c4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4014c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4014c8:	4604      	mov	r4, r0
  4014ca:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4014cc:	4b10      	ldr	r3, [pc, #64]	; (401510 <pio_handler_process+0x4c>)
  4014ce:	4798      	blx	r3
  4014d0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4014d2:	4620      	mov	r0, r4
  4014d4:	4b0f      	ldr	r3, [pc, #60]	; (401514 <pio_handler_process+0x50>)
  4014d6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4014d8:	4005      	ands	r5, r0
  4014da:	d017      	beq.n	40150c <pio_handler_process+0x48>
  4014dc:	4f0e      	ldr	r7, [pc, #56]	; (401518 <pio_handler_process+0x54>)
  4014de:	f107 040c 	add.w	r4, r7, #12
  4014e2:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4014e4:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4014e8:	42b3      	cmp	r3, r6
  4014ea:	d10a      	bne.n	401502 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4014ec:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4014f0:	4229      	tst	r1, r5
  4014f2:	d006      	beq.n	401502 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4014f4:	6823      	ldr	r3, [r4, #0]
  4014f6:	4630      	mov	r0, r6
  4014f8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014fa:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4014fe:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401502:	42bc      	cmp	r4, r7
  401504:	d002      	beq.n	40150c <pio_handler_process+0x48>
  401506:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401508:	2d00      	cmp	r5, #0
  40150a:	d1eb      	bne.n	4014e4 <pio_handler_process+0x20>
  40150c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401510:	00401261 	.word	0x00401261
  401514:	00401265 	.word	0x00401265
  401518:	20000b30 	.word	0x20000b30

0040151c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40151c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40151e:	4c0b      	ldr	r4, [pc, #44]	; (40154c <pio_handler_set+0x30>)
  401520:	6824      	ldr	r4, [r4, #0]
  401522:	2c06      	cmp	r4, #6
  401524:	d810      	bhi.n	401548 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401526:	4f0a      	ldr	r7, [pc, #40]	; (401550 <pio_handler_set+0x34>)
  401528:	0126      	lsls	r6, r4, #4
  40152a:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  40152c:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  40152e:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  401530:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  401532:	9906      	ldr	r1, [sp, #24]
  401534:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  401536:	3401      	adds	r4, #1
  401538:	4904      	ldr	r1, [pc, #16]	; (40154c <pio_handler_set+0x30>)
  40153a:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40153c:	4611      	mov	r1, r2
  40153e:	461a      	mov	r2, r3
  401540:	4b04      	ldr	r3, [pc, #16]	; (401554 <pio_handler_set+0x38>)
  401542:	4798      	blx	r3

	return 0;
  401544:	2000      	movs	r0, #0
  401546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  401548:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  40154a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40154c:	20000b2c 	.word	0x20000b2c
  401550:	20000b30 	.word	0x20000b30
  401554:	00401229 	.word	0x00401229

00401558 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401558:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40155a:	4802      	ldr	r0, [pc, #8]	; (401564 <PIOA_Handler+0xc>)
  40155c:	210b      	movs	r1, #11
  40155e:	4b02      	ldr	r3, [pc, #8]	; (401568 <PIOA_Handler+0x10>)
  401560:	4798      	blx	r3
  401562:	bd08      	pop	{r3, pc}
  401564:	400e0e00 	.word	0x400e0e00
  401568:	004014c5 	.word	0x004014c5

0040156c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40156c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40156e:	4802      	ldr	r0, [pc, #8]	; (401578 <PIOB_Handler+0xc>)
  401570:	210c      	movs	r1, #12
  401572:	4b02      	ldr	r3, [pc, #8]	; (40157c <PIOB_Handler+0x10>)
  401574:	4798      	blx	r3
  401576:	bd08      	pop	{r3, pc}
  401578:	400e1000 	.word	0x400e1000
  40157c:	004014c5 	.word	0x004014c5

00401580 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401580:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401582:	4802      	ldr	r0, [pc, #8]	; (40158c <PIOC_Handler+0xc>)
  401584:	210d      	movs	r1, #13
  401586:	4b02      	ldr	r3, [pc, #8]	; (401590 <PIOC_Handler+0x10>)
  401588:	4798      	blx	r3
  40158a:	bd08      	pop	{r3, pc}
  40158c:	400e1200 	.word	0x400e1200
  401590:	004014c5 	.word	0x004014c5

00401594 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401594:	4b17      	ldr	r3, [pc, #92]	; (4015f4 <pmc_switch_mck_to_pllack+0x60>)
  401596:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401598:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  40159c:	4310      	orrs	r0, r2
  40159e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015a2:	f013 0f08 	tst.w	r3, #8
  4015a6:	d109      	bne.n	4015bc <pmc_switch_mck_to_pllack+0x28>
  4015a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4015ac:	4911      	ldr	r1, [pc, #68]	; (4015f4 <pmc_switch_mck_to_pllack+0x60>)
  4015ae:	e001      	b.n	4015b4 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015b0:	3b01      	subs	r3, #1
  4015b2:	d019      	beq.n	4015e8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015b4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4015b6:	f012 0f08 	tst.w	r2, #8
  4015ba:	d0f9      	beq.n	4015b0 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4015bc:	4b0d      	ldr	r3, [pc, #52]	; (4015f4 <pmc_switch_mck_to_pllack+0x60>)
  4015be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4015c0:	f022 0203 	bic.w	r2, r2, #3
  4015c4:	f042 0202 	orr.w	r2, r2, #2
  4015c8:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015ca:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4015cc:	f010 0008 	ands.w	r0, r0, #8
  4015d0:	d10c      	bne.n	4015ec <pmc_switch_mck_to_pllack+0x58>
  4015d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4015d6:	4907      	ldr	r1, [pc, #28]	; (4015f4 <pmc_switch_mck_to_pllack+0x60>)
  4015d8:	e001      	b.n	4015de <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015da:	3b01      	subs	r3, #1
  4015dc:	d008      	beq.n	4015f0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015de:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4015e0:	f012 0f08 	tst.w	r2, #8
  4015e4:	d0f9      	beq.n	4015da <pmc_switch_mck_to_pllack+0x46>
  4015e6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4015e8:	2001      	movs	r0, #1
  4015ea:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4015ec:	2000      	movs	r0, #0
  4015ee:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4015f0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4015f2:	4770      	bx	lr
  4015f4:	400e0400 	.word	0x400e0400

004015f8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4015f8:	b138      	cbz	r0, 40160a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015fa:	4911      	ldr	r1, [pc, #68]	; (401640 <pmc_switch_mainck_to_xtal+0x48>)
  4015fc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4015fe:	4a11      	ldr	r2, [pc, #68]	; (401644 <pmc_switch_mainck_to_xtal+0x4c>)
  401600:	401a      	ands	r2, r3
  401602:	4b11      	ldr	r3, [pc, #68]	; (401648 <pmc_switch_mainck_to_xtal+0x50>)
  401604:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401606:	620b      	str	r3, [r1, #32]
  401608:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40160a:	4a0d      	ldr	r2, [pc, #52]	; (401640 <pmc_switch_mainck_to_xtal+0x48>)
  40160c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40160e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401612:	f023 0303 	bic.w	r3, r3, #3
  401616:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40161a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40161e:	0209      	lsls	r1, r1, #8
  401620:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401622:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401624:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401626:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401628:	f013 0f01 	tst.w	r3, #1
  40162c:	d0fb      	beq.n	401626 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40162e:	4a04      	ldr	r2, [pc, #16]	; (401640 <pmc_switch_mainck_to_xtal+0x48>)
  401630:	6a13      	ldr	r3, [r2, #32]
  401632:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40163a:	6213      	str	r3, [r2, #32]
  40163c:	4770      	bx	lr
  40163e:	bf00      	nop
  401640:	400e0400 	.word	0x400e0400
  401644:	fec8fffc 	.word	0xfec8fffc
  401648:	01370002 	.word	0x01370002

0040164c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40164c:	4b02      	ldr	r3, [pc, #8]	; (401658 <pmc_osc_is_ready_mainck+0xc>)
  40164e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401650:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401654:	4770      	bx	lr
  401656:	bf00      	nop
  401658:	400e0400 	.word	0x400e0400

0040165c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40165c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401660:	4b01      	ldr	r3, [pc, #4]	; (401668 <pmc_disable_pllack+0xc>)
  401662:	629a      	str	r2, [r3, #40]	; 0x28
  401664:	4770      	bx	lr
  401666:	bf00      	nop
  401668:	400e0400 	.word	0x400e0400

0040166c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40166c:	4b02      	ldr	r3, [pc, #8]	; (401678 <pmc_is_locked_pllack+0xc>)
  40166e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401670:	f000 0002 	and.w	r0, r0, #2
  401674:	4770      	bx	lr
  401676:	bf00      	nop
  401678:	400e0400 	.word	0x400e0400

0040167c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  40167c:	281f      	cmp	r0, #31
  40167e:	d80d      	bhi.n	40169c <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401680:	4b08      	ldr	r3, [pc, #32]	; (4016a4 <pmc_enable_periph_clk+0x28>)
  401682:	699a      	ldr	r2, [r3, #24]
  401684:	2301      	movs	r3, #1
  401686:	4083      	lsls	r3, r0
  401688:	401a      	ands	r2, r3
  40168a:	4293      	cmp	r3, r2
  40168c:	d008      	beq.n	4016a0 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  40168e:	2301      	movs	r3, #1
  401690:	fa03 f000 	lsl.w	r0, r3, r0
  401694:	4b03      	ldr	r3, [pc, #12]	; (4016a4 <pmc_enable_periph_clk+0x28>)
  401696:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401698:	2000      	movs	r0, #0
  40169a:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40169c:	2001      	movs	r0, #1
  40169e:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4016a0:	2000      	movs	r0, #0
}
  4016a2:	4770      	bx	lr
  4016a4:	400e0400 	.word	0x400e0400

004016a8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4016a8:	e7fe      	b.n	4016a8 <Dummy_Handler>
  4016aa:	bf00      	nop

004016ac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4016ac:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4016ae:	4b1e      	ldr	r3, [pc, #120]	; (401728 <Reset_Handler+0x7c>)
  4016b0:	4a1e      	ldr	r2, [pc, #120]	; (40172c <Reset_Handler+0x80>)
  4016b2:	429a      	cmp	r2, r3
  4016b4:	d003      	beq.n	4016be <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  4016b6:	4b1e      	ldr	r3, [pc, #120]	; (401730 <Reset_Handler+0x84>)
  4016b8:	4a1b      	ldr	r2, [pc, #108]	; (401728 <Reset_Handler+0x7c>)
  4016ba:	429a      	cmp	r2, r3
  4016bc:	d304      	bcc.n	4016c8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4016be:	4b1d      	ldr	r3, [pc, #116]	; (401734 <Reset_Handler+0x88>)
  4016c0:	4a1d      	ldr	r2, [pc, #116]	; (401738 <Reset_Handler+0x8c>)
  4016c2:	429a      	cmp	r2, r3
  4016c4:	d30f      	bcc.n	4016e6 <Reset_Handler+0x3a>
  4016c6:	e01a      	b.n	4016fe <Reset_Handler+0x52>
  4016c8:	4b1c      	ldr	r3, [pc, #112]	; (40173c <Reset_Handler+0x90>)
  4016ca:	4c1d      	ldr	r4, [pc, #116]	; (401740 <Reset_Handler+0x94>)
  4016cc:	1ae4      	subs	r4, r4, r3
  4016ce:	f024 0403 	bic.w	r4, r4, #3
  4016d2:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4016d4:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  4016d6:	4814      	ldr	r0, [pc, #80]	; (401728 <Reset_Handler+0x7c>)
  4016d8:	4914      	ldr	r1, [pc, #80]	; (40172c <Reset_Handler+0x80>)
  4016da:	585a      	ldr	r2, [r3, r1]
  4016dc:	501a      	str	r2, [r3, r0]
  4016de:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4016e0:	42a3      	cmp	r3, r4
  4016e2:	d1fa      	bne.n	4016da <Reset_Handler+0x2e>
  4016e4:	e7eb      	b.n	4016be <Reset_Handler+0x12>
  4016e6:	4b17      	ldr	r3, [pc, #92]	; (401744 <Reset_Handler+0x98>)
  4016e8:	4917      	ldr	r1, [pc, #92]	; (401748 <Reset_Handler+0x9c>)
  4016ea:	1ac9      	subs	r1, r1, r3
  4016ec:	f021 0103 	bic.w	r1, r1, #3
  4016f0:	1d1a      	adds	r2, r3, #4
  4016f2:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  4016f4:	2200      	movs	r2, #0
  4016f6:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4016fa:	428b      	cmp	r3, r1
  4016fc:	d1fb      	bne.n	4016f6 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4016fe:	4a13      	ldr	r2, [pc, #76]	; (40174c <Reset_Handler+0xa0>)
  401700:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  401704:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401708:	4911      	ldr	r1, [pc, #68]	; (401750 <Reset_Handler+0xa4>)
  40170a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  40170c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  401710:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  401714:	d203      	bcs.n	40171e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  401716:	688a      	ldr	r2, [r1, #8]
  401718:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  40171c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  40171e:	4b0d      	ldr	r3, [pc, #52]	; (401754 <Reset_Handler+0xa8>)
  401720:	4798      	blx	r3

	/* Branch to main function */
	main();
  401722:	4b0d      	ldr	r3, [pc, #52]	; (401758 <Reset_Handler+0xac>)
  401724:	4798      	blx	r3
  401726:	e7fe      	b.n	401726 <Reset_Handler+0x7a>
  401728:	20000000 	.word	0x20000000
  40172c:	00408bac 	.word	0x00408bac
  401730:	200009a8 	.word	0x200009a8
  401734:	20000c1c 	.word	0x20000c1c
  401738:	200009a8 	.word	0x200009a8
  40173c:	20000004 	.word	0x20000004
  401740:	200009ab 	.word	0x200009ab
  401744:	200009a4 	.word	0x200009a4
  401748:	20000c17 	.word	0x20000c17
  40174c:	00400000 	.word	0x00400000
  401750:	e000ed00 	.word	0xe000ed00
  401754:	00402a45 	.word	0x00402a45
  401758:	00401b05 	.word	0x00401b05

0040175c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  40175c:	4b39      	ldr	r3, [pc, #228]	; (401844 <SystemCoreClockUpdate+0xe8>)
  40175e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401760:	f003 0303 	and.w	r3, r3, #3
  401764:	2b01      	cmp	r3, #1
  401766:	d00f      	beq.n	401788 <SystemCoreClockUpdate+0x2c>
  401768:	b113      	cbz	r3, 401770 <SystemCoreClockUpdate+0x14>
  40176a:	2b02      	cmp	r3, #2
  40176c:	d029      	beq.n	4017c2 <SystemCoreClockUpdate+0x66>
  40176e:	e051      	b.n	401814 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401770:	4b35      	ldr	r3, [pc, #212]	; (401848 <SystemCoreClockUpdate+0xec>)
  401772:	695b      	ldr	r3, [r3, #20]
  401774:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401778:	bf14      	ite	ne
  40177a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40177e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401782:	4b32      	ldr	r3, [pc, #200]	; (40184c <SystemCoreClockUpdate+0xf0>)
  401784:	601a      	str	r2, [r3, #0]
  401786:	e045      	b.n	401814 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401788:	4b2e      	ldr	r3, [pc, #184]	; (401844 <SystemCoreClockUpdate+0xe8>)
  40178a:	6a1b      	ldr	r3, [r3, #32]
  40178c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401790:	d003      	beq.n	40179a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401792:	4a2f      	ldr	r2, [pc, #188]	; (401850 <SystemCoreClockUpdate+0xf4>)
  401794:	4b2d      	ldr	r3, [pc, #180]	; (40184c <SystemCoreClockUpdate+0xf0>)
  401796:	601a      	str	r2, [r3, #0]
  401798:	e03c      	b.n	401814 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40179a:	4a2e      	ldr	r2, [pc, #184]	; (401854 <SystemCoreClockUpdate+0xf8>)
  40179c:	4b2b      	ldr	r3, [pc, #172]	; (40184c <SystemCoreClockUpdate+0xf0>)
  40179e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4017a0:	4b28      	ldr	r3, [pc, #160]	; (401844 <SystemCoreClockUpdate+0xe8>)
  4017a2:	6a1b      	ldr	r3, [r3, #32]
  4017a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017a8:	2b10      	cmp	r3, #16
  4017aa:	d002      	beq.n	4017b2 <SystemCoreClockUpdate+0x56>
  4017ac:	2b20      	cmp	r3, #32
  4017ae:	d004      	beq.n	4017ba <SystemCoreClockUpdate+0x5e>
  4017b0:	e030      	b.n	401814 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4017b2:	4a29      	ldr	r2, [pc, #164]	; (401858 <SystemCoreClockUpdate+0xfc>)
  4017b4:	4b25      	ldr	r3, [pc, #148]	; (40184c <SystemCoreClockUpdate+0xf0>)
  4017b6:	601a      	str	r2, [r3, #0]
				break;
  4017b8:	e02c      	b.n	401814 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4017ba:	4a25      	ldr	r2, [pc, #148]	; (401850 <SystemCoreClockUpdate+0xf4>)
  4017bc:	4b23      	ldr	r3, [pc, #140]	; (40184c <SystemCoreClockUpdate+0xf0>)
  4017be:	601a      	str	r2, [r3, #0]
				break;
  4017c0:	e028      	b.n	401814 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4017c2:	4b20      	ldr	r3, [pc, #128]	; (401844 <SystemCoreClockUpdate+0xe8>)
  4017c4:	6a1b      	ldr	r3, [r3, #32]
  4017c6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4017ca:	d003      	beq.n	4017d4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017cc:	4a20      	ldr	r2, [pc, #128]	; (401850 <SystemCoreClockUpdate+0xf4>)
  4017ce:	4b1f      	ldr	r3, [pc, #124]	; (40184c <SystemCoreClockUpdate+0xf0>)
  4017d0:	601a      	str	r2, [r3, #0]
  4017d2:	e012      	b.n	4017fa <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017d4:	4a1f      	ldr	r2, [pc, #124]	; (401854 <SystemCoreClockUpdate+0xf8>)
  4017d6:	4b1d      	ldr	r3, [pc, #116]	; (40184c <SystemCoreClockUpdate+0xf0>)
  4017d8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4017da:	4b1a      	ldr	r3, [pc, #104]	; (401844 <SystemCoreClockUpdate+0xe8>)
  4017dc:	6a1b      	ldr	r3, [r3, #32]
  4017de:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017e2:	2b10      	cmp	r3, #16
  4017e4:	d002      	beq.n	4017ec <SystemCoreClockUpdate+0x90>
  4017e6:	2b20      	cmp	r3, #32
  4017e8:	d004      	beq.n	4017f4 <SystemCoreClockUpdate+0x98>
  4017ea:	e006      	b.n	4017fa <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4017ec:	4a1a      	ldr	r2, [pc, #104]	; (401858 <SystemCoreClockUpdate+0xfc>)
  4017ee:	4b17      	ldr	r3, [pc, #92]	; (40184c <SystemCoreClockUpdate+0xf0>)
  4017f0:	601a      	str	r2, [r3, #0]
				break;
  4017f2:	e002      	b.n	4017fa <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4017f4:	4a16      	ldr	r2, [pc, #88]	; (401850 <SystemCoreClockUpdate+0xf4>)
  4017f6:	4b15      	ldr	r3, [pc, #84]	; (40184c <SystemCoreClockUpdate+0xf0>)
  4017f8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4017fa:	4b12      	ldr	r3, [pc, #72]	; (401844 <SystemCoreClockUpdate+0xe8>)
  4017fc:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4017fe:	6a99      	ldr	r1, [r3, #40]	; 0x28
  401800:	4b12      	ldr	r3, [pc, #72]	; (40184c <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401802:	f3c0 400a 	ubfx	r0, r0, #16, #11
  401806:	681a      	ldr	r2, [r3, #0]
  401808:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  40180c:	b2c9      	uxtb	r1, r1
  40180e:	fbb2 f2f1 	udiv	r2, r2, r1
  401812:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401814:	4b0b      	ldr	r3, [pc, #44]	; (401844 <SystemCoreClockUpdate+0xe8>)
  401816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401818:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40181c:	2b70      	cmp	r3, #112	; 0x70
  40181e:	d107      	bne.n	401830 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401820:	4b0a      	ldr	r3, [pc, #40]	; (40184c <SystemCoreClockUpdate+0xf0>)
  401822:	681a      	ldr	r2, [r3, #0]
  401824:	490d      	ldr	r1, [pc, #52]	; (40185c <SystemCoreClockUpdate+0x100>)
  401826:	fba1 0202 	umull	r0, r2, r1, r2
  40182a:	0852      	lsrs	r2, r2, #1
  40182c:	601a      	str	r2, [r3, #0]
  40182e:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401830:	4b04      	ldr	r3, [pc, #16]	; (401844 <SystemCoreClockUpdate+0xe8>)
  401832:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401834:	4b05      	ldr	r3, [pc, #20]	; (40184c <SystemCoreClockUpdate+0xf0>)
  401836:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40183a:	681a      	ldr	r2, [r3, #0]
  40183c:	40ca      	lsrs	r2, r1
  40183e:	601a      	str	r2, [r3, #0]
  401840:	4770      	bx	lr
  401842:	bf00      	nop
  401844:	400e0400 	.word	0x400e0400
  401848:	400e1410 	.word	0x400e1410
  40184c:	200000e4 	.word	0x200000e4
  401850:	00b71b00 	.word	0x00b71b00
  401854:	003d0900 	.word	0x003d0900
  401858:	007a1200 	.word	0x007a1200
  40185c:	aaaaaaab 	.word	0xaaaaaaab

00401860 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401860:	4b09      	ldr	r3, [pc, #36]	; (401888 <_sbrk+0x28>)
  401862:	681b      	ldr	r3, [r3, #0]
  401864:	b913      	cbnz	r3, 40186c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401866:	4a09      	ldr	r2, [pc, #36]	; (40188c <_sbrk+0x2c>)
  401868:	4b07      	ldr	r3, [pc, #28]	; (401888 <_sbrk+0x28>)
  40186a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40186c:	4b06      	ldr	r3, [pc, #24]	; (401888 <_sbrk+0x28>)
  40186e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401870:	181a      	adds	r2, r3, r0
  401872:	4907      	ldr	r1, [pc, #28]	; (401890 <_sbrk+0x30>)
  401874:	4291      	cmp	r1, r2
  401876:	db04      	blt.n	401882 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401878:	4610      	mov	r0, r2
  40187a:	4a03      	ldr	r2, [pc, #12]	; (401888 <_sbrk+0x28>)
  40187c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40187e:	4618      	mov	r0, r3
  401880:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401882:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401886:	4770      	bx	lr
  401888:	20000ba0 	.word	0x20000ba0
  40188c:	20001420 	.word	0x20001420
  401890:	20005ffc 	.word	0x20005ffc

00401894 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401894:	f04f 30ff 	mov.w	r0, #4294967295
  401898:	4770      	bx	lr
  40189a:	bf00      	nop

0040189c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40189c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4018a0:	604b      	str	r3, [r1, #4]

	return 0;
}
  4018a2:	2000      	movs	r0, #0
  4018a4:	4770      	bx	lr
  4018a6:	bf00      	nop

004018a8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4018a8:	2001      	movs	r0, #1
  4018aa:	4770      	bx	lr

004018ac <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4018ac:	2000      	movs	r0, #0
  4018ae:	4770      	bx	lr

004018b0 <pin_riseedge_handler>:
	ul_cur_ticks = g_ul_ms_ticks;
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
}

void pin_riseedge_handler(uint32_t id, uint32_t mask){
	if ( ( ID_PIOA == id ) && (INT_ADXL == mask) ){
  4018b0:	280b      	cmp	r0, #11
  4018b2:	d10c      	bne.n	4018ce <pin_riseedge_handler+0x1e>
  4018b4:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
  4018b8:	d103      	bne.n	4018c2 <pin_riseedge_handler+0x12>
		flag_adxl = 1;
  4018ba:	2201      	movs	r2, #1
  4018bc:	4b04      	ldr	r3, [pc, #16]	; (4018d0 <pin_riseedge_handler+0x20>)
  4018be:	701a      	strb	r2, [r3, #0]
  4018c0:	4770      	bx	lr
	} else if ( ( ID_PIOA == id ) && (INT_ITG == mask) ){
  4018c2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
  4018c6:	d102      	bne.n	4018ce <pin_riseedge_handler+0x1e>
		flag_itg = 1;
  4018c8:	2201      	movs	r2, #1
  4018ca:	4b02      	ldr	r3, [pc, #8]	; (4018d4 <pin_riseedge_handler+0x24>)
  4018cc:	701a      	strb	r2, [r3, #0]
  4018ce:	4770      	bx	lr
  4018d0:	20000bac 	.word	0x20000bac
  4018d4:	20000ba4 	.word	0x20000ba4

004018d8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4018d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018da:	b083      	sub	sp, #12
  4018dc:	4605      	mov	r5, r0
  4018de:	460c      	mov	r4, r1
	uint32_t val = 0;
  4018e0:	2300      	movs	r3, #0
  4018e2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4018e4:	4b18      	ldr	r3, [pc, #96]	; (401948 <usart_serial_getchar+0x70>)
  4018e6:	4298      	cmp	r0, r3
  4018e8:	d107      	bne.n	4018fa <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4018ea:	461f      	mov	r7, r3
  4018ec:	4e17      	ldr	r6, [pc, #92]	; (40194c <usart_serial_getchar+0x74>)
  4018ee:	4638      	mov	r0, r7
  4018f0:	4621      	mov	r1, r4
  4018f2:	47b0      	blx	r6
  4018f4:	2800      	cmp	r0, #0
  4018f6:	d1fa      	bne.n	4018ee <usart_serial_getchar+0x16>
  4018f8:	e017      	b.n	40192a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018fa:	4b15      	ldr	r3, [pc, #84]	; (401950 <usart_serial_getchar+0x78>)
  4018fc:	4298      	cmp	r0, r3
  4018fe:	d107      	bne.n	401910 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401900:	461e      	mov	r6, r3
  401902:	4d12      	ldr	r5, [pc, #72]	; (40194c <usart_serial_getchar+0x74>)
  401904:	4630      	mov	r0, r6
  401906:	4621      	mov	r1, r4
  401908:	47a8      	blx	r5
  40190a:	2800      	cmp	r0, #0
  40190c:	d1fa      	bne.n	401904 <usart_serial_getchar+0x2c>
  40190e:	e018      	b.n	401942 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401910:	4b10      	ldr	r3, [pc, #64]	; (401954 <usart_serial_getchar+0x7c>)
  401912:	4298      	cmp	r0, r3
  401914:	d109      	bne.n	40192a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  401916:	461e      	mov	r6, r3
  401918:	4d0f      	ldr	r5, [pc, #60]	; (401958 <usart_serial_getchar+0x80>)
  40191a:	4630      	mov	r0, r6
  40191c:	a901      	add	r1, sp, #4
  40191e:	47a8      	blx	r5
  401920:	2800      	cmp	r0, #0
  401922:	d1fa      	bne.n	40191a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401924:	9b01      	ldr	r3, [sp, #4]
  401926:	7023      	strb	r3, [r4, #0]
  401928:	e00b      	b.n	401942 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40192a:	4b0c      	ldr	r3, [pc, #48]	; (40195c <usart_serial_getchar+0x84>)
  40192c:	429d      	cmp	r5, r3
  40192e:	d108      	bne.n	401942 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401930:	461e      	mov	r6, r3
  401932:	4d09      	ldr	r5, [pc, #36]	; (401958 <usart_serial_getchar+0x80>)
  401934:	4630      	mov	r0, r6
  401936:	a901      	add	r1, sp, #4
  401938:	47a8      	blx	r5
  40193a:	2800      	cmp	r0, #0
  40193c:	d1fa      	bne.n	401934 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  40193e:	9b01      	ldr	r3, [sp, #4]
  401940:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401942:	b003      	add	sp, #12
  401944:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401946:	bf00      	nop
  401948:	400e0600 	.word	0x400e0600
  40194c:	00400fd1 	.word	0x00400fd1
  401950:	400e0800 	.word	0x400e0800
  401954:	40024000 	.word	0x40024000
  401958:	00400619 	.word	0x00400619
  40195c:	40028000 	.word	0x40028000

00401960 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401960:	b570      	push	{r4, r5, r6, lr}
  401962:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401964:	4b1a      	ldr	r3, [pc, #104]	; (4019d0 <usart_serial_putchar+0x70>)
  401966:	4298      	cmp	r0, r3
  401968:	d107      	bne.n	40197a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40196a:	461e      	mov	r6, r3
  40196c:	4d19      	ldr	r5, [pc, #100]	; (4019d4 <usart_serial_putchar+0x74>)
  40196e:	4630      	mov	r0, r6
  401970:	4621      	mov	r1, r4
  401972:	47a8      	blx	r5
  401974:	2800      	cmp	r0, #0
  401976:	d1fa      	bne.n	40196e <usart_serial_putchar+0xe>
  401978:	e020      	b.n	4019bc <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40197a:	4b17      	ldr	r3, [pc, #92]	; (4019d8 <usart_serial_putchar+0x78>)
  40197c:	4298      	cmp	r0, r3
  40197e:	d107      	bne.n	401990 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  401980:	461e      	mov	r6, r3
  401982:	4d14      	ldr	r5, [pc, #80]	; (4019d4 <usart_serial_putchar+0x74>)
  401984:	4630      	mov	r0, r6
  401986:	4621      	mov	r1, r4
  401988:	47a8      	blx	r5
  40198a:	2800      	cmp	r0, #0
  40198c:	d1fa      	bne.n	401984 <usart_serial_putchar+0x24>
  40198e:	e017      	b.n	4019c0 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401990:	4b12      	ldr	r3, [pc, #72]	; (4019dc <usart_serial_putchar+0x7c>)
  401992:	4298      	cmp	r0, r3
  401994:	d107      	bne.n	4019a6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  401996:	461e      	mov	r6, r3
  401998:	4d11      	ldr	r5, [pc, #68]	; (4019e0 <usart_serial_putchar+0x80>)
  40199a:	4630      	mov	r0, r6
  40199c:	4621      	mov	r1, r4
  40199e:	47a8      	blx	r5
  4019a0:	2800      	cmp	r0, #0
  4019a2:	d1fa      	bne.n	40199a <usart_serial_putchar+0x3a>
  4019a4:	e00e      	b.n	4019c4 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4019a6:	4b0f      	ldr	r3, [pc, #60]	; (4019e4 <usart_serial_putchar+0x84>)
  4019a8:	4298      	cmp	r0, r3
  4019aa:	d10d      	bne.n	4019c8 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  4019ac:	461e      	mov	r6, r3
  4019ae:	4d0c      	ldr	r5, [pc, #48]	; (4019e0 <usart_serial_putchar+0x80>)
  4019b0:	4630      	mov	r0, r6
  4019b2:	4621      	mov	r1, r4
  4019b4:	47a8      	blx	r5
  4019b6:	2800      	cmp	r0, #0
  4019b8:	d1fa      	bne.n	4019b0 <usart_serial_putchar+0x50>
  4019ba:	e007      	b.n	4019cc <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4019bc:	2001      	movs	r0, #1
  4019be:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4019c0:	2001      	movs	r0, #1
  4019c2:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4019c4:	2001      	movs	r0, #1
  4019c6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4019c8:	2000      	movs	r0, #0
  4019ca:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4019cc:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  4019ce:	bd70      	pop	{r4, r5, r6, pc}
  4019d0:	400e0600 	.word	0x400e0600
  4019d4:	00400fbd 	.word	0x00400fbd
  4019d8:	400e0800 	.word	0x400e0800
  4019dc:	40024000 	.word	0x40024000
  4019e0:	00400601 	.word	0x00400601
  4019e4:	40028000 	.word	0x40028000

004019e8 <SysTick_Handler>:
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  4019e8:	4b02      	ldr	r3, [pc, #8]	; (4019f4 <SysTick_Handler+0xc>)
  4019ea:	681a      	ldr	r2, [r3, #0]
  4019ec:	3201      	adds	r2, #1
  4019ee:	601a      	str	r2, [r3, #0]
  4019f0:	4770      	bx	lr
  4019f2:	bf00      	nop
  4019f4:	20000ba8 	.word	0x20000ba8

004019f8 <SPI_Handler>:

/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  4019f8:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  4019fa:	4b01      	ldr	r3, [pc, #4]	; (401a00 <SPI_Handler+0x8>)
  4019fc:	4798      	blx	r3
  4019fe:	bd08      	pop	{r3, pc}
  401a00:	00400b65 	.word	0x00400b65

00401a04 <config_lcd>:
}

void config_lcd(void){
  401a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401a08:	4c0f      	ldr	r4, [pc, #60]	; (401a48 <config_lcd+0x44>)
  401a0a:	27b0      	movs	r7, #176	; 0xb0
  401a0c:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  401a0e:	26dc      	movs	r6, #220	; 0xdc
  401a10:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  401a12:	2500      	movs	r5, #0
  401a14:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  401a16:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401a1a:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  401a1e:	4b0b      	ldr	r3, [pc, #44]	; (401a4c <config_lcd+0x48>)
  401a20:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  401a22:	4620      	mov	r0, r4
  401a24:	4b0a      	ldr	r3, [pc, #40]	; (401a50 <config_lcd+0x4c>)
  401a26:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401a28:	2008      	movs	r0, #8
  401a2a:	4b0a      	ldr	r3, [pc, #40]	; (401a54 <config_lcd+0x50>)
  401a2c:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401a2e:	4b0a      	ldr	r3, [pc, #40]	; (401a58 <config_lcd+0x54>)
  401a30:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  401a32:	4640      	mov	r0, r8
  401a34:	4b09      	ldr	r3, [pc, #36]	; (401a5c <config_lcd+0x58>)
  401a36:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  401a38:	4628      	mov	r0, r5
  401a3a:	4629      	mov	r1, r5
  401a3c:	463a      	mov	r2, r7
  401a3e:	4633      	mov	r3, r6
  401a40:	4c07      	ldr	r4, [pc, #28]	; (401a60 <config_lcd+0x5c>)
  401a42:	47a0      	blx	r4
  401a44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a48:	20000c08 	.word	0x20000c08
  401a4c:	004009d9 	.word	0x004009d9
  401a50:	00400c15 	.word	0x00400c15
  401a54:	0040097d 	.word	0x0040097d
  401a58:	00400b7d 	.word	0x00400b7d
  401a5c:	00400ba1 	.word	0x00400ba1
  401a60:	00400e19 	.word	0x00400e19

00401a64 <config_interrupt>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

void config_interrupt(void)
{
  401a64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401a68:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOA);
  401a6a:	200b      	movs	r0, #11
  401a6c:	4b1d      	ldr	r3, [pc, #116]	; (401ae4 <config_interrupt+0x80>)
  401a6e:	4798      	blx	r3
	
	//Configurando Interrupo do ADXL:
	pio_set_input(PIOA, INT_ADXL, PIO_DEFAULT);
  401a70:	4c1d      	ldr	r4, [pc, #116]	; (401ae8 <config_interrupt+0x84>)
  401a72:	4620      	mov	r0, r4
  401a74:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401a78:	2200      	movs	r2, #0
  401a7a:	f8df 9080 	ldr.w	r9, [pc, #128]	; 401afc <config_interrupt+0x98>
  401a7e:	47c8      	blx	r9
	pio_pull_down(PIOA, (INT_ADXL), ENABLE);
  401a80:	4620      	mov	r0, r4
  401a82:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401a86:	2201      	movs	r2, #1
  401a88:	f8df 8074 	ldr.w	r8, [pc, #116]	; 401b00 <config_interrupt+0x9c>
  401a8c:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_PIOA, INT_ADXL, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  401a8e:	4f17      	ldr	r7, [pc, #92]	; (401aec <config_interrupt+0x88>)
  401a90:	9700      	str	r7, [sp, #0]
  401a92:	4620      	mov	r0, r4
  401a94:	210b      	movs	r1, #11
  401a96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401a9a:	2370      	movs	r3, #112	; 0x70
  401a9c:	4e14      	ldr	r6, [pc, #80]	; (401af0 <config_interrupt+0x8c>)
  401a9e:	47b0      	blx	r6
	//pio_handler_set(PIOA, ID_PIOA, INT_ADXL, PIO_IT_HIGH_LEVEL, pin_riseedge_handler);
	pio_enable_interrupt(PIOA,INT_ADXL);
  401aa0:	4620      	mov	r0, r4
  401aa2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  401aa6:	4d13      	ldr	r5, [pc, #76]	; (401af4 <config_interrupt+0x90>)
  401aa8:	47a8      	blx	r5
	//Configurando Interrupo do ITG:
	pio_set_input(PIOA, INT_ITG, PIO_DEFAULT);
  401aaa:	4620      	mov	r0, r4
  401aac:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401ab0:	2200      	movs	r2, #0
  401ab2:	47c8      	blx	r9
	pio_pull_down(PIOA, (INT_ITG), ENABLE);
  401ab4:	4620      	mov	r0, r4
  401ab6:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401aba:	2201      	movs	r2, #1
  401abc:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_PIOA, INT_ITG, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  401abe:	9700      	str	r7, [sp, #0]
  401ac0:	4620      	mov	r0, r4
  401ac2:	210b      	movs	r1, #11
  401ac4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401ac8:	2370      	movs	r3, #112	; 0x70
  401aca:	47b0      	blx	r6
	//pio_handler_set(PIOA, ID_PIOA, INT_ITG, PIO_IT_HIGH_LEVEL, pin_riseedge_handler);
	pio_enable_interrupt(PIOA,INT_ITG);
  401acc:	4620      	mov	r0, r4
  401ace:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401ad2:	47a8      	blx	r5
  401ad4:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401ad8:	4b07      	ldr	r3, [pc, #28]	; (401af8 <config_interrupt+0x94>)
  401ada:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ(PIOA_IRQn);
}
  401adc:	b003      	add	sp, #12
  401ade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ae2:	bf00      	nop
  401ae4:	0040167d 	.word	0x0040167d
  401ae8:	400e0e00 	.word	0x400e0e00
  401aec:	004018b1 	.word	0x004018b1
  401af0:	0040151d 	.word	0x0040151d
  401af4:	00401259 	.word	0x00401259
  401af8:	e000e100 	.word	0xe000e100
  401afc:	004011bd 	.word	0x004011bd
  401b00:	00401219 	.word	0x00401219

00401b04 <main>:

int main (void)
{
  401b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b08:	b0a3      	sub	sp, #140	; 0x8c
	// Insert system clock initialization code here (sysclk_init()).

	sysclk_init();
  401b0a:	4b69      	ldr	r3, [pc, #420]	; (401cb0 <main+0x1ac>)
  401b0c:	4798      	blx	r3
	board_init();
  401b0e:	4b69      	ldr	r3, [pc, #420]	; (401cb4 <main+0x1b0>)
  401b10:	4798      	blx	r3
  401b12:	2008      	movs	r0, #8
  401b14:	4e68      	ldr	r6, [pc, #416]	; (401cb8 <main+0x1b4>)
  401b16:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401b18:	4d68      	ldr	r5, [pc, #416]	; (401cbc <main+0x1b8>)
  401b1a:	4b69      	ldr	r3, [pc, #420]	; (401cc0 <main+0x1bc>)
  401b1c:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401b1e:	4a69      	ldr	r2, [pc, #420]	; (401cc4 <main+0x1c0>)
  401b20:	4b69      	ldr	r3, [pc, #420]	; (401cc8 <main+0x1c4>)
  401b22:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401b24:	4a69      	ldr	r2, [pc, #420]	; (401ccc <main+0x1c8>)
  401b26:	4b6a      	ldr	r3, [pc, #424]	; (401cd0 <main+0x1cc>)
  401b28:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401b2a:	4b6a      	ldr	r3, [pc, #424]	; (401cd4 <main+0x1d0>)
  401b2c:	9306      	str	r3, [sp, #24]
	uart_settings.ul_baudrate = opt->baudrate;
  401b2e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401b32:	9307      	str	r3, [sp, #28]
	uart_settings.ul_mode = opt->paritytype;
  401b34:	2400      	movs	r4, #0
  401b36:	9408      	str	r4, [sp, #32]
  401b38:	2008      	movs	r0, #8
  401b3a:	47b0      	blx	r6
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401b3c:	4628      	mov	r0, r5
  401b3e:	a906      	add	r1, sp, #24
  401b40:	4b65      	ldr	r3, [pc, #404]	; (401cd8 <main+0x1d4>)
  401b42:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401b44:	4e65      	ldr	r6, [pc, #404]	; (401cdc <main+0x1d8>)
  401b46:	6833      	ldr	r3, [r6, #0]
  401b48:	6898      	ldr	r0, [r3, #8]
  401b4a:	4621      	mov	r1, r4
  401b4c:	4d64      	ldr	r5, [pc, #400]	; (401ce0 <main+0x1dc>)
  401b4e:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401b50:	6833      	ldr	r3, [r6, #0]
  401b52:	6858      	ldr	r0, [r3, #4]
  401b54:	4621      	mov	r1, r4
  401b56:	47a8      	blx	r5

	// Insert application code here, after the board has been initialized.
	
	configure_console();
	
	config_lcd();
  401b58:	4b62      	ldr	r3, [pc, #392]	; (401ce4 <main+0x1e0>)
  401b5a:	4798      	blx	r3
	
	twi_init();
  401b5c:	4b62      	ldr	r3, [pc, #392]	; (401ce8 <main+0x1e4>)
  401b5e:	4798      	blx	r3
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)
	- INT_ITG:	PA10 (Vermelhor)
	- INT_ADXL:	PA16 (Amarelo)*/
	
	adxl_init();
  401b60:	4b62      	ldr	r3, [pc, #392]	; (401cec <main+0x1e8>)
  401b62:	4798      	blx	r3
	itg_init();
  401b64:	4b62      	ldr	r3, [pc, #392]	; (401cf0 <main+0x1ec>)
  401b66:	4798      	blx	r3
	
	ili9225_set_foreground_color(COLOR_BLACK);
  401b68:	4620      	mov	r0, r4
  401b6a:	4b62      	ldr	r3, [pc, #392]	; (401cf4 <main+0x1f0>)
  401b6c:	4798      	blx	r3
	ili9225_draw_string(10,10, (uint8_t *)"Teste TWI IMU");
  401b6e:	200a      	movs	r0, #10
  401b70:	4601      	mov	r1, r0
  401b72:	4a61      	ldr	r2, [pc, #388]	; (401cf8 <main+0x1f4>)
  401b74:	4b61      	ldr	r3, [pc, #388]	; (401cfc <main+0x1f8>)
  401b76:	4798      	blx	r3
	
	printf("Start!");
  401b78:	4861      	ldr	r0, [pc, #388]	; (401d00 <main+0x1fc>)
  401b7a:	4b62      	ldr	r3, [pc, #392]	; (401d04 <main+0x200>)
  401b7c:	4798      	blx	r3
	
	char buffer[100];
	
	config_interrupt();
  401b7e:	4b62      	ldr	r3, [pc, #392]	; (401d08 <main+0x204>)
  401b80:	4798      	blx	r3
	g_x = get_gyro_value('X');
  401b82:	2058      	movs	r0, #88	; 0x58
  401b84:	4b61      	ldr	r3, [pc, #388]	; (401d0c <main+0x208>)
  401b86:	4798      	blx	r3
  401b88:	4b61      	ldr	r3, [pc, #388]	; (401d10 <main+0x20c>)
  401b8a:	6018      	str	r0, [r3, #0]
	a_x = get_acel_value('X');
  401b8c:	2058      	movs	r0, #88	; 0x58
  401b8e:	4b61      	ldr	r3, [pc, #388]	; (401d14 <main+0x210>)
  401b90:	4798      	blx	r3
  401b92:	4b61      	ldr	r3, [pc, #388]	; (401d18 <main+0x214>)
  401b94:	6018      	str	r0, [r3, #0]
	
	while(1){
		if (flag_itg){
  401b96:	4c61      	ldr	r4, [pc, #388]	; (401d1c <main+0x218>)
			g_x = get_gyro_value('X');
  401b98:	4e5c      	ldr	r6, [pc, #368]	; (401d0c <main+0x208>)
  401b9a:	4f5d      	ldr	r7, [pc, #372]	; (401d10 <main+0x20c>)
			flag_itg = 0;
		}
		if (flag_adxl){
			a_x = get_acel_value('X');
			a_y = get_acel_value('Y');
			a_z = get_acel_value('Z') - 3290.0;
  401b9c:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 401d44 <main+0x240>
	config_interrupt();
	g_x = get_gyro_value('X');
	a_x = get_acel_value('X');
	
	while(1){
		if (flag_itg){
  401ba0:	7823      	ldrb	r3, [r4, #0]
  401ba2:	2b00      	cmp	r3, #0
  401ba4:	d03a      	beq.n	401c1c <main+0x118>
			g_x = get_gyro_value('X');
  401ba6:	2058      	movs	r0, #88	; 0x58
  401ba8:	47b0      	blx	r6
  401baa:	6038      	str	r0, [r7, #0]
			g_y = get_gyro_value('Y');
  401bac:	2059      	movs	r0, #89	; 0x59
  401bae:	47b0      	blx	r6
  401bb0:	f8df a194 	ldr.w	sl, [pc, #404]	; 401d48 <main+0x244>
  401bb4:	f8ca 0000 	str.w	r0, [sl]
			g_z = get_gyro_value('Z');
  401bb8:	205a      	movs	r0, #90	; 0x5a
  401bba:	47b0      	blx	r6
  401bbc:	4681      	mov	r9, r0
  401bbe:	4b58      	ldr	r3, [pc, #352]	; (401d20 <main+0x21c>)
  401bc0:	6018      	str	r0, [r3, #0]
			snprintf(buffer, sizeof(buffer),"\n\n\n\n\n\nGyro:\nx=%.1f\ny=%.1f\nz=%.1f"
  401bc2:	4d58      	ldr	r5, [pc, #352]	; (401d24 <main+0x220>)
  401bc4:	6838      	ldr	r0, [r7, #0]
  401bc6:	47a8      	blx	r5
  401bc8:	e9cd 0100 	strd	r0, r1, [sp]
  401bcc:	f8da 0000 	ldr.w	r0, [sl]
  401bd0:	47a8      	blx	r5
  401bd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401bd6:	4648      	mov	r0, r9
  401bd8:	47a8      	blx	r5
  401bda:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401bde:	a809      	add	r0, sp, #36	; 0x24
  401be0:	2164      	movs	r1, #100	; 0x64
  401be2:	4a51      	ldr	r2, [pc, #324]	; (401d28 <main+0x224>)
  401be4:	4b51      	ldr	r3, [pc, #324]	; (401d2c <main+0x228>)
  401be6:	4798      	blx	r3
			,g_x, g_y, g_z);
			ili9225_set_foreground_color(COLOR_WHITE);
  401be8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401bec:	4d41      	ldr	r5, [pc, #260]	; (401cf4 <main+0x1f0>)
  401bee:	47a8      	blx	r5
			ili9225_draw_filled_rectangle(0,ILI9225_LCD_HEIGHT/2,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401bf0:	2000      	movs	r0, #0
  401bf2:	216e      	movs	r1, #110	; 0x6e
  401bf4:	22b0      	movs	r2, #176	; 0xb0
  401bf6:	23dc      	movs	r3, #220	; 0xdc
  401bf8:	f8df c150 	ldr.w	ip, [pc, #336]	; 401d4c <main+0x248>
  401bfc:	47e0      	blx	ip
			ili9225_set_foreground_color(COLOR_BLACK);
  401bfe:	2000      	movs	r0, #0
  401c00:	47a8      	blx	r5
			ili9225_draw_string(10, 30, (uint8_t*) buffer);
  401c02:	200a      	movs	r0, #10
  401c04:	211e      	movs	r1, #30
  401c06:	aa09      	add	r2, sp, #36	; 0x24
  401c08:	4b3c      	ldr	r3, [pc, #240]	; (401cfc <main+0x1f8>)
  401c0a:	4798      	blx	r3
			printf(buffer);
  401c0c:	a809      	add	r0, sp, #36	; 0x24
  401c0e:	4b3d      	ldr	r3, [pc, #244]	; (401d04 <main+0x200>)
  401c10:	4798      	blx	r3
			gpio_toggle_pin(LED0_GPIO);
  401c12:	2017      	movs	r0, #23
  401c14:	4b46      	ldr	r3, [pc, #280]	; (401d30 <main+0x22c>)
  401c16:	4798      	blx	r3
			flag_itg = 0;
  401c18:	2300      	movs	r3, #0
  401c1a:	7023      	strb	r3, [r4, #0]
		}
		if (flag_adxl){
  401c1c:	4b45      	ldr	r3, [pc, #276]	; (401d34 <main+0x230>)
  401c1e:	781b      	ldrb	r3, [r3, #0]
  401c20:	2b00      	cmp	r3, #0
  401c22:	d0bd      	beq.n	401ba0 <main+0x9c>
			a_x = get_acel_value('X');
  401c24:	2058      	movs	r0, #88	; 0x58
  401c26:	4d3b      	ldr	r5, [pc, #236]	; (401d14 <main+0x210>)
  401c28:	47a8      	blx	r5
  401c2a:	f8df a0ec 	ldr.w	sl, [pc, #236]	; 401d18 <main+0x214>
  401c2e:	f8ca 0000 	str.w	r0, [sl]
			a_y = get_acel_value('Y');
  401c32:	2059      	movs	r0, #89	; 0x59
  401c34:	47a8      	blx	r5
  401c36:	f8df 9118 	ldr.w	r9, [pc, #280]	; 401d50 <main+0x24c>
  401c3a:	f8c9 0000 	str.w	r0, [r9]
			a_z = get_acel_value('Z') - 3290.0;
  401c3e:	205a      	movs	r0, #90	; 0x5a
  401c40:	47a8      	blx	r5
  401c42:	4641      	mov	r1, r8
  401c44:	4b3c      	ldr	r3, [pc, #240]	; (401d38 <main+0x234>)
  401c46:	4798      	blx	r3
  401c48:	4683      	mov	fp, r0
  401c4a:	4b3c      	ldr	r3, [pc, #240]	; (401d3c <main+0x238>)
  401c4c:	6018      	str	r0, [r3, #0]
			snprintf(buffer, sizeof(buffer),"\nAcel:\nx=%.1f\ny=%.1f\nz=%.1f"
  401c4e:	4d35      	ldr	r5, [pc, #212]	; (401d24 <main+0x220>)
  401c50:	f8da 0000 	ldr.w	r0, [sl]
  401c54:	47a8      	blx	r5
  401c56:	e9cd 0100 	strd	r0, r1, [sp]
  401c5a:	f8d9 0000 	ldr.w	r0, [r9]
  401c5e:	47a8      	blx	r5
  401c60:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401c64:	4658      	mov	r0, fp
  401c66:	47a8      	blx	r5
  401c68:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401c6c:	a809      	add	r0, sp, #36	; 0x24
  401c6e:	2164      	movs	r1, #100	; 0x64
  401c70:	4a33      	ldr	r2, [pc, #204]	; (401d40 <main+0x23c>)
  401c72:	4b2e      	ldr	r3, [pc, #184]	; (401d2c <main+0x228>)
  401c74:	4798      	blx	r3
			,a_x, a_y, a_z);
			ili9225_set_foreground_color(COLOR_WHITE);
  401c76:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401c7a:	4d1e      	ldr	r5, [pc, #120]	; (401cf4 <main+0x1f0>)
  401c7c:	47a8      	blx	r5
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT/2);
  401c7e:	2000      	movs	r0, #0
  401c80:	211e      	movs	r1, #30
  401c82:	22b0      	movs	r2, #176	; 0xb0
  401c84:	236e      	movs	r3, #110	; 0x6e
  401c86:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 401d4c <main+0x248>
  401c8a:	47e0      	blx	ip
			ili9225_set_foreground_color(COLOR_BLACK);
  401c8c:	2000      	movs	r0, #0
  401c8e:	47a8      	blx	r5
			ili9225_draw_string(10, 30, (uint8_t*) buffer);
  401c90:	200a      	movs	r0, #10
  401c92:	211e      	movs	r1, #30
  401c94:	aa09      	add	r2, sp, #36	; 0x24
  401c96:	4b19      	ldr	r3, [pc, #100]	; (401cfc <main+0x1f8>)
  401c98:	4798      	blx	r3
			printf(buffer);
  401c9a:	a809      	add	r0, sp, #36	; 0x24
  401c9c:	4b19      	ldr	r3, [pc, #100]	; (401d04 <main+0x200>)
  401c9e:	4798      	blx	r3
			gpio_toggle_pin(LED1_GPIO);
  401ca0:	202e      	movs	r0, #46	; 0x2e
  401ca2:	4b23      	ldr	r3, [pc, #140]	; (401d30 <main+0x22c>)
  401ca4:	4798      	blx	r3
			flag_adxl = 0;
  401ca6:	2200      	movs	r2, #0
  401ca8:	4b22      	ldr	r3, [pc, #136]	; (401d34 <main+0x230>)
  401caa:	701a      	strb	r2, [r3, #0]
  401cac:	e778      	b.n	401ba0 <main+0x9c>
  401cae:	bf00      	nop
  401cb0:	00400fe5 	.word	0x00400fe5
  401cb4:	00401049 	.word	0x00401049
  401cb8:	0040167d 	.word	0x0040167d
  401cbc:	400e0600 	.word	0x400e0600
  401cc0:	20000bec 	.word	0x20000bec
  401cc4:	00401961 	.word	0x00401961
  401cc8:	20000be8 	.word	0x20000be8
  401ccc:	004018d9 	.word	0x004018d9
  401cd0:	20000be4 	.word	0x20000be4
  401cd4:	02dc6c00 	.word	0x02dc6c00
  401cd8:	00400f85 	.word	0x00400f85
  401cdc:	200000e8 	.word	0x200000e8
  401ce0:	00402b49 	.word	0x00402b49
  401ce4:	00401a05 	.word	0x00401a05
  401ce8:	00400631 	.word	0x00400631
  401cec:	004006d9 	.word	0x004006d9
  401cf0:	0040077d 	.word	0x0040077d
  401cf4:	00400ba1 	.word	0x00400ba1
  401cf8:	0040894c 	.word	0x0040894c
  401cfc:	00400ed1 	.word	0x00400ed1
  401d00:	0040895c 	.word	0x0040895c
  401d04:	00402a91 	.word	0x00402a91
  401d08:	00401a65 	.word	0x00401a65
  401d0c:	004007d5 	.word	0x004007d5
  401d10:	20000bf4 	.word	0x20000bf4
  401d14:	00400869 	.word	0x00400869
  401d18:	20000bf8 	.word	0x20000bf8
  401d1c:	20000ba4 	.word	0x20000ba4
  401d20:	20000bfc 	.word	0x20000bfc
  401d24:	0040201d 	.word	0x0040201d
  401d28:	00408964 	.word	0x00408964
  401d2c:	00402c9d 	.word	0x00402c9d
  401d30:	004012a1 	.word	0x004012a1
  401d34:	20000bac 	.word	0x20000bac
  401d38:	00402591 	.word	0x00402591
  401d3c:	20000c00 	.word	0x20000c00
  401d40:	00408988 	.word	0x00408988
  401d44:	454da000 	.word	0x454da000
  401d48:	20000c04 	.word	0x20000c04
  401d4c:	00400e19 	.word	0x00400e19
  401d50:	20000bf0 	.word	0x20000bf0

00401d54 <__aeabi_drsub>:
  401d54:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401d58:	e002      	b.n	401d60 <__adddf3>
  401d5a:	bf00      	nop

00401d5c <__aeabi_dsub>:
  401d5c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401d60 <__adddf3>:
  401d60:	b530      	push	{r4, r5, lr}
  401d62:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401d66:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401d6a:	ea94 0f05 	teq	r4, r5
  401d6e:	bf08      	it	eq
  401d70:	ea90 0f02 	teqeq	r0, r2
  401d74:	bf1f      	itttt	ne
  401d76:	ea54 0c00 	orrsne.w	ip, r4, r0
  401d7a:	ea55 0c02 	orrsne.w	ip, r5, r2
  401d7e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401d82:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401d86:	f000 80e2 	beq.w	401f4e <__adddf3+0x1ee>
  401d8a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401d8e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401d92:	bfb8      	it	lt
  401d94:	426d      	neglt	r5, r5
  401d96:	dd0c      	ble.n	401db2 <__adddf3+0x52>
  401d98:	442c      	add	r4, r5
  401d9a:	ea80 0202 	eor.w	r2, r0, r2
  401d9e:	ea81 0303 	eor.w	r3, r1, r3
  401da2:	ea82 0000 	eor.w	r0, r2, r0
  401da6:	ea83 0101 	eor.w	r1, r3, r1
  401daa:	ea80 0202 	eor.w	r2, r0, r2
  401dae:	ea81 0303 	eor.w	r3, r1, r3
  401db2:	2d36      	cmp	r5, #54	; 0x36
  401db4:	bf88      	it	hi
  401db6:	bd30      	pophi	{r4, r5, pc}
  401db8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401dbc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401dc0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401dc4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401dc8:	d002      	beq.n	401dd0 <__adddf3+0x70>
  401dca:	4240      	negs	r0, r0
  401dcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401dd0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401dd4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401dd8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401ddc:	d002      	beq.n	401de4 <__adddf3+0x84>
  401dde:	4252      	negs	r2, r2
  401de0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401de4:	ea94 0f05 	teq	r4, r5
  401de8:	f000 80a7 	beq.w	401f3a <__adddf3+0x1da>
  401dec:	f1a4 0401 	sub.w	r4, r4, #1
  401df0:	f1d5 0e20 	rsbs	lr, r5, #32
  401df4:	db0d      	blt.n	401e12 <__adddf3+0xb2>
  401df6:	fa02 fc0e 	lsl.w	ip, r2, lr
  401dfa:	fa22 f205 	lsr.w	r2, r2, r5
  401dfe:	1880      	adds	r0, r0, r2
  401e00:	f141 0100 	adc.w	r1, r1, #0
  401e04:	fa03 f20e 	lsl.w	r2, r3, lr
  401e08:	1880      	adds	r0, r0, r2
  401e0a:	fa43 f305 	asr.w	r3, r3, r5
  401e0e:	4159      	adcs	r1, r3
  401e10:	e00e      	b.n	401e30 <__adddf3+0xd0>
  401e12:	f1a5 0520 	sub.w	r5, r5, #32
  401e16:	f10e 0e20 	add.w	lr, lr, #32
  401e1a:	2a01      	cmp	r2, #1
  401e1c:	fa03 fc0e 	lsl.w	ip, r3, lr
  401e20:	bf28      	it	cs
  401e22:	f04c 0c02 	orrcs.w	ip, ip, #2
  401e26:	fa43 f305 	asr.w	r3, r3, r5
  401e2a:	18c0      	adds	r0, r0, r3
  401e2c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401e30:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401e34:	d507      	bpl.n	401e46 <__adddf3+0xe6>
  401e36:	f04f 0e00 	mov.w	lr, #0
  401e3a:	f1dc 0c00 	rsbs	ip, ip, #0
  401e3e:	eb7e 0000 	sbcs.w	r0, lr, r0
  401e42:	eb6e 0101 	sbc.w	r1, lr, r1
  401e46:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401e4a:	d31b      	bcc.n	401e84 <__adddf3+0x124>
  401e4c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401e50:	d30c      	bcc.n	401e6c <__adddf3+0x10c>
  401e52:	0849      	lsrs	r1, r1, #1
  401e54:	ea5f 0030 	movs.w	r0, r0, rrx
  401e58:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401e5c:	f104 0401 	add.w	r4, r4, #1
  401e60:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401e64:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401e68:	f080 809a 	bcs.w	401fa0 <__adddf3+0x240>
  401e6c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401e70:	bf08      	it	eq
  401e72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401e76:	f150 0000 	adcs.w	r0, r0, #0
  401e7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401e7e:	ea41 0105 	orr.w	r1, r1, r5
  401e82:	bd30      	pop	{r4, r5, pc}
  401e84:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401e88:	4140      	adcs	r0, r0
  401e8a:	eb41 0101 	adc.w	r1, r1, r1
  401e8e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401e92:	f1a4 0401 	sub.w	r4, r4, #1
  401e96:	d1e9      	bne.n	401e6c <__adddf3+0x10c>
  401e98:	f091 0f00 	teq	r1, #0
  401e9c:	bf04      	itt	eq
  401e9e:	4601      	moveq	r1, r0
  401ea0:	2000      	moveq	r0, #0
  401ea2:	fab1 f381 	clz	r3, r1
  401ea6:	bf08      	it	eq
  401ea8:	3320      	addeq	r3, #32
  401eaa:	f1a3 030b 	sub.w	r3, r3, #11
  401eae:	f1b3 0220 	subs.w	r2, r3, #32
  401eb2:	da0c      	bge.n	401ece <__adddf3+0x16e>
  401eb4:	320c      	adds	r2, #12
  401eb6:	dd08      	ble.n	401eca <__adddf3+0x16a>
  401eb8:	f102 0c14 	add.w	ip, r2, #20
  401ebc:	f1c2 020c 	rsb	r2, r2, #12
  401ec0:	fa01 f00c 	lsl.w	r0, r1, ip
  401ec4:	fa21 f102 	lsr.w	r1, r1, r2
  401ec8:	e00c      	b.n	401ee4 <__adddf3+0x184>
  401eca:	f102 0214 	add.w	r2, r2, #20
  401ece:	bfd8      	it	le
  401ed0:	f1c2 0c20 	rsble	ip, r2, #32
  401ed4:	fa01 f102 	lsl.w	r1, r1, r2
  401ed8:	fa20 fc0c 	lsr.w	ip, r0, ip
  401edc:	bfdc      	itt	le
  401ede:	ea41 010c 	orrle.w	r1, r1, ip
  401ee2:	4090      	lslle	r0, r2
  401ee4:	1ae4      	subs	r4, r4, r3
  401ee6:	bfa2      	ittt	ge
  401ee8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401eec:	4329      	orrge	r1, r5
  401eee:	bd30      	popge	{r4, r5, pc}
  401ef0:	ea6f 0404 	mvn.w	r4, r4
  401ef4:	3c1f      	subs	r4, #31
  401ef6:	da1c      	bge.n	401f32 <__adddf3+0x1d2>
  401ef8:	340c      	adds	r4, #12
  401efa:	dc0e      	bgt.n	401f1a <__adddf3+0x1ba>
  401efc:	f104 0414 	add.w	r4, r4, #20
  401f00:	f1c4 0220 	rsb	r2, r4, #32
  401f04:	fa20 f004 	lsr.w	r0, r0, r4
  401f08:	fa01 f302 	lsl.w	r3, r1, r2
  401f0c:	ea40 0003 	orr.w	r0, r0, r3
  401f10:	fa21 f304 	lsr.w	r3, r1, r4
  401f14:	ea45 0103 	orr.w	r1, r5, r3
  401f18:	bd30      	pop	{r4, r5, pc}
  401f1a:	f1c4 040c 	rsb	r4, r4, #12
  401f1e:	f1c4 0220 	rsb	r2, r4, #32
  401f22:	fa20 f002 	lsr.w	r0, r0, r2
  401f26:	fa01 f304 	lsl.w	r3, r1, r4
  401f2a:	ea40 0003 	orr.w	r0, r0, r3
  401f2e:	4629      	mov	r1, r5
  401f30:	bd30      	pop	{r4, r5, pc}
  401f32:	fa21 f004 	lsr.w	r0, r1, r4
  401f36:	4629      	mov	r1, r5
  401f38:	bd30      	pop	{r4, r5, pc}
  401f3a:	f094 0f00 	teq	r4, #0
  401f3e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  401f42:	bf06      	itte	eq
  401f44:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  401f48:	3401      	addeq	r4, #1
  401f4a:	3d01      	subne	r5, #1
  401f4c:	e74e      	b.n	401dec <__adddf3+0x8c>
  401f4e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401f52:	bf18      	it	ne
  401f54:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401f58:	d029      	beq.n	401fae <__adddf3+0x24e>
  401f5a:	ea94 0f05 	teq	r4, r5
  401f5e:	bf08      	it	eq
  401f60:	ea90 0f02 	teqeq	r0, r2
  401f64:	d005      	beq.n	401f72 <__adddf3+0x212>
  401f66:	ea54 0c00 	orrs.w	ip, r4, r0
  401f6a:	bf04      	itt	eq
  401f6c:	4619      	moveq	r1, r3
  401f6e:	4610      	moveq	r0, r2
  401f70:	bd30      	pop	{r4, r5, pc}
  401f72:	ea91 0f03 	teq	r1, r3
  401f76:	bf1e      	ittt	ne
  401f78:	2100      	movne	r1, #0
  401f7a:	2000      	movne	r0, #0
  401f7c:	bd30      	popne	{r4, r5, pc}
  401f7e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401f82:	d105      	bne.n	401f90 <__adddf3+0x230>
  401f84:	0040      	lsls	r0, r0, #1
  401f86:	4149      	adcs	r1, r1
  401f88:	bf28      	it	cs
  401f8a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401f8e:	bd30      	pop	{r4, r5, pc}
  401f90:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401f94:	bf3c      	itt	cc
  401f96:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401f9a:	bd30      	popcc	{r4, r5, pc}
  401f9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401fa0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401fa4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401fa8:	f04f 0000 	mov.w	r0, #0
  401fac:	bd30      	pop	{r4, r5, pc}
  401fae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401fb2:	bf1a      	itte	ne
  401fb4:	4619      	movne	r1, r3
  401fb6:	4610      	movne	r0, r2
  401fb8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401fbc:	bf1c      	itt	ne
  401fbe:	460b      	movne	r3, r1
  401fc0:	4602      	movne	r2, r0
  401fc2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  401fc6:	bf06      	itte	eq
  401fc8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401fcc:	ea91 0f03 	teqeq	r1, r3
  401fd0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401fd4:	bd30      	pop	{r4, r5, pc}
  401fd6:	bf00      	nop

00401fd8 <__aeabi_ui2d>:
  401fd8:	f090 0f00 	teq	r0, #0
  401fdc:	bf04      	itt	eq
  401fde:	2100      	moveq	r1, #0
  401fe0:	4770      	bxeq	lr
  401fe2:	b530      	push	{r4, r5, lr}
  401fe4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401fe8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401fec:	f04f 0500 	mov.w	r5, #0
  401ff0:	f04f 0100 	mov.w	r1, #0
  401ff4:	e750      	b.n	401e98 <__adddf3+0x138>
  401ff6:	bf00      	nop

00401ff8 <__aeabi_i2d>:
  401ff8:	f090 0f00 	teq	r0, #0
  401ffc:	bf04      	itt	eq
  401ffe:	2100      	moveq	r1, #0
  402000:	4770      	bxeq	lr
  402002:	b530      	push	{r4, r5, lr}
  402004:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402008:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40200c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402010:	bf48      	it	mi
  402012:	4240      	negmi	r0, r0
  402014:	f04f 0100 	mov.w	r1, #0
  402018:	e73e      	b.n	401e98 <__adddf3+0x138>
  40201a:	bf00      	nop

0040201c <__aeabi_f2d>:
  40201c:	0042      	lsls	r2, r0, #1
  40201e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402022:	ea4f 0131 	mov.w	r1, r1, rrx
  402026:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40202a:	bf1f      	itttt	ne
  40202c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402030:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402034:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402038:	4770      	bxne	lr
  40203a:	f092 0f00 	teq	r2, #0
  40203e:	bf14      	ite	ne
  402040:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402044:	4770      	bxeq	lr
  402046:	b530      	push	{r4, r5, lr}
  402048:	f44f 7460 	mov.w	r4, #896	; 0x380
  40204c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402050:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402054:	e720      	b.n	401e98 <__adddf3+0x138>
  402056:	bf00      	nop

00402058 <__aeabi_ul2d>:
  402058:	ea50 0201 	orrs.w	r2, r0, r1
  40205c:	bf08      	it	eq
  40205e:	4770      	bxeq	lr
  402060:	b530      	push	{r4, r5, lr}
  402062:	f04f 0500 	mov.w	r5, #0
  402066:	e00a      	b.n	40207e <__aeabi_l2d+0x16>

00402068 <__aeabi_l2d>:
  402068:	ea50 0201 	orrs.w	r2, r0, r1
  40206c:	bf08      	it	eq
  40206e:	4770      	bxeq	lr
  402070:	b530      	push	{r4, r5, lr}
  402072:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402076:	d502      	bpl.n	40207e <__aeabi_l2d+0x16>
  402078:	4240      	negs	r0, r0
  40207a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40207e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402082:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402086:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40208a:	f43f aedc 	beq.w	401e46 <__adddf3+0xe6>
  40208e:	f04f 0203 	mov.w	r2, #3
  402092:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402096:	bf18      	it	ne
  402098:	3203      	addne	r2, #3
  40209a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40209e:	bf18      	it	ne
  4020a0:	3203      	addne	r2, #3
  4020a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4020a6:	f1c2 0320 	rsb	r3, r2, #32
  4020aa:	fa00 fc03 	lsl.w	ip, r0, r3
  4020ae:	fa20 f002 	lsr.w	r0, r0, r2
  4020b2:	fa01 fe03 	lsl.w	lr, r1, r3
  4020b6:	ea40 000e 	orr.w	r0, r0, lr
  4020ba:	fa21 f102 	lsr.w	r1, r1, r2
  4020be:	4414      	add	r4, r2
  4020c0:	e6c1      	b.n	401e46 <__adddf3+0xe6>
  4020c2:	bf00      	nop

004020c4 <__aeabi_dmul>:
  4020c4:	b570      	push	{r4, r5, r6, lr}
  4020c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4020ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4020ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4020d2:	bf1d      	ittte	ne
  4020d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4020d8:	ea94 0f0c 	teqne	r4, ip
  4020dc:	ea95 0f0c 	teqne	r5, ip
  4020e0:	f000 f8de 	bleq	4022a0 <__aeabi_dmul+0x1dc>
  4020e4:	442c      	add	r4, r5
  4020e6:	ea81 0603 	eor.w	r6, r1, r3
  4020ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4020ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4020f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4020f6:	bf18      	it	ne
  4020f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4020fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402100:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402104:	d038      	beq.n	402178 <__aeabi_dmul+0xb4>
  402106:	fba0 ce02 	umull	ip, lr, r0, r2
  40210a:	f04f 0500 	mov.w	r5, #0
  40210e:	fbe1 e502 	umlal	lr, r5, r1, r2
  402112:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402116:	fbe0 e503 	umlal	lr, r5, r0, r3
  40211a:	f04f 0600 	mov.w	r6, #0
  40211e:	fbe1 5603 	umlal	r5, r6, r1, r3
  402122:	f09c 0f00 	teq	ip, #0
  402126:	bf18      	it	ne
  402128:	f04e 0e01 	orrne.w	lr, lr, #1
  40212c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402130:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402134:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402138:	d204      	bcs.n	402144 <__aeabi_dmul+0x80>
  40213a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40213e:	416d      	adcs	r5, r5
  402140:	eb46 0606 	adc.w	r6, r6, r6
  402144:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402148:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40214c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402150:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402154:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402158:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40215c:	bf88      	it	hi
  40215e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402162:	d81e      	bhi.n	4021a2 <__aeabi_dmul+0xde>
  402164:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402168:	bf08      	it	eq
  40216a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40216e:	f150 0000 	adcs.w	r0, r0, #0
  402172:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402176:	bd70      	pop	{r4, r5, r6, pc}
  402178:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40217c:	ea46 0101 	orr.w	r1, r6, r1
  402180:	ea40 0002 	orr.w	r0, r0, r2
  402184:	ea81 0103 	eor.w	r1, r1, r3
  402188:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40218c:	bfc2      	ittt	gt
  40218e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402192:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402196:	bd70      	popgt	{r4, r5, r6, pc}
  402198:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40219c:	f04f 0e00 	mov.w	lr, #0
  4021a0:	3c01      	subs	r4, #1
  4021a2:	f300 80ab 	bgt.w	4022fc <__aeabi_dmul+0x238>
  4021a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4021aa:	bfde      	ittt	le
  4021ac:	2000      	movle	r0, #0
  4021ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4021b2:	bd70      	pople	{r4, r5, r6, pc}
  4021b4:	f1c4 0400 	rsb	r4, r4, #0
  4021b8:	3c20      	subs	r4, #32
  4021ba:	da35      	bge.n	402228 <__aeabi_dmul+0x164>
  4021bc:	340c      	adds	r4, #12
  4021be:	dc1b      	bgt.n	4021f8 <__aeabi_dmul+0x134>
  4021c0:	f104 0414 	add.w	r4, r4, #20
  4021c4:	f1c4 0520 	rsb	r5, r4, #32
  4021c8:	fa00 f305 	lsl.w	r3, r0, r5
  4021cc:	fa20 f004 	lsr.w	r0, r0, r4
  4021d0:	fa01 f205 	lsl.w	r2, r1, r5
  4021d4:	ea40 0002 	orr.w	r0, r0, r2
  4021d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4021dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4021e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4021e4:	fa21 f604 	lsr.w	r6, r1, r4
  4021e8:	eb42 0106 	adc.w	r1, r2, r6
  4021ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4021f0:	bf08      	it	eq
  4021f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4021f6:	bd70      	pop	{r4, r5, r6, pc}
  4021f8:	f1c4 040c 	rsb	r4, r4, #12
  4021fc:	f1c4 0520 	rsb	r5, r4, #32
  402200:	fa00 f304 	lsl.w	r3, r0, r4
  402204:	fa20 f005 	lsr.w	r0, r0, r5
  402208:	fa01 f204 	lsl.w	r2, r1, r4
  40220c:	ea40 0002 	orr.w	r0, r0, r2
  402210:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402214:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402218:	f141 0100 	adc.w	r1, r1, #0
  40221c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402220:	bf08      	it	eq
  402222:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402226:	bd70      	pop	{r4, r5, r6, pc}
  402228:	f1c4 0520 	rsb	r5, r4, #32
  40222c:	fa00 f205 	lsl.w	r2, r0, r5
  402230:	ea4e 0e02 	orr.w	lr, lr, r2
  402234:	fa20 f304 	lsr.w	r3, r0, r4
  402238:	fa01 f205 	lsl.w	r2, r1, r5
  40223c:	ea43 0302 	orr.w	r3, r3, r2
  402240:	fa21 f004 	lsr.w	r0, r1, r4
  402244:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402248:	fa21 f204 	lsr.w	r2, r1, r4
  40224c:	ea20 0002 	bic.w	r0, r0, r2
  402250:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402254:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402258:	bf08      	it	eq
  40225a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40225e:	bd70      	pop	{r4, r5, r6, pc}
  402260:	f094 0f00 	teq	r4, #0
  402264:	d10f      	bne.n	402286 <__aeabi_dmul+0x1c2>
  402266:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40226a:	0040      	lsls	r0, r0, #1
  40226c:	eb41 0101 	adc.w	r1, r1, r1
  402270:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402274:	bf08      	it	eq
  402276:	3c01      	subeq	r4, #1
  402278:	d0f7      	beq.n	40226a <__aeabi_dmul+0x1a6>
  40227a:	ea41 0106 	orr.w	r1, r1, r6
  40227e:	f095 0f00 	teq	r5, #0
  402282:	bf18      	it	ne
  402284:	4770      	bxne	lr
  402286:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40228a:	0052      	lsls	r2, r2, #1
  40228c:	eb43 0303 	adc.w	r3, r3, r3
  402290:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402294:	bf08      	it	eq
  402296:	3d01      	subeq	r5, #1
  402298:	d0f7      	beq.n	40228a <__aeabi_dmul+0x1c6>
  40229a:	ea43 0306 	orr.w	r3, r3, r6
  40229e:	4770      	bx	lr
  4022a0:	ea94 0f0c 	teq	r4, ip
  4022a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4022a8:	bf18      	it	ne
  4022aa:	ea95 0f0c 	teqne	r5, ip
  4022ae:	d00c      	beq.n	4022ca <__aeabi_dmul+0x206>
  4022b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4022b4:	bf18      	it	ne
  4022b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4022ba:	d1d1      	bne.n	402260 <__aeabi_dmul+0x19c>
  4022bc:	ea81 0103 	eor.w	r1, r1, r3
  4022c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4022c4:	f04f 0000 	mov.w	r0, #0
  4022c8:	bd70      	pop	{r4, r5, r6, pc}
  4022ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4022ce:	bf06      	itte	eq
  4022d0:	4610      	moveq	r0, r2
  4022d2:	4619      	moveq	r1, r3
  4022d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4022d8:	d019      	beq.n	40230e <__aeabi_dmul+0x24a>
  4022da:	ea94 0f0c 	teq	r4, ip
  4022de:	d102      	bne.n	4022e6 <__aeabi_dmul+0x222>
  4022e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4022e4:	d113      	bne.n	40230e <__aeabi_dmul+0x24a>
  4022e6:	ea95 0f0c 	teq	r5, ip
  4022ea:	d105      	bne.n	4022f8 <__aeabi_dmul+0x234>
  4022ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4022f0:	bf1c      	itt	ne
  4022f2:	4610      	movne	r0, r2
  4022f4:	4619      	movne	r1, r3
  4022f6:	d10a      	bne.n	40230e <__aeabi_dmul+0x24a>
  4022f8:	ea81 0103 	eor.w	r1, r1, r3
  4022fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402300:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402304:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402308:	f04f 0000 	mov.w	r0, #0
  40230c:	bd70      	pop	{r4, r5, r6, pc}
  40230e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402312:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402316:	bd70      	pop	{r4, r5, r6, pc}

00402318 <__aeabi_ddiv>:
  402318:	b570      	push	{r4, r5, r6, lr}
  40231a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40231e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402322:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402326:	bf1d      	ittte	ne
  402328:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40232c:	ea94 0f0c 	teqne	r4, ip
  402330:	ea95 0f0c 	teqne	r5, ip
  402334:	f000 f8a7 	bleq	402486 <__aeabi_ddiv+0x16e>
  402338:	eba4 0405 	sub.w	r4, r4, r5
  40233c:	ea81 0e03 	eor.w	lr, r1, r3
  402340:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402344:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402348:	f000 8088 	beq.w	40245c <__aeabi_ddiv+0x144>
  40234c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402350:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402354:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402358:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40235c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402360:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402364:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402368:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40236c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402370:	429d      	cmp	r5, r3
  402372:	bf08      	it	eq
  402374:	4296      	cmpeq	r6, r2
  402376:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40237a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40237e:	d202      	bcs.n	402386 <__aeabi_ddiv+0x6e>
  402380:	085b      	lsrs	r3, r3, #1
  402382:	ea4f 0232 	mov.w	r2, r2, rrx
  402386:	1ab6      	subs	r6, r6, r2
  402388:	eb65 0503 	sbc.w	r5, r5, r3
  40238c:	085b      	lsrs	r3, r3, #1
  40238e:	ea4f 0232 	mov.w	r2, r2, rrx
  402392:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402396:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40239a:	ebb6 0e02 	subs.w	lr, r6, r2
  40239e:	eb75 0e03 	sbcs.w	lr, r5, r3
  4023a2:	bf22      	ittt	cs
  4023a4:	1ab6      	subcs	r6, r6, r2
  4023a6:	4675      	movcs	r5, lr
  4023a8:	ea40 000c 	orrcs.w	r0, r0, ip
  4023ac:	085b      	lsrs	r3, r3, #1
  4023ae:	ea4f 0232 	mov.w	r2, r2, rrx
  4023b2:	ebb6 0e02 	subs.w	lr, r6, r2
  4023b6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4023ba:	bf22      	ittt	cs
  4023bc:	1ab6      	subcs	r6, r6, r2
  4023be:	4675      	movcs	r5, lr
  4023c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4023c4:	085b      	lsrs	r3, r3, #1
  4023c6:	ea4f 0232 	mov.w	r2, r2, rrx
  4023ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4023ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4023d2:	bf22      	ittt	cs
  4023d4:	1ab6      	subcs	r6, r6, r2
  4023d6:	4675      	movcs	r5, lr
  4023d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4023dc:	085b      	lsrs	r3, r3, #1
  4023de:	ea4f 0232 	mov.w	r2, r2, rrx
  4023e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4023e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4023ea:	bf22      	ittt	cs
  4023ec:	1ab6      	subcs	r6, r6, r2
  4023ee:	4675      	movcs	r5, lr
  4023f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4023f4:	ea55 0e06 	orrs.w	lr, r5, r6
  4023f8:	d018      	beq.n	40242c <__aeabi_ddiv+0x114>
  4023fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4023fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402402:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402406:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40240a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40240e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402412:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402416:	d1c0      	bne.n	40239a <__aeabi_ddiv+0x82>
  402418:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40241c:	d10b      	bne.n	402436 <__aeabi_ddiv+0x11e>
  40241e:	ea41 0100 	orr.w	r1, r1, r0
  402422:	f04f 0000 	mov.w	r0, #0
  402426:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40242a:	e7b6      	b.n	40239a <__aeabi_ddiv+0x82>
  40242c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402430:	bf04      	itt	eq
  402432:	4301      	orreq	r1, r0
  402434:	2000      	moveq	r0, #0
  402436:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40243a:	bf88      	it	hi
  40243c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402440:	f63f aeaf 	bhi.w	4021a2 <__aeabi_dmul+0xde>
  402444:	ebb5 0c03 	subs.w	ip, r5, r3
  402448:	bf04      	itt	eq
  40244a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40244e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402452:	f150 0000 	adcs.w	r0, r0, #0
  402456:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40245a:	bd70      	pop	{r4, r5, r6, pc}
  40245c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402460:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402464:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402468:	bfc2      	ittt	gt
  40246a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40246e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402472:	bd70      	popgt	{r4, r5, r6, pc}
  402474:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402478:	f04f 0e00 	mov.w	lr, #0
  40247c:	3c01      	subs	r4, #1
  40247e:	e690      	b.n	4021a2 <__aeabi_dmul+0xde>
  402480:	ea45 0e06 	orr.w	lr, r5, r6
  402484:	e68d      	b.n	4021a2 <__aeabi_dmul+0xde>
  402486:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40248a:	ea94 0f0c 	teq	r4, ip
  40248e:	bf08      	it	eq
  402490:	ea95 0f0c 	teqeq	r5, ip
  402494:	f43f af3b 	beq.w	40230e <__aeabi_dmul+0x24a>
  402498:	ea94 0f0c 	teq	r4, ip
  40249c:	d10a      	bne.n	4024b4 <__aeabi_ddiv+0x19c>
  40249e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4024a2:	f47f af34 	bne.w	40230e <__aeabi_dmul+0x24a>
  4024a6:	ea95 0f0c 	teq	r5, ip
  4024aa:	f47f af25 	bne.w	4022f8 <__aeabi_dmul+0x234>
  4024ae:	4610      	mov	r0, r2
  4024b0:	4619      	mov	r1, r3
  4024b2:	e72c      	b.n	40230e <__aeabi_dmul+0x24a>
  4024b4:	ea95 0f0c 	teq	r5, ip
  4024b8:	d106      	bne.n	4024c8 <__aeabi_ddiv+0x1b0>
  4024ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4024be:	f43f aefd 	beq.w	4022bc <__aeabi_dmul+0x1f8>
  4024c2:	4610      	mov	r0, r2
  4024c4:	4619      	mov	r1, r3
  4024c6:	e722      	b.n	40230e <__aeabi_dmul+0x24a>
  4024c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024cc:	bf18      	it	ne
  4024ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4024d2:	f47f aec5 	bne.w	402260 <__aeabi_dmul+0x19c>
  4024d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4024da:	f47f af0d 	bne.w	4022f8 <__aeabi_dmul+0x234>
  4024de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4024e2:	f47f aeeb 	bne.w	4022bc <__aeabi_dmul+0x1f8>
  4024e6:	e712      	b.n	40230e <__aeabi_dmul+0x24a>

004024e8 <__aeabi_d2f>:
  4024e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4024ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4024f0:	bf24      	itt	cs
  4024f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4024f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4024fa:	d90d      	bls.n	402518 <__aeabi_d2f+0x30>
  4024fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402500:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402504:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402508:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40250c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402510:	bf08      	it	eq
  402512:	f020 0001 	biceq.w	r0, r0, #1
  402516:	4770      	bx	lr
  402518:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40251c:	d121      	bne.n	402562 <__aeabi_d2f+0x7a>
  40251e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402522:	bfbc      	itt	lt
  402524:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402528:	4770      	bxlt	lr
  40252a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40252e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402532:	f1c2 0218 	rsb	r2, r2, #24
  402536:	f1c2 0c20 	rsb	ip, r2, #32
  40253a:	fa10 f30c 	lsls.w	r3, r0, ip
  40253e:	fa20 f002 	lsr.w	r0, r0, r2
  402542:	bf18      	it	ne
  402544:	f040 0001 	orrne.w	r0, r0, #1
  402548:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40254c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402550:	fa03 fc0c 	lsl.w	ip, r3, ip
  402554:	ea40 000c 	orr.w	r0, r0, ip
  402558:	fa23 f302 	lsr.w	r3, r3, r2
  40255c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402560:	e7cc      	b.n	4024fc <__aeabi_d2f+0x14>
  402562:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402566:	d107      	bne.n	402578 <__aeabi_d2f+0x90>
  402568:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40256c:	bf1e      	ittt	ne
  40256e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402572:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402576:	4770      	bxne	lr
  402578:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40257c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402580:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402584:	4770      	bx	lr
  402586:	bf00      	nop

00402588 <__aeabi_frsub>:
  402588:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40258c:	e002      	b.n	402594 <__addsf3>
  40258e:	bf00      	nop

00402590 <__aeabi_fsub>:
  402590:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402594 <__addsf3>:
  402594:	0042      	lsls	r2, r0, #1
  402596:	bf1f      	itttt	ne
  402598:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40259c:	ea92 0f03 	teqne	r2, r3
  4025a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4025a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4025a8:	d06a      	beq.n	402680 <__addsf3+0xec>
  4025aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4025ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4025b2:	bfc1      	itttt	gt
  4025b4:	18d2      	addgt	r2, r2, r3
  4025b6:	4041      	eorgt	r1, r0
  4025b8:	4048      	eorgt	r0, r1
  4025ba:	4041      	eorgt	r1, r0
  4025bc:	bfb8      	it	lt
  4025be:	425b      	neglt	r3, r3
  4025c0:	2b19      	cmp	r3, #25
  4025c2:	bf88      	it	hi
  4025c4:	4770      	bxhi	lr
  4025c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4025ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4025ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4025d2:	bf18      	it	ne
  4025d4:	4240      	negne	r0, r0
  4025d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4025da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4025de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4025e2:	bf18      	it	ne
  4025e4:	4249      	negne	r1, r1
  4025e6:	ea92 0f03 	teq	r2, r3
  4025ea:	d03f      	beq.n	40266c <__addsf3+0xd8>
  4025ec:	f1a2 0201 	sub.w	r2, r2, #1
  4025f0:	fa41 fc03 	asr.w	ip, r1, r3
  4025f4:	eb10 000c 	adds.w	r0, r0, ip
  4025f8:	f1c3 0320 	rsb	r3, r3, #32
  4025fc:	fa01 f103 	lsl.w	r1, r1, r3
  402600:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402604:	d502      	bpl.n	40260c <__addsf3+0x78>
  402606:	4249      	negs	r1, r1
  402608:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40260c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402610:	d313      	bcc.n	40263a <__addsf3+0xa6>
  402612:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402616:	d306      	bcc.n	402626 <__addsf3+0x92>
  402618:	0840      	lsrs	r0, r0, #1
  40261a:	ea4f 0131 	mov.w	r1, r1, rrx
  40261e:	f102 0201 	add.w	r2, r2, #1
  402622:	2afe      	cmp	r2, #254	; 0xfe
  402624:	d251      	bcs.n	4026ca <__addsf3+0x136>
  402626:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40262a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40262e:	bf08      	it	eq
  402630:	f020 0001 	biceq.w	r0, r0, #1
  402634:	ea40 0003 	orr.w	r0, r0, r3
  402638:	4770      	bx	lr
  40263a:	0049      	lsls	r1, r1, #1
  40263c:	eb40 0000 	adc.w	r0, r0, r0
  402640:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402644:	f1a2 0201 	sub.w	r2, r2, #1
  402648:	d1ed      	bne.n	402626 <__addsf3+0x92>
  40264a:	fab0 fc80 	clz	ip, r0
  40264e:	f1ac 0c08 	sub.w	ip, ip, #8
  402652:	ebb2 020c 	subs.w	r2, r2, ip
  402656:	fa00 f00c 	lsl.w	r0, r0, ip
  40265a:	bfaa      	itet	ge
  40265c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402660:	4252      	neglt	r2, r2
  402662:	4318      	orrge	r0, r3
  402664:	bfbc      	itt	lt
  402666:	40d0      	lsrlt	r0, r2
  402668:	4318      	orrlt	r0, r3
  40266a:	4770      	bx	lr
  40266c:	f092 0f00 	teq	r2, #0
  402670:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402674:	bf06      	itte	eq
  402676:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40267a:	3201      	addeq	r2, #1
  40267c:	3b01      	subne	r3, #1
  40267e:	e7b5      	b.n	4025ec <__addsf3+0x58>
  402680:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402684:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402688:	bf18      	it	ne
  40268a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40268e:	d021      	beq.n	4026d4 <__addsf3+0x140>
  402690:	ea92 0f03 	teq	r2, r3
  402694:	d004      	beq.n	4026a0 <__addsf3+0x10c>
  402696:	f092 0f00 	teq	r2, #0
  40269a:	bf08      	it	eq
  40269c:	4608      	moveq	r0, r1
  40269e:	4770      	bx	lr
  4026a0:	ea90 0f01 	teq	r0, r1
  4026a4:	bf1c      	itt	ne
  4026a6:	2000      	movne	r0, #0
  4026a8:	4770      	bxne	lr
  4026aa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4026ae:	d104      	bne.n	4026ba <__addsf3+0x126>
  4026b0:	0040      	lsls	r0, r0, #1
  4026b2:	bf28      	it	cs
  4026b4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4026b8:	4770      	bx	lr
  4026ba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4026be:	bf3c      	itt	cc
  4026c0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4026c4:	4770      	bxcc	lr
  4026c6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4026ca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4026ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4026d2:	4770      	bx	lr
  4026d4:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4026d8:	bf16      	itet	ne
  4026da:	4608      	movne	r0, r1
  4026dc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4026e0:	4601      	movne	r1, r0
  4026e2:	0242      	lsls	r2, r0, #9
  4026e4:	bf06      	itte	eq
  4026e6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4026ea:	ea90 0f01 	teqeq	r0, r1
  4026ee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4026f2:	4770      	bx	lr

004026f4 <__aeabi_ui2f>:
  4026f4:	f04f 0300 	mov.w	r3, #0
  4026f8:	e004      	b.n	402704 <__aeabi_i2f+0x8>
  4026fa:	bf00      	nop

004026fc <__aeabi_i2f>:
  4026fc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402700:	bf48      	it	mi
  402702:	4240      	negmi	r0, r0
  402704:	ea5f 0c00 	movs.w	ip, r0
  402708:	bf08      	it	eq
  40270a:	4770      	bxeq	lr
  40270c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402710:	4601      	mov	r1, r0
  402712:	f04f 0000 	mov.w	r0, #0
  402716:	e01c      	b.n	402752 <__aeabi_l2f+0x2a>

00402718 <__aeabi_ul2f>:
  402718:	ea50 0201 	orrs.w	r2, r0, r1
  40271c:	bf08      	it	eq
  40271e:	4770      	bxeq	lr
  402720:	f04f 0300 	mov.w	r3, #0
  402724:	e00a      	b.n	40273c <__aeabi_l2f+0x14>
  402726:	bf00      	nop

00402728 <__aeabi_l2f>:
  402728:	ea50 0201 	orrs.w	r2, r0, r1
  40272c:	bf08      	it	eq
  40272e:	4770      	bxeq	lr
  402730:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402734:	d502      	bpl.n	40273c <__aeabi_l2f+0x14>
  402736:	4240      	negs	r0, r0
  402738:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40273c:	ea5f 0c01 	movs.w	ip, r1
  402740:	bf02      	ittt	eq
  402742:	4684      	moveq	ip, r0
  402744:	4601      	moveq	r1, r0
  402746:	2000      	moveq	r0, #0
  402748:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40274c:	bf08      	it	eq
  40274e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402752:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402756:	fabc f28c 	clz	r2, ip
  40275a:	3a08      	subs	r2, #8
  40275c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402760:	db10      	blt.n	402784 <__aeabi_l2f+0x5c>
  402762:	fa01 fc02 	lsl.w	ip, r1, r2
  402766:	4463      	add	r3, ip
  402768:	fa00 fc02 	lsl.w	ip, r0, r2
  40276c:	f1c2 0220 	rsb	r2, r2, #32
  402770:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402774:	fa20 f202 	lsr.w	r2, r0, r2
  402778:	eb43 0002 	adc.w	r0, r3, r2
  40277c:	bf08      	it	eq
  40277e:	f020 0001 	biceq.w	r0, r0, #1
  402782:	4770      	bx	lr
  402784:	f102 0220 	add.w	r2, r2, #32
  402788:	fa01 fc02 	lsl.w	ip, r1, r2
  40278c:	f1c2 0220 	rsb	r2, r2, #32
  402790:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402794:	fa21 f202 	lsr.w	r2, r1, r2
  402798:	eb43 0002 	adc.w	r0, r3, r2
  40279c:	bf08      	it	eq
  40279e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4027a2:	4770      	bx	lr

004027a4 <__aeabi_fmul>:
  4027a4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4027a8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4027ac:	bf1e      	ittt	ne
  4027ae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4027b2:	ea92 0f0c 	teqne	r2, ip
  4027b6:	ea93 0f0c 	teqne	r3, ip
  4027ba:	d06f      	beq.n	40289c <__aeabi_fmul+0xf8>
  4027bc:	441a      	add	r2, r3
  4027be:	ea80 0c01 	eor.w	ip, r0, r1
  4027c2:	0240      	lsls	r0, r0, #9
  4027c4:	bf18      	it	ne
  4027c6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4027ca:	d01e      	beq.n	40280a <__aeabi_fmul+0x66>
  4027cc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4027d0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4027d4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4027d8:	fba0 3101 	umull	r3, r1, r0, r1
  4027dc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4027e0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4027e4:	bf3e      	ittt	cc
  4027e6:	0049      	lslcc	r1, r1, #1
  4027e8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4027ec:	005b      	lslcc	r3, r3, #1
  4027ee:	ea40 0001 	orr.w	r0, r0, r1
  4027f2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4027f6:	2afd      	cmp	r2, #253	; 0xfd
  4027f8:	d81d      	bhi.n	402836 <__aeabi_fmul+0x92>
  4027fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4027fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402802:	bf08      	it	eq
  402804:	f020 0001 	biceq.w	r0, r0, #1
  402808:	4770      	bx	lr
  40280a:	f090 0f00 	teq	r0, #0
  40280e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402812:	bf08      	it	eq
  402814:	0249      	lsleq	r1, r1, #9
  402816:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40281a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40281e:	3a7f      	subs	r2, #127	; 0x7f
  402820:	bfc2      	ittt	gt
  402822:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402826:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40282a:	4770      	bxgt	lr
  40282c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402830:	f04f 0300 	mov.w	r3, #0
  402834:	3a01      	subs	r2, #1
  402836:	dc5d      	bgt.n	4028f4 <__aeabi_fmul+0x150>
  402838:	f112 0f19 	cmn.w	r2, #25
  40283c:	bfdc      	itt	le
  40283e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402842:	4770      	bxle	lr
  402844:	f1c2 0200 	rsb	r2, r2, #0
  402848:	0041      	lsls	r1, r0, #1
  40284a:	fa21 f102 	lsr.w	r1, r1, r2
  40284e:	f1c2 0220 	rsb	r2, r2, #32
  402852:	fa00 fc02 	lsl.w	ip, r0, r2
  402856:	ea5f 0031 	movs.w	r0, r1, rrx
  40285a:	f140 0000 	adc.w	r0, r0, #0
  40285e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402862:	bf08      	it	eq
  402864:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402868:	4770      	bx	lr
  40286a:	f092 0f00 	teq	r2, #0
  40286e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402872:	bf02      	ittt	eq
  402874:	0040      	lsleq	r0, r0, #1
  402876:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40287a:	3a01      	subeq	r2, #1
  40287c:	d0f9      	beq.n	402872 <__aeabi_fmul+0xce>
  40287e:	ea40 000c 	orr.w	r0, r0, ip
  402882:	f093 0f00 	teq	r3, #0
  402886:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40288a:	bf02      	ittt	eq
  40288c:	0049      	lsleq	r1, r1, #1
  40288e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402892:	3b01      	subeq	r3, #1
  402894:	d0f9      	beq.n	40288a <__aeabi_fmul+0xe6>
  402896:	ea41 010c 	orr.w	r1, r1, ip
  40289a:	e78f      	b.n	4027bc <__aeabi_fmul+0x18>
  40289c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4028a0:	ea92 0f0c 	teq	r2, ip
  4028a4:	bf18      	it	ne
  4028a6:	ea93 0f0c 	teqne	r3, ip
  4028aa:	d00a      	beq.n	4028c2 <__aeabi_fmul+0x11e>
  4028ac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4028b0:	bf18      	it	ne
  4028b2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4028b6:	d1d8      	bne.n	40286a <__aeabi_fmul+0xc6>
  4028b8:	ea80 0001 	eor.w	r0, r0, r1
  4028bc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4028c0:	4770      	bx	lr
  4028c2:	f090 0f00 	teq	r0, #0
  4028c6:	bf17      	itett	ne
  4028c8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4028cc:	4608      	moveq	r0, r1
  4028ce:	f091 0f00 	teqne	r1, #0
  4028d2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4028d6:	d014      	beq.n	402902 <__aeabi_fmul+0x15e>
  4028d8:	ea92 0f0c 	teq	r2, ip
  4028dc:	d101      	bne.n	4028e2 <__aeabi_fmul+0x13e>
  4028de:	0242      	lsls	r2, r0, #9
  4028e0:	d10f      	bne.n	402902 <__aeabi_fmul+0x15e>
  4028e2:	ea93 0f0c 	teq	r3, ip
  4028e6:	d103      	bne.n	4028f0 <__aeabi_fmul+0x14c>
  4028e8:	024b      	lsls	r3, r1, #9
  4028ea:	bf18      	it	ne
  4028ec:	4608      	movne	r0, r1
  4028ee:	d108      	bne.n	402902 <__aeabi_fmul+0x15e>
  4028f0:	ea80 0001 	eor.w	r0, r0, r1
  4028f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4028f8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4028fc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402900:	4770      	bx	lr
  402902:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402906:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40290a:	4770      	bx	lr

0040290c <__aeabi_fdiv>:
  40290c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402910:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402914:	bf1e      	ittt	ne
  402916:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40291a:	ea92 0f0c 	teqne	r2, ip
  40291e:	ea93 0f0c 	teqne	r3, ip
  402922:	d069      	beq.n	4029f8 <__aeabi_fdiv+0xec>
  402924:	eba2 0203 	sub.w	r2, r2, r3
  402928:	ea80 0c01 	eor.w	ip, r0, r1
  40292c:	0249      	lsls	r1, r1, #9
  40292e:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402932:	d037      	beq.n	4029a4 <__aeabi_fdiv+0x98>
  402934:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402938:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40293c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402940:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402944:	428b      	cmp	r3, r1
  402946:	bf38      	it	cc
  402948:	005b      	lslcc	r3, r3, #1
  40294a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40294e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402952:	428b      	cmp	r3, r1
  402954:	bf24      	itt	cs
  402956:	1a5b      	subcs	r3, r3, r1
  402958:	ea40 000c 	orrcs.w	r0, r0, ip
  40295c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402960:	bf24      	itt	cs
  402962:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402966:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40296a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40296e:	bf24      	itt	cs
  402970:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402978:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40297c:	bf24      	itt	cs
  40297e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402982:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402986:	011b      	lsls	r3, r3, #4
  402988:	bf18      	it	ne
  40298a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40298e:	d1e0      	bne.n	402952 <__aeabi_fdiv+0x46>
  402990:	2afd      	cmp	r2, #253	; 0xfd
  402992:	f63f af50 	bhi.w	402836 <__aeabi_fmul+0x92>
  402996:	428b      	cmp	r3, r1
  402998:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40299c:	bf08      	it	eq
  40299e:	f020 0001 	biceq.w	r0, r0, #1
  4029a2:	4770      	bx	lr
  4029a4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4029a8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4029ac:	327f      	adds	r2, #127	; 0x7f
  4029ae:	bfc2      	ittt	gt
  4029b0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4029b4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4029b8:	4770      	bxgt	lr
  4029ba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4029be:	f04f 0300 	mov.w	r3, #0
  4029c2:	3a01      	subs	r2, #1
  4029c4:	e737      	b.n	402836 <__aeabi_fmul+0x92>
  4029c6:	f092 0f00 	teq	r2, #0
  4029ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4029ce:	bf02      	ittt	eq
  4029d0:	0040      	lsleq	r0, r0, #1
  4029d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4029d6:	3a01      	subeq	r2, #1
  4029d8:	d0f9      	beq.n	4029ce <__aeabi_fdiv+0xc2>
  4029da:	ea40 000c 	orr.w	r0, r0, ip
  4029de:	f093 0f00 	teq	r3, #0
  4029e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4029e6:	bf02      	ittt	eq
  4029e8:	0049      	lsleq	r1, r1, #1
  4029ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4029ee:	3b01      	subeq	r3, #1
  4029f0:	d0f9      	beq.n	4029e6 <__aeabi_fdiv+0xda>
  4029f2:	ea41 010c 	orr.w	r1, r1, ip
  4029f6:	e795      	b.n	402924 <__aeabi_fdiv+0x18>
  4029f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4029fc:	ea92 0f0c 	teq	r2, ip
  402a00:	d108      	bne.n	402a14 <__aeabi_fdiv+0x108>
  402a02:	0242      	lsls	r2, r0, #9
  402a04:	f47f af7d 	bne.w	402902 <__aeabi_fmul+0x15e>
  402a08:	ea93 0f0c 	teq	r3, ip
  402a0c:	f47f af70 	bne.w	4028f0 <__aeabi_fmul+0x14c>
  402a10:	4608      	mov	r0, r1
  402a12:	e776      	b.n	402902 <__aeabi_fmul+0x15e>
  402a14:	ea93 0f0c 	teq	r3, ip
  402a18:	d104      	bne.n	402a24 <__aeabi_fdiv+0x118>
  402a1a:	024b      	lsls	r3, r1, #9
  402a1c:	f43f af4c 	beq.w	4028b8 <__aeabi_fmul+0x114>
  402a20:	4608      	mov	r0, r1
  402a22:	e76e      	b.n	402902 <__aeabi_fmul+0x15e>
  402a24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402a28:	bf18      	it	ne
  402a2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402a2e:	d1ca      	bne.n	4029c6 <__aeabi_fdiv+0xba>
  402a30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402a34:	f47f af5c 	bne.w	4028f0 <__aeabi_fmul+0x14c>
  402a38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402a3c:	f47f af3c 	bne.w	4028b8 <__aeabi_fmul+0x114>
  402a40:	e75f      	b.n	402902 <__aeabi_fmul+0x15e>
  402a42:	bf00      	nop

00402a44 <__libc_init_array>:
  402a44:	b570      	push	{r4, r5, r6, lr}
  402a46:	4b0e      	ldr	r3, [pc, #56]	; (402a80 <__libc_init_array+0x3c>)
  402a48:	4d0e      	ldr	r5, [pc, #56]	; (402a84 <__libc_init_array+0x40>)
  402a4a:	2400      	movs	r4, #0
  402a4c:	1aed      	subs	r5, r5, r3
  402a4e:	10ad      	asrs	r5, r5, #2
  402a50:	461e      	mov	r6, r3
  402a52:	42ac      	cmp	r4, r5
  402a54:	d004      	beq.n	402a60 <__libc_init_array+0x1c>
  402a56:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402a5a:	4790      	blx	r2
  402a5c:	3401      	adds	r4, #1
  402a5e:	e7f8      	b.n	402a52 <__libc_init_array+0xe>
  402a60:	f006 f88e 	bl	408b80 <_init>
  402a64:	4d08      	ldr	r5, [pc, #32]	; (402a88 <__libc_init_array+0x44>)
  402a66:	4b09      	ldr	r3, [pc, #36]	; (402a8c <__libc_init_array+0x48>)
  402a68:	2400      	movs	r4, #0
  402a6a:	1aed      	subs	r5, r5, r3
  402a6c:	10ad      	asrs	r5, r5, #2
  402a6e:	461e      	mov	r6, r3
  402a70:	42ac      	cmp	r4, r5
  402a72:	d004      	beq.n	402a7e <__libc_init_array+0x3a>
  402a74:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  402a78:	4790      	blx	r2
  402a7a:	3401      	adds	r4, #1
  402a7c:	e7f8      	b.n	402a70 <__libc_init_array+0x2c>
  402a7e:	bd70      	pop	{r4, r5, r6, pc}
  402a80:	00408b8c 	.word	0x00408b8c
  402a84:	00408b8c 	.word	0x00408b8c
  402a88:	00408b94 	.word	0x00408b94
  402a8c:	00408b8c 	.word	0x00408b8c

00402a90 <iprintf>:
  402a90:	b40f      	push	{r0, r1, r2, r3}
  402a92:	b507      	push	{r0, r1, r2, lr}
  402a94:	4906      	ldr	r1, [pc, #24]	; (402ab0 <iprintf+0x20>)
  402a96:	ab04      	add	r3, sp, #16
  402a98:	6808      	ldr	r0, [r1, #0]
  402a9a:	f853 2b04 	ldr.w	r2, [r3], #4
  402a9e:	6881      	ldr	r1, [r0, #8]
  402aa0:	9301      	str	r3, [sp, #4]
  402aa2:	f001 f900 	bl	403ca6 <_vfiprintf_r>
  402aa6:	b003      	add	sp, #12
  402aa8:	f85d eb04 	ldr.w	lr, [sp], #4
  402aac:	b004      	add	sp, #16
  402aae:	4770      	bx	lr
  402ab0:	200000e8 	.word	0x200000e8

00402ab4 <_iprintf_r>:
  402ab4:	b40e      	push	{r1, r2, r3}
  402ab6:	b503      	push	{r0, r1, lr}
  402ab8:	ab03      	add	r3, sp, #12
  402aba:	f853 2b04 	ldr.w	r2, [r3], #4
  402abe:	6881      	ldr	r1, [r0, #8]
  402ac0:	9301      	str	r3, [sp, #4]
  402ac2:	f001 f8f0 	bl	403ca6 <_vfiprintf_r>
  402ac6:	b002      	add	sp, #8
  402ac8:	f85d eb04 	ldr.w	lr, [sp], #4
  402acc:	b003      	add	sp, #12
  402ace:	4770      	bx	lr

00402ad0 <memset>:
  402ad0:	4402      	add	r2, r0
  402ad2:	4603      	mov	r3, r0
  402ad4:	4293      	cmp	r3, r2
  402ad6:	d002      	beq.n	402ade <memset+0xe>
  402ad8:	f803 1b01 	strb.w	r1, [r3], #1
  402adc:	e7fa      	b.n	402ad4 <memset+0x4>
  402ade:	4770      	bx	lr

00402ae0 <_puts_r>:
  402ae0:	b530      	push	{r4, r5, lr}
  402ae2:	4604      	mov	r4, r0
  402ae4:	b089      	sub	sp, #36	; 0x24
  402ae6:	4608      	mov	r0, r1
  402ae8:	460d      	mov	r5, r1
  402aea:	f000 f909 	bl	402d00 <strlen>
  402aee:	4b11      	ldr	r3, [pc, #68]	; (402b34 <_puts_r+0x54>)
  402af0:	9005      	str	r0, [sp, #20]
  402af2:	9306      	str	r3, [sp, #24]
  402af4:	2301      	movs	r3, #1
  402af6:	4418      	add	r0, r3
  402af8:	9307      	str	r3, [sp, #28]
  402afa:	68a1      	ldr	r1, [r4, #8]
  402afc:	ab04      	add	r3, sp, #16
  402afe:	9301      	str	r3, [sp, #4]
  402b00:	2302      	movs	r3, #2
  402b02:	9302      	str	r3, [sp, #8]
  402b04:	898b      	ldrh	r3, [r1, #12]
  402b06:	9504      	str	r5, [sp, #16]
  402b08:	049a      	lsls	r2, r3, #18
  402b0a:	9003      	str	r0, [sp, #12]
  402b0c:	d406      	bmi.n	402b1c <_puts_r+0x3c>
  402b0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402b12:	818b      	strh	r3, [r1, #12]
  402b14:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  402b1a:	664b      	str	r3, [r1, #100]	; 0x64
  402b1c:	4620      	mov	r0, r4
  402b1e:	aa01      	add	r2, sp, #4
  402b20:	f002 fee4 	bl	4058ec <__sfvwrite_r>
  402b24:	2800      	cmp	r0, #0
  402b26:	bf0c      	ite	eq
  402b28:	200a      	moveq	r0, #10
  402b2a:	f04f 30ff 	movne.w	r0, #4294967295
  402b2e:	b009      	add	sp, #36	; 0x24
  402b30:	bd30      	pop	{r4, r5, pc}
  402b32:	bf00      	nop
  402b34:	004089aa 	.word	0x004089aa

00402b38 <puts>:
  402b38:	4b02      	ldr	r3, [pc, #8]	; (402b44 <puts+0xc>)
  402b3a:	4601      	mov	r1, r0
  402b3c:	6818      	ldr	r0, [r3, #0]
  402b3e:	f7ff bfcf 	b.w	402ae0 <_puts_r>
  402b42:	bf00      	nop
  402b44:	200000e8 	.word	0x200000e8

00402b48 <setbuf>:
  402b48:	2900      	cmp	r1, #0
  402b4a:	bf0c      	ite	eq
  402b4c:	2202      	moveq	r2, #2
  402b4e:	2200      	movne	r2, #0
  402b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402b54:	f000 b800 	b.w	402b58 <setvbuf>

00402b58 <setvbuf>:
  402b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b5c:	461d      	mov	r5, r3
  402b5e:	4b36      	ldr	r3, [pc, #216]	; (402c38 <setvbuf+0xe0>)
  402b60:	4604      	mov	r4, r0
  402b62:	681f      	ldr	r7, [r3, #0]
  402b64:	460e      	mov	r6, r1
  402b66:	4690      	mov	r8, r2
  402b68:	b127      	cbz	r7, 402b74 <setvbuf+0x1c>
  402b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402b6c:	b913      	cbnz	r3, 402b74 <setvbuf+0x1c>
  402b6e:	4638      	mov	r0, r7
  402b70:	f002 fc6a 	bl	405448 <__sinit>
  402b74:	f1b8 0f02 	cmp.w	r8, #2
  402b78:	d859      	bhi.n	402c2e <setvbuf+0xd6>
  402b7a:	2d00      	cmp	r5, #0
  402b7c:	db57      	blt.n	402c2e <setvbuf+0xd6>
  402b7e:	4638      	mov	r0, r7
  402b80:	4621      	mov	r1, r4
  402b82:	f002 fc18 	bl	4053b6 <_fflush_r>
  402b86:	2300      	movs	r3, #0
  402b88:	6063      	str	r3, [r4, #4]
  402b8a:	61a3      	str	r3, [r4, #24]
  402b8c:	89a3      	ldrh	r3, [r4, #12]
  402b8e:	061b      	lsls	r3, r3, #24
  402b90:	d503      	bpl.n	402b9a <setvbuf+0x42>
  402b92:	4638      	mov	r0, r7
  402b94:	6921      	ldr	r1, [r4, #16]
  402b96:	f002 fdf1 	bl	40577c <_free_r>
  402b9a:	89a3      	ldrh	r3, [r4, #12]
  402b9c:	f1b8 0f02 	cmp.w	r8, #2
  402ba0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  402ba4:	81a3      	strh	r3, [r4, #12]
  402ba6:	d012      	beq.n	402bce <setvbuf+0x76>
  402ba8:	bb36      	cbnz	r6, 402bf8 <setvbuf+0xa0>
  402baa:	2d00      	cmp	r5, #0
  402bac:	bf08      	it	eq
  402bae:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  402bb2:	4628      	mov	r0, r5
  402bb4:	f003 f8c6 	bl	405d44 <malloc>
  402bb8:	4606      	mov	r6, r0
  402bba:	b9c8      	cbnz	r0, 402bf0 <setvbuf+0x98>
  402bbc:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402bc0:	f003 f8c0 	bl	405d44 <malloc>
  402bc4:	4606      	mov	r6, r0
  402bc6:	b988      	cbnz	r0, 402bec <setvbuf+0x94>
  402bc8:	f04f 30ff 	mov.w	r0, #4294967295
  402bcc:	e000      	b.n	402bd0 <setvbuf+0x78>
  402bce:	2000      	movs	r0, #0
  402bd0:	89a3      	ldrh	r3, [r4, #12]
  402bd2:	f043 0302 	orr.w	r3, r3, #2
  402bd6:	81a3      	strh	r3, [r4, #12]
  402bd8:	2300      	movs	r3, #0
  402bda:	60a3      	str	r3, [r4, #8]
  402bdc:	f104 0343 	add.w	r3, r4, #67	; 0x43
  402be0:	6023      	str	r3, [r4, #0]
  402be2:	6123      	str	r3, [r4, #16]
  402be4:	2301      	movs	r3, #1
  402be6:	6163      	str	r3, [r4, #20]
  402be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402bec:	f44f 6580 	mov.w	r5, #1024	; 0x400
  402bf0:	89a3      	ldrh	r3, [r4, #12]
  402bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402bf6:	81a3      	strh	r3, [r4, #12]
  402bf8:	f1b8 0f01 	cmp.w	r8, #1
  402bfc:	d105      	bne.n	402c0a <setvbuf+0xb2>
  402bfe:	89a3      	ldrh	r3, [r4, #12]
  402c00:	f043 0301 	orr.w	r3, r3, #1
  402c04:	81a3      	strh	r3, [r4, #12]
  402c06:	426b      	negs	r3, r5
  402c08:	61a3      	str	r3, [r4, #24]
  402c0a:	4b0c      	ldr	r3, [pc, #48]	; (402c3c <setvbuf+0xe4>)
  402c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  402c0e:	89a3      	ldrh	r3, [r4, #12]
  402c10:	6026      	str	r6, [r4, #0]
  402c12:	f003 0008 	and.w	r0, r3, #8
  402c16:	b280      	uxth	r0, r0
  402c18:	6126      	str	r6, [r4, #16]
  402c1a:	6165      	str	r5, [r4, #20]
  402c1c:	b148      	cbz	r0, 402c32 <setvbuf+0xda>
  402c1e:	f013 0f03 	tst.w	r3, #3
  402c22:	bf18      	it	ne
  402c24:	2500      	movne	r5, #0
  402c26:	60a5      	str	r5, [r4, #8]
  402c28:	2000      	movs	r0, #0
  402c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c2e:	f04f 30ff 	mov.w	r0, #4294967295
  402c32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c36:	bf00      	nop
  402c38:	200000e8 	.word	0x200000e8
  402c3c:	00405405 	.word	0x00405405

00402c40 <_snprintf_r>:
  402c40:	b408      	push	{r3}
  402c42:	b530      	push	{r4, r5, lr}
  402c44:	1e14      	subs	r4, r2, #0
  402c46:	b09c      	sub	sp, #112	; 0x70
  402c48:	4605      	mov	r5, r0
  402c4a:	da04      	bge.n	402c56 <_snprintf_r+0x16>
  402c4c:	238b      	movs	r3, #139	; 0x8b
  402c4e:	6003      	str	r3, [r0, #0]
  402c50:	f04f 30ff 	mov.w	r0, #4294967295
  402c54:	e01d      	b.n	402c92 <_snprintf_r+0x52>
  402c56:	f44f 7302 	mov.w	r3, #520	; 0x208
  402c5a:	f8ad 3014 	strh.w	r3, [sp, #20]
  402c5e:	bf14      	ite	ne
  402c60:	f104 33ff 	addne.w	r3, r4, #4294967295
  402c64:	4623      	moveq	r3, r4
  402c66:	9304      	str	r3, [sp, #16]
  402c68:	9307      	str	r3, [sp, #28]
  402c6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402c6e:	9102      	str	r1, [sp, #8]
  402c70:	9106      	str	r1, [sp, #24]
  402c72:	f8ad 3016 	strh.w	r3, [sp, #22]
  402c76:	a902      	add	r1, sp, #8
  402c78:	ab20      	add	r3, sp, #128	; 0x80
  402c7a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c7c:	9301      	str	r3, [sp, #4]
  402c7e:	f000 f847 	bl	402d10 <_svfprintf_r>
  402c82:	1c43      	adds	r3, r0, #1
  402c84:	bfbc      	itt	lt
  402c86:	238b      	movlt	r3, #139	; 0x8b
  402c88:	602b      	strlt	r3, [r5, #0]
  402c8a:	b114      	cbz	r4, 402c92 <_snprintf_r+0x52>
  402c8c:	9b02      	ldr	r3, [sp, #8]
  402c8e:	2200      	movs	r2, #0
  402c90:	701a      	strb	r2, [r3, #0]
  402c92:	b01c      	add	sp, #112	; 0x70
  402c94:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  402c98:	b001      	add	sp, #4
  402c9a:	4770      	bx	lr

00402c9c <snprintf>:
  402c9c:	b40c      	push	{r2, r3}
  402c9e:	b530      	push	{r4, r5, lr}
  402ca0:	4b16      	ldr	r3, [pc, #88]	; (402cfc <snprintf+0x60>)
  402ca2:	1e0c      	subs	r4, r1, #0
  402ca4:	b09d      	sub	sp, #116	; 0x74
  402ca6:	681d      	ldr	r5, [r3, #0]
  402ca8:	da04      	bge.n	402cb4 <snprintf+0x18>
  402caa:	238b      	movs	r3, #139	; 0x8b
  402cac:	602b      	str	r3, [r5, #0]
  402cae:	f04f 30ff 	mov.w	r0, #4294967295
  402cb2:	e01e      	b.n	402cf2 <snprintf+0x56>
  402cb4:	f44f 7302 	mov.w	r3, #520	; 0x208
  402cb8:	f8ad 3014 	strh.w	r3, [sp, #20]
  402cbc:	bf14      	ite	ne
  402cbe:	f104 33ff 	addne.w	r3, r4, #4294967295
  402cc2:	4623      	moveq	r3, r4
  402cc4:	9304      	str	r3, [sp, #16]
  402cc6:	9307      	str	r3, [sp, #28]
  402cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402ccc:	9002      	str	r0, [sp, #8]
  402cce:	9006      	str	r0, [sp, #24]
  402cd0:	f8ad 3016 	strh.w	r3, [sp, #22]
  402cd4:	4628      	mov	r0, r5
  402cd6:	ab21      	add	r3, sp, #132	; 0x84
  402cd8:	a902      	add	r1, sp, #8
  402cda:	9a20      	ldr	r2, [sp, #128]	; 0x80
  402cdc:	9301      	str	r3, [sp, #4]
  402cde:	f000 f817 	bl	402d10 <_svfprintf_r>
  402ce2:	1c43      	adds	r3, r0, #1
  402ce4:	bfbc      	itt	lt
  402ce6:	238b      	movlt	r3, #139	; 0x8b
  402ce8:	602b      	strlt	r3, [r5, #0]
  402cea:	b114      	cbz	r4, 402cf2 <snprintf+0x56>
  402cec:	9b02      	ldr	r3, [sp, #8]
  402cee:	2200      	movs	r2, #0
  402cf0:	701a      	strb	r2, [r3, #0]
  402cf2:	b01d      	add	sp, #116	; 0x74
  402cf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  402cf8:	b002      	add	sp, #8
  402cfa:	4770      	bx	lr
  402cfc:	200000e8 	.word	0x200000e8

00402d00 <strlen>:
  402d00:	4603      	mov	r3, r0
  402d02:	f813 2b01 	ldrb.w	r2, [r3], #1
  402d06:	2a00      	cmp	r2, #0
  402d08:	d1fb      	bne.n	402d02 <strlen+0x2>
  402d0a:	1a18      	subs	r0, r3, r0
  402d0c:	3801      	subs	r0, #1
  402d0e:	4770      	bx	lr

00402d10 <_svfprintf_r>:
  402d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d14:	b0c3      	sub	sp, #268	; 0x10c
  402d16:	468b      	mov	fp, r1
  402d18:	4698      	mov	r8, r3
  402d1a:	920b      	str	r2, [sp, #44]	; 0x2c
  402d1c:	4682      	mov	sl, r0
  402d1e:	f002 ff9b 	bl	405c58 <_localeconv_r>
  402d22:	6800      	ldr	r0, [r0, #0]
  402d24:	9018      	str	r0, [sp, #96]	; 0x60
  402d26:	f7ff ffeb 	bl	402d00 <strlen>
  402d2a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402d2e:	9010      	str	r0, [sp, #64]	; 0x40
  402d30:	0619      	lsls	r1, r3, #24
  402d32:	d515      	bpl.n	402d60 <_svfprintf_r+0x50>
  402d34:	f8db 3010 	ldr.w	r3, [fp, #16]
  402d38:	b993      	cbnz	r3, 402d60 <_svfprintf_r+0x50>
  402d3a:	4650      	mov	r0, sl
  402d3c:	2140      	movs	r1, #64	; 0x40
  402d3e:	f003 f811 	bl	405d64 <_malloc_r>
  402d42:	f8cb 0000 	str.w	r0, [fp]
  402d46:	f8cb 0010 	str.w	r0, [fp, #16]
  402d4a:	b930      	cbnz	r0, 402d5a <_svfprintf_r+0x4a>
  402d4c:	230c      	movs	r3, #12
  402d4e:	f8ca 3000 	str.w	r3, [sl]
  402d52:	f04f 30ff 	mov.w	r0, #4294967295
  402d56:	f000 bf6e 	b.w	403c36 <_svfprintf_r+0xf26>
  402d5a:	2340      	movs	r3, #64	; 0x40
  402d5c:	f8cb 3014 	str.w	r3, [fp, #20]
  402d60:	2400      	movs	r4, #0
  402d62:	2500      	movs	r5, #0
  402d64:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  402d68:	2300      	movs	r3, #0
  402d6a:	ae32      	add	r6, sp, #200	; 0xc8
  402d6c:	9625      	str	r6, [sp, #148]	; 0x94
  402d6e:	9327      	str	r3, [sp, #156]	; 0x9c
  402d70:	9326      	str	r3, [sp, #152]	; 0x98
  402d72:	9309      	str	r3, [sp, #36]	; 0x24
  402d74:	931b      	str	r3, [sp, #108]	; 0x6c
  402d76:	931a      	str	r3, [sp, #104]	; 0x68
  402d78:	930f      	str	r3, [sp, #60]	; 0x3c
  402d7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402d7c:	461c      	mov	r4, r3
  402d7e:	f813 2b01 	ldrb.w	r2, [r3], #1
  402d82:	b91a      	cbnz	r2, 402d8c <_svfprintf_r+0x7c>
  402d84:	980b      	ldr	r0, [sp, #44]	; 0x2c
  402d86:	1a25      	subs	r5, r4, r0
  402d88:	d103      	bne.n	402d92 <_svfprintf_r+0x82>
  402d8a:	e01b      	b.n	402dc4 <_svfprintf_r+0xb4>
  402d8c:	2a25      	cmp	r2, #37	; 0x25
  402d8e:	d1f5      	bne.n	402d7c <_svfprintf_r+0x6c>
  402d90:	e7f8      	b.n	402d84 <_svfprintf_r+0x74>
  402d92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402d94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d96:	442b      	add	r3, r5
  402d98:	9327      	str	r3, [sp, #156]	; 0x9c
  402d9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d9c:	e886 0022 	stmia.w	r6, {r1, r5}
  402da0:	3301      	adds	r3, #1
  402da2:	2b07      	cmp	r3, #7
  402da4:	9326      	str	r3, [sp, #152]	; 0x98
  402da6:	dc01      	bgt.n	402dac <_svfprintf_r+0x9c>
  402da8:	3608      	adds	r6, #8
  402daa:	e008      	b.n	402dbe <_svfprintf_r+0xae>
  402dac:	4650      	mov	r0, sl
  402dae:	4659      	mov	r1, fp
  402db0:	aa25      	add	r2, sp, #148	; 0x94
  402db2:	f004 f829 	bl	406e08 <__ssprint_r>
  402db6:	2800      	cmp	r0, #0
  402db8:	f040 8735 	bne.w	403c26 <_svfprintf_r+0xf16>
  402dbc:	ae32      	add	r6, sp, #200	; 0xc8
  402dbe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dc0:	442a      	add	r2, r5
  402dc2:	920f      	str	r2, [sp, #60]	; 0x3c
  402dc4:	7823      	ldrb	r3, [r4, #0]
  402dc6:	2b00      	cmp	r3, #0
  402dc8:	f000 8726 	beq.w	403c18 <_svfprintf_r+0xf08>
  402dcc:	2300      	movs	r3, #0
  402dce:	3401      	adds	r4, #1
  402dd0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402dd4:	f04f 39ff 	mov.w	r9, #4294967295
  402dd8:	930e      	str	r3, [sp, #56]	; 0x38
  402dda:	461f      	mov	r7, r3
  402ddc:	1c65      	adds	r5, r4, #1
  402dde:	7824      	ldrb	r4, [r4, #0]
  402de0:	950b      	str	r5, [sp, #44]	; 0x2c
  402de2:	9408      	str	r4, [sp, #32]
  402de4:	9c08      	ldr	r4, [sp, #32]
  402de6:	f1a4 0220 	sub.w	r2, r4, #32
  402dea:	2a58      	cmp	r2, #88	; 0x58
  402dec:	f200 8385 	bhi.w	4034fa <_svfprintf_r+0x7ea>
  402df0:	e8df f012 	tbh	[pc, r2, lsl #1]
  402df4:	0383006d 	.word	0x0383006d
  402df8:	00710383 	.word	0x00710383
  402dfc:	03830383 	.word	0x03830383
  402e00:	03830383 	.word	0x03830383
  402e04:	03830383 	.word	0x03830383
  402e08:	0059005b 	.word	0x0059005b
  402e0c:	00770383 	.word	0x00770383
  402e10:	0383007a 	.word	0x0383007a
  402e14:	00a2009f 	.word	0x00a2009f
  402e18:	00a200a2 	.word	0x00a200a2
  402e1c:	00a200a2 	.word	0x00a200a2
  402e20:	00a200a2 	.word	0x00a200a2
  402e24:	00a200a2 	.word	0x00a200a2
  402e28:	03830383 	.word	0x03830383
  402e2c:	03830383 	.word	0x03830383
  402e30:	03830383 	.word	0x03830383
  402e34:	03830383 	.word	0x03830383
  402e38:	03830383 	.word	0x03830383
  402e3c:	00fe00d3 	.word	0x00fe00d3
  402e40:	00fe0383 	.word	0x00fe0383
  402e44:	03830383 	.word	0x03830383
  402e48:	03830383 	.word	0x03830383
  402e4c:	038300b6 	.word	0x038300b6
  402e50:	026b0383 	.word	0x026b0383
  402e54:	03830383 	.word	0x03830383
  402e58:	03830383 	.word	0x03830383
  402e5c:	02bb0383 	.word	0x02bb0383
  402e60:	03830383 	.word	0x03830383
  402e64:	03830068 	.word	0x03830068
  402e68:	03830383 	.word	0x03830383
  402e6c:	03830383 	.word	0x03830383
  402e70:	03830383 	.word	0x03830383
  402e74:	03830383 	.word	0x03830383
  402e78:	00c90383 	.word	0x00c90383
  402e7c:	00fe0065 	.word	0x00fe0065
  402e80:	00fe00fe 	.word	0x00fe00fe
  402e84:	006500b9 	.word	0x006500b9
  402e88:	03830383 	.word	0x03830383
  402e8c:	038300bc 	.word	0x038300bc
  402e90:	026d024c 	.word	0x026d024c
  402e94:	00c6028c 	.word	0x00c6028c
  402e98:	029e0383 	.word	0x029e0383
  402e9c:	02bd0383 	.word	0x02bd0383
  402ea0:	03830383 	.word	0x03830383
  402ea4:	02d8      	.short	0x02d8
  402ea6:	232b      	movs	r3, #43	; 0x2b
  402ea8:	e007      	b.n	402eba <_svfprintf_r+0x1aa>
  402eaa:	f8d8 5000 	ldr.w	r5, [r8]
  402eae:	f108 0204 	add.w	r2, r8, #4
  402eb2:	2d00      	cmp	r5, #0
  402eb4:	950e      	str	r5, [sp, #56]	; 0x38
  402eb6:	db11      	blt.n	402edc <_svfprintf_r+0x1cc>
  402eb8:	4690      	mov	r8, r2
  402eba:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402ebc:	e78e      	b.n	402ddc <_svfprintf_r+0xcc>
  402ebe:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402ec2:	e06e      	b.n	402fa2 <_svfprintf_r+0x292>
  402ec4:	4cab      	ldr	r4, [pc, #684]	; (403174 <_svfprintf_r+0x464>)
  402ec6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402eca:	941b      	str	r4, [sp, #108]	; 0x6c
  402ecc:	e26e      	b.n	4033ac <_svfprintf_r+0x69c>
  402ece:	2b00      	cmp	r3, #0
  402ed0:	bf08      	it	eq
  402ed2:	2320      	moveq	r3, #32
  402ed4:	e7f1      	b.n	402eba <_svfprintf_r+0x1aa>
  402ed6:	f047 0701 	orr.w	r7, r7, #1
  402eda:	e7ee      	b.n	402eba <_svfprintf_r+0x1aa>
  402edc:	426d      	negs	r5, r5
  402ede:	950e      	str	r5, [sp, #56]	; 0x38
  402ee0:	4690      	mov	r8, r2
  402ee2:	f047 0704 	orr.w	r7, r7, #4
  402ee6:	e7e8      	b.n	402eba <_svfprintf_r+0x1aa>
  402ee8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402eea:	7825      	ldrb	r5, [r4, #0]
  402eec:	1c62      	adds	r2, r4, #1
  402eee:	2d2a      	cmp	r5, #42	; 0x2a
  402ef0:	9508      	str	r5, [sp, #32]
  402ef2:	d002      	beq.n	402efa <_svfprintf_r+0x1ea>
  402ef4:	f04f 0900 	mov.w	r9, #0
  402ef8:	e00b      	b.n	402f12 <_svfprintf_r+0x202>
  402efa:	f8d8 9000 	ldr.w	r9, [r8]
  402efe:	f108 0104 	add.w	r1, r8, #4
  402f02:	f1b9 0f00 	cmp.w	r9, #0
  402f06:	4688      	mov	r8, r1
  402f08:	920b      	str	r2, [sp, #44]	; 0x2c
  402f0a:	dad6      	bge.n	402eba <_svfprintf_r+0x1aa>
  402f0c:	f04f 39ff 	mov.w	r9, #4294967295
  402f10:	e7d3      	b.n	402eba <_svfprintf_r+0x1aa>
  402f12:	9d08      	ldr	r5, [sp, #32]
  402f14:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  402f18:	2909      	cmp	r1, #9
  402f1a:	d806      	bhi.n	402f2a <_svfprintf_r+0x21a>
  402f1c:	f812 4b01 	ldrb.w	r4, [r2], #1
  402f20:	200a      	movs	r0, #10
  402f22:	fb00 1909 	mla	r9, r0, r9, r1
  402f26:	9408      	str	r4, [sp, #32]
  402f28:	e7f3      	b.n	402f12 <_svfprintf_r+0x202>
  402f2a:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
  402f2e:	920b      	str	r2, [sp, #44]	; 0x2c
  402f30:	e758      	b.n	402de4 <_svfprintf_r+0xd4>
  402f32:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  402f36:	e7c0      	b.n	402eba <_svfprintf_r+0x1aa>
  402f38:	2400      	movs	r4, #0
  402f3a:	940e      	str	r4, [sp, #56]	; 0x38
  402f3c:	9d08      	ldr	r5, [sp, #32]
  402f3e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402f40:	f1a5 0230 	sub.w	r2, r5, #48	; 0x30
  402f44:	210a      	movs	r1, #10
  402f46:	fb01 2404 	mla	r4, r1, r4, r2
  402f4a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402f4c:	940e      	str	r4, [sp, #56]	; 0x38
  402f4e:	f812 5b01 	ldrb.w	r5, [r2], #1
  402f52:	f1a5 0130 	sub.w	r1, r5, #48	; 0x30
  402f56:	2909      	cmp	r1, #9
  402f58:	9508      	str	r5, [sp, #32]
  402f5a:	d8e8      	bhi.n	402f2e <_svfprintf_r+0x21e>
  402f5c:	920b      	str	r2, [sp, #44]	; 0x2c
  402f5e:	e7ed      	b.n	402f3c <_svfprintf_r+0x22c>
  402f60:	f047 0708 	orr.w	r7, r7, #8
  402f64:	e7a9      	b.n	402eba <_svfprintf_r+0x1aa>
  402f66:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  402f6a:	e7a6      	b.n	402eba <_svfprintf_r+0x1aa>
  402f6c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402f6e:	7822      	ldrb	r2, [r4, #0]
  402f70:	2a6c      	cmp	r2, #108	; 0x6c
  402f72:	d102      	bne.n	402f7a <_svfprintf_r+0x26a>
  402f74:	3401      	adds	r4, #1
  402f76:	940b      	str	r4, [sp, #44]	; 0x2c
  402f78:	e002      	b.n	402f80 <_svfprintf_r+0x270>
  402f7a:	f047 0710 	orr.w	r7, r7, #16
  402f7e:	e79c      	b.n	402eba <_svfprintf_r+0x1aa>
  402f80:	f047 0720 	orr.w	r7, r7, #32
  402f84:	e799      	b.n	402eba <_svfprintf_r+0x1aa>
  402f86:	f8d8 3000 	ldr.w	r3, [r8]
  402f8a:	2500      	movs	r5, #0
  402f8c:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
  402f90:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  402f94:	f108 0804 	add.w	r8, r8, #4
  402f98:	e2ba      	b.n	403510 <_svfprintf_r+0x800>
  402f9a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402f9e:	f047 0710 	orr.w	r7, r7, #16
  402fa2:	06ba      	lsls	r2, r7, #26
  402fa4:	d508      	bpl.n	402fb8 <_svfprintf_r+0x2a8>
  402fa6:	f108 0807 	add.w	r8, r8, #7
  402faa:	f028 0307 	bic.w	r3, r8, #7
  402fae:	f103 0808 	add.w	r8, r3, #8
  402fb2:	e9d3 4500 	ldrd	r4, r5, [r3]
  402fb6:	e00f      	b.n	402fd8 <_svfprintf_r+0x2c8>
  402fb8:	f017 0f10 	tst.w	r7, #16
  402fbc:	f108 0304 	add.w	r3, r8, #4
  402fc0:	d002      	beq.n	402fc8 <_svfprintf_r+0x2b8>
  402fc2:	f8d8 4000 	ldr.w	r4, [r8]
  402fc6:	e005      	b.n	402fd4 <_svfprintf_r+0x2c4>
  402fc8:	f8d8 4000 	ldr.w	r4, [r8]
  402fcc:	f017 0f40 	tst.w	r7, #64	; 0x40
  402fd0:	bf18      	it	ne
  402fd2:	b224      	sxthne	r4, r4
  402fd4:	17e5      	asrs	r5, r4, #31
  402fd6:	4698      	mov	r8, r3
  402fd8:	2c00      	cmp	r4, #0
  402fda:	f175 0100 	sbcs.w	r1, r5, #0
  402fde:	f280 8210 	bge.w	403402 <_svfprintf_r+0x6f2>
  402fe2:	232d      	movs	r3, #45	; 0x2d
  402fe4:	4264      	negs	r4, r4
  402fe6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402fea:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402fee:	e208      	b.n	403402 <_svfprintf_r+0x6f2>
  402ff0:	9c08      	ldr	r4, [sp, #32]
  402ff2:	f108 0807 	add.w	r8, r8, #7
  402ff6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402ffa:	970a      	str	r7, [sp, #40]	; 0x28
  402ffc:	f028 0307 	bic.w	r3, r8, #7
  403000:	9411      	str	r4, [sp, #68]	; 0x44
  403002:	e9d3 4500 	ldrd	r4, r5, [r3]
  403006:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40300a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40300e:	f103 0808 	add.w	r8, r3, #8
  403012:	f003 fe77 	bl	406d04 <__fpclassifyd>
  403016:	2801      	cmp	r0, #1
  403018:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40301c:	d114      	bne.n	403048 <_svfprintf_r+0x338>
  40301e:	2200      	movs	r2, #0
  403020:	2300      	movs	r3, #0
  403022:	f004 fd8f 	bl	407b44 <__aeabi_dcmplt>
  403026:	b110      	cbz	r0, 40302e <_svfprintf_r+0x31e>
  403028:	232d      	movs	r3, #45	; 0x2d
  40302a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40302e:	9d08      	ldr	r5, [sp, #32]
  403030:	4b51      	ldr	r3, [pc, #324]	; (403178 <_svfprintf_r+0x468>)
  403032:	4a52      	ldr	r2, [pc, #328]	; (40317c <_svfprintf_r+0x46c>)
  403034:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  403038:	2d47      	cmp	r5, #71	; 0x47
  40303a:	bfd8      	it	le
  40303c:	461a      	movle	r2, r3
  40303e:	9207      	str	r2, [sp, #28]
  403040:	f04f 0903 	mov.w	r9, #3
  403044:	2500      	movs	r5, #0
  403046:	e26a      	b.n	40351e <_svfprintf_r+0x80e>
  403048:	f003 fe5c 	bl	406d04 <__fpclassifyd>
  40304c:	b958      	cbnz	r0, 403066 <_svfprintf_r+0x356>
  40304e:	4b4c      	ldr	r3, [pc, #304]	; (403180 <_svfprintf_r+0x470>)
  403050:	4a4c      	ldr	r2, [pc, #304]	; (403184 <_svfprintf_r+0x474>)
  403052:	9c08      	ldr	r4, [sp, #32]
  403054:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  403058:	2c47      	cmp	r4, #71	; 0x47
  40305a:	bfd8      	it	le
  40305c:	461a      	movle	r2, r3
  40305e:	9207      	str	r2, [sp, #28]
  403060:	f04f 0903 	mov.w	r9, #3
  403064:	e25a      	b.n	40351c <_svfprintf_r+0x80c>
  403066:	f1b9 3fff 	cmp.w	r9, #4294967295
  40306a:	d00a      	beq.n	403082 <_svfprintf_r+0x372>
  40306c:	9d08      	ldr	r5, [sp, #32]
  40306e:	f025 0320 	bic.w	r3, r5, #32
  403072:	2b47      	cmp	r3, #71	; 0x47
  403074:	d107      	bne.n	403086 <_svfprintf_r+0x376>
  403076:	f1b9 0f00 	cmp.w	r9, #0
  40307a:	bf08      	it	eq
  40307c:	f04f 0901 	moveq.w	r9, #1
  403080:	e001      	b.n	403086 <_svfprintf_r+0x376>
  403082:	f04f 0906 	mov.w	r9, #6
  403086:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40308a:	2b00      	cmp	r3, #0
  40308c:	f447 7780 	orr.w	r7, r7, #256	; 0x100
  403090:	da08      	bge.n	4030a4 <_svfprintf_r+0x394>
  403092:	990d      	ldr	r1, [sp, #52]	; 0x34
  403094:	980c      	ldr	r0, [sp, #48]	; 0x30
  403096:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40309a:	242d      	movs	r4, #45	; 0x2d
  40309c:	9012      	str	r0, [sp, #72]	; 0x48
  40309e:	9113      	str	r1, [sp, #76]	; 0x4c
  4030a0:	9419      	str	r4, [sp, #100]	; 0x64
  4030a2:	e005      	b.n	4030b0 <_svfprintf_r+0x3a0>
  4030a4:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
  4030a8:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  4030ac:	2500      	movs	r5, #0
  4030ae:	9519      	str	r5, [sp, #100]	; 0x64
  4030b0:	9d08      	ldr	r5, [sp, #32]
  4030b2:	f025 0420 	bic.w	r4, r5, #32
  4030b6:	2c46      	cmp	r4, #70	; 0x46
  4030b8:	d004      	beq.n	4030c4 <_svfprintf_r+0x3b4>
  4030ba:	2c45      	cmp	r4, #69	; 0x45
  4030bc:	d105      	bne.n	4030ca <_svfprintf_r+0x3ba>
  4030be:	f109 0501 	add.w	r5, r9, #1
  4030c2:	e003      	b.n	4030cc <_svfprintf_r+0x3bc>
  4030c4:	464d      	mov	r5, r9
  4030c6:	2303      	movs	r3, #3
  4030c8:	e001      	b.n	4030ce <_svfprintf_r+0x3be>
  4030ca:	464d      	mov	r5, r9
  4030cc:	2302      	movs	r3, #2
  4030ce:	e88d 0028 	stmia.w	sp, {r3, r5}
  4030d2:	ab1f      	add	r3, sp, #124	; 0x7c
  4030d4:	9302      	str	r3, [sp, #8]
  4030d6:	ab20      	add	r3, sp, #128	; 0x80
  4030d8:	9303      	str	r3, [sp, #12]
  4030da:	ab23      	add	r3, sp, #140	; 0x8c
  4030dc:	9304      	str	r3, [sp, #16]
  4030de:	4650      	mov	r0, sl
  4030e0:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4030e4:	f001 fb2b 	bl	40473e <_dtoa_r>
  4030e8:	2c47      	cmp	r4, #71	; 0x47
  4030ea:	9007      	str	r0, [sp, #28]
  4030ec:	d10a      	bne.n	403104 <_svfprintf_r+0x3f4>
  4030ee:	980a      	ldr	r0, [sp, #40]	; 0x28
  4030f0:	07c3      	lsls	r3, r0, #31
  4030f2:	d407      	bmi.n	403104 <_svfprintf_r+0x3f4>
  4030f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030f6:	9d07      	ldr	r5, [sp, #28]
  4030f8:	2c47      	cmp	r4, #71	; 0x47
  4030fa:	ebc5 0303 	rsb	r3, r5, r3
  4030fe:	9309      	str	r3, [sp, #36]	; 0x24
  403100:	d142      	bne.n	403188 <_svfprintf_r+0x478>
  403102:	e02d      	b.n	403160 <_svfprintf_r+0x450>
  403104:	f8dd c01c 	ldr.w	ip, [sp, #28]
  403108:	2c46      	cmp	r4, #70	; 0x46
  40310a:	44ac      	add	ip, r5
  40310c:	d113      	bne.n	403136 <_svfprintf_r+0x426>
  40310e:	9807      	ldr	r0, [sp, #28]
  403110:	7803      	ldrb	r3, [r0, #0]
  403112:	2b30      	cmp	r3, #48	; 0x30
  403114:	d10d      	bne.n	403132 <_svfprintf_r+0x422>
  403116:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40311a:	2200      	movs	r2, #0
  40311c:	2300      	movs	r3, #0
  40311e:	f8cd c018 	str.w	ip, [sp, #24]
  403122:	f004 fd05 	bl	407b30 <__aeabi_dcmpeq>
  403126:	f8dd c018 	ldr.w	ip, [sp, #24]
  40312a:	b910      	cbnz	r0, 403132 <_svfprintf_r+0x422>
  40312c:	f1c5 0501 	rsb	r5, r5, #1
  403130:	951f      	str	r5, [sp, #124]	; 0x7c
  403132:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403134:	449c      	add	ip, r3
  403136:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40313a:	2200      	movs	r2, #0
  40313c:	2300      	movs	r3, #0
  40313e:	f8cd c018 	str.w	ip, [sp, #24]
  403142:	f004 fcf5 	bl	407b30 <__aeabi_dcmpeq>
  403146:	f8dd c018 	ldr.w	ip, [sp, #24]
  40314a:	b108      	cbz	r0, 403150 <_svfprintf_r+0x440>
  40314c:	f8cd c08c 	str.w	ip, [sp, #140]	; 0x8c
  403150:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403152:	4563      	cmp	r3, ip
  403154:	d2ce      	bcs.n	4030f4 <_svfprintf_r+0x3e4>
  403156:	1c5a      	adds	r2, r3, #1
  403158:	9223      	str	r2, [sp, #140]	; 0x8c
  40315a:	2230      	movs	r2, #48	; 0x30
  40315c:	701a      	strb	r2, [r3, #0]
  40315e:	e7f7      	b.n	403150 <_svfprintf_r+0x440>
  403160:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403162:	1cdc      	adds	r4, r3, #3
  403164:	db01      	blt.n	40316a <_svfprintf_r+0x45a>
  403166:	454b      	cmp	r3, r9
  403168:	dd6e      	ble.n	403248 <_svfprintf_r+0x538>
  40316a:	9c08      	ldr	r4, [sp, #32]
  40316c:	3c02      	subs	r4, #2
  40316e:	9408      	str	r4, [sp, #32]
  403170:	e00d      	b.n	40318e <_svfprintf_r+0x47e>
  403172:	bf00      	nop
  403174:	004089dc 	.word	0x004089dc
  403178:	004089cc 	.word	0x004089cc
  40317c:	004089d0 	.word	0x004089d0
  403180:	004089d4 	.word	0x004089d4
  403184:	004089d8 	.word	0x004089d8
  403188:	9d08      	ldr	r5, [sp, #32]
  40318a:	2d65      	cmp	r5, #101	; 0x65
  40318c:	dc43      	bgt.n	403216 <_svfprintf_r+0x506>
  40318e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403190:	9c08      	ldr	r4, [sp, #32]
  403192:	3b01      	subs	r3, #1
  403194:	2b00      	cmp	r3, #0
  403196:	931f      	str	r3, [sp, #124]	; 0x7c
  403198:	bfba      	itte	lt
  40319a:	425b      	neglt	r3, r3
  40319c:	222d      	movlt	r2, #45	; 0x2d
  40319e:	222b      	movge	r2, #43	; 0x2b
  4031a0:	2b09      	cmp	r3, #9
  4031a2:	f88d 4084 	strb.w	r4, [sp, #132]	; 0x84
  4031a6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4031aa:	dd1d      	ble.n	4031e8 <_svfprintf_r+0x4d8>
  4031ac:	f10d 0292 	add.w	r2, sp, #146	; 0x92
  4031b0:	200a      	movs	r0, #10
  4031b2:	fb93 f1f0 	sdiv	r1, r3, r0
  4031b6:	fb00 3311 	mls	r3, r0, r1, r3
  4031ba:	2909      	cmp	r1, #9
  4031bc:	f103 0330 	add.w	r3, r3, #48	; 0x30
  4031c0:	4614      	mov	r4, r2
  4031c2:	f802 3901 	strb.w	r3, [r2], #-1
  4031c6:	460b      	mov	r3, r1
  4031c8:	dcf2      	bgt.n	4031b0 <_svfprintf_r+0x4a0>
  4031ca:	f101 0330 	add.w	r3, r1, #48	; 0x30
  4031ce:	f804 3d01 	strb.w	r3, [r4, #-1]!
  4031d2:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4031d6:	f10d 0293 	add.w	r2, sp, #147	; 0x93
  4031da:	4294      	cmp	r4, r2
  4031dc:	d20b      	bcs.n	4031f6 <_svfprintf_r+0x4e6>
  4031de:	f814 2b01 	ldrb.w	r2, [r4], #1
  4031e2:	f803 2b01 	strb.w	r2, [r3], #1
  4031e6:	e7f6      	b.n	4031d6 <_svfprintf_r+0x4c6>
  4031e8:	2230      	movs	r2, #48	; 0x30
  4031ea:	4413      	add	r3, r2
  4031ec:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4031f0:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4031f4:	ab22      	add	r3, sp, #136	; 0x88
  4031f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4031f8:	aa21      	add	r2, sp, #132	; 0x84
  4031fa:	1a9a      	subs	r2, r3, r2
  4031fc:	4691      	mov	r9, r2
  4031fe:	2d01      	cmp	r5, #1
  403200:	921a      	str	r2, [sp, #104]	; 0x68
  403202:	44a9      	add	r9, r5
  403204:	dc03      	bgt.n	40320e <_svfprintf_r+0x4fe>
  403206:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403208:	f015 0401 	ands.w	r4, r5, #1
  40320c:	d037      	beq.n	40327e <_svfprintf_r+0x56e>
  40320e:	f109 0901 	add.w	r9, r9, #1
  403212:	2400      	movs	r4, #0
  403214:	e033      	b.n	40327e <_svfprintf_r+0x56e>
  403216:	9c08      	ldr	r4, [sp, #32]
  403218:	2c66      	cmp	r4, #102	; 0x66
  40321a:	d115      	bne.n	403248 <_svfprintf_r+0x538>
  40321c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40321e:	2b00      	cmp	r3, #0
  403220:	dd09      	ble.n	403236 <_svfprintf_r+0x526>
  403222:	f1b9 0f00 	cmp.w	r9, #0
  403226:	d102      	bne.n	40322e <_svfprintf_r+0x51e>
  403228:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40322a:	07e8      	lsls	r0, r5, #31
  40322c:	d523      	bpl.n	403276 <_svfprintf_r+0x566>
  40322e:	f109 0901 	add.w	r9, r9, #1
  403232:	444b      	add	r3, r9
  403234:	e01f      	b.n	403276 <_svfprintf_r+0x566>
  403236:	f1b9 0f00 	cmp.w	r9, #0
  40323a:	d102      	bne.n	403242 <_svfprintf_r+0x532>
  40323c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40323e:	07e1      	lsls	r1, r4, #31
  403240:	d515      	bpl.n	40326e <_svfprintf_r+0x55e>
  403242:	f109 0302 	add.w	r3, r9, #2
  403246:	e016      	b.n	403276 <_svfprintf_r+0x566>
  403248:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40324a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40324c:	42ab      	cmp	r3, r5
  40324e:	db04      	blt.n	40325a <_svfprintf_r+0x54a>
  403250:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403252:	07e2      	lsls	r2, r4, #31
  403254:	d50d      	bpl.n	403272 <_svfprintf_r+0x562>
  403256:	3301      	adds	r3, #1
  403258:	e006      	b.n	403268 <_svfprintf_r+0x558>
  40325a:	2b00      	cmp	r3, #0
  40325c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40325e:	bfd4      	ite	le
  403260:	f1c3 0302 	rsble	r3, r3, #2
  403264:	2301      	movgt	r3, #1
  403266:	4423      	add	r3, r4
  403268:	2567      	movs	r5, #103	; 0x67
  40326a:	9511      	str	r5, [sp, #68]	; 0x44
  40326c:	e003      	b.n	403276 <_svfprintf_r+0x566>
  40326e:	2301      	movs	r3, #1
  403270:	e001      	b.n	403276 <_svfprintf_r+0x566>
  403272:	2467      	movs	r4, #103	; 0x67
  403274:	9411      	str	r4, [sp, #68]	; 0x44
  403276:	9d11      	ldr	r5, [sp, #68]	; 0x44
  403278:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  40327a:	9508      	str	r5, [sp, #32]
  40327c:	4699      	mov	r9, r3
  40327e:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403280:	b115      	cbz	r5, 403288 <_svfprintf_r+0x578>
  403282:	232d      	movs	r3, #45	; 0x2d
  403284:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403288:	2500      	movs	r5, #0
  40328a:	e149      	b.n	403520 <_svfprintf_r+0x810>
  40328c:	f017 0f20 	tst.w	r7, #32
  403290:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403294:	f108 0104 	add.w	r1, r8, #4
  403298:	d008      	beq.n	4032ac <_svfprintf_r+0x59c>
  40329a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40329c:	f8d8 0000 	ldr.w	r0, [r8]
  4032a0:	17e5      	asrs	r5, r4, #31
  4032a2:	4622      	mov	r2, r4
  4032a4:	462b      	mov	r3, r5
  4032a6:	e9c0 2300 	strd	r2, r3, [r0]
  4032aa:	e00c      	b.n	4032c6 <_svfprintf_r+0x5b6>
  4032ac:	06fb      	lsls	r3, r7, #27
  4032ae:	d406      	bmi.n	4032be <_svfprintf_r+0x5ae>
  4032b0:	067d      	lsls	r5, r7, #25
  4032b2:	d504      	bpl.n	4032be <_svfprintf_r+0x5ae>
  4032b4:	f8d8 3000 	ldr.w	r3, [r8]
  4032b8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4032ba:	801c      	strh	r4, [r3, #0]
  4032bc:	e003      	b.n	4032c6 <_svfprintf_r+0x5b6>
  4032be:	f8d8 3000 	ldr.w	r3, [r8]
  4032c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4032c4:	601d      	str	r5, [r3, #0]
  4032c6:	4688      	mov	r8, r1
  4032c8:	e557      	b.n	402d7a <_svfprintf_r+0x6a>
  4032ca:	f047 0710 	orr.w	r7, r7, #16
  4032ce:	f017 0320 	ands.w	r3, r7, #32
  4032d2:	d009      	beq.n	4032e8 <_svfprintf_r+0x5d8>
  4032d4:	f108 0807 	add.w	r8, r8, #7
  4032d8:	f028 0307 	bic.w	r3, r8, #7
  4032dc:	f103 0808 	add.w	r8, r3, #8
  4032e0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4032e4:	2300      	movs	r3, #0
  4032e6:	e088      	b.n	4033fa <_svfprintf_r+0x6ea>
  4032e8:	f017 0110 	ands.w	r1, r7, #16
  4032ec:	f108 0204 	add.w	r2, r8, #4
  4032f0:	d107      	bne.n	403302 <_svfprintf_r+0x5f2>
  4032f2:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  4032f6:	d004      	beq.n	403302 <_svfprintf_r+0x5f2>
  4032f8:	f8b8 4000 	ldrh.w	r4, [r8]
  4032fc:	2500      	movs	r5, #0
  4032fe:	4690      	mov	r8, r2
  403300:	e7f0      	b.n	4032e4 <_svfprintf_r+0x5d4>
  403302:	f8d8 4000 	ldr.w	r4, [r8]
  403306:	2500      	movs	r5, #0
  403308:	4690      	mov	r8, r2
  40330a:	e076      	b.n	4033fa <_svfprintf_r+0x6ea>
  40330c:	48a9      	ldr	r0, [pc, #676]	; (4035b4 <_svfprintf_r+0x8a4>)
  40330e:	2330      	movs	r3, #48	; 0x30
  403310:	2278      	movs	r2, #120	; 0x78
  403312:	f8d8 4000 	ldr.w	r4, [r8]
  403316:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40331a:	2500      	movs	r5, #0
  40331c:	f047 0702 	orr.w	r7, r7, #2
  403320:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403324:	f108 0804 	add.w	r8, r8, #4
  403328:	901b      	str	r0, [sp, #108]	; 0x6c
  40332a:	2302      	movs	r3, #2
  40332c:	9208      	str	r2, [sp, #32]
  40332e:	e064      	b.n	4033fa <_svfprintf_r+0x6ea>
  403330:	4643      	mov	r3, r8
  403332:	2500      	movs	r5, #0
  403334:	681b      	ldr	r3, [r3, #0]
  403336:	45a9      	cmp	r9, r5
  403338:	9307      	str	r3, [sp, #28]
  40333a:	f108 0804 	add.w	r8, r8, #4
  40333e:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  403342:	db0d      	blt.n	403360 <_svfprintf_r+0x650>
  403344:	4618      	mov	r0, r3
  403346:	4629      	mov	r1, r5
  403348:	464a      	mov	r2, r9
  40334a:	f002 ff13 	bl	406174 <memchr>
  40334e:	2800      	cmp	r0, #0
  403350:	f000 80e4 	beq.w	40351c <_svfprintf_r+0x80c>
  403354:	9c07      	ldr	r4, [sp, #28]
  403356:	1b00      	subs	r0, r0, r4
  403358:	4548      	cmp	r0, r9
  40335a:	bfb8      	it	lt
  40335c:	4681      	movlt	r9, r0
  40335e:	e0de      	b.n	40351e <_svfprintf_r+0x80e>
  403360:	9807      	ldr	r0, [sp, #28]
  403362:	f7ff fccd 	bl	402d00 <strlen>
  403366:	4681      	mov	r9, r0
  403368:	e0d9      	b.n	40351e <_svfprintf_r+0x80e>
  40336a:	f047 0710 	orr.w	r7, r7, #16
  40336e:	06bc      	lsls	r4, r7, #26
  403370:	d508      	bpl.n	403384 <_svfprintf_r+0x674>
  403372:	f108 0807 	add.w	r8, r8, #7
  403376:	f028 0307 	bic.w	r3, r8, #7
  40337a:	f103 0808 	add.w	r8, r3, #8
  40337e:	e9d3 4500 	ldrd	r4, r5, [r3]
  403382:	e00d      	b.n	4033a0 <_svfprintf_r+0x690>
  403384:	f017 0f10 	tst.w	r7, #16
  403388:	f108 0304 	add.w	r3, r8, #4
  40338c:	d104      	bne.n	403398 <_svfprintf_r+0x688>
  40338e:	0678      	lsls	r0, r7, #25
  403390:	d502      	bpl.n	403398 <_svfprintf_r+0x688>
  403392:	f8b8 4000 	ldrh.w	r4, [r8]
  403396:	e001      	b.n	40339c <_svfprintf_r+0x68c>
  403398:	f8d8 4000 	ldr.w	r4, [r8]
  40339c:	2500      	movs	r5, #0
  40339e:	4698      	mov	r8, r3
  4033a0:	2301      	movs	r3, #1
  4033a2:	e02a      	b.n	4033fa <_svfprintf_r+0x6ea>
  4033a4:	4d83      	ldr	r5, [pc, #524]	; (4035b4 <_svfprintf_r+0x8a4>)
  4033a6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4033aa:	951b      	str	r5, [sp, #108]	; 0x6c
  4033ac:	06b9      	lsls	r1, r7, #26
  4033ae:	d508      	bpl.n	4033c2 <_svfprintf_r+0x6b2>
  4033b0:	f108 0807 	add.w	r8, r8, #7
  4033b4:	f028 0307 	bic.w	r3, r8, #7
  4033b8:	f103 0808 	add.w	r8, r3, #8
  4033bc:	e9d3 4500 	ldrd	r4, r5, [r3]
  4033c0:	e00d      	b.n	4033de <_svfprintf_r+0x6ce>
  4033c2:	f017 0f10 	tst.w	r7, #16
  4033c6:	f108 0304 	add.w	r3, r8, #4
  4033ca:	d104      	bne.n	4033d6 <_svfprintf_r+0x6c6>
  4033cc:	067a      	lsls	r2, r7, #25
  4033ce:	d502      	bpl.n	4033d6 <_svfprintf_r+0x6c6>
  4033d0:	f8b8 4000 	ldrh.w	r4, [r8]
  4033d4:	e001      	b.n	4033da <_svfprintf_r+0x6ca>
  4033d6:	f8d8 4000 	ldr.w	r4, [r8]
  4033da:	2500      	movs	r5, #0
  4033dc:	4698      	mov	r8, r3
  4033de:	07fb      	lsls	r3, r7, #31
  4033e0:	d50a      	bpl.n	4033f8 <_svfprintf_r+0x6e8>
  4033e2:	ea54 0005 	orrs.w	r0, r4, r5
  4033e6:	d007      	beq.n	4033f8 <_svfprintf_r+0x6e8>
  4033e8:	9908      	ldr	r1, [sp, #32]
  4033ea:	2330      	movs	r3, #48	; 0x30
  4033ec:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4033f0:	f88d 1079 	strb.w	r1, [sp, #121]	; 0x79
  4033f4:	f047 0702 	orr.w	r7, r7, #2
  4033f8:	2302      	movs	r3, #2
  4033fa:	2200      	movs	r2, #0
  4033fc:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
  403400:	e000      	b.n	403404 <_svfprintf_r+0x6f4>
  403402:	2301      	movs	r3, #1
  403404:	f1b9 0f00 	cmp.w	r9, #0
  403408:	bfa8      	it	ge
  40340a:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  40340e:	ea54 0205 	orrs.w	r2, r4, r5
  403412:	d102      	bne.n	40341a <_svfprintf_r+0x70a>
  403414:	f1b9 0f00 	cmp.w	r9, #0
  403418:	d05a      	beq.n	4034d0 <_svfprintf_r+0x7c0>
  40341a:	2b01      	cmp	r3, #1
  40341c:	d01f      	beq.n	40345e <_svfprintf_r+0x74e>
  40341e:	2b02      	cmp	r3, #2
  403420:	f10d 03c7 	add.w	r3, sp, #199	; 0xc7
  403424:	d041      	beq.n	4034aa <_svfprintf_r+0x79a>
  403426:	08e1      	lsrs	r1, r4, #3
  403428:	ea41 7045 	orr.w	r0, r1, r5, lsl #29
  40342c:	08e9      	lsrs	r1, r5, #3
  40342e:	f004 0207 	and.w	r2, r4, #7
  403432:	9014      	str	r0, [sp, #80]	; 0x50
  403434:	9115      	str	r1, [sp, #84]	; 0x54
  403436:	3230      	adds	r2, #48	; 0x30
  403438:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  40343c:	ea54 0005 	orrs.w	r0, r4, r5
  403440:	9307      	str	r3, [sp, #28]
  403442:	701a      	strb	r2, [r3, #0]
  403444:	f103 33ff 	add.w	r3, r3, #4294967295
  403448:	d1ed      	bne.n	403426 <_svfprintf_r+0x716>
  40344a:	07f8      	lsls	r0, r7, #31
  40344c:	9907      	ldr	r1, [sp, #28]
  40344e:	d54c      	bpl.n	4034ea <_svfprintf_r+0x7da>
  403450:	2a30      	cmp	r2, #48	; 0x30
  403452:	d04a      	beq.n	4034ea <_svfprintf_r+0x7da>
  403454:	9307      	str	r3, [sp, #28]
  403456:	2330      	movs	r3, #48	; 0x30
  403458:	f801 3c01 	strb.w	r3, [r1, #-1]
  40345c:	e045      	b.n	4034ea <_svfprintf_r+0x7da>
  40345e:	2d00      	cmp	r5, #0
  403460:	bf08      	it	eq
  403462:	2c0a      	cmpeq	r4, #10
  403464:	d205      	bcs.n	403472 <_svfprintf_r+0x762>
  403466:	3430      	adds	r4, #48	; 0x30
  403468:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
  40346c:	f10d 04c7 	add.w	r4, sp, #199	; 0xc7
  403470:	e03a      	b.n	4034e8 <_svfprintf_r+0x7d8>
  403472:	f10d 00c7 	add.w	r0, sp, #199	; 0xc7
  403476:	900a      	str	r0, [sp, #40]	; 0x28
  403478:	990a      	ldr	r1, [sp, #40]	; 0x28
  40347a:	4620      	mov	r0, r4
  40347c:	9107      	str	r1, [sp, #28]
  40347e:	220a      	movs	r2, #10
  403480:	4629      	mov	r1, r5
  403482:	2300      	movs	r3, #0
  403484:	f004 fbae 	bl	407be4 <__aeabi_uldivmod>
  403488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40348a:	3230      	adds	r2, #48	; 0x30
  40348c:	f803 2901 	strb.w	r2, [r3], #-1
  403490:	930a      	str	r3, [sp, #40]	; 0x28
  403492:	4620      	mov	r0, r4
  403494:	4629      	mov	r1, r5
  403496:	220a      	movs	r2, #10
  403498:	2300      	movs	r3, #0
  40349a:	f004 fba3 	bl	407be4 <__aeabi_uldivmod>
  40349e:	4604      	mov	r4, r0
  4034a0:	460d      	mov	r5, r1
  4034a2:	ea54 0005 	orrs.w	r0, r4, r5
  4034a6:	d1e7      	bne.n	403478 <_svfprintf_r+0x768>
  4034a8:	e01f      	b.n	4034ea <_svfprintf_r+0x7da>
  4034aa:	991b      	ldr	r1, [sp, #108]	; 0x6c
  4034ac:	f004 020f 	and.w	r2, r4, #15
  4034b0:	5c8a      	ldrb	r2, [r1, r2]
  4034b2:	9307      	str	r3, [sp, #28]
  4034b4:	f803 2901 	strb.w	r2, [r3], #-1
  4034b8:	0922      	lsrs	r2, r4, #4
  4034ba:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  4034be:	0929      	lsrs	r1, r5, #4
  4034c0:	9016      	str	r0, [sp, #88]	; 0x58
  4034c2:	9117      	str	r1, [sp, #92]	; 0x5c
  4034c4:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4034c8:	ea54 0205 	orrs.w	r2, r4, r5
  4034cc:	d1ed      	bne.n	4034aa <_svfprintf_r+0x79a>
  4034ce:	e00c      	b.n	4034ea <_svfprintf_r+0x7da>
  4034d0:	b933      	cbnz	r3, 4034e0 <_svfprintf_r+0x7d0>
  4034d2:	07fb      	lsls	r3, r7, #31
  4034d4:	d507      	bpl.n	4034e6 <_svfprintf_r+0x7d6>
  4034d6:	ac42      	add	r4, sp, #264	; 0x108
  4034d8:	2330      	movs	r3, #48	; 0x30
  4034da:	f804 3d41 	strb.w	r3, [r4, #-65]!
  4034de:	e003      	b.n	4034e8 <_svfprintf_r+0x7d8>
  4034e0:	ad32      	add	r5, sp, #200	; 0xc8
  4034e2:	9507      	str	r5, [sp, #28]
  4034e4:	e001      	b.n	4034ea <_svfprintf_r+0x7da>
  4034e6:	ac32      	add	r4, sp, #200	; 0xc8
  4034e8:	9407      	str	r4, [sp, #28]
  4034ea:	9c07      	ldr	r4, [sp, #28]
  4034ec:	464d      	mov	r5, r9
  4034ee:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4034f2:	ebc4 0909 	rsb	r9, r4, r9
  4034f6:	2400      	movs	r4, #0
  4034f8:	e012      	b.n	403520 <_svfprintf_r+0x810>
  4034fa:	9d08      	ldr	r5, [sp, #32]
  4034fc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403500:	2d00      	cmp	r5, #0
  403502:	f000 8389 	beq.w	403c18 <_svfprintf_r+0xf08>
  403506:	f88d 50a0 	strb.w	r5, [sp, #160]	; 0xa0
  40350a:	2500      	movs	r5, #0
  40350c:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
  403510:	a828      	add	r0, sp, #160	; 0xa0
  403512:	f04f 0901 	mov.w	r9, #1
  403516:	462c      	mov	r4, r5
  403518:	9007      	str	r0, [sp, #28]
  40351a:	e001      	b.n	403520 <_svfprintf_r+0x810>
  40351c:	4605      	mov	r5, r0
  40351e:	462c      	mov	r4, r5
  403520:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  403524:	45a9      	cmp	r9, r5
  403526:	bfac      	ite	ge
  403528:	4649      	movge	r1, r9
  40352a:	4629      	movlt	r1, r5
  40352c:	910a      	str	r1, [sp, #40]	; 0x28
  40352e:	b10b      	cbz	r3, 403534 <_svfprintf_r+0x824>
  403530:	3101      	adds	r1, #1
  403532:	910a      	str	r1, [sp, #40]	; 0x28
  403534:	f017 0302 	ands.w	r3, r7, #2
  403538:	9311      	str	r3, [sp, #68]	; 0x44
  40353a:	d002      	beq.n	403542 <_svfprintf_r+0x832>
  40353c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40353e:	3002      	adds	r0, #2
  403540:	900a      	str	r0, [sp, #40]	; 0x28
  403542:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  403546:	9319      	str	r3, [sp, #100]	; 0x64
  403548:	d141      	bne.n	4035ce <_svfprintf_r+0x8be>
  40354a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40354c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40354e:	ebc1 0c00 	rsb	ip, r1, r0
  403552:	f1bc 0f00 	cmp.w	ip, #0
  403556:	dd3a      	ble.n	4035ce <_svfprintf_r+0x8be>
  403558:	4b17      	ldr	r3, [pc, #92]	; (4035b8 <_svfprintf_r+0x8a8>)
  40355a:	f1bc 0f10 	cmp.w	ip, #16
  40355e:	6033      	str	r3, [r6, #0]
  403560:	dd1b      	ble.n	40359a <_svfprintf_r+0x88a>
  403562:	2310      	movs	r3, #16
  403564:	6073      	str	r3, [r6, #4]
  403566:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403568:	3310      	adds	r3, #16
  40356a:	9327      	str	r3, [sp, #156]	; 0x9c
  40356c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40356e:	3301      	adds	r3, #1
  403570:	2b07      	cmp	r3, #7
  403572:	9326      	str	r3, [sp, #152]	; 0x98
  403574:	dc01      	bgt.n	40357a <_svfprintf_r+0x86a>
  403576:	3608      	adds	r6, #8
  403578:	e00c      	b.n	403594 <_svfprintf_r+0x884>
  40357a:	4650      	mov	r0, sl
  40357c:	4659      	mov	r1, fp
  40357e:	aa25      	add	r2, sp, #148	; 0x94
  403580:	f8cd c018 	str.w	ip, [sp, #24]
  403584:	f003 fc40 	bl	406e08 <__ssprint_r>
  403588:	f8dd c018 	ldr.w	ip, [sp, #24]
  40358c:	2800      	cmp	r0, #0
  40358e:	f040 834a 	bne.w	403c26 <_svfprintf_r+0xf16>
  403592:	ae32      	add	r6, sp, #200	; 0xc8
  403594:	f1ac 0c10 	sub.w	ip, ip, #16
  403598:	e7de      	b.n	403558 <_svfprintf_r+0x848>
  40359a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40359c:	f8c6 c004 	str.w	ip, [r6, #4]
  4035a0:	4463      	add	r3, ip
  4035a2:	9327      	str	r3, [sp, #156]	; 0x9c
  4035a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035a6:	3301      	adds	r3, #1
  4035a8:	2b07      	cmp	r3, #7
  4035aa:	9326      	str	r3, [sp, #152]	; 0x98
  4035ac:	dc06      	bgt.n	4035bc <_svfprintf_r+0x8ac>
  4035ae:	3608      	adds	r6, #8
  4035b0:	e00d      	b.n	4035ce <_svfprintf_r+0x8be>
  4035b2:	bf00      	nop
  4035b4:	004089ed 	.word	0x004089ed
  4035b8:	004089ac 	.word	0x004089ac
  4035bc:	4650      	mov	r0, sl
  4035be:	4659      	mov	r1, fp
  4035c0:	aa25      	add	r2, sp, #148	; 0x94
  4035c2:	f003 fc21 	bl	406e08 <__ssprint_r>
  4035c6:	2800      	cmp	r0, #0
  4035c8:	f040 832d 	bne.w	403c26 <_svfprintf_r+0xf16>
  4035cc:	ae32      	add	r6, sp, #200	; 0xc8
  4035ce:	f89d 3077 	ldrb.w	r3, [sp, #119]	; 0x77
  4035d2:	b1bb      	cbz	r3, 403604 <_svfprintf_r+0x8f4>
  4035d4:	f10d 0377 	add.w	r3, sp, #119	; 0x77
  4035d8:	6033      	str	r3, [r6, #0]
  4035da:	2301      	movs	r3, #1
  4035dc:	6073      	str	r3, [r6, #4]
  4035de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4035e0:	3301      	adds	r3, #1
  4035e2:	9327      	str	r3, [sp, #156]	; 0x9c
  4035e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035e6:	3301      	adds	r3, #1
  4035e8:	2b07      	cmp	r3, #7
  4035ea:	9326      	str	r3, [sp, #152]	; 0x98
  4035ec:	dc01      	bgt.n	4035f2 <_svfprintf_r+0x8e2>
  4035ee:	3608      	adds	r6, #8
  4035f0:	e008      	b.n	403604 <_svfprintf_r+0x8f4>
  4035f2:	4650      	mov	r0, sl
  4035f4:	4659      	mov	r1, fp
  4035f6:	aa25      	add	r2, sp, #148	; 0x94
  4035f8:	f003 fc06 	bl	406e08 <__ssprint_r>
  4035fc:	2800      	cmp	r0, #0
  4035fe:	f040 8312 	bne.w	403c26 <_svfprintf_r+0xf16>
  403602:	ae32      	add	r6, sp, #200	; 0xc8
  403604:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403606:	b1b3      	cbz	r3, 403636 <_svfprintf_r+0x926>
  403608:	ab1e      	add	r3, sp, #120	; 0x78
  40360a:	6033      	str	r3, [r6, #0]
  40360c:	2302      	movs	r3, #2
  40360e:	6073      	str	r3, [r6, #4]
  403610:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403612:	3302      	adds	r3, #2
  403614:	9327      	str	r3, [sp, #156]	; 0x9c
  403616:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403618:	3301      	adds	r3, #1
  40361a:	2b07      	cmp	r3, #7
  40361c:	9326      	str	r3, [sp, #152]	; 0x98
  40361e:	dc01      	bgt.n	403624 <_svfprintf_r+0x914>
  403620:	3608      	adds	r6, #8
  403622:	e008      	b.n	403636 <_svfprintf_r+0x926>
  403624:	4650      	mov	r0, sl
  403626:	4659      	mov	r1, fp
  403628:	aa25      	add	r2, sp, #148	; 0x94
  40362a:	f003 fbed 	bl	406e08 <__ssprint_r>
  40362e:	2800      	cmp	r0, #0
  403630:	f040 82f9 	bne.w	403c26 <_svfprintf_r+0xf16>
  403634:	ae32      	add	r6, sp, #200	; 0xc8
  403636:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403638:	2b80      	cmp	r3, #128	; 0x80
  40363a:	d13c      	bne.n	4036b6 <_svfprintf_r+0x9a6>
  40363c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40363e:	990a      	ldr	r1, [sp, #40]	; 0x28
  403640:	ebc1 0c00 	rsb	ip, r1, r0
  403644:	f1bc 0f00 	cmp.w	ip, #0
  403648:	dd35      	ble.n	4036b6 <_svfprintf_r+0x9a6>
  40364a:	4b9c      	ldr	r3, [pc, #624]	; (4038bc <_svfprintf_r+0xbac>)
  40364c:	f1bc 0f10 	cmp.w	ip, #16
  403650:	6033      	str	r3, [r6, #0]
  403652:	dd1b      	ble.n	40368c <_svfprintf_r+0x97c>
  403654:	2310      	movs	r3, #16
  403656:	6073      	str	r3, [r6, #4]
  403658:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40365a:	3310      	adds	r3, #16
  40365c:	9327      	str	r3, [sp, #156]	; 0x9c
  40365e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403660:	3301      	adds	r3, #1
  403662:	2b07      	cmp	r3, #7
  403664:	9326      	str	r3, [sp, #152]	; 0x98
  403666:	dc01      	bgt.n	40366c <_svfprintf_r+0x95c>
  403668:	3608      	adds	r6, #8
  40366a:	e00c      	b.n	403686 <_svfprintf_r+0x976>
  40366c:	4650      	mov	r0, sl
  40366e:	4659      	mov	r1, fp
  403670:	aa25      	add	r2, sp, #148	; 0x94
  403672:	f8cd c018 	str.w	ip, [sp, #24]
  403676:	f003 fbc7 	bl	406e08 <__ssprint_r>
  40367a:	f8dd c018 	ldr.w	ip, [sp, #24]
  40367e:	2800      	cmp	r0, #0
  403680:	f040 82d1 	bne.w	403c26 <_svfprintf_r+0xf16>
  403684:	ae32      	add	r6, sp, #200	; 0xc8
  403686:	f1ac 0c10 	sub.w	ip, ip, #16
  40368a:	e7de      	b.n	40364a <_svfprintf_r+0x93a>
  40368c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40368e:	f8c6 c004 	str.w	ip, [r6, #4]
  403692:	4463      	add	r3, ip
  403694:	9327      	str	r3, [sp, #156]	; 0x9c
  403696:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403698:	3301      	adds	r3, #1
  40369a:	2b07      	cmp	r3, #7
  40369c:	9326      	str	r3, [sp, #152]	; 0x98
  40369e:	dc01      	bgt.n	4036a4 <_svfprintf_r+0x994>
  4036a0:	3608      	adds	r6, #8
  4036a2:	e008      	b.n	4036b6 <_svfprintf_r+0x9a6>
  4036a4:	4650      	mov	r0, sl
  4036a6:	4659      	mov	r1, fp
  4036a8:	aa25      	add	r2, sp, #148	; 0x94
  4036aa:	f003 fbad 	bl	406e08 <__ssprint_r>
  4036ae:	2800      	cmp	r0, #0
  4036b0:	f040 82b9 	bne.w	403c26 <_svfprintf_r+0xf16>
  4036b4:	ae32      	add	r6, sp, #200	; 0xc8
  4036b6:	ebc9 0505 	rsb	r5, r9, r5
  4036ba:	2d00      	cmp	r5, #0
  4036bc:	dd2e      	ble.n	40371c <_svfprintf_r+0xa0c>
  4036be:	4b7f      	ldr	r3, [pc, #508]	; (4038bc <_svfprintf_r+0xbac>)
  4036c0:	2d10      	cmp	r5, #16
  4036c2:	6033      	str	r3, [r6, #0]
  4036c4:	dd16      	ble.n	4036f4 <_svfprintf_r+0x9e4>
  4036c6:	2310      	movs	r3, #16
  4036c8:	6073      	str	r3, [r6, #4]
  4036ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4036cc:	3310      	adds	r3, #16
  4036ce:	9327      	str	r3, [sp, #156]	; 0x9c
  4036d0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036d2:	3301      	adds	r3, #1
  4036d4:	2b07      	cmp	r3, #7
  4036d6:	9326      	str	r3, [sp, #152]	; 0x98
  4036d8:	dc01      	bgt.n	4036de <_svfprintf_r+0x9ce>
  4036da:	3608      	adds	r6, #8
  4036dc:	e008      	b.n	4036f0 <_svfprintf_r+0x9e0>
  4036de:	4650      	mov	r0, sl
  4036e0:	4659      	mov	r1, fp
  4036e2:	aa25      	add	r2, sp, #148	; 0x94
  4036e4:	f003 fb90 	bl	406e08 <__ssprint_r>
  4036e8:	2800      	cmp	r0, #0
  4036ea:	f040 829c 	bne.w	403c26 <_svfprintf_r+0xf16>
  4036ee:	ae32      	add	r6, sp, #200	; 0xc8
  4036f0:	3d10      	subs	r5, #16
  4036f2:	e7e4      	b.n	4036be <_svfprintf_r+0x9ae>
  4036f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4036f6:	6075      	str	r5, [r6, #4]
  4036f8:	441d      	add	r5, r3
  4036fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036fc:	9527      	str	r5, [sp, #156]	; 0x9c
  4036fe:	3301      	adds	r3, #1
  403700:	2b07      	cmp	r3, #7
  403702:	9326      	str	r3, [sp, #152]	; 0x98
  403704:	dc01      	bgt.n	40370a <_svfprintf_r+0x9fa>
  403706:	3608      	adds	r6, #8
  403708:	e008      	b.n	40371c <_svfprintf_r+0xa0c>
  40370a:	4650      	mov	r0, sl
  40370c:	4659      	mov	r1, fp
  40370e:	aa25      	add	r2, sp, #148	; 0x94
  403710:	f003 fb7a 	bl	406e08 <__ssprint_r>
  403714:	2800      	cmp	r0, #0
  403716:	f040 8286 	bne.w	403c26 <_svfprintf_r+0xf16>
  40371a:	ae32      	add	r6, sp, #200	; 0xc8
  40371c:	05fd      	lsls	r5, r7, #23
  40371e:	d405      	bmi.n	40372c <_svfprintf_r+0xa1c>
  403720:	9c07      	ldr	r4, [sp, #28]
  403722:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403724:	e886 0210 	stmia.w	r6, {r4, r9}
  403728:	444b      	add	r3, r9
  40372a:	e0da      	b.n	4038e2 <_svfprintf_r+0xbd2>
  40372c:	9d08      	ldr	r5, [sp, #32]
  40372e:	2d65      	cmp	r5, #101	; 0x65
  403730:	f340 81a7 	ble.w	403a82 <_svfprintf_r+0xd72>
  403734:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403738:	2200      	movs	r2, #0
  40373a:	2300      	movs	r3, #0
  40373c:	f004 f9f8 	bl	407b30 <__aeabi_dcmpeq>
  403740:	2800      	cmp	r0, #0
  403742:	d059      	beq.n	4037f8 <_svfprintf_r+0xae8>
  403744:	4b5e      	ldr	r3, [pc, #376]	; (4038c0 <_svfprintf_r+0xbb0>)
  403746:	6033      	str	r3, [r6, #0]
  403748:	2301      	movs	r3, #1
  40374a:	6073      	str	r3, [r6, #4]
  40374c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40374e:	3301      	adds	r3, #1
  403750:	9327      	str	r3, [sp, #156]	; 0x9c
  403752:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403754:	3301      	adds	r3, #1
  403756:	2b07      	cmp	r3, #7
  403758:	9326      	str	r3, [sp, #152]	; 0x98
  40375a:	dc01      	bgt.n	403760 <_svfprintf_r+0xa50>
  40375c:	3608      	adds	r6, #8
  40375e:	e008      	b.n	403772 <_svfprintf_r+0xa62>
  403760:	4650      	mov	r0, sl
  403762:	4659      	mov	r1, fp
  403764:	aa25      	add	r2, sp, #148	; 0x94
  403766:	f003 fb4f 	bl	406e08 <__ssprint_r>
  40376a:	2800      	cmp	r0, #0
  40376c:	f040 825b 	bne.w	403c26 <_svfprintf_r+0xf16>
  403770:	ae32      	add	r6, sp, #200	; 0xc8
  403772:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403774:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403776:	42a3      	cmp	r3, r4
  403778:	db02      	blt.n	403780 <_svfprintf_r+0xa70>
  40377a:	07fc      	lsls	r4, r7, #31
  40377c:	f140 8202 	bpl.w	403b84 <_svfprintf_r+0xe74>
  403780:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403782:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403784:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403786:	4423      	add	r3, r4
  403788:	9327      	str	r3, [sp, #156]	; 0x9c
  40378a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40378c:	6035      	str	r5, [r6, #0]
  40378e:	3301      	adds	r3, #1
  403790:	2b07      	cmp	r3, #7
  403792:	6074      	str	r4, [r6, #4]
  403794:	9326      	str	r3, [sp, #152]	; 0x98
  403796:	dc01      	bgt.n	40379c <_svfprintf_r+0xa8c>
  403798:	3608      	adds	r6, #8
  40379a:	e008      	b.n	4037ae <_svfprintf_r+0xa9e>
  40379c:	4650      	mov	r0, sl
  40379e:	4659      	mov	r1, fp
  4037a0:	aa25      	add	r2, sp, #148	; 0x94
  4037a2:	f003 fb31 	bl	406e08 <__ssprint_r>
  4037a6:	2800      	cmp	r0, #0
  4037a8:	f040 823d 	bne.w	403c26 <_svfprintf_r+0xf16>
  4037ac:	ae32      	add	r6, sp, #200	; 0xc8
  4037ae:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4037b0:	1e6c      	subs	r4, r5, #1
  4037b2:	2c00      	cmp	r4, #0
  4037b4:	f340 81e6 	ble.w	403b84 <_svfprintf_r+0xe74>
  4037b8:	4b40      	ldr	r3, [pc, #256]	; (4038bc <_svfprintf_r+0xbac>)
  4037ba:	2c10      	cmp	r4, #16
  4037bc:	6033      	str	r3, [r6, #0]
  4037be:	dd16      	ble.n	4037ee <_svfprintf_r+0xade>
  4037c0:	2310      	movs	r3, #16
  4037c2:	6073      	str	r3, [r6, #4]
  4037c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037c6:	3310      	adds	r3, #16
  4037c8:	9327      	str	r3, [sp, #156]	; 0x9c
  4037ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4037cc:	3301      	adds	r3, #1
  4037ce:	2b07      	cmp	r3, #7
  4037d0:	9326      	str	r3, [sp, #152]	; 0x98
  4037d2:	dc01      	bgt.n	4037d8 <_svfprintf_r+0xac8>
  4037d4:	3608      	adds	r6, #8
  4037d6:	e008      	b.n	4037ea <_svfprintf_r+0xada>
  4037d8:	4650      	mov	r0, sl
  4037da:	4659      	mov	r1, fp
  4037dc:	aa25      	add	r2, sp, #148	; 0x94
  4037de:	f003 fb13 	bl	406e08 <__ssprint_r>
  4037e2:	2800      	cmp	r0, #0
  4037e4:	f040 821f 	bne.w	403c26 <_svfprintf_r+0xf16>
  4037e8:	ae32      	add	r6, sp, #200	; 0xc8
  4037ea:	3c10      	subs	r4, #16
  4037ec:	e7e4      	b.n	4037b8 <_svfprintf_r+0xaa8>
  4037ee:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4037f0:	6074      	str	r4, [r6, #4]
  4037f2:	441c      	add	r4, r3
  4037f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4037f6:	e134      	b.n	403a62 <_svfprintf_r+0xd52>
  4037f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4037fa:	2b00      	cmp	r3, #0
  4037fc:	dc73      	bgt.n	4038e6 <_svfprintf_r+0xbd6>
  4037fe:	4b30      	ldr	r3, [pc, #192]	; (4038c0 <_svfprintf_r+0xbb0>)
  403800:	6033      	str	r3, [r6, #0]
  403802:	2301      	movs	r3, #1
  403804:	6073      	str	r3, [r6, #4]
  403806:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403808:	3301      	adds	r3, #1
  40380a:	9327      	str	r3, [sp, #156]	; 0x9c
  40380c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40380e:	3301      	adds	r3, #1
  403810:	2b07      	cmp	r3, #7
  403812:	9326      	str	r3, [sp, #152]	; 0x98
  403814:	dc01      	bgt.n	40381a <_svfprintf_r+0xb0a>
  403816:	3608      	adds	r6, #8
  403818:	e008      	b.n	40382c <_svfprintf_r+0xb1c>
  40381a:	4650      	mov	r0, sl
  40381c:	4659      	mov	r1, fp
  40381e:	aa25      	add	r2, sp, #148	; 0x94
  403820:	f003 faf2 	bl	406e08 <__ssprint_r>
  403824:	2800      	cmp	r0, #0
  403826:	f040 81fe 	bne.w	403c26 <_svfprintf_r+0xf16>
  40382a:	ae32      	add	r6, sp, #200	; 0xc8
  40382c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40382e:	b923      	cbnz	r3, 40383a <_svfprintf_r+0xb2a>
  403830:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403832:	b914      	cbnz	r4, 40383a <_svfprintf_r+0xb2a>
  403834:	07f8      	lsls	r0, r7, #31
  403836:	f140 81a5 	bpl.w	403b84 <_svfprintf_r+0xe74>
  40383a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40383c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40383e:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403840:	4423      	add	r3, r4
  403842:	9327      	str	r3, [sp, #156]	; 0x9c
  403844:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403846:	6035      	str	r5, [r6, #0]
  403848:	3301      	adds	r3, #1
  40384a:	2b07      	cmp	r3, #7
  40384c:	6074      	str	r4, [r6, #4]
  40384e:	9326      	str	r3, [sp, #152]	; 0x98
  403850:	dc01      	bgt.n	403856 <_svfprintf_r+0xb46>
  403852:	3608      	adds	r6, #8
  403854:	e008      	b.n	403868 <_svfprintf_r+0xb58>
  403856:	4650      	mov	r0, sl
  403858:	4659      	mov	r1, fp
  40385a:	aa25      	add	r2, sp, #148	; 0x94
  40385c:	f003 fad4 	bl	406e08 <__ssprint_r>
  403860:	2800      	cmp	r0, #0
  403862:	f040 81e0 	bne.w	403c26 <_svfprintf_r+0xf16>
  403866:	ae32      	add	r6, sp, #200	; 0xc8
  403868:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
  40386a:	4264      	negs	r4, r4
  40386c:	2c00      	cmp	r4, #0
  40386e:	dd32      	ble.n	4038d6 <_svfprintf_r+0xbc6>
  403870:	4b12      	ldr	r3, [pc, #72]	; (4038bc <_svfprintf_r+0xbac>)
  403872:	2c10      	cmp	r4, #16
  403874:	6033      	str	r3, [r6, #0]
  403876:	dd16      	ble.n	4038a6 <_svfprintf_r+0xb96>
  403878:	2310      	movs	r3, #16
  40387a:	6073      	str	r3, [r6, #4]
  40387c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40387e:	3310      	adds	r3, #16
  403880:	9327      	str	r3, [sp, #156]	; 0x9c
  403882:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403884:	3301      	adds	r3, #1
  403886:	2b07      	cmp	r3, #7
  403888:	9326      	str	r3, [sp, #152]	; 0x98
  40388a:	dc01      	bgt.n	403890 <_svfprintf_r+0xb80>
  40388c:	3608      	adds	r6, #8
  40388e:	e008      	b.n	4038a2 <_svfprintf_r+0xb92>
  403890:	4650      	mov	r0, sl
  403892:	4659      	mov	r1, fp
  403894:	aa25      	add	r2, sp, #148	; 0x94
  403896:	f003 fab7 	bl	406e08 <__ssprint_r>
  40389a:	2800      	cmp	r0, #0
  40389c:	f040 81c3 	bne.w	403c26 <_svfprintf_r+0xf16>
  4038a0:	ae32      	add	r6, sp, #200	; 0xc8
  4038a2:	3c10      	subs	r4, #16
  4038a4:	e7e4      	b.n	403870 <_svfprintf_r+0xb60>
  4038a6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4038a8:	6074      	str	r4, [r6, #4]
  4038aa:	441c      	add	r4, r3
  4038ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4038b0:	3301      	adds	r3, #1
  4038b2:	2b07      	cmp	r3, #7
  4038b4:	9326      	str	r3, [sp, #152]	; 0x98
  4038b6:	dc05      	bgt.n	4038c4 <_svfprintf_r+0xbb4>
  4038b8:	3608      	adds	r6, #8
  4038ba:	e00c      	b.n	4038d6 <_svfprintf_r+0xbc6>
  4038bc:	004089bc 	.word	0x004089bc
  4038c0:	004089fe 	.word	0x004089fe
  4038c4:	4650      	mov	r0, sl
  4038c6:	4659      	mov	r1, fp
  4038c8:	aa25      	add	r2, sp, #148	; 0x94
  4038ca:	f003 fa9d 	bl	406e08 <__ssprint_r>
  4038ce:	2800      	cmp	r0, #0
  4038d0:	f040 81a9 	bne.w	403c26 <_svfprintf_r+0xf16>
  4038d4:	ae32      	add	r6, sp, #200	; 0xc8
  4038d6:	9d07      	ldr	r5, [sp, #28]
  4038d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4038da:	6035      	str	r5, [r6, #0]
  4038dc:	6074      	str	r4, [r6, #4]
  4038de:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4038e0:	4423      	add	r3, r4
  4038e2:	9327      	str	r3, [sp, #156]	; 0x9c
  4038e4:	e0bd      	b.n	403a62 <_svfprintf_r+0xd52>
  4038e6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4038e8:	9d07      	ldr	r5, [sp, #28]
  4038ea:	4681      	mov	r9, r0
  4038ec:	45a1      	cmp	r9, r4
  4038ee:	bfa8      	it	ge
  4038f0:	46a1      	movge	r9, r4
  4038f2:	f1b9 0f00 	cmp.w	r9, #0
  4038f6:	4405      	add	r5, r0
  4038f8:	dd15      	ble.n	403926 <_svfprintf_r+0xc16>
  4038fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4038fc:	9907      	ldr	r1, [sp, #28]
  4038fe:	444b      	add	r3, r9
  403900:	9327      	str	r3, [sp, #156]	; 0x9c
  403902:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403904:	e886 0202 	stmia.w	r6, {r1, r9}
  403908:	3301      	adds	r3, #1
  40390a:	2b07      	cmp	r3, #7
  40390c:	9326      	str	r3, [sp, #152]	; 0x98
  40390e:	dc01      	bgt.n	403914 <_svfprintf_r+0xc04>
  403910:	3608      	adds	r6, #8
  403912:	e008      	b.n	403926 <_svfprintf_r+0xc16>
  403914:	4650      	mov	r0, sl
  403916:	4659      	mov	r1, fp
  403918:	aa25      	add	r2, sp, #148	; 0x94
  40391a:	f003 fa75 	bl	406e08 <__ssprint_r>
  40391e:	2800      	cmp	r0, #0
  403920:	f040 8181 	bne.w	403c26 <_svfprintf_r+0xf16>
  403924:	ae32      	add	r6, sp, #200	; 0xc8
  403926:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  40392a:	ebc9 0904 	rsb	r9, r9, r4
  40392e:	f1b9 0f00 	cmp.w	r9, #0
  403932:	dd31      	ble.n	403998 <_svfprintf_r+0xc88>
  403934:	4b9a      	ldr	r3, [pc, #616]	; (403ba0 <_svfprintf_r+0xe90>)
  403936:	f1b9 0f10 	cmp.w	r9, #16
  40393a:	6033      	str	r3, [r6, #0]
  40393c:	dd17      	ble.n	40396e <_svfprintf_r+0xc5e>
  40393e:	2310      	movs	r3, #16
  403940:	6073      	str	r3, [r6, #4]
  403942:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403944:	3310      	adds	r3, #16
  403946:	9327      	str	r3, [sp, #156]	; 0x9c
  403948:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40394a:	3301      	adds	r3, #1
  40394c:	2b07      	cmp	r3, #7
  40394e:	9326      	str	r3, [sp, #152]	; 0x98
  403950:	dc01      	bgt.n	403956 <_svfprintf_r+0xc46>
  403952:	3608      	adds	r6, #8
  403954:	e008      	b.n	403968 <_svfprintf_r+0xc58>
  403956:	4650      	mov	r0, sl
  403958:	4659      	mov	r1, fp
  40395a:	aa25      	add	r2, sp, #148	; 0x94
  40395c:	f003 fa54 	bl	406e08 <__ssprint_r>
  403960:	2800      	cmp	r0, #0
  403962:	f040 8160 	bne.w	403c26 <_svfprintf_r+0xf16>
  403966:	ae32      	add	r6, sp, #200	; 0xc8
  403968:	f1a9 0910 	sub.w	r9, r9, #16
  40396c:	e7e2      	b.n	403934 <_svfprintf_r+0xc24>
  40396e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403970:	f8c6 9004 	str.w	r9, [r6, #4]
  403974:	444b      	add	r3, r9
  403976:	9327      	str	r3, [sp, #156]	; 0x9c
  403978:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40397a:	3301      	adds	r3, #1
  40397c:	2b07      	cmp	r3, #7
  40397e:	9326      	str	r3, [sp, #152]	; 0x98
  403980:	dc01      	bgt.n	403986 <_svfprintf_r+0xc76>
  403982:	3608      	adds	r6, #8
  403984:	e008      	b.n	403998 <_svfprintf_r+0xc88>
  403986:	4650      	mov	r0, sl
  403988:	4659      	mov	r1, fp
  40398a:	aa25      	add	r2, sp, #148	; 0x94
  40398c:	f003 fa3c 	bl	406e08 <__ssprint_r>
  403990:	2800      	cmp	r0, #0
  403992:	f040 8148 	bne.w	403c26 <_svfprintf_r+0xf16>
  403996:	ae32      	add	r6, sp, #200	; 0xc8
  403998:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40399a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40399c:	9a07      	ldr	r2, [sp, #28]
  40399e:	4283      	cmp	r3, r0
  4039a0:	4414      	add	r4, r2
  4039a2:	db01      	blt.n	4039a8 <_svfprintf_r+0xc98>
  4039a4:	07f9      	lsls	r1, r7, #31
  4039a6:	d516      	bpl.n	4039d6 <_svfprintf_r+0xcc6>
  4039a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4039aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4039ac:	9918      	ldr	r1, [sp, #96]	; 0x60
  4039ae:	4413      	add	r3, r2
  4039b0:	9327      	str	r3, [sp, #156]	; 0x9c
  4039b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039b4:	6031      	str	r1, [r6, #0]
  4039b6:	3301      	adds	r3, #1
  4039b8:	2b07      	cmp	r3, #7
  4039ba:	6072      	str	r2, [r6, #4]
  4039bc:	9326      	str	r3, [sp, #152]	; 0x98
  4039be:	dc01      	bgt.n	4039c4 <_svfprintf_r+0xcb4>
  4039c0:	3608      	adds	r6, #8
  4039c2:	e008      	b.n	4039d6 <_svfprintf_r+0xcc6>
  4039c4:	4650      	mov	r0, sl
  4039c6:	4659      	mov	r1, fp
  4039c8:	aa25      	add	r2, sp, #148	; 0x94
  4039ca:	f003 fa1d 	bl	406e08 <__ssprint_r>
  4039ce:	2800      	cmp	r0, #0
  4039d0:	f040 8129 	bne.w	403c26 <_svfprintf_r+0xf16>
  4039d4:	ae32      	add	r6, sp, #200	; 0xc8
  4039d6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039d8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4039da:	1b2d      	subs	r5, r5, r4
  4039dc:	1ac3      	subs	r3, r0, r3
  4039de:	429d      	cmp	r5, r3
  4039e0:	bfa8      	it	ge
  4039e2:	461d      	movge	r5, r3
  4039e4:	2d00      	cmp	r5, #0
  4039e6:	dd14      	ble.n	403a12 <_svfprintf_r+0xd02>
  4039e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4039ea:	e886 0030 	stmia.w	r6, {r4, r5}
  4039ee:	442b      	add	r3, r5
  4039f0:	9327      	str	r3, [sp, #156]	; 0x9c
  4039f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039f4:	3301      	adds	r3, #1
  4039f6:	2b07      	cmp	r3, #7
  4039f8:	9326      	str	r3, [sp, #152]	; 0x98
  4039fa:	dc01      	bgt.n	403a00 <_svfprintf_r+0xcf0>
  4039fc:	3608      	adds	r6, #8
  4039fe:	e008      	b.n	403a12 <_svfprintf_r+0xd02>
  403a00:	4650      	mov	r0, sl
  403a02:	4659      	mov	r1, fp
  403a04:	aa25      	add	r2, sp, #148	; 0x94
  403a06:	f003 f9ff 	bl	406e08 <__ssprint_r>
  403a0a:	2800      	cmp	r0, #0
  403a0c:	f040 810b 	bne.w	403c26 <_svfprintf_r+0xf16>
  403a10:	ae32      	add	r6, sp, #200	; 0xc8
  403a12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403a14:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403a16:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  403a1a:	1ae3      	subs	r3, r4, r3
  403a1c:	1b5d      	subs	r5, r3, r5
  403a1e:	2d00      	cmp	r5, #0
  403a20:	f340 80b0 	ble.w	403b84 <_svfprintf_r+0xe74>
  403a24:	4b5e      	ldr	r3, [pc, #376]	; (403ba0 <_svfprintf_r+0xe90>)
  403a26:	2d10      	cmp	r5, #16
  403a28:	6033      	str	r3, [r6, #0]
  403a2a:	dd16      	ble.n	403a5a <_svfprintf_r+0xd4a>
  403a2c:	2310      	movs	r3, #16
  403a2e:	6073      	str	r3, [r6, #4]
  403a30:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a32:	3310      	adds	r3, #16
  403a34:	9327      	str	r3, [sp, #156]	; 0x9c
  403a36:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a38:	3301      	adds	r3, #1
  403a3a:	2b07      	cmp	r3, #7
  403a3c:	9326      	str	r3, [sp, #152]	; 0x98
  403a3e:	dc01      	bgt.n	403a44 <_svfprintf_r+0xd34>
  403a40:	3608      	adds	r6, #8
  403a42:	e008      	b.n	403a56 <_svfprintf_r+0xd46>
  403a44:	4650      	mov	r0, sl
  403a46:	4659      	mov	r1, fp
  403a48:	aa25      	add	r2, sp, #148	; 0x94
  403a4a:	f003 f9dd 	bl	406e08 <__ssprint_r>
  403a4e:	2800      	cmp	r0, #0
  403a50:	f040 80e9 	bne.w	403c26 <_svfprintf_r+0xf16>
  403a54:	ae32      	add	r6, sp, #200	; 0xc8
  403a56:	3d10      	subs	r5, #16
  403a58:	e7e4      	b.n	403a24 <_svfprintf_r+0xd14>
  403a5a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a5c:	6075      	str	r5, [r6, #4]
  403a5e:	441d      	add	r5, r3
  403a60:	9527      	str	r5, [sp, #156]	; 0x9c
  403a62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a64:	3301      	adds	r3, #1
  403a66:	2b07      	cmp	r3, #7
  403a68:	9326      	str	r3, [sp, #152]	; 0x98
  403a6a:	f340 808a 	ble.w	403b82 <_svfprintf_r+0xe72>
  403a6e:	4650      	mov	r0, sl
  403a70:	4659      	mov	r1, fp
  403a72:	aa25      	add	r2, sp, #148	; 0x94
  403a74:	f003 f9c8 	bl	406e08 <__ssprint_r>
  403a78:	2800      	cmp	r0, #0
  403a7a:	f040 80d4 	bne.w	403c26 <_svfprintf_r+0xf16>
  403a7e:	ae32      	add	r6, sp, #200	; 0xc8
  403a80:	e080      	b.n	403b84 <_svfprintf_r+0xe74>
  403a82:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403a84:	2d01      	cmp	r5, #1
  403a86:	dc01      	bgt.n	403a8c <_svfprintf_r+0xd7c>
  403a88:	07fa      	lsls	r2, r7, #31
  403a8a:	d56d      	bpl.n	403b68 <_svfprintf_r+0xe58>
  403a8c:	2301      	movs	r3, #1
  403a8e:	6073      	str	r3, [r6, #4]
  403a90:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403a92:	9c07      	ldr	r4, [sp, #28]
  403a94:	3301      	adds	r3, #1
  403a96:	9327      	str	r3, [sp, #156]	; 0x9c
  403a98:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a9a:	6034      	str	r4, [r6, #0]
  403a9c:	3301      	adds	r3, #1
  403a9e:	2b07      	cmp	r3, #7
  403aa0:	9326      	str	r3, [sp, #152]	; 0x98
  403aa2:	dc01      	bgt.n	403aa8 <_svfprintf_r+0xd98>
  403aa4:	3608      	adds	r6, #8
  403aa6:	e008      	b.n	403aba <_svfprintf_r+0xdaa>
  403aa8:	4650      	mov	r0, sl
  403aaa:	4659      	mov	r1, fp
  403aac:	aa25      	add	r2, sp, #148	; 0x94
  403aae:	f003 f9ab 	bl	406e08 <__ssprint_r>
  403ab2:	2800      	cmp	r0, #0
  403ab4:	f040 80b7 	bne.w	403c26 <_svfprintf_r+0xf16>
  403ab8:	ae32      	add	r6, sp, #200	; 0xc8
  403aba:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403abc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403abe:	9d18      	ldr	r5, [sp, #96]	; 0x60
  403ac0:	4423      	add	r3, r4
  403ac2:	9327      	str	r3, [sp, #156]	; 0x9c
  403ac4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ac6:	6035      	str	r5, [r6, #0]
  403ac8:	3301      	adds	r3, #1
  403aca:	2b07      	cmp	r3, #7
  403acc:	6074      	str	r4, [r6, #4]
  403ace:	9326      	str	r3, [sp, #152]	; 0x98
  403ad0:	dc01      	bgt.n	403ad6 <_svfprintf_r+0xdc6>
  403ad2:	3608      	adds	r6, #8
  403ad4:	e008      	b.n	403ae8 <_svfprintf_r+0xdd8>
  403ad6:	4650      	mov	r0, sl
  403ad8:	4659      	mov	r1, fp
  403ada:	aa25      	add	r2, sp, #148	; 0x94
  403adc:	f003 f994 	bl	406e08 <__ssprint_r>
  403ae0:	2800      	cmp	r0, #0
  403ae2:	f040 80a0 	bne.w	403c26 <_svfprintf_r+0xf16>
  403ae6:	ae32      	add	r6, sp, #200	; 0xc8
  403ae8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403aec:	2200      	movs	r2, #0
  403aee:	2300      	movs	r3, #0
  403af0:	f004 f81e 	bl	407b30 <__aeabi_dcmpeq>
  403af4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403af6:	1e6c      	subs	r4, r5, #1
  403af8:	b940      	cbnz	r0, 403b0c <_svfprintf_r+0xdfc>
  403afa:	9d07      	ldr	r5, [sp, #28]
  403afc:	1c6b      	adds	r3, r5, #1
  403afe:	e886 0018 	stmia.w	r6, {r3, r4}
  403b02:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b04:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403b06:	3b01      	subs	r3, #1
  403b08:	4423      	add	r3, r4
  403b0a:	e033      	b.n	403b74 <_svfprintf_r+0xe64>
  403b0c:	2c00      	cmp	r4, #0
  403b0e:	dd34      	ble.n	403b7a <_svfprintf_r+0xe6a>
  403b10:	4b23      	ldr	r3, [pc, #140]	; (403ba0 <_svfprintf_r+0xe90>)
  403b12:	2c10      	cmp	r4, #16
  403b14:	6033      	str	r3, [r6, #0]
  403b16:	dd15      	ble.n	403b44 <_svfprintf_r+0xe34>
  403b18:	2310      	movs	r3, #16
  403b1a:	6073      	str	r3, [r6, #4]
  403b1c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b1e:	3310      	adds	r3, #16
  403b20:	9327      	str	r3, [sp, #156]	; 0x9c
  403b22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b24:	3301      	adds	r3, #1
  403b26:	2b07      	cmp	r3, #7
  403b28:	9326      	str	r3, [sp, #152]	; 0x98
  403b2a:	dc01      	bgt.n	403b30 <_svfprintf_r+0xe20>
  403b2c:	3608      	adds	r6, #8
  403b2e:	e007      	b.n	403b40 <_svfprintf_r+0xe30>
  403b30:	4650      	mov	r0, sl
  403b32:	4659      	mov	r1, fp
  403b34:	aa25      	add	r2, sp, #148	; 0x94
  403b36:	f003 f967 	bl	406e08 <__ssprint_r>
  403b3a:	2800      	cmp	r0, #0
  403b3c:	d173      	bne.n	403c26 <_svfprintf_r+0xf16>
  403b3e:	ae32      	add	r6, sp, #200	; 0xc8
  403b40:	3c10      	subs	r4, #16
  403b42:	e7e5      	b.n	403b10 <_svfprintf_r+0xe00>
  403b44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b46:	6074      	str	r4, [r6, #4]
  403b48:	441c      	add	r4, r3
  403b4a:	9427      	str	r4, [sp, #156]	; 0x9c
  403b4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b4e:	3301      	adds	r3, #1
  403b50:	2b07      	cmp	r3, #7
  403b52:	9326      	str	r3, [sp, #152]	; 0x98
  403b54:	dd10      	ble.n	403b78 <_svfprintf_r+0xe68>
  403b56:	4650      	mov	r0, sl
  403b58:	4659      	mov	r1, fp
  403b5a:	aa25      	add	r2, sp, #148	; 0x94
  403b5c:	f003 f954 	bl	406e08 <__ssprint_r>
  403b60:	2800      	cmp	r0, #0
  403b62:	d160      	bne.n	403c26 <_svfprintf_r+0xf16>
  403b64:	ae32      	add	r6, sp, #200	; 0xc8
  403b66:	e008      	b.n	403b7a <_svfprintf_r+0xe6a>
  403b68:	2301      	movs	r3, #1
  403b6a:	9d07      	ldr	r5, [sp, #28]
  403b6c:	6073      	str	r3, [r6, #4]
  403b6e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b70:	6035      	str	r5, [r6, #0]
  403b72:	3301      	adds	r3, #1
  403b74:	9327      	str	r3, [sp, #156]	; 0x9c
  403b76:	e7e9      	b.n	403b4c <_svfprintf_r+0xe3c>
  403b78:	3608      	adds	r6, #8
  403b7a:	ab21      	add	r3, sp, #132	; 0x84
  403b7c:	6033      	str	r3, [r6, #0]
  403b7e:	9c1a      	ldr	r4, [sp, #104]	; 0x68
  403b80:	e6ac      	b.n	4038dc <_svfprintf_r+0xbcc>
  403b82:	3608      	adds	r6, #8
  403b84:	077b      	lsls	r3, r7, #29
  403b86:	d40d      	bmi.n	403ba4 <_svfprintf_r+0xe94>
  403b88:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403b8a:	980a      	ldr	r0, [sp, #40]	; 0x28
  403b8c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403b8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403b90:	42a0      	cmp	r0, r4
  403b92:	bfac      	ite	ge
  403b94:	182d      	addge	r5, r5, r0
  403b96:	192d      	addlt	r5, r5, r4
  403b98:	950f      	str	r5, [sp, #60]	; 0x3c
  403b9a:	2b00      	cmp	r3, #0
  403b9c:	d037      	beq.n	403c0e <_svfprintf_r+0xefe>
  403b9e:	e030      	b.n	403c02 <_svfprintf_r+0xef2>
  403ba0:	004089bc 	.word	0x004089bc
  403ba4:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403ba6:	980a      	ldr	r0, [sp, #40]	; 0x28
  403ba8:	1a2c      	subs	r4, r5, r0
  403baa:	2c00      	cmp	r4, #0
  403bac:	ddec      	ble.n	403b88 <_svfprintf_r+0xe78>
  403bae:	4b23      	ldr	r3, [pc, #140]	; (403c3c <_svfprintf_r+0xf2c>)
  403bb0:	2c10      	cmp	r4, #16
  403bb2:	6033      	str	r3, [r6, #0]
  403bb4:	dd14      	ble.n	403be0 <_svfprintf_r+0xed0>
  403bb6:	2310      	movs	r3, #16
  403bb8:	6073      	str	r3, [r6, #4]
  403bba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403bbc:	3310      	adds	r3, #16
  403bbe:	9327      	str	r3, [sp, #156]	; 0x9c
  403bc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bc2:	3301      	adds	r3, #1
  403bc4:	2b07      	cmp	r3, #7
  403bc6:	9326      	str	r3, [sp, #152]	; 0x98
  403bc8:	dc01      	bgt.n	403bce <_svfprintf_r+0xebe>
  403bca:	3608      	adds	r6, #8
  403bcc:	e006      	b.n	403bdc <_svfprintf_r+0xecc>
  403bce:	4650      	mov	r0, sl
  403bd0:	4659      	mov	r1, fp
  403bd2:	aa25      	add	r2, sp, #148	; 0x94
  403bd4:	f003 f918 	bl	406e08 <__ssprint_r>
  403bd8:	bb28      	cbnz	r0, 403c26 <_svfprintf_r+0xf16>
  403bda:	ae32      	add	r6, sp, #200	; 0xc8
  403bdc:	3c10      	subs	r4, #16
  403bde:	e7e6      	b.n	403bae <_svfprintf_r+0xe9e>
  403be0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403be2:	6074      	str	r4, [r6, #4]
  403be4:	441c      	add	r4, r3
  403be6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403be8:	9427      	str	r4, [sp, #156]	; 0x9c
  403bea:	3301      	adds	r3, #1
  403bec:	2b07      	cmp	r3, #7
  403bee:	9326      	str	r3, [sp, #152]	; 0x98
  403bf0:	ddca      	ble.n	403b88 <_svfprintf_r+0xe78>
  403bf2:	4650      	mov	r0, sl
  403bf4:	4659      	mov	r1, fp
  403bf6:	aa25      	add	r2, sp, #148	; 0x94
  403bf8:	f003 f906 	bl	406e08 <__ssprint_r>
  403bfc:	2800      	cmp	r0, #0
  403bfe:	d0c3      	beq.n	403b88 <_svfprintf_r+0xe78>
  403c00:	e011      	b.n	403c26 <_svfprintf_r+0xf16>
  403c02:	4650      	mov	r0, sl
  403c04:	4659      	mov	r1, fp
  403c06:	aa25      	add	r2, sp, #148	; 0x94
  403c08:	f003 f8fe 	bl	406e08 <__ssprint_r>
  403c0c:	b958      	cbnz	r0, 403c26 <_svfprintf_r+0xf16>
  403c0e:	2300      	movs	r3, #0
  403c10:	9326      	str	r3, [sp, #152]	; 0x98
  403c12:	ae32      	add	r6, sp, #200	; 0xc8
  403c14:	f7ff b8b1 	b.w	402d7a <_svfprintf_r+0x6a>
  403c18:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403c1a:	b123      	cbz	r3, 403c26 <_svfprintf_r+0xf16>
  403c1c:	4650      	mov	r0, sl
  403c1e:	4659      	mov	r1, fp
  403c20:	aa25      	add	r2, sp, #148	; 0x94
  403c22:	f003 f8f1 	bl	406e08 <__ssprint_r>
  403c26:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403c2a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  403c2c:	f013 0f40 	tst.w	r3, #64	; 0x40
  403c30:	bf18      	it	ne
  403c32:	f04f 30ff 	movne.w	r0, #4294967295
  403c36:	b043      	add	sp, #268	; 0x10c
  403c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c3c:	004089ac 	.word	0x004089ac

00403c40 <__sprint_r>:
  403c40:	6893      	ldr	r3, [r2, #8]
  403c42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c46:	4681      	mov	r9, r0
  403c48:	460f      	mov	r7, r1
  403c4a:	4614      	mov	r4, r2
  403c4c:	b91b      	cbnz	r3, 403c56 <__sprint_r+0x16>
  403c4e:	6053      	str	r3, [r2, #4]
  403c50:	4618      	mov	r0, r3
  403c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c56:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403c58:	049d      	lsls	r5, r3, #18
  403c5a:	d51d      	bpl.n	403c98 <__sprint_r+0x58>
  403c5c:	6815      	ldr	r5, [r2, #0]
  403c5e:	68a3      	ldr	r3, [r4, #8]
  403c60:	3508      	adds	r5, #8
  403c62:	b1bb      	cbz	r3, 403c94 <__sprint_r+0x54>
  403c64:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403c68:	f855 ac08 	ldr.w	sl, [r5, #-8]
  403c6c:	ea4f 0893 	mov.w	r8, r3, lsr #2
  403c70:	2600      	movs	r6, #0
  403c72:	4546      	cmp	r6, r8
  403c74:	da09      	bge.n	403c8a <__sprint_r+0x4a>
  403c76:	4648      	mov	r0, r9
  403c78:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
  403c7c:	463a      	mov	r2, r7
  403c7e:	f001 fcc3 	bl	405608 <_fputwc_r>
  403c82:	1c43      	adds	r3, r0, #1
  403c84:	d00a      	beq.n	403c9c <__sprint_r+0x5c>
  403c86:	3601      	adds	r6, #1
  403c88:	e7f3      	b.n	403c72 <__sprint_r+0x32>
  403c8a:	68a3      	ldr	r3, [r4, #8]
  403c8c:	eba3 0388 	sub.w	r3, r3, r8, lsl #2
  403c90:	60a3      	str	r3, [r4, #8]
  403c92:	e7e4      	b.n	403c5e <__sprint_r+0x1e>
  403c94:	4618      	mov	r0, r3
  403c96:	e001      	b.n	403c9c <__sprint_r+0x5c>
  403c98:	f001 fe28 	bl	4058ec <__sfvwrite_r>
  403c9c:	2300      	movs	r3, #0
  403c9e:	60a3      	str	r3, [r4, #8]
  403ca0:	6063      	str	r3, [r4, #4]
  403ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403ca6 <_vfiprintf_r>:
  403ca6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403caa:	b0ad      	sub	sp, #180	; 0xb4
  403cac:	4688      	mov	r8, r1
  403cae:	9202      	str	r2, [sp, #8]
  403cb0:	461c      	mov	r4, r3
  403cb2:	461e      	mov	r6, r3
  403cb4:	4683      	mov	fp, r0
  403cb6:	b118      	cbz	r0, 403cc0 <_vfiprintf_r+0x1a>
  403cb8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403cba:	b90b      	cbnz	r3, 403cc0 <_vfiprintf_r+0x1a>
  403cbc:	f001 fbc4 	bl	405448 <__sinit>
  403cc0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403cc4:	0498      	lsls	r0, r3, #18
  403cc6:	d409      	bmi.n	403cdc <_vfiprintf_r+0x36>
  403cc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  403ccc:	f8a8 300c 	strh.w	r3, [r8, #12]
  403cd0:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
  403cd4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403cd8:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
  403cdc:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403ce0:	0719      	lsls	r1, r3, #28
  403ce2:	d509      	bpl.n	403cf8 <_vfiprintf_r+0x52>
  403ce4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403ce8:	b133      	cbz	r3, 403cf8 <_vfiprintf_r+0x52>
  403cea:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  403cee:	f003 031a 	and.w	r3, r3, #26
  403cf2:	2b0a      	cmp	r3, #10
  403cf4:	d114      	bne.n	403d20 <_vfiprintf_r+0x7a>
  403cf6:	e008      	b.n	403d0a <_vfiprintf_r+0x64>
  403cf8:	4658      	mov	r0, fp
  403cfa:	4641      	mov	r1, r8
  403cfc:	f000 fc26 	bl	40454c <__swsetup_r>
  403d00:	2800      	cmp	r0, #0
  403d02:	d0f2      	beq.n	403cea <_vfiprintf_r+0x44>
  403d04:	f04f 30ff 	mov.w	r0, #4294967295
  403d08:	e3d9      	b.n	4044be <_vfiprintf_r+0x818>
  403d0a:	f9b8 300e 	ldrsh.w	r3, [r8, #14]
  403d0e:	2b00      	cmp	r3, #0
  403d10:	db06      	blt.n	403d20 <_vfiprintf_r+0x7a>
  403d12:	4658      	mov	r0, fp
  403d14:	4641      	mov	r1, r8
  403d16:	9a02      	ldr	r2, [sp, #8]
  403d18:	4623      	mov	r3, r4
  403d1a:	f000 fbe1 	bl	4044e0 <__sbprintf>
  403d1e:	e3ce      	b.n	4044be <_vfiprintf_r+0x818>
  403d20:	2300      	movs	r3, #0
  403d22:	aa1c      	add	r2, sp, #112	; 0x70
  403d24:	920f      	str	r2, [sp, #60]	; 0x3c
  403d26:	9311      	str	r3, [sp, #68]	; 0x44
  403d28:	9310      	str	r3, [sp, #64]	; 0x40
  403d2a:	4694      	mov	ip, r2
  403d2c:	930a      	str	r3, [sp, #40]	; 0x28
  403d2e:	9305      	str	r3, [sp, #20]
  403d30:	9b02      	ldr	r3, [sp, #8]
  403d32:	461c      	mov	r4, r3
  403d34:	f813 2b01 	ldrb.w	r2, [r3], #1
  403d38:	b91a      	cbnz	r2, 403d42 <_vfiprintf_r+0x9c>
  403d3a:	9802      	ldr	r0, [sp, #8]
  403d3c:	1a25      	subs	r5, r4, r0
  403d3e:	d103      	bne.n	403d48 <_vfiprintf_r+0xa2>
  403d40:	e01d      	b.n	403d7e <_vfiprintf_r+0xd8>
  403d42:	2a25      	cmp	r2, #37	; 0x25
  403d44:	d1f5      	bne.n	403d32 <_vfiprintf_r+0x8c>
  403d46:	e7f8      	b.n	403d3a <_vfiprintf_r+0x94>
  403d48:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403d4a:	9902      	ldr	r1, [sp, #8]
  403d4c:	442b      	add	r3, r5
  403d4e:	9311      	str	r3, [sp, #68]	; 0x44
  403d50:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403d52:	e88c 0022 	stmia.w	ip, {r1, r5}
  403d56:	3301      	adds	r3, #1
  403d58:	2b07      	cmp	r3, #7
  403d5a:	9310      	str	r3, [sp, #64]	; 0x40
  403d5c:	dc02      	bgt.n	403d64 <_vfiprintf_r+0xbe>
  403d5e:	f10c 0c08 	add.w	ip, ip, #8
  403d62:	e009      	b.n	403d78 <_vfiprintf_r+0xd2>
  403d64:	4658      	mov	r0, fp
  403d66:	4641      	mov	r1, r8
  403d68:	aa0f      	add	r2, sp, #60	; 0x3c
  403d6a:	f7ff ff69 	bl	403c40 <__sprint_r>
  403d6e:	2800      	cmp	r0, #0
  403d70:	f040 839f 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  403d74:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  403d78:	9a05      	ldr	r2, [sp, #20]
  403d7a:	442a      	add	r2, r5
  403d7c:	9205      	str	r2, [sp, #20]
  403d7e:	7823      	ldrb	r3, [r4, #0]
  403d80:	2b00      	cmp	r3, #0
  403d82:	f000 838f 	beq.w	4044a4 <_vfiprintf_r+0x7fe>
  403d86:	2200      	movs	r2, #0
  403d88:	3401      	adds	r4, #1
  403d8a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403d8e:	f04f 3aff 	mov.w	sl, #4294967295
  403d92:	9204      	str	r2, [sp, #16]
  403d94:	4617      	mov	r7, r2
  403d96:	1c65      	adds	r5, r4, #1
  403d98:	7823      	ldrb	r3, [r4, #0]
  403d9a:	9502      	str	r5, [sp, #8]
  403d9c:	2b58      	cmp	r3, #88	; 0x58
  403d9e:	d064      	beq.n	403e6a <_vfiprintf_r+0x1c4>
  403da0:	dc2d      	bgt.n	403dfe <_vfiprintf_r+0x158>
  403da2:	2b2e      	cmp	r3, #46	; 0x2e
  403da4:	d076      	beq.n	403e94 <_vfiprintf_r+0x1ee>
  403da6:	dc12      	bgt.n	403dce <_vfiprintf_r+0x128>
  403da8:	2b2a      	cmp	r3, #42	; 0x2a
  403daa:	d066      	beq.n	403e7a <_vfiprintf_r+0x1d4>
  403dac:	dc08      	bgt.n	403dc0 <_vfiprintf_r+0x11a>
  403dae:	2b20      	cmp	r3, #32
  403db0:	d05f      	beq.n	403e72 <_vfiprintf_r+0x1cc>
  403db2:	2b23      	cmp	r3, #35	; 0x23
  403db4:	f040 8200 	bne.w	4041b8 <_vfiprintf_r+0x512>
  403db8:	f047 0701 	orr.w	r7, r7, #1
  403dbc:	9c02      	ldr	r4, [sp, #8]
  403dbe:	e7ea      	b.n	403d96 <_vfiprintf_r+0xf0>
  403dc0:	2b2b      	cmp	r3, #43	; 0x2b
  403dc2:	d101      	bne.n	403dc8 <_vfiprintf_r+0x122>
  403dc4:	461a      	mov	r2, r3
  403dc6:	e7f9      	b.n	403dbc <_vfiprintf_r+0x116>
  403dc8:	2b2d      	cmp	r3, #45	; 0x2d
  403dca:	d060      	beq.n	403e8e <_vfiprintf_r+0x1e8>
  403dcc:	e1f4      	b.n	4041b8 <_vfiprintf_r+0x512>
  403dce:	2b39      	cmp	r3, #57	; 0x39
  403dd0:	dc07      	bgt.n	403de2 <_vfiprintf_r+0x13c>
  403dd2:	2b31      	cmp	r3, #49	; 0x31
  403dd4:	da7f      	bge.n	403ed6 <_vfiprintf_r+0x230>
  403dd6:	2b30      	cmp	r3, #48	; 0x30
  403dd8:	f040 81ee 	bne.w	4041b8 <_vfiprintf_r+0x512>
  403ddc:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  403de0:	e7ec      	b.n	403dbc <_vfiprintf_r+0x116>
  403de2:	2b4f      	cmp	r3, #79	; 0x4f
  403de4:	f000 80e0 	beq.w	403fa8 <_vfiprintf_r+0x302>
  403de8:	2b55      	cmp	r3, #85	; 0x55
  403dea:	f000 8120 	beq.w	40402e <_vfiprintf_r+0x388>
  403dee:	2b44      	cmp	r3, #68	; 0x44
  403df0:	f040 81e2 	bne.w	4041b8 <_vfiprintf_r+0x512>
  403df4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403df8:	f047 0710 	orr.w	r7, r7, #16
  403dfc:	e094      	b.n	403f28 <_vfiprintf_r+0x282>
  403dfe:	2b6e      	cmp	r3, #110	; 0x6e
  403e00:	f000 80b6 	beq.w	403f70 <_vfiprintf_r+0x2ca>
  403e04:	dc0d      	bgt.n	403e22 <_vfiprintf_r+0x17c>
  403e06:	2b68      	cmp	r3, #104	; 0x68
  403e08:	d076      	beq.n	403ef8 <_vfiprintf_r+0x252>
  403e0a:	dc05      	bgt.n	403e18 <_vfiprintf_r+0x172>
  403e0c:	2b63      	cmp	r3, #99	; 0x63
  403e0e:	f000 8083 	beq.w	403f18 <_vfiprintf_r+0x272>
  403e12:	2b64      	cmp	r3, #100	; 0x64
  403e14:	d026      	beq.n	403e64 <_vfiprintf_r+0x1be>
  403e16:	e1cf      	b.n	4041b8 <_vfiprintf_r+0x512>
  403e18:	2b69      	cmp	r3, #105	; 0x69
  403e1a:	d023      	beq.n	403e64 <_vfiprintf_r+0x1be>
  403e1c:	2b6c      	cmp	r3, #108	; 0x6c
  403e1e:	d06e      	beq.n	403efe <_vfiprintf_r+0x258>
  403e20:	e1ca      	b.n	4041b8 <_vfiprintf_r+0x512>
  403e22:	2b71      	cmp	r3, #113	; 0x71
  403e24:	d075      	beq.n	403f12 <_vfiprintf_r+0x26c>
  403e26:	dc13      	bgt.n	403e50 <_vfiprintf_r+0x1aa>
  403e28:	2b6f      	cmp	r3, #111	; 0x6f
  403e2a:	f000 80bf 	beq.w	403fac <_vfiprintf_r+0x306>
  403e2e:	2b70      	cmp	r3, #112	; 0x70
  403e30:	f040 81c2 	bne.w	4041b8 <_vfiprintf_r+0x512>
  403e34:	2330      	movs	r3, #48	; 0x30
  403e36:	48a0      	ldr	r0, [pc, #640]	; (4040b8 <_vfiprintf_r+0x412>)
  403e38:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  403e3c:	2378      	movs	r3, #120	; 0x78
  403e3e:	6834      	ldr	r4, [r6, #0]
  403e40:	2500      	movs	r5, #0
  403e42:	f047 0702 	orr.w	r7, r7, #2
  403e46:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  403e4a:	3604      	adds	r6, #4
  403e4c:	900a      	str	r0, [sp, #40]	; 0x28
  403e4e:	e12e      	b.n	4040ae <_vfiprintf_r+0x408>
  403e50:	2b75      	cmp	r3, #117	; 0x75
  403e52:	f000 80ee 	beq.w	404032 <_vfiprintf_r+0x38c>
  403e56:	2b78      	cmp	r3, #120	; 0x78
  403e58:	f000 8103 	beq.w	404062 <_vfiprintf_r+0x3bc>
  403e5c:	2b73      	cmp	r3, #115	; 0x73
  403e5e:	f040 81ab 	bne.w	4041b8 <_vfiprintf_r+0x512>
  403e62:	e0bf      	b.n	403fe4 <_vfiprintf_r+0x33e>
  403e64:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403e68:	e05e      	b.n	403f28 <_vfiprintf_r+0x282>
  403e6a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403e6e:	4c93      	ldr	r4, [pc, #588]	; (4040bc <_vfiprintf_r+0x416>)
  403e70:	e0fa      	b.n	404068 <_vfiprintf_r+0x3c2>
  403e72:	2a00      	cmp	r2, #0
  403e74:	bf08      	it	eq
  403e76:	2220      	moveq	r2, #32
  403e78:	e7a0      	b.n	403dbc <_vfiprintf_r+0x116>
  403e7a:	1d33      	adds	r3, r6, #4
  403e7c:	6836      	ldr	r6, [r6, #0]
  403e7e:	2e00      	cmp	r6, #0
  403e80:	9604      	str	r6, [sp, #16]
  403e82:	db01      	blt.n	403e88 <_vfiprintf_r+0x1e2>
  403e84:	461e      	mov	r6, r3
  403e86:	e799      	b.n	403dbc <_vfiprintf_r+0x116>
  403e88:	4275      	negs	r5, r6
  403e8a:	9504      	str	r5, [sp, #16]
  403e8c:	461e      	mov	r6, r3
  403e8e:	f047 0704 	orr.w	r7, r7, #4
  403e92:	e793      	b.n	403dbc <_vfiprintf_r+0x116>
  403e94:	9c02      	ldr	r4, [sp, #8]
  403e96:	7823      	ldrb	r3, [r4, #0]
  403e98:	1c61      	adds	r1, r4, #1
  403e9a:	2b2a      	cmp	r3, #42	; 0x2a
  403e9c:	d002      	beq.n	403ea4 <_vfiprintf_r+0x1fe>
  403e9e:	f04f 0a00 	mov.w	sl, #0
  403ea2:	e00a      	b.n	403eba <_vfiprintf_r+0x214>
  403ea4:	f8d6 a000 	ldr.w	sl, [r6]
  403ea8:	1d33      	adds	r3, r6, #4
  403eaa:	f1ba 0f00 	cmp.w	sl, #0
  403eae:	461e      	mov	r6, r3
  403eb0:	9102      	str	r1, [sp, #8]
  403eb2:	da83      	bge.n	403dbc <_vfiprintf_r+0x116>
  403eb4:	f04f 3aff 	mov.w	sl, #4294967295
  403eb8:	e780      	b.n	403dbc <_vfiprintf_r+0x116>
  403eba:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403ebe:	2809      	cmp	r0, #9
  403ec0:	d805      	bhi.n	403ece <_vfiprintf_r+0x228>
  403ec2:	230a      	movs	r3, #10
  403ec4:	fb03 0a0a 	mla	sl, r3, sl, r0
  403ec8:	f811 3b01 	ldrb.w	r3, [r1], #1
  403ecc:	e7f5      	b.n	403eba <_vfiprintf_r+0x214>
  403ece:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  403ed2:	9102      	str	r1, [sp, #8]
  403ed4:	e762      	b.n	403d9c <_vfiprintf_r+0xf6>
  403ed6:	2500      	movs	r5, #0
  403ed8:	9504      	str	r5, [sp, #16]
  403eda:	9c04      	ldr	r4, [sp, #16]
  403edc:	3b30      	subs	r3, #48	; 0x30
  403ede:	210a      	movs	r1, #10
  403ee0:	fb01 3404 	mla	r4, r1, r4, r3
  403ee4:	9902      	ldr	r1, [sp, #8]
  403ee6:	9404      	str	r4, [sp, #16]
  403ee8:	f811 3b01 	ldrb.w	r3, [r1], #1
  403eec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403ef0:	2809      	cmp	r0, #9
  403ef2:	d8ee      	bhi.n	403ed2 <_vfiprintf_r+0x22c>
  403ef4:	9102      	str	r1, [sp, #8]
  403ef6:	e7f0      	b.n	403eda <_vfiprintf_r+0x234>
  403ef8:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  403efc:	e75e      	b.n	403dbc <_vfiprintf_r+0x116>
  403efe:	9d02      	ldr	r5, [sp, #8]
  403f00:	782b      	ldrb	r3, [r5, #0]
  403f02:	2b6c      	cmp	r3, #108	; 0x6c
  403f04:	d102      	bne.n	403f0c <_vfiprintf_r+0x266>
  403f06:	3501      	adds	r5, #1
  403f08:	9502      	str	r5, [sp, #8]
  403f0a:	e002      	b.n	403f12 <_vfiprintf_r+0x26c>
  403f0c:	f047 0710 	orr.w	r7, r7, #16
  403f10:	e754      	b.n	403dbc <_vfiprintf_r+0x116>
  403f12:	f047 0720 	orr.w	r7, r7, #32
  403f16:	e751      	b.n	403dbc <_vfiprintf_r+0x116>
  403f18:	6833      	ldr	r3, [r6, #0]
  403f1a:	2500      	movs	r5, #0
  403f1c:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  403f20:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403f24:	3604      	adds	r6, #4
  403f26:	e151      	b.n	4041cc <_vfiprintf_r+0x526>
  403f28:	06ba      	lsls	r2, r7, #26
  403f2a:	d507      	bpl.n	403f3c <_vfiprintf_r+0x296>
  403f2c:	3607      	adds	r6, #7
  403f2e:	f026 0307 	bic.w	r3, r6, #7
  403f32:	f103 0608 	add.w	r6, r3, #8
  403f36:	e9d3 4500 	ldrd	r4, r5, [r3]
  403f3a:	e00d      	b.n	403f58 <_vfiprintf_r+0x2b2>
  403f3c:	f017 0f10 	tst.w	r7, #16
  403f40:	f106 0304 	add.w	r3, r6, #4
  403f44:	d001      	beq.n	403f4a <_vfiprintf_r+0x2a4>
  403f46:	6834      	ldr	r4, [r6, #0]
  403f48:	e004      	b.n	403f54 <_vfiprintf_r+0x2ae>
  403f4a:	6834      	ldr	r4, [r6, #0]
  403f4c:	f017 0f40 	tst.w	r7, #64	; 0x40
  403f50:	bf18      	it	ne
  403f52:	b224      	sxthne	r4, r4
  403f54:	17e5      	asrs	r5, r4, #31
  403f56:	461e      	mov	r6, r3
  403f58:	2c00      	cmp	r4, #0
  403f5a:	f175 0000 	sbcs.w	r0, r5, #0
  403f5e:	f280 80af 	bge.w	4040c0 <_vfiprintf_r+0x41a>
  403f62:	232d      	movs	r3, #45	; 0x2d
  403f64:	4264      	negs	r4, r4
  403f66:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403f6a:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403f6e:	e0a7      	b.n	4040c0 <_vfiprintf_r+0x41a>
  403f70:	f017 0f20 	tst.w	r7, #32
  403f74:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403f78:	f106 0104 	add.w	r1, r6, #4
  403f7c:	d007      	beq.n	403f8e <_vfiprintf_r+0x2e8>
  403f7e:	9c05      	ldr	r4, [sp, #20]
  403f80:	6830      	ldr	r0, [r6, #0]
  403f82:	17e5      	asrs	r5, r4, #31
  403f84:	4622      	mov	r2, r4
  403f86:	462b      	mov	r3, r5
  403f88:	e9c0 2300 	strd	r2, r3, [r0]
  403f8c:	e00a      	b.n	403fa4 <_vfiprintf_r+0x2fe>
  403f8e:	06fb      	lsls	r3, r7, #27
  403f90:	d405      	bmi.n	403f9e <_vfiprintf_r+0x2f8>
  403f92:	067f      	lsls	r7, r7, #25
  403f94:	d503      	bpl.n	403f9e <_vfiprintf_r+0x2f8>
  403f96:	6833      	ldr	r3, [r6, #0]
  403f98:	9c05      	ldr	r4, [sp, #20]
  403f9a:	801c      	strh	r4, [r3, #0]
  403f9c:	e002      	b.n	403fa4 <_vfiprintf_r+0x2fe>
  403f9e:	6833      	ldr	r3, [r6, #0]
  403fa0:	9d05      	ldr	r5, [sp, #20]
  403fa2:	601d      	str	r5, [r3, #0]
  403fa4:	460e      	mov	r6, r1
  403fa6:	e6c3      	b.n	403d30 <_vfiprintf_r+0x8a>
  403fa8:	f047 0710 	orr.w	r7, r7, #16
  403fac:	f017 0320 	ands.w	r3, r7, #32
  403fb0:	d008      	beq.n	403fc4 <_vfiprintf_r+0x31e>
  403fb2:	3607      	adds	r6, #7
  403fb4:	f026 0307 	bic.w	r3, r6, #7
  403fb8:	f103 0608 	add.w	r6, r3, #8
  403fbc:	e9d3 4500 	ldrd	r4, r5, [r3]
  403fc0:	2300      	movs	r3, #0
  403fc2:	e075      	b.n	4040b0 <_vfiprintf_r+0x40a>
  403fc4:	f017 0110 	ands.w	r1, r7, #16
  403fc8:	f106 0204 	add.w	r2, r6, #4
  403fcc:	d106      	bne.n	403fdc <_vfiprintf_r+0x336>
  403fce:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  403fd2:	d003      	beq.n	403fdc <_vfiprintf_r+0x336>
  403fd4:	8834      	ldrh	r4, [r6, #0]
  403fd6:	2500      	movs	r5, #0
  403fd8:	4616      	mov	r6, r2
  403fda:	e7f1      	b.n	403fc0 <_vfiprintf_r+0x31a>
  403fdc:	6834      	ldr	r4, [r6, #0]
  403fde:	2500      	movs	r5, #0
  403fe0:	4616      	mov	r6, r2
  403fe2:	e065      	b.n	4040b0 <_vfiprintf_r+0x40a>
  403fe4:	f8d6 9000 	ldr.w	r9, [r6]
  403fe8:	2300      	movs	r3, #0
  403fea:	459a      	cmp	sl, r3
  403fec:	f106 0604 	add.w	r6, r6, #4
  403ff0:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403ff4:	4648      	mov	r0, r9
  403ff6:	db11      	blt.n	40401c <_vfiprintf_r+0x376>
  403ff8:	4619      	mov	r1, r3
  403ffa:	4652      	mov	r2, sl
  403ffc:	f8cd c004 	str.w	ip, [sp, #4]
  404000:	f002 f8b8 	bl	406174 <memchr>
  404004:	f8dd c004 	ldr.w	ip, [sp, #4]
  404008:	2800      	cmp	r0, #0
  40400a:	f000 80e4 	beq.w	4041d6 <_vfiprintf_r+0x530>
  40400e:	ebc9 0000 	rsb	r0, r9, r0
  404012:	4550      	cmp	r0, sl
  404014:	bfb8      	it	lt
  404016:	4682      	movlt	sl, r0
  404018:	2500      	movs	r5, #0
  40401a:	e0dd      	b.n	4041d8 <_vfiprintf_r+0x532>
  40401c:	f8cd c004 	str.w	ip, [sp, #4]
  404020:	f7fe fe6e 	bl	402d00 <strlen>
  404024:	2500      	movs	r5, #0
  404026:	4682      	mov	sl, r0
  404028:	f8dd c004 	ldr.w	ip, [sp, #4]
  40402c:	e0d4      	b.n	4041d8 <_vfiprintf_r+0x532>
  40402e:	f047 0710 	orr.w	r7, r7, #16
  404032:	06bd      	lsls	r5, r7, #26
  404034:	d507      	bpl.n	404046 <_vfiprintf_r+0x3a0>
  404036:	3607      	adds	r6, #7
  404038:	f026 0307 	bic.w	r3, r6, #7
  40403c:	f103 0608 	add.w	r6, r3, #8
  404040:	e9d3 4500 	ldrd	r4, r5, [r3]
  404044:	e00b      	b.n	40405e <_vfiprintf_r+0x3b8>
  404046:	f017 0f10 	tst.w	r7, #16
  40404a:	f106 0304 	add.w	r3, r6, #4
  40404e:	d103      	bne.n	404058 <_vfiprintf_r+0x3b2>
  404050:	067c      	lsls	r4, r7, #25
  404052:	d501      	bpl.n	404058 <_vfiprintf_r+0x3b2>
  404054:	8834      	ldrh	r4, [r6, #0]
  404056:	e000      	b.n	40405a <_vfiprintf_r+0x3b4>
  404058:	6834      	ldr	r4, [r6, #0]
  40405a:	2500      	movs	r5, #0
  40405c:	461e      	mov	r6, r3
  40405e:	2301      	movs	r3, #1
  404060:	e026      	b.n	4040b0 <_vfiprintf_r+0x40a>
  404062:	4c15      	ldr	r4, [pc, #84]	; (4040b8 <_vfiprintf_r+0x412>)
  404064:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404068:	06b8      	lsls	r0, r7, #26
  40406a:	940a      	str	r4, [sp, #40]	; 0x28
  40406c:	d507      	bpl.n	40407e <_vfiprintf_r+0x3d8>
  40406e:	3607      	adds	r6, #7
  404070:	f026 0207 	bic.w	r2, r6, #7
  404074:	f102 0608 	add.w	r6, r2, #8
  404078:	e9d2 4500 	ldrd	r4, r5, [r2]
  40407c:	e00b      	b.n	404096 <_vfiprintf_r+0x3f0>
  40407e:	f017 0f10 	tst.w	r7, #16
  404082:	f106 0204 	add.w	r2, r6, #4
  404086:	d103      	bne.n	404090 <_vfiprintf_r+0x3ea>
  404088:	0679      	lsls	r1, r7, #25
  40408a:	d501      	bpl.n	404090 <_vfiprintf_r+0x3ea>
  40408c:	8834      	ldrh	r4, [r6, #0]
  40408e:	e000      	b.n	404092 <_vfiprintf_r+0x3ec>
  404090:	6834      	ldr	r4, [r6, #0]
  404092:	2500      	movs	r5, #0
  404094:	4616      	mov	r6, r2
  404096:	07fa      	lsls	r2, r7, #31
  404098:	d509      	bpl.n	4040ae <_vfiprintf_r+0x408>
  40409a:	ea54 0005 	orrs.w	r0, r4, r5
  40409e:	d006      	beq.n	4040ae <_vfiprintf_r+0x408>
  4040a0:	2230      	movs	r2, #48	; 0x30
  4040a2:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4040a6:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4040aa:	f047 0702 	orr.w	r7, r7, #2
  4040ae:	2302      	movs	r3, #2
  4040b0:	2200      	movs	r2, #0
  4040b2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4040b6:	e004      	b.n	4040c2 <_vfiprintf_r+0x41c>
  4040b8:	004089ed 	.word	0x004089ed
  4040bc:	004089dc 	.word	0x004089dc
  4040c0:	2301      	movs	r3, #1
  4040c2:	f1ba 0f00 	cmp.w	sl, #0
  4040c6:	bfa8      	it	ge
  4040c8:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  4040cc:	ea54 0105 	orrs.w	r1, r4, r5
  4040d0:	d102      	bne.n	4040d8 <_vfiprintf_r+0x432>
  4040d2:	f1ba 0f00 	cmp.w	sl, #0
  4040d6:	d05e      	beq.n	404196 <_vfiprintf_r+0x4f0>
  4040d8:	2b01      	cmp	r3, #1
  4040da:	d01f      	beq.n	40411c <_vfiprintf_r+0x476>
  4040dc:	2b02      	cmp	r3, #2
  4040de:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  4040e2:	d045      	beq.n	404170 <_vfiprintf_r+0x4ca>
  4040e4:	08e0      	lsrs	r0, r4, #3
  4040e6:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  4040ea:	08e8      	lsrs	r0, r5, #3
  4040ec:	f004 0207 	and.w	r2, r4, #7
  4040f0:	9106      	str	r1, [sp, #24]
  4040f2:	9007      	str	r0, [sp, #28]
  4040f4:	3230      	adds	r2, #48	; 0x30
  4040f6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  4040fa:	ea54 0105 	orrs.w	r1, r4, r5
  4040fe:	4699      	mov	r9, r3
  404100:	701a      	strb	r2, [r3, #0]
  404102:	f103 33ff 	add.w	r3, r3, #4294967295
  404106:	d1ed      	bne.n	4040e4 <_vfiprintf_r+0x43e>
  404108:	07f8      	lsls	r0, r7, #31
  40410a:	4649      	mov	r1, r9
  40410c:	d54e      	bpl.n	4041ac <_vfiprintf_r+0x506>
  40410e:	2a30      	cmp	r2, #48	; 0x30
  404110:	d04c      	beq.n	4041ac <_vfiprintf_r+0x506>
  404112:	4699      	mov	r9, r3
  404114:	2330      	movs	r3, #48	; 0x30
  404116:	f801 3c01 	strb.w	r3, [r1, #-1]
  40411a:	e047      	b.n	4041ac <_vfiprintf_r+0x506>
  40411c:	2d00      	cmp	r5, #0
  40411e:	bf08      	it	eq
  404120:	2c0a      	cmpeq	r4, #10
  404122:	d205      	bcs.n	404130 <_vfiprintf_r+0x48a>
  404124:	3430      	adds	r4, #48	; 0x30
  404126:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  40412a:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  40412e:	e03d      	b.n	4041ac <_vfiprintf_r+0x506>
  404130:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  404134:	9203      	str	r2, [sp, #12]
  404136:	4620      	mov	r0, r4
  404138:	4629      	mov	r1, r5
  40413a:	220a      	movs	r2, #10
  40413c:	2300      	movs	r3, #0
  40413e:	f8cd c004 	str.w	ip, [sp, #4]
  404142:	f003 fd4f 	bl	407be4 <__aeabi_uldivmod>
  404146:	9b03      	ldr	r3, [sp, #12]
  404148:	3230      	adds	r2, #48	; 0x30
  40414a:	f803 2901 	strb.w	r2, [r3], #-1
  40414e:	4620      	mov	r0, r4
  404150:	4629      	mov	r1, r5
  404152:	f8dd 900c 	ldr.w	r9, [sp, #12]
  404156:	220a      	movs	r2, #10
  404158:	9303      	str	r3, [sp, #12]
  40415a:	2300      	movs	r3, #0
  40415c:	f003 fd42 	bl	407be4 <__aeabi_uldivmod>
  404160:	4604      	mov	r4, r0
  404162:	460d      	mov	r5, r1
  404164:	ea54 0005 	orrs.w	r0, r4, r5
  404168:	f8dd c004 	ldr.w	ip, [sp, #4]
  40416c:	d1e3      	bne.n	404136 <_vfiprintf_r+0x490>
  40416e:	e01d      	b.n	4041ac <_vfiprintf_r+0x506>
  404170:	990a      	ldr	r1, [sp, #40]	; 0x28
  404172:	f004 020f 	and.w	r2, r4, #15
  404176:	5c8a      	ldrb	r2, [r1, r2]
  404178:	4699      	mov	r9, r3
  40417a:	f803 2901 	strb.w	r2, [r3], #-1
  40417e:	0922      	lsrs	r2, r4, #4
  404180:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  404184:	0929      	lsrs	r1, r5, #4
  404186:	9008      	str	r0, [sp, #32]
  404188:	9109      	str	r1, [sp, #36]	; 0x24
  40418a:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  40418e:	ea54 0205 	orrs.w	r2, r4, r5
  404192:	d1ed      	bne.n	404170 <_vfiprintf_r+0x4ca>
  404194:	e00a      	b.n	4041ac <_vfiprintf_r+0x506>
  404196:	b93b      	cbnz	r3, 4041a8 <_vfiprintf_r+0x502>
  404198:	07f9      	lsls	r1, r7, #31
  40419a:	d505      	bpl.n	4041a8 <_vfiprintf_r+0x502>
  40419c:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4041a0:	2330      	movs	r3, #48	; 0x30
  4041a2:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4041a6:	e001      	b.n	4041ac <_vfiprintf_r+0x506>
  4041a8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4041ac:	4655      	mov	r5, sl
  4041ae:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  4041b2:	ebc9 0a0a 	rsb	sl, r9, sl
  4041b6:	e00f      	b.n	4041d8 <_vfiprintf_r+0x532>
  4041b8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4041bc:	2b00      	cmp	r3, #0
  4041be:	f000 8171 	beq.w	4044a4 <_vfiprintf_r+0x7fe>
  4041c2:	2500      	movs	r5, #0
  4041c4:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4041c8:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4041cc:	f04f 0a01 	mov.w	sl, #1
  4041d0:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  4041d4:	e000      	b.n	4041d8 <_vfiprintf_r+0x532>
  4041d6:	4605      	mov	r5, r0
  4041d8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4041dc:	45aa      	cmp	sl, r5
  4041de:	bfac      	ite	ge
  4041e0:	4654      	movge	r4, sl
  4041e2:	462c      	movlt	r4, r5
  4041e4:	b103      	cbz	r3, 4041e8 <_vfiprintf_r+0x542>
  4041e6:	3401      	adds	r4, #1
  4041e8:	f017 0302 	ands.w	r3, r7, #2
  4041ec:	9303      	str	r3, [sp, #12]
  4041ee:	bf18      	it	ne
  4041f0:	3402      	addne	r4, #2
  4041f2:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  4041f6:	930b      	str	r3, [sp, #44]	; 0x2c
  4041f8:	d13b      	bne.n	404272 <_vfiprintf_r+0x5cc>
  4041fa:	9804      	ldr	r0, [sp, #16]
  4041fc:	1b03      	subs	r3, r0, r4
  4041fe:	2b00      	cmp	r3, #0
  404200:	dd37      	ble.n	404272 <_vfiprintf_r+0x5cc>
  404202:	4aa6      	ldr	r2, [pc, #664]	; (40449c <_vfiprintf_r+0x7f6>)
  404204:	2b10      	cmp	r3, #16
  404206:	f8cc 2000 	str.w	r2, [ip]
  40420a:	dd1b      	ble.n	404244 <_vfiprintf_r+0x59e>
  40420c:	2210      	movs	r2, #16
  40420e:	f8cc 2004 	str.w	r2, [ip, #4]
  404212:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404214:	3210      	adds	r2, #16
  404216:	9211      	str	r2, [sp, #68]	; 0x44
  404218:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40421a:	3201      	adds	r2, #1
  40421c:	2a07      	cmp	r2, #7
  40421e:	9210      	str	r2, [sp, #64]	; 0x40
  404220:	dc02      	bgt.n	404228 <_vfiprintf_r+0x582>
  404222:	f10c 0c08 	add.w	ip, ip, #8
  404226:	e00b      	b.n	404240 <_vfiprintf_r+0x59a>
  404228:	4658      	mov	r0, fp
  40422a:	4641      	mov	r1, r8
  40422c:	aa0f      	add	r2, sp, #60	; 0x3c
  40422e:	9301      	str	r3, [sp, #4]
  404230:	f7ff fd06 	bl	403c40 <__sprint_r>
  404234:	9b01      	ldr	r3, [sp, #4]
  404236:	2800      	cmp	r0, #0
  404238:	f040 813b 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  40423c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404240:	3b10      	subs	r3, #16
  404242:	e7de      	b.n	404202 <_vfiprintf_r+0x55c>
  404244:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404246:	f8cc 3004 	str.w	r3, [ip, #4]
  40424a:	4413      	add	r3, r2
  40424c:	9311      	str	r3, [sp, #68]	; 0x44
  40424e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404250:	3301      	adds	r3, #1
  404252:	2b07      	cmp	r3, #7
  404254:	9310      	str	r3, [sp, #64]	; 0x40
  404256:	dc02      	bgt.n	40425e <_vfiprintf_r+0x5b8>
  404258:	f10c 0c08 	add.w	ip, ip, #8
  40425c:	e009      	b.n	404272 <_vfiprintf_r+0x5cc>
  40425e:	4658      	mov	r0, fp
  404260:	4641      	mov	r1, r8
  404262:	aa0f      	add	r2, sp, #60	; 0x3c
  404264:	f7ff fcec 	bl	403c40 <__sprint_r>
  404268:	2800      	cmp	r0, #0
  40426a:	f040 8122 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  40426e:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404272:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  404276:	b1db      	cbz	r3, 4042b0 <_vfiprintf_r+0x60a>
  404278:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  40427c:	f8cc 3000 	str.w	r3, [ip]
  404280:	2301      	movs	r3, #1
  404282:	f8cc 3004 	str.w	r3, [ip, #4]
  404286:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404288:	3301      	adds	r3, #1
  40428a:	9311      	str	r3, [sp, #68]	; 0x44
  40428c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40428e:	3301      	adds	r3, #1
  404290:	2b07      	cmp	r3, #7
  404292:	9310      	str	r3, [sp, #64]	; 0x40
  404294:	dc02      	bgt.n	40429c <_vfiprintf_r+0x5f6>
  404296:	f10c 0c08 	add.w	ip, ip, #8
  40429a:	e009      	b.n	4042b0 <_vfiprintf_r+0x60a>
  40429c:	4658      	mov	r0, fp
  40429e:	4641      	mov	r1, r8
  4042a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4042a2:	f7ff fccd 	bl	403c40 <__sprint_r>
  4042a6:	2800      	cmp	r0, #0
  4042a8:	f040 8103 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  4042ac:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4042b0:	9b03      	ldr	r3, [sp, #12]
  4042b2:	b1d3      	cbz	r3, 4042ea <_vfiprintf_r+0x644>
  4042b4:	ab0e      	add	r3, sp, #56	; 0x38
  4042b6:	f8cc 3000 	str.w	r3, [ip]
  4042ba:	2302      	movs	r3, #2
  4042bc:	f8cc 3004 	str.w	r3, [ip, #4]
  4042c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4042c2:	3302      	adds	r3, #2
  4042c4:	9311      	str	r3, [sp, #68]	; 0x44
  4042c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4042c8:	3301      	adds	r3, #1
  4042ca:	2b07      	cmp	r3, #7
  4042cc:	9310      	str	r3, [sp, #64]	; 0x40
  4042ce:	dc02      	bgt.n	4042d6 <_vfiprintf_r+0x630>
  4042d0:	f10c 0c08 	add.w	ip, ip, #8
  4042d4:	e009      	b.n	4042ea <_vfiprintf_r+0x644>
  4042d6:	4658      	mov	r0, fp
  4042d8:	4641      	mov	r1, r8
  4042da:	aa0f      	add	r2, sp, #60	; 0x3c
  4042dc:	f7ff fcb0 	bl	403c40 <__sprint_r>
  4042e0:	2800      	cmp	r0, #0
  4042e2:	f040 80e6 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  4042e6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4042ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042ec:	2b80      	cmp	r3, #128	; 0x80
  4042ee:	d13f      	bne.n	404370 <_vfiprintf_r+0x6ca>
  4042f0:	9b04      	ldr	r3, [sp, #16]
  4042f2:	1b1b      	subs	r3, r3, r4
  4042f4:	2b00      	cmp	r3, #0
  4042f6:	9303      	str	r3, [sp, #12]
  4042f8:	dd3a      	ble.n	404370 <_vfiprintf_r+0x6ca>
  4042fa:	9b03      	ldr	r3, [sp, #12]
  4042fc:	2b10      	cmp	r3, #16
  4042fe:	4b68      	ldr	r3, [pc, #416]	; (4044a0 <_vfiprintf_r+0x7fa>)
  404300:	f8cc 3000 	str.w	r3, [ip]
  404304:	dd1b      	ble.n	40433e <_vfiprintf_r+0x698>
  404306:	2310      	movs	r3, #16
  404308:	f8cc 3004 	str.w	r3, [ip, #4]
  40430c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40430e:	3310      	adds	r3, #16
  404310:	9311      	str	r3, [sp, #68]	; 0x44
  404312:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404314:	3301      	adds	r3, #1
  404316:	2b07      	cmp	r3, #7
  404318:	9310      	str	r3, [sp, #64]	; 0x40
  40431a:	dc02      	bgt.n	404322 <_vfiprintf_r+0x67c>
  40431c:	f10c 0c08 	add.w	ip, ip, #8
  404320:	e009      	b.n	404336 <_vfiprintf_r+0x690>
  404322:	4658      	mov	r0, fp
  404324:	4641      	mov	r1, r8
  404326:	aa0f      	add	r2, sp, #60	; 0x3c
  404328:	f7ff fc8a 	bl	403c40 <__sprint_r>
  40432c:	2800      	cmp	r0, #0
  40432e:	f040 80c0 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  404332:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404336:	9b03      	ldr	r3, [sp, #12]
  404338:	3b10      	subs	r3, #16
  40433a:	9303      	str	r3, [sp, #12]
  40433c:	e7dd      	b.n	4042fa <_vfiprintf_r+0x654>
  40433e:	9b03      	ldr	r3, [sp, #12]
  404340:	9803      	ldr	r0, [sp, #12]
  404342:	f8cc 3004 	str.w	r3, [ip, #4]
  404346:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404348:	4403      	add	r3, r0
  40434a:	9311      	str	r3, [sp, #68]	; 0x44
  40434c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40434e:	3301      	adds	r3, #1
  404350:	2b07      	cmp	r3, #7
  404352:	9310      	str	r3, [sp, #64]	; 0x40
  404354:	dc02      	bgt.n	40435c <_vfiprintf_r+0x6b6>
  404356:	f10c 0c08 	add.w	ip, ip, #8
  40435a:	e009      	b.n	404370 <_vfiprintf_r+0x6ca>
  40435c:	4658      	mov	r0, fp
  40435e:	4641      	mov	r1, r8
  404360:	aa0f      	add	r2, sp, #60	; 0x3c
  404362:	f7ff fc6d 	bl	403c40 <__sprint_r>
  404366:	2800      	cmp	r0, #0
  404368:	f040 80a3 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  40436c:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404370:	ebca 0505 	rsb	r5, sl, r5
  404374:	2d00      	cmp	r5, #0
  404376:	dd34      	ble.n	4043e2 <_vfiprintf_r+0x73c>
  404378:	4b49      	ldr	r3, [pc, #292]	; (4044a0 <_vfiprintf_r+0x7fa>)
  40437a:	2d10      	cmp	r5, #16
  40437c:	f8cc 3000 	str.w	r3, [ip]
  404380:	dd19      	ble.n	4043b6 <_vfiprintf_r+0x710>
  404382:	2310      	movs	r3, #16
  404384:	f8cc 3004 	str.w	r3, [ip, #4]
  404388:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40438a:	3310      	adds	r3, #16
  40438c:	9311      	str	r3, [sp, #68]	; 0x44
  40438e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404390:	3301      	adds	r3, #1
  404392:	2b07      	cmp	r3, #7
  404394:	9310      	str	r3, [sp, #64]	; 0x40
  404396:	dc02      	bgt.n	40439e <_vfiprintf_r+0x6f8>
  404398:	f10c 0c08 	add.w	ip, ip, #8
  40439c:	e009      	b.n	4043b2 <_vfiprintf_r+0x70c>
  40439e:	4658      	mov	r0, fp
  4043a0:	4641      	mov	r1, r8
  4043a2:	aa0f      	add	r2, sp, #60	; 0x3c
  4043a4:	f7ff fc4c 	bl	403c40 <__sprint_r>
  4043a8:	2800      	cmp	r0, #0
  4043aa:	f040 8082 	bne.w	4044b2 <_vfiprintf_r+0x80c>
  4043ae:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4043b2:	3d10      	subs	r5, #16
  4043b4:	e7e0      	b.n	404378 <_vfiprintf_r+0x6d2>
  4043b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043b8:	f8cc 5004 	str.w	r5, [ip, #4]
  4043bc:	441d      	add	r5, r3
  4043be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4043c0:	9511      	str	r5, [sp, #68]	; 0x44
  4043c2:	3301      	adds	r3, #1
  4043c4:	2b07      	cmp	r3, #7
  4043c6:	9310      	str	r3, [sp, #64]	; 0x40
  4043c8:	dc02      	bgt.n	4043d0 <_vfiprintf_r+0x72a>
  4043ca:	f10c 0c08 	add.w	ip, ip, #8
  4043ce:	e008      	b.n	4043e2 <_vfiprintf_r+0x73c>
  4043d0:	4658      	mov	r0, fp
  4043d2:	4641      	mov	r1, r8
  4043d4:	aa0f      	add	r2, sp, #60	; 0x3c
  4043d6:	f7ff fc33 	bl	403c40 <__sprint_r>
  4043da:	2800      	cmp	r0, #0
  4043dc:	d169      	bne.n	4044b2 <_vfiprintf_r+0x80c>
  4043de:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4043e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043e4:	e88c 0600 	stmia.w	ip, {r9, sl}
  4043e8:	4453      	add	r3, sl
  4043ea:	9311      	str	r3, [sp, #68]	; 0x44
  4043ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4043ee:	3301      	adds	r3, #1
  4043f0:	2b07      	cmp	r3, #7
  4043f2:	9310      	str	r3, [sp, #64]	; 0x40
  4043f4:	dc02      	bgt.n	4043fc <_vfiprintf_r+0x756>
  4043f6:	f10c 0308 	add.w	r3, ip, #8
  4043fa:	e007      	b.n	40440c <_vfiprintf_r+0x766>
  4043fc:	4658      	mov	r0, fp
  4043fe:	4641      	mov	r1, r8
  404400:	aa0f      	add	r2, sp, #60	; 0x3c
  404402:	f7ff fc1d 	bl	403c40 <__sprint_r>
  404406:	2800      	cmp	r0, #0
  404408:	d153      	bne.n	4044b2 <_vfiprintf_r+0x80c>
  40440a:	ab1c      	add	r3, sp, #112	; 0x70
  40440c:	077a      	lsls	r2, r7, #29
  40440e:	d40a      	bmi.n	404426 <_vfiprintf_r+0x780>
  404410:	9d05      	ldr	r5, [sp, #20]
  404412:	9804      	ldr	r0, [sp, #16]
  404414:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404416:	4284      	cmp	r4, r0
  404418:	bfac      	ite	ge
  40441a:	192d      	addge	r5, r5, r4
  40441c:	182d      	addlt	r5, r5, r0
  40441e:	9505      	str	r5, [sp, #20]
  404420:	2b00      	cmp	r3, #0
  404422:	d035      	beq.n	404490 <_vfiprintf_r+0x7ea>
  404424:	e02e      	b.n	404484 <_vfiprintf_r+0x7de>
  404426:	9904      	ldr	r1, [sp, #16]
  404428:	1b0d      	subs	r5, r1, r4
  40442a:	2d00      	cmp	r5, #0
  40442c:	ddf0      	ble.n	404410 <_vfiprintf_r+0x76a>
  40442e:	4a1b      	ldr	r2, [pc, #108]	; (40449c <_vfiprintf_r+0x7f6>)
  404430:	2d10      	cmp	r5, #16
  404432:	601a      	str	r2, [r3, #0]
  404434:	dd15      	ble.n	404462 <_vfiprintf_r+0x7bc>
  404436:	2210      	movs	r2, #16
  404438:	605a      	str	r2, [r3, #4]
  40443a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40443c:	3210      	adds	r2, #16
  40443e:	9211      	str	r2, [sp, #68]	; 0x44
  404440:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404442:	3201      	adds	r2, #1
  404444:	2a07      	cmp	r2, #7
  404446:	9210      	str	r2, [sp, #64]	; 0x40
  404448:	dc01      	bgt.n	40444e <_vfiprintf_r+0x7a8>
  40444a:	3308      	adds	r3, #8
  40444c:	e007      	b.n	40445e <_vfiprintf_r+0x7b8>
  40444e:	4658      	mov	r0, fp
  404450:	4641      	mov	r1, r8
  404452:	aa0f      	add	r2, sp, #60	; 0x3c
  404454:	f7ff fbf4 	bl	403c40 <__sprint_r>
  404458:	2800      	cmp	r0, #0
  40445a:	d12a      	bne.n	4044b2 <_vfiprintf_r+0x80c>
  40445c:	ab1c      	add	r3, sp, #112	; 0x70
  40445e:	3d10      	subs	r5, #16
  404460:	e7e5      	b.n	40442e <_vfiprintf_r+0x788>
  404462:	605d      	str	r5, [r3, #4]
  404464:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404466:	441d      	add	r5, r3
  404468:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40446a:	9511      	str	r5, [sp, #68]	; 0x44
  40446c:	3301      	adds	r3, #1
  40446e:	2b07      	cmp	r3, #7
  404470:	9310      	str	r3, [sp, #64]	; 0x40
  404472:	ddcd      	ble.n	404410 <_vfiprintf_r+0x76a>
  404474:	4658      	mov	r0, fp
  404476:	4641      	mov	r1, r8
  404478:	aa0f      	add	r2, sp, #60	; 0x3c
  40447a:	f7ff fbe1 	bl	403c40 <__sprint_r>
  40447e:	2800      	cmp	r0, #0
  404480:	d0c6      	beq.n	404410 <_vfiprintf_r+0x76a>
  404482:	e016      	b.n	4044b2 <_vfiprintf_r+0x80c>
  404484:	4658      	mov	r0, fp
  404486:	4641      	mov	r1, r8
  404488:	aa0f      	add	r2, sp, #60	; 0x3c
  40448a:	f7ff fbd9 	bl	403c40 <__sprint_r>
  40448e:	b980      	cbnz	r0, 4044b2 <_vfiprintf_r+0x80c>
  404490:	2300      	movs	r3, #0
  404492:	9310      	str	r3, [sp, #64]	; 0x40
  404494:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  404498:	e44a      	b.n	403d30 <_vfiprintf_r+0x8a>
  40449a:	bf00      	nop
  40449c:	00408a00 	.word	0x00408a00
  4044a0:	00408a10 	.word	0x00408a10
  4044a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044a6:	b123      	cbz	r3, 4044b2 <_vfiprintf_r+0x80c>
  4044a8:	4658      	mov	r0, fp
  4044aa:	4641      	mov	r1, r8
  4044ac:	aa0f      	add	r2, sp, #60	; 0x3c
  4044ae:	f7ff fbc7 	bl	403c40 <__sprint_r>
  4044b2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4044b6:	065b      	lsls	r3, r3, #25
  4044b8:	f53f ac24 	bmi.w	403d04 <_vfiprintf_r+0x5e>
  4044bc:	9805      	ldr	r0, [sp, #20]
  4044be:	b02d      	add	sp, #180	; 0xb4
  4044c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004044c4 <vfiprintf>:
  4044c4:	b530      	push	{r4, r5, lr}
  4044c6:	4613      	mov	r3, r2
  4044c8:	4a04      	ldr	r2, [pc, #16]	; (4044dc <vfiprintf+0x18>)
  4044ca:	4605      	mov	r5, r0
  4044cc:	460c      	mov	r4, r1
  4044ce:	6810      	ldr	r0, [r2, #0]
  4044d0:	4629      	mov	r1, r5
  4044d2:	4622      	mov	r2, r4
  4044d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  4044d8:	f7ff bbe5 	b.w	403ca6 <_vfiprintf_r>
  4044dc:	200000e8 	.word	0x200000e8

004044e0 <__sbprintf>:
  4044e0:	b570      	push	{r4, r5, r6, lr}
  4044e2:	460c      	mov	r4, r1
  4044e4:	8989      	ldrh	r1, [r1, #12]
  4044e6:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4044ea:	f021 0102 	bic.w	r1, r1, #2
  4044ee:	f8ad 100c 	strh.w	r1, [sp, #12]
  4044f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4044f4:	4606      	mov	r6, r0
  4044f6:	9119      	str	r1, [sp, #100]	; 0x64
  4044f8:	89e1      	ldrh	r1, [r4, #14]
  4044fa:	f8ad 100e 	strh.w	r1, [sp, #14]
  4044fe:	69e1      	ldr	r1, [r4, #28]
  404500:	9107      	str	r1, [sp, #28]
  404502:	6a61      	ldr	r1, [r4, #36]	; 0x24
  404504:	9109      	str	r1, [sp, #36]	; 0x24
  404506:	a91a      	add	r1, sp, #104	; 0x68
  404508:	9100      	str	r1, [sp, #0]
  40450a:	9104      	str	r1, [sp, #16]
  40450c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404510:	9102      	str	r1, [sp, #8]
  404512:	9105      	str	r1, [sp, #20]
  404514:	2100      	movs	r1, #0
  404516:	9106      	str	r1, [sp, #24]
  404518:	4669      	mov	r1, sp
  40451a:	f7ff fbc4 	bl	403ca6 <_vfiprintf_r>
  40451e:	1e05      	subs	r5, r0, #0
  404520:	db07      	blt.n	404532 <__sbprintf+0x52>
  404522:	4630      	mov	r0, r6
  404524:	4669      	mov	r1, sp
  404526:	f000 ff46 	bl	4053b6 <_fflush_r>
  40452a:	2800      	cmp	r0, #0
  40452c:	bf18      	it	ne
  40452e:	f04f 35ff 	movne.w	r5, #4294967295
  404532:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404536:	065b      	lsls	r3, r3, #25
  404538:	d503      	bpl.n	404542 <__sbprintf+0x62>
  40453a:	89a3      	ldrh	r3, [r4, #12]
  40453c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404540:	81a3      	strh	r3, [r4, #12]
  404542:	4628      	mov	r0, r5
  404544:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404548:	bd70      	pop	{r4, r5, r6, pc}
  40454a:	bf00      	nop

0040454c <__swsetup_r>:
  40454c:	b538      	push	{r3, r4, r5, lr}
  40454e:	4b2b      	ldr	r3, [pc, #172]	; (4045fc <__swsetup_r+0xb0>)
  404550:	4605      	mov	r5, r0
  404552:	6818      	ldr	r0, [r3, #0]
  404554:	460c      	mov	r4, r1
  404556:	b118      	cbz	r0, 404560 <__swsetup_r+0x14>
  404558:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40455a:	b90b      	cbnz	r3, 404560 <__swsetup_r+0x14>
  40455c:	f000 ff74 	bl	405448 <__sinit>
  404560:	89a2      	ldrh	r2, [r4, #12]
  404562:	b293      	uxth	r3, r2
  404564:	0718      	lsls	r0, r3, #28
  404566:	d420      	bmi.n	4045aa <__swsetup_r+0x5e>
  404568:	06d9      	lsls	r1, r3, #27
  40456a:	d405      	bmi.n	404578 <__swsetup_r+0x2c>
  40456c:	2309      	movs	r3, #9
  40456e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404572:	602b      	str	r3, [r5, #0]
  404574:	81a2      	strh	r2, [r4, #12]
  404576:	e03b      	b.n	4045f0 <__swsetup_r+0xa4>
  404578:	0758      	lsls	r0, r3, #29
  40457a:	d512      	bpl.n	4045a2 <__swsetup_r+0x56>
  40457c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40457e:	b141      	cbz	r1, 404592 <__swsetup_r+0x46>
  404580:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404584:	4299      	cmp	r1, r3
  404586:	d002      	beq.n	40458e <__swsetup_r+0x42>
  404588:	4628      	mov	r0, r5
  40458a:	f001 f8f7 	bl	40577c <_free_r>
  40458e:	2300      	movs	r3, #0
  404590:	6323      	str	r3, [r4, #48]	; 0x30
  404592:	89a3      	ldrh	r3, [r4, #12]
  404594:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  404598:	81a3      	strh	r3, [r4, #12]
  40459a:	2300      	movs	r3, #0
  40459c:	6063      	str	r3, [r4, #4]
  40459e:	6923      	ldr	r3, [r4, #16]
  4045a0:	6023      	str	r3, [r4, #0]
  4045a2:	89a3      	ldrh	r3, [r4, #12]
  4045a4:	f043 0308 	orr.w	r3, r3, #8
  4045a8:	81a3      	strh	r3, [r4, #12]
  4045aa:	6923      	ldr	r3, [r4, #16]
  4045ac:	b94b      	cbnz	r3, 4045c2 <__swsetup_r+0x76>
  4045ae:	89a3      	ldrh	r3, [r4, #12]
  4045b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
  4045b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4045b8:	d003      	beq.n	4045c2 <__swsetup_r+0x76>
  4045ba:	4628      	mov	r0, r5
  4045bc:	4621      	mov	r1, r4
  4045be:	f001 fb5d 	bl	405c7c <__smakebuf_r>
  4045c2:	89a3      	ldrh	r3, [r4, #12]
  4045c4:	f013 0201 	ands.w	r2, r3, #1
  4045c8:	d005      	beq.n	4045d6 <__swsetup_r+0x8a>
  4045ca:	2200      	movs	r2, #0
  4045cc:	60a2      	str	r2, [r4, #8]
  4045ce:	6962      	ldr	r2, [r4, #20]
  4045d0:	4252      	negs	r2, r2
  4045d2:	61a2      	str	r2, [r4, #24]
  4045d4:	e003      	b.n	4045de <__swsetup_r+0x92>
  4045d6:	0799      	lsls	r1, r3, #30
  4045d8:	bf58      	it	pl
  4045da:	6962      	ldrpl	r2, [r4, #20]
  4045dc:	60a2      	str	r2, [r4, #8]
  4045de:	6922      	ldr	r2, [r4, #16]
  4045e0:	b94a      	cbnz	r2, 4045f6 <__swsetup_r+0xaa>
  4045e2:	f003 0080 	and.w	r0, r3, #128	; 0x80
  4045e6:	b280      	uxth	r0, r0
  4045e8:	b130      	cbz	r0, 4045f8 <__swsetup_r+0xac>
  4045ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4045ee:	81a3      	strh	r3, [r4, #12]
  4045f0:	f04f 30ff 	mov.w	r0, #4294967295
  4045f4:	bd38      	pop	{r3, r4, r5, pc}
  4045f6:	2000      	movs	r0, #0
  4045f8:	bd38      	pop	{r3, r4, r5, pc}
  4045fa:	bf00      	nop
  4045fc:	200000e8 	.word	0x200000e8

00404600 <register_fini>:
  404600:	4b02      	ldr	r3, [pc, #8]	; (40460c <register_fini+0xc>)
  404602:	b113      	cbz	r3, 40460a <register_fini+0xa>
  404604:	4802      	ldr	r0, [pc, #8]	; (404610 <register_fini+0x10>)
  404606:	f000 b805 	b.w	404614 <atexit>
  40460a:	4770      	bx	lr
  40460c:	00000000 	.word	0x00000000
  404610:	004055dd 	.word	0x004055dd

00404614 <atexit>:
  404614:	4601      	mov	r1, r0
  404616:	2000      	movs	r0, #0
  404618:	4602      	mov	r2, r0
  40461a:	4603      	mov	r3, r0
  40461c:	f003 b91c 	b.w	407858 <__register_exitproc>

00404620 <quorem>:
  404620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404624:	6903      	ldr	r3, [r0, #16]
  404626:	690c      	ldr	r4, [r1, #16]
  404628:	4680      	mov	r8, r0
  40462a:	42a3      	cmp	r3, r4
  40462c:	f2c0 8083 	blt.w	404736 <quorem+0x116>
  404630:	3c01      	subs	r4, #1
  404632:	00a2      	lsls	r2, r4, #2
  404634:	f101 0714 	add.w	r7, r1, #20
  404638:	f100 0514 	add.w	r5, r0, #20
  40463c:	4691      	mov	r9, r2
  40463e:	9200      	str	r2, [sp, #0]
  404640:	f857 6024 	ldr.w	r6, [r7, r4, lsl #2]
  404644:	442a      	add	r2, r5
  404646:	9201      	str	r2, [sp, #4]
  404648:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  40464c:	3601      	adds	r6, #1
  40464e:	fbb2 f6f6 	udiv	r6, r2, r6
  404652:	44b9      	add	r9, r7
  404654:	2e00      	cmp	r6, #0
  404656:	d03b      	beq.n	4046d0 <quorem+0xb0>
  404658:	f04f 0e00 	mov.w	lr, #0
  40465c:	463a      	mov	r2, r7
  40465e:	4628      	mov	r0, r5
  404660:	46f3      	mov	fp, lr
  404662:	f852 cb04 	ldr.w	ip, [r2], #4
  404666:	6803      	ldr	r3, [r0, #0]
  404668:	fa1f fa8c 	uxth.w	sl, ip
  40466c:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  404670:	fb0a ea06 	mla	sl, sl, r6, lr
  404674:	fb0c fc06 	mul.w	ip, ip, r6
  404678:	eb0c 4c1a 	add.w	ip, ip, sl, lsr #16
  40467c:	fa1f fa8a 	uxth.w	sl, sl
  404680:	ebca 0b0b 	rsb	fp, sl, fp
  404684:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
  404688:	fa1f fa83 	uxth.w	sl, r3
  40468c:	fa1f fc8c 	uxth.w	ip, ip
  404690:	44da      	add	sl, fp
  404692:	ebcc 4c13 	rsb	ip, ip, r3, lsr #16
  404696:	eb0c 4c2a 	add.w	ip, ip, sl, asr #16
  40469a:	fa1f fa8a 	uxth.w	sl, sl
  40469e:	ea4a 4a0c 	orr.w	sl, sl, ip, lsl #16
  4046a2:	454a      	cmp	r2, r9
  4046a4:	ea4f 4b2c 	mov.w	fp, ip, asr #16
  4046a8:	f840 ab04 	str.w	sl, [r0], #4
  4046ac:	d9d9      	bls.n	404662 <quorem+0x42>
  4046ae:	9a00      	ldr	r2, [sp, #0]
  4046b0:	58ab      	ldr	r3, [r5, r2]
  4046b2:	b96b      	cbnz	r3, 4046d0 <quorem+0xb0>
  4046b4:	9a01      	ldr	r2, [sp, #4]
  4046b6:	1f13      	subs	r3, r2, #4
  4046b8:	42ab      	cmp	r3, r5
  4046ba:	461a      	mov	r2, r3
  4046bc:	d802      	bhi.n	4046c4 <quorem+0xa4>
  4046be:	f8c8 4010 	str.w	r4, [r8, #16]
  4046c2:	e005      	b.n	4046d0 <quorem+0xb0>
  4046c4:	6812      	ldr	r2, [r2, #0]
  4046c6:	3b04      	subs	r3, #4
  4046c8:	2a00      	cmp	r2, #0
  4046ca:	d1f8      	bne.n	4046be <quorem+0x9e>
  4046cc:	3c01      	subs	r4, #1
  4046ce:	e7f3      	b.n	4046b8 <quorem+0x98>
  4046d0:	4640      	mov	r0, r8
  4046d2:	f001 ffae 	bl	406632 <__mcmp>
  4046d6:	2800      	cmp	r0, #0
  4046d8:	db2b      	blt.n	404732 <quorem+0x112>
  4046da:	3601      	adds	r6, #1
  4046dc:	462b      	mov	r3, r5
  4046de:	2000      	movs	r0, #0
  4046e0:	f857 cb04 	ldr.w	ip, [r7], #4
  4046e4:	681a      	ldr	r2, [r3, #0]
  4046e6:	fa1f f18c 	uxth.w	r1, ip
  4046ea:	1a41      	subs	r1, r0, r1
  4046ec:	fa1f fa82 	uxth.w	sl, r2
  4046f0:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  4046f4:	4451      	add	r1, sl
  4046f6:	ebcc 4212 	rsb	r2, ip, r2, lsr #16
  4046fa:	eb02 4221 	add.w	r2, r2, r1, asr #16
  4046fe:	b289      	uxth	r1, r1
  404700:	1410      	asrs	r0, r2, #16
  404702:	454f      	cmp	r7, r9
  404704:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
  404708:	f843 2b04 	str.w	r2, [r3], #4
  40470c:	d9e8      	bls.n	4046e0 <quorem+0xc0>
  40470e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
  404712:	eb05 0384 	add.w	r3, r5, r4, lsl #2
  404716:	b962      	cbnz	r2, 404732 <quorem+0x112>
  404718:	3b04      	subs	r3, #4
  40471a:	42ab      	cmp	r3, r5
  40471c:	461a      	mov	r2, r3
  40471e:	d802      	bhi.n	404726 <quorem+0x106>
  404720:	f8c8 4010 	str.w	r4, [r8, #16]
  404724:	e005      	b.n	404732 <quorem+0x112>
  404726:	6812      	ldr	r2, [r2, #0]
  404728:	3b04      	subs	r3, #4
  40472a:	2a00      	cmp	r2, #0
  40472c:	d1f8      	bne.n	404720 <quorem+0x100>
  40472e:	3c01      	subs	r4, #1
  404730:	e7f3      	b.n	40471a <quorem+0xfa>
  404732:	4630      	mov	r0, r6
  404734:	e000      	b.n	404738 <quorem+0x118>
  404736:	2000      	movs	r0, #0
  404738:	b003      	add	sp, #12
  40473a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040473e <_dtoa_r>:
  40473e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404742:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404744:	b09b      	sub	sp, #108	; 0x6c
  404746:	4682      	mov	sl, r0
  404748:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40474a:	e9cd 2304 	strd	r2, r3, [sp, #16]
  40474e:	b151      	cbz	r1, 404766 <_dtoa_r+0x28>
  404750:	6c43      	ldr	r3, [r0, #68]	; 0x44
  404752:	2201      	movs	r2, #1
  404754:	604b      	str	r3, [r1, #4]
  404756:	fa02 f303 	lsl.w	r3, r2, r3
  40475a:	608b      	str	r3, [r1, #8]
  40475c:	f001 fd64 	bl	406228 <_Bfree>
  404760:	2300      	movs	r3, #0
  404762:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
  404766:	9805      	ldr	r0, [sp, #20]
  404768:	2800      	cmp	r0, #0
  40476a:	da05      	bge.n	404778 <_dtoa_r+0x3a>
  40476c:	2301      	movs	r3, #1
  40476e:	f020 4100 	bic.w	r1, r0, #2147483648	; 0x80000000
  404772:	6023      	str	r3, [r4, #0]
  404774:	9105      	str	r1, [sp, #20]
  404776:	e001      	b.n	40477c <_dtoa_r+0x3e>
  404778:	2300      	movs	r3, #0
  40477a:	6023      	str	r3, [r4, #0]
  40477c:	9f05      	ldr	r7, [sp, #20]
  40477e:	4a9c      	ldr	r2, [pc, #624]	; (4049f0 <_dtoa_r+0x2b2>)
  404780:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
  404784:	0d1b      	lsrs	r3, r3, #20
  404786:	051b      	lsls	r3, r3, #20
  404788:	4293      	cmp	r3, r2
  40478a:	d11d      	bne.n	4047c8 <_dtoa_r+0x8a>
  40478c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40478e:	f242 730f 	movw	r3, #9999	; 0x270f
  404792:	6013      	str	r3, [r2, #0]
  404794:	9b04      	ldr	r3, [sp, #16]
  404796:	b943      	cbnz	r3, 4047aa <_dtoa_r+0x6c>
  404798:	4b96      	ldr	r3, [pc, #600]	; (4049f4 <_dtoa_r+0x2b6>)
  40479a:	4a97      	ldr	r2, [pc, #604]	; (4049f8 <_dtoa_r+0x2ba>)
  40479c:	f3c7 0013 	ubfx	r0, r7, #0, #20
  4047a0:	2800      	cmp	r0, #0
  4047a2:	bf0c      	ite	eq
  4047a4:	4610      	moveq	r0, r2
  4047a6:	4618      	movne	r0, r3
  4047a8:	e000      	b.n	4047ac <_dtoa_r+0x6e>
  4047aa:	4892      	ldr	r0, [pc, #584]	; (4049f4 <_dtoa_r+0x2b6>)
  4047ac:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4047ae:	2f00      	cmp	r7, #0
  4047b0:	f000 856f 	beq.w	405292 <_dtoa_r+0xb54>
  4047b4:	78c3      	ldrb	r3, [r0, #3]
  4047b6:	b113      	cbz	r3, 4047be <_dtoa_r+0x80>
  4047b8:	f100 0308 	add.w	r3, r0, #8
  4047bc:	e000      	b.n	4047c0 <_dtoa_r+0x82>
  4047be:	1cc3      	adds	r3, r0, #3
  4047c0:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4047c2:	603b      	str	r3, [r7, #0]
  4047c4:	f000 bd65 	b.w	405292 <_dtoa_r+0xb54>
  4047c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  4047cc:	2200      	movs	r2, #0
  4047ce:	4620      	mov	r0, r4
  4047d0:	4629      	mov	r1, r5
  4047d2:	2300      	movs	r3, #0
  4047d4:	f003 f9ac 	bl	407b30 <__aeabi_dcmpeq>
  4047d8:	4680      	mov	r8, r0
  4047da:	b158      	cbz	r0, 4047f4 <_dtoa_r+0xb6>
  4047dc:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4047de:	2301      	movs	r3, #1
  4047e0:	603b      	str	r3, [r7, #0]
  4047e2:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  4047e4:	2f00      	cmp	r7, #0
  4047e6:	f000 8551 	beq.w	40528c <_dtoa_r+0xb4e>
  4047ea:	4884      	ldr	r0, [pc, #528]	; (4049fc <_dtoa_r+0x2be>)
  4047ec:	6038      	str	r0, [r7, #0]
  4047ee:	3801      	subs	r0, #1
  4047f0:	f000 bd4f 	b.w	405292 <_dtoa_r+0xb54>
  4047f4:	ab19      	add	r3, sp, #100	; 0x64
  4047f6:	9300      	str	r3, [sp, #0]
  4047f8:	ab18      	add	r3, sp, #96	; 0x60
  4047fa:	9301      	str	r3, [sp, #4]
  4047fc:	4650      	mov	r0, sl
  4047fe:	4622      	mov	r2, r4
  404800:	462b      	mov	r3, r5
  404802:	f002 f806 	bl	406812 <__d2b>
  404806:	f3c7 560a 	ubfx	r6, r7, #20, #11
  40480a:	4683      	mov	fp, r0
  40480c:	b15e      	cbz	r6, 404826 <_dtoa_r+0xe8>
  40480e:	f3c5 0313 	ubfx	r3, r5, #0, #20
  404812:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  404816:	4620      	mov	r0, r4
  404818:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40481c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  404820:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
  404824:	e01c      	b.n	404860 <_dtoa_r+0x122>
  404826:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404828:	9e18      	ldr	r6, [sp, #96]	; 0x60
  40482a:	441e      	add	r6, r3
  40482c:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  404830:	429e      	cmp	r6, r3
  404832:	db09      	blt.n	404848 <_dtoa_r+0x10a>
  404834:	9904      	ldr	r1, [sp, #16]
  404836:	331f      	adds	r3, #31
  404838:	f206 4012 	addw	r0, r6, #1042	; 0x412
  40483c:	1b9b      	subs	r3, r3, r6
  40483e:	fa21 f000 	lsr.w	r0, r1, r0
  404842:	409f      	lsls	r7, r3
  404844:	4338      	orrs	r0, r7
  404846:	e004      	b.n	404852 <_dtoa_r+0x114>
  404848:	486d      	ldr	r0, [pc, #436]	; (404a00 <_dtoa_r+0x2c2>)
  40484a:	9a04      	ldr	r2, [sp, #16]
  40484c:	1b80      	subs	r0, r0, r6
  40484e:	fa02 f000 	lsl.w	r0, r2, r0
  404852:	f7fd fbc1 	bl	401fd8 <__aeabi_ui2d>
  404856:	2701      	movs	r7, #1
  404858:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40485c:	3e01      	subs	r6, #1
  40485e:	9715      	str	r7, [sp, #84]	; 0x54
  404860:	2200      	movs	r2, #0
  404862:	4b68      	ldr	r3, [pc, #416]	; (404a04 <_dtoa_r+0x2c6>)
  404864:	f7fd fa7a 	bl	401d5c <__aeabi_dsub>
  404868:	a35b      	add	r3, pc, #364	; (adr r3, 4049d8 <_dtoa_r+0x29a>)
  40486a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40486e:	f7fd fc29 	bl	4020c4 <__aeabi_dmul>
  404872:	a35b      	add	r3, pc, #364	; (adr r3, 4049e0 <_dtoa_r+0x2a2>)
  404874:	e9d3 2300 	ldrd	r2, r3, [r3]
  404878:	f7fd fa72 	bl	401d60 <__adddf3>
  40487c:	4604      	mov	r4, r0
  40487e:	4630      	mov	r0, r6
  404880:	460d      	mov	r5, r1
  404882:	f7fd fbb9 	bl	401ff8 <__aeabi_i2d>
  404886:	a358      	add	r3, pc, #352	; (adr r3, 4049e8 <_dtoa_r+0x2aa>)
  404888:	e9d3 2300 	ldrd	r2, r3, [r3]
  40488c:	f7fd fc1a 	bl	4020c4 <__aeabi_dmul>
  404890:	4602      	mov	r2, r0
  404892:	460b      	mov	r3, r1
  404894:	4620      	mov	r0, r4
  404896:	4629      	mov	r1, r5
  404898:	f7fd fa62 	bl	401d60 <__adddf3>
  40489c:	4604      	mov	r4, r0
  40489e:	460d      	mov	r5, r1
  4048a0:	f003 f978 	bl	407b94 <__aeabi_d2iz>
  4048a4:	4629      	mov	r1, r5
  4048a6:	4681      	mov	r9, r0
  4048a8:	2200      	movs	r2, #0
  4048aa:	4620      	mov	r0, r4
  4048ac:	2300      	movs	r3, #0
  4048ae:	f003 f949 	bl	407b44 <__aeabi_dcmplt>
  4048b2:	b158      	cbz	r0, 4048cc <_dtoa_r+0x18e>
  4048b4:	4648      	mov	r0, r9
  4048b6:	f7fd fb9f 	bl	401ff8 <__aeabi_i2d>
  4048ba:	4602      	mov	r2, r0
  4048bc:	460b      	mov	r3, r1
  4048be:	4620      	mov	r0, r4
  4048c0:	4629      	mov	r1, r5
  4048c2:	f003 f935 	bl	407b30 <__aeabi_dcmpeq>
  4048c6:	b908      	cbnz	r0, 4048cc <_dtoa_r+0x18e>
  4048c8:	f109 39ff 	add.w	r9, r9, #4294967295
  4048cc:	f1b9 0f16 	cmp.w	r9, #22
  4048d0:	d80d      	bhi.n	4048ee <_dtoa_r+0x1b0>
  4048d2:	4b4d      	ldr	r3, [pc, #308]	; (404a08 <_dtoa_r+0x2ca>)
  4048d4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4048d8:	e9d3 0100 	ldrd	r0, r1, [r3]
  4048dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4048e0:	f003 f94e 	bl	407b80 <__aeabi_dcmpgt>
  4048e4:	b130      	cbz	r0, 4048f4 <_dtoa_r+0x1b6>
  4048e6:	f109 39ff 	add.w	r9, r9, #4294967295
  4048ea:	2700      	movs	r7, #0
  4048ec:	e000      	b.n	4048f0 <_dtoa_r+0x1b2>
  4048ee:	2701      	movs	r7, #1
  4048f0:	9714      	str	r7, [sp, #80]	; 0x50
  4048f2:	e000      	b.n	4048f6 <_dtoa_r+0x1b8>
  4048f4:	9014      	str	r0, [sp, #80]	; 0x50
  4048f6:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4048f8:	1b9e      	subs	r6, r3, r6
  4048fa:	3e01      	subs	r6, #1
  4048fc:	960a      	str	r6, [sp, #40]	; 0x28
  4048fe:	d504      	bpl.n	40490a <_dtoa_r+0x1cc>
  404900:	4277      	negs	r7, r6
  404902:	9708      	str	r7, [sp, #32]
  404904:	2700      	movs	r7, #0
  404906:	970a      	str	r7, [sp, #40]	; 0x28
  404908:	e001      	b.n	40490e <_dtoa_r+0x1d0>
  40490a:	2700      	movs	r7, #0
  40490c:	9708      	str	r7, [sp, #32]
  40490e:	f1b9 0f00 	cmp.w	r9, #0
  404912:	db07      	blt.n	404924 <_dtoa_r+0x1e6>
  404914:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404916:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
  40491a:	444f      	add	r7, r9
  40491c:	970a      	str	r7, [sp, #40]	; 0x28
  40491e:	2700      	movs	r7, #0
  404920:	970e      	str	r7, [sp, #56]	; 0x38
  404922:	e008      	b.n	404936 <_dtoa_r+0x1f8>
  404924:	9f08      	ldr	r7, [sp, #32]
  404926:	ebc9 0707 	rsb	r7, r9, r7
  40492a:	9708      	str	r7, [sp, #32]
  40492c:	f1c9 0700 	rsb	r7, r9, #0
  404930:	970e      	str	r7, [sp, #56]	; 0x38
  404932:	2700      	movs	r7, #0
  404934:	9711      	str	r7, [sp, #68]	; 0x44
  404936:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404938:	2f09      	cmp	r7, #9
  40493a:	d829      	bhi.n	404990 <_dtoa_r+0x252>
  40493c:	2f05      	cmp	r7, #5
  40493e:	bfc4      	itt	gt
  404940:	3f04      	subgt	r7, #4
  404942:	9724      	strgt	r7, [sp, #144]	; 0x90
  404944:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404946:	bfc8      	it	gt
  404948:	2400      	movgt	r4, #0
  40494a:	f1a7 0302 	sub.w	r3, r7, #2
  40494e:	bfd8      	it	le
  404950:	2401      	movle	r4, #1
  404952:	2b03      	cmp	r3, #3
  404954:	d821      	bhi.n	40499a <_dtoa_r+0x25c>
  404956:	e8df f003 	tbb	[pc, r3]
  40495a:	0f06      	.short	0x0f06
  40495c:	0402      	.short	0x0402
  40495e:	2701      	movs	r7, #1
  404960:	e002      	b.n	404968 <_dtoa_r+0x22a>
  404962:	2701      	movs	r7, #1
  404964:	e009      	b.n	40497a <_dtoa_r+0x23c>
  404966:	2700      	movs	r7, #0
  404968:	970f      	str	r7, [sp, #60]	; 0x3c
  40496a:	9f25      	ldr	r7, [sp, #148]	; 0x94
  40496c:	2f00      	cmp	r7, #0
  40496e:	dd1e      	ble.n	4049ae <_dtoa_r+0x270>
  404970:	970b      	str	r7, [sp, #44]	; 0x2c
  404972:	9707      	str	r7, [sp, #28]
  404974:	463b      	mov	r3, r7
  404976:	e01f      	b.n	4049b8 <_dtoa_r+0x27a>
  404978:	2700      	movs	r7, #0
  40497a:	970f      	str	r7, [sp, #60]	; 0x3c
  40497c:	9f25      	ldr	r7, [sp, #148]	; 0x94
  40497e:	444f      	add	r7, r9
  404980:	970b      	str	r7, [sp, #44]	; 0x2c
  404982:	3701      	adds	r7, #1
  404984:	463b      	mov	r3, r7
  404986:	9707      	str	r7, [sp, #28]
  404988:	2b01      	cmp	r3, #1
  40498a:	bfb8      	it	lt
  40498c:	2301      	movlt	r3, #1
  40498e:	e013      	b.n	4049b8 <_dtoa_r+0x27a>
  404990:	2401      	movs	r4, #1
  404992:	2700      	movs	r7, #0
  404994:	9724      	str	r7, [sp, #144]	; 0x90
  404996:	940f      	str	r4, [sp, #60]	; 0x3c
  404998:	e001      	b.n	40499e <_dtoa_r+0x260>
  40499a:	2701      	movs	r7, #1
  40499c:	970f      	str	r7, [sp, #60]	; 0x3c
  40499e:	f04f 37ff 	mov.w	r7, #4294967295
  4049a2:	970b      	str	r7, [sp, #44]	; 0x2c
  4049a4:	9707      	str	r7, [sp, #28]
  4049a6:	2700      	movs	r7, #0
  4049a8:	2312      	movs	r3, #18
  4049aa:	9725      	str	r7, [sp, #148]	; 0x94
  4049ac:	e004      	b.n	4049b8 <_dtoa_r+0x27a>
  4049ae:	2701      	movs	r7, #1
  4049b0:	970b      	str	r7, [sp, #44]	; 0x2c
  4049b2:	9707      	str	r7, [sp, #28]
  4049b4:	463b      	mov	r3, r7
  4049b6:	9725      	str	r7, [sp, #148]	; 0x94
  4049b8:	2200      	movs	r2, #0
  4049ba:	f8ca 2044 	str.w	r2, [sl, #68]	; 0x44
  4049be:	2204      	movs	r2, #4
  4049c0:	f102 0114 	add.w	r1, r2, #20
  4049c4:	4299      	cmp	r1, r3
  4049c6:	d821      	bhi.n	404a0c <_dtoa_r+0x2ce>
  4049c8:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  4049cc:	0052      	lsls	r2, r2, #1
  4049ce:	3101      	adds	r1, #1
  4049d0:	f8ca 1044 	str.w	r1, [sl, #68]	; 0x44
  4049d4:	e7f4      	b.n	4049c0 <_dtoa_r+0x282>
  4049d6:	bf00      	nop
  4049d8:	636f4361 	.word	0x636f4361
  4049dc:	3fd287a7 	.word	0x3fd287a7
  4049e0:	8b60c8b3 	.word	0x8b60c8b3
  4049e4:	3fc68a28 	.word	0x3fc68a28
  4049e8:	509f79fb 	.word	0x509f79fb
  4049ec:	3fd34413 	.word	0x3fd34413
  4049f0:	7ff00000 	.word	0x7ff00000
  4049f4:	00408a29 	.word	0x00408a29
  4049f8:	00408a20 	.word	0x00408a20
  4049fc:	004089ff 	.word	0x004089ff
  404a00:	fffffbee 	.word	0xfffffbee
  404a04:	3ff80000 	.word	0x3ff80000
  404a08:	00408a48 	.word	0x00408a48
  404a0c:	4650      	mov	r0, sl
  404a0e:	f8da 1044 	ldr.w	r1, [sl, #68]	; 0x44
  404a12:	f001 fbe3 	bl	4061dc <_Balloc>
  404a16:	9f07      	ldr	r7, [sp, #28]
  404a18:	9009      	str	r0, [sp, #36]	; 0x24
  404a1a:	2f0e      	cmp	r7, #14
  404a1c:	f8ca 0040 	str.w	r0, [sl, #64]	; 0x40
  404a20:	f200 816a 	bhi.w	404cf8 <_dtoa_r+0x5ba>
  404a24:	2c00      	cmp	r4, #0
  404a26:	f000 8167 	beq.w	404cf8 <_dtoa_r+0x5ba>
  404a2a:	f1b9 0f00 	cmp.w	r9, #0
  404a2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404a32:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404a36:	dd31      	ble.n	404a9c <_dtoa_r+0x35e>
  404a38:	4a80      	ldr	r2, [pc, #512]	; (404c3c <_dtoa_r+0x4fe>)
  404a3a:	f009 030f 	and.w	r3, r9, #15
  404a3e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404a42:	ea4f 1429 	mov.w	r4, r9, asr #4
  404a46:	e9d3 0100 	ldrd	r0, r1, [r3]
  404a4a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404a4e:	06e0      	lsls	r0, r4, #27
  404a50:	d50c      	bpl.n	404a6c <_dtoa_r+0x32e>
  404a52:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404a56:	4b7a      	ldr	r3, [pc, #488]	; (404c40 <_dtoa_r+0x502>)
  404a58:	f004 040f 	and.w	r4, r4, #15
  404a5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404a60:	f7fd fc5a 	bl	402318 <__aeabi_ddiv>
  404a64:	2703      	movs	r7, #3
  404a66:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404a6a:	e000      	b.n	404a6e <_dtoa_r+0x330>
  404a6c:	2702      	movs	r7, #2
  404a6e:	4d74      	ldr	r5, [pc, #464]	; (404c40 <_dtoa_r+0x502>)
  404a70:	b16c      	cbz	r4, 404a8e <_dtoa_r+0x350>
  404a72:	07e1      	lsls	r1, r4, #31
  404a74:	d508      	bpl.n	404a88 <_dtoa_r+0x34a>
  404a76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404a7a:	e9d5 2300 	ldrd	r2, r3, [r5]
  404a7e:	f7fd fb21 	bl	4020c4 <__aeabi_dmul>
  404a82:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404a86:	3701      	adds	r7, #1
  404a88:	1064      	asrs	r4, r4, #1
  404a8a:	3508      	adds	r5, #8
  404a8c:	e7f0      	b.n	404a70 <_dtoa_r+0x332>
  404a8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404a92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  404a96:	f7fd fc3f 	bl	402318 <__aeabi_ddiv>
  404a9a:	e01b      	b.n	404ad4 <_dtoa_r+0x396>
  404a9c:	f1c9 0400 	rsb	r4, r9, #0
  404aa0:	b1dc      	cbz	r4, 404ada <_dtoa_r+0x39c>
  404aa2:	4b66      	ldr	r3, [pc, #408]	; (404c3c <_dtoa_r+0x4fe>)
  404aa4:	f004 020f 	and.w	r2, r4, #15
  404aa8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404aac:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ab4:	f7fd fb06 	bl	4020c4 <__aeabi_dmul>
  404ab8:	4d61      	ldr	r5, [pc, #388]	; (404c40 <_dtoa_r+0x502>)
  404aba:	1124      	asrs	r4, r4, #4
  404abc:	2702      	movs	r7, #2
  404abe:	b14c      	cbz	r4, 404ad4 <_dtoa_r+0x396>
  404ac0:	07e2      	lsls	r2, r4, #31
  404ac2:	d504      	bpl.n	404ace <_dtoa_r+0x390>
  404ac4:	e9d5 2300 	ldrd	r2, r3, [r5]
  404ac8:	3701      	adds	r7, #1
  404aca:	f7fd fafb 	bl	4020c4 <__aeabi_dmul>
  404ace:	1064      	asrs	r4, r4, #1
  404ad0:	3508      	adds	r5, #8
  404ad2:	e7f4      	b.n	404abe <_dtoa_r+0x380>
  404ad4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404ad8:	e000      	b.n	404adc <_dtoa_r+0x39e>
  404ada:	2702      	movs	r7, #2
  404adc:	9914      	ldr	r1, [sp, #80]	; 0x50
  404ade:	b1e9      	cbz	r1, 404b1c <_dtoa_r+0x3de>
  404ae0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  404ae4:	2200      	movs	r2, #0
  404ae6:	4620      	mov	r0, r4
  404ae8:	4629      	mov	r1, r5
  404aea:	4b56      	ldr	r3, [pc, #344]	; (404c44 <_dtoa_r+0x506>)
  404aec:	f003 f82a 	bl	407b44 <__aeabi_dcmplt>
  404af0:	b1c8      	cbz	r0, 404b26 <_dtoa_r+0x3e8>
  404af2:	9a07      	ldr	r2, [sp, #28]
  404af4:	b1e2      	cbz	r2, 404b30 <_dtoa_r+0x3f2>
  404af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404af8:	2b00      	cmp	r3, #0
  404afa:	f340 80f9 	ble.w	404cf0 <_dtoa_r+0x5b2>
  404afe:	f109 30ff 	add.w	r0, r9, #4294967295
  404b02:	9010      	str	r0, [sp, #64]	; 0x40
  404b04:	4629      	mov	r1, r5
  404b06:	4620      	mov	r0, r4
  404b08:	2200      	movs	r2, #0
  404b0a:	4b4f      	ldr	r3, [pc, #316]	; (404c48 <_dtoa_r+0x50a>)
  404b0c:	f7fd fada 	bl	4020c4 <__aeabi_dmul>
  404b10:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404b14:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b16:	3701      	adds	r7, #1
  404b18:	910c      	str	r1, [sp, #48]	; 0x30
  404b1a:	e00d      	b.n	404b38 <_dtoa_r+0x3fa>
  404b1c:	9a07      	ldr	r2, [sp, #28]
  404b1e:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404b22:	920c      	str	r2, [sp, #48]	; 0x30
  404b24:	e008      	b.n	404b38 <_dtoa_r+0x3fa>
  404b26:	9b07      	ldr	r3, [sp, #28]
  404b28:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404b2c:	930c      	str	r3, [sp, #48]	; 0x30
  404b2e:	e003      	b.n	404b38 <_dtoa_r+0x3fa>
  404b30:	9807      	ldr	r0, [sp, #28]
  404b32:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
  404b36:	900c      	str	r0, [sp, #48]	; 0x30
  404b38:	4638      	mov	r0, r7
  404b3a:	f7fd fa5d 	bl	401ff8 <__aeabi_i2d>
  404b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404b42:	f7fd fabf 	bl	4020c4 <__aeabi_dmul>
  404b46:	2200      	movs	r2, #0
  404b48:	4b40      	ldr	r3, [pc, #256]	; (404c4c <_dtoa_r+0x50e>)
  404b4a:	f7fd f909 	bl	401d60 <__adddf3>
  404b4e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404b50:	4604      	mov	r4, r0
  404b52:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  404b56:	b9cf      	cbnz	r7, 404b8c <_dtoa_r+0x44e>
  404b58:	2200      	movs	r2, #0
  404b5a:	4b3d      	ldr	r3, [pc, #244]	; (404c50 <_dtoa_r+0x512>)
  404b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404b60:	f7fd f8fc 	bl	401d5c <__aeabi_dsub>
  404b64:	4622      	mov	r2, r4
  404b66:	462b      	mov	r3, r5
  404b68:	4606      	mov	r6, r0
  404b6a:	460f      	mov	r7, r1
  404b6c:	f003 f808 	bl	407b80 <__aeabi_dcmpgt>
  404b70:	2800      	cmp	r0, #0
  404b72:	f040 8252 	bne.w	40501a <_dtoa_r+0x8dc>
  404b76:	4622      	mov	r2, r4
  404b78:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404b7c:	4630      	mov	r0, r6
  404b7e:	4639      	mov	r1, r7
  404b80:	f002 ffe0 	bl	407b44 <__aeabi_dcmplt>
  404b84:	2800      	cmp	r0, #0
  404b86:	f040 823e 	bne.w	405006 <_dtoa_r+0x8c8>
  404b8a:	e0b1      	b.n	404cf0 <_dtoa_r+0x5b2>
  404b8c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404b8e:	4b2b      	ldr	r3, [pc, #172]	; (404c3c <_dtoa_r+0x4fe>)
  404b90:	1e7a      	subs	r2, r7, #1
  404b92:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404b94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404b98:	2f00      	cmp	r7, #0
  404b9a:	d05d      	beq.n	404c58 <_dtoa_r+0x51a>
  404b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ba0:	2000      	movs	r0, #0
  404ba2:	492c      	ldr	r1, [pc, #176]	; (404c54 <_dtoa_r+0x516>)
  404ba4:	f7fd fbb8 	bl	402318 <__aeabi_ddiv>
  404ba8:	4622      	mov	r2, r4
  404baa:	462b      	mov	r3, r5
  404bac:	f7fd f8d6 	bl	401d5c <__aeabi_dsub>
  404bb0:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404bb4:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404bb8:	4604      	mov	r4, r0
  404bba:	460d      	mov	r5, r1
  404bbc:	4639      	mov	r1, r7
  404bbe:	4630      	mov	r0, r6
  404bc0:	f002 ffe8 	bl	407b94 <__aeabi_d2iz>
  404bc4:	9002      	str	r0, [sp, #8]
  404bc6:	f7fd fa17 	bl	401ff8 <__aeabi_i2d>
  404bca:	4602      	mov	r2, r0
  404bcc:	460b      	mov	r3, r1
  404bce:	4630      	mov	r0, r6
  404bd0:	4639      	mov	r1, r7
  404bd2:	f7fd f8c3 	bl	401d5c <__aeabi_dsub>
  404bd6:	f8dd c008 	ldr.w	ip, [sp, #8]
  404bda:	4622      	mov	r2, r4
  404bdc:	f10c 0330 	add.w	r3, ip, #48	; 0x30
  404be0:	f808 3b01 	strb.w	r3, [r8], #1
  404be4:	462b      	mov	r3, r5
  404be6:	4606      	mov	r6, r0
  404be8:	460f      	mov	r7, r1
  404bea:	f002 ffab 	bl	407b44 <__aeabi_dcmplt>
  404bee:	2800      	cmp	r0, #0
  404bf0:	f040 833a 	bne.w	405268 <_dtoa_r+0xb2a>
  404bf4:	4632      	mov	r2, r6
  404bf6:	463b      	mov	r3, r7
  404bf8:	2000      	movs	r0, #0
  404bfa:	4912      	ldr	r1, [pc, #72]	; (404c44 <_dtoa_r+0x506>)
  404bfc:	f7fd f8ae 	bl	401d5c <__aeabi_dsub>
  404c00:	4622      	mov	r2, r4
  404c02:	462b      	mov	r3, r5
  404c04:	f002 ff9e 	bl	407b44 <__aeabi_dcmplt>
  404c08:	2800      	cmp	r0, #0
  404c0a:	f040 80d4 	bne.w	404db6 <_dtoa_r+0x678>
  404c0e:	9809      	ldr	r0, [sp, #36]	; 0x24
  404c10:	990c      	ldr	r1, [sp, #48]	; 0x30
  404c12:	ebc0 0308 	rsb	r3, r0, r8
  404c16:	428b      	cmp	r3, r1
  404c18:	da6a      	bge.n	404cf0 <_dtoa_r+0x5b2>
  404c1a:	4620      	mov	r0, r4
  404c1c:	4629      	mov	r1, r5
  404c1e:	2200      	movs	r2, #0
  404c20:	4b09      	ldr	r3, [pc, #36]	; (404c48 <_dtoa_r+0x50a>)
  404c22:	f7fd fa4f 	bl	4020c4 <__aeabi_dmul>
  404c26:	2200      	movs	r2, #0
  404c28:	4604      	mov	r4, r0
  404c2a:	460d      	mov	r5, r1
  404c2c:	4630      	mov	r0, r6
  404c2e:	4639      	mov	r1, r7
  404c30:	4b05      	ldr	r3, [pc, #20]	; (404c48 <_dtoa_r+0x50a>)
  404c32:	f7fd fa47 	bl	4020c4 <__aeabi_dmul>
  404c36:	4606      	mov	r6, r0
  404c38:	460f      	mov	r7, r1
  404c3a:	e7bf      	b.n	404bbc <_dtoa_r+0x47e>
  404c3c:	00408a48 	.word	0x00408a48
  404c40:	00408b38 	.word	0x00408b38
  404c44:	3ff00000 	.word	0x3ff00000
  404c48:	40240000 	.word	0x40240000
  404c4c:	401c0000 	.word	0x401c0000
  404c50:	40140000 	.word	0x40140000
  404c54:	3fe00000 	.word	0x3fe00000
  404c58:	4622      	mov	r2, r4
  404c5a:	e9d3 0100 	ldrd	r0, r1, [r3]
  404c5e:	462b      	mov	r3, r5
  404c60:	f7fd fa30 	bl	4020c4 <__aeabi_dmul>
  404c64:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404c68:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404c6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404c6e:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404c72:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404c74:	4490      	add	r8, r2
  404c76:	4639      	mov	r1, r7
  404c78:	4630      	mov	r0, r6
  404c7a:	f002 ff8b 	bl	407b94 <__aeabi_d2iz>
  404c7e:	4605      	mov	r5, r0
  404c80:	f7fd f9ba 	bl	401ff8 <__aeabi_i2d>
  404c84:	4602      	mov	r2, r0
  404c86:	460b      	mov	r3, r1
  404c88:	4630      	mov	r0, r6
  404c8a:	4639      	mov	r1, r7
  404c8c:	f7fd f866 	bl	401d5c <__aeabi_dsub>
  404c90:	3530      	adds	r5, #48	; 0x30
  404c92:	f804 5b01 	strb.w	r5, [r4], #1
  404c96:	4544      	cmp	r4, r8
  404c98:	4606      	mov	r6, r0
  404c9a:	460f      	mov	r7, r1
  404c9c:	d121      	bne.n	404ce2 <_dtoa_r+0x5a4>
  404c9e:	2200      	movs	r2, #0
  404ca0:	4b87      	ldr	r3, [pc, #540]	; (404ec0 <_dtoa_r+0x782>)
  404ca2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404ca6:	f7fd f85b 	bl	401d60 <__adddf3>
  404caa:	4602      	mov	r2, r0
  404cac:	460b      	mov	r3, r1
  404cae:	4630      	mov	r0, r6
  404cb0:	4639      	mov	r1, r7
  404cb2:	f002 ff65 	bl	407b80 <__aeabi_dcmpgt>
  404cb6:	2800      	cmp	r0, #0
  404cb8:	d17d      	bne.n	404db6 <_dtoa_r+0x678>
  404cba:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404cbe:	2000      	movs	r0, #0
  404cc0:	497f      	ldr	r1, [pc, #508]	; (404ec0 <_dtoa_r+0x782>)
  404cc2:	f7fd f84b 	bl	401d5c <__aeabi_dsub>
  404cc6:	4602      	mov	r2, r0
  404cc8:	460b      	mov	r3, r1
  404cca:	4630      	mov	r0, r6
  404ccc:	4639      	mov	r1, r7
  404cce:	f002 ff39 	bl	407b44 <__aeabi_dcmplt>
  404cd2:	b168      	cbz	r0, 404cf0 <_dtoa_r+0x5b2>
  404cd4:	46a0      	mov	r8, r4
  404cd6:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  404cda:	3c01      	subs	r4, #1
  404cdc:	2b30      	cmp	r3, #48	; 0x30
  404cde:	d0f9      	beq.n	404cd4 <_dtoa_r+0x596>
  404ce0:	e2c2      	b.n	405268 <_dtoa_r+0xb2a>
  404ce2:	2200      	movs	r2, #0
  404ce4:	4b77      	ldr	r3, [pc, #476]	; (404ec4 <_dtoa_r+0x786>)
  404ce6:	f7fd f9ed 	bl	4020c4 <__aeabi_dmul>
  404cea:	4606      	mov	r6, r0
  404cec:	460f      	mov	r7, r1
  404cee:	e7c2      	b.n	404c76 <_dtoa_r+0x538>
  404cf0:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404cf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404cf8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404cfa:	2b00      	cmp	r3, #0
  404cfc:	db7c      	blt.n	404df8 <_dtoa_r+0x6ba>
  404cfe:	f1b9 0f0e 	cmp.w	r9, #14
  404d02:	dc79      	bgt.n	404df8 <_dtoa_r+0x6ba>
  404d04:	4b70      	ldr	r3, [pc, #448]	; (404ec8 <_dtoa_r+0x78a>)
  404d06:	9f25      	ldr	r7, [sp, #148]	; 0x94
  404d08:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  404d0c:	2f00      	cmp	r7, #0
  404d0e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404d12:	da14      	bge.n	404d3e <_dtoa_r+0x600>
  404d14:	9f07      	ldr	r7, [sp, #28]
  404d16:	2f00      	cmp	r7, #0
  404d18:	dc11      	bgt.n	404d3e <_dtoa_r+0x600>
  404d1a:	f040 8176 	bne.w	40500a <_dtoa_r+0x8cc>
  404d1e:	4620      	mov	r0, r4
  404d20:	4629      	mov	r1, r5
  404d22:	2200      	movs	r2, #0
  404d24:	4b69      	ldr	r3, [pc, #420]	; (404ecc <_dtoa_r+0x78e>)
  404d26:	f7fd f9cd 	bl	4020c4 <__aeabi_dmul>
  404d2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404d2e:	f002 ff1d 	bl	407b6c <__aeabi_dcmpge>
  404d32:	9d07      	ldr	r5, [sp, #28]
  404d34:	462c      	mov	r4, r5
  404d36:	2800      	cmp	r0, #0
  404d38:	f040 8169 	bne.w	40500e <_dtoa_r+0x8d0>
  404d3c:	e171      	b.n	405022 <_dtoa_r+0x8e4>
  404d3e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  404d42:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  404d46:	4622      	mov	r2, r4
  404d48:	462b      	mov	r3, r5
  404d4a:	4630      	mov	r0, r6
  404d4c:	4639      	mov	r1, r7
  404d4e:	f7fd fae3 	bl	402318 <__aeabi_ddiv>
  404d52:	f002 ff1f 	bl	407b94 <__aeabi_d2iz>
  404d56:	9004      	str	r0, [sp, #16]
  404d58:	f7fd f94e 	bl	401ff8 <__aeabi_i2d>
  404d5c:	4622      	mov	r2, r4
  404d5e:	462b      	mov	r3, r5
  404d60:	f7fd f9b0 	bl	4020c4 <__aeabi_dmul>
  404d64:	4602      	mov	r2, r0
  404d66:	460b      	mov	r3, r1
  404d68:	4630      	mov	r0, r6
  404d6a:	4639      	mov	r1, r7
  404d6c:	f7fc fff6 	bl	401d5c <__aeabi_dsub>
  404d70:	9f04      	ldr	r7, [sp, #16]
  404d72:	4602      	mov	r2, r0
  404d74:	f107 0630 	add.w	r6, r7, #48	; 0x30
  404d78:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404d7a:	f808 6b01 	strb.w	r6, [r8], #1
  404d7e:	ebc7 0608 	rsb	r6, r7, r8
  404d82:	9f07      	ldr	r7, [sp, #28]
  404d84:	460b      	mov	r3, r1
  404d86:	42be      	cmp	r6, r7
  404d88:	d129      	bne.n	404dde <_dtoa_r+0x6a0>
  404d8a:	f7fc ffe9 	bl	401d60 <__adddf3>
  404d8e:	4622      	mov	r2, r4
  404d90:	462b      	mov	r3, r5
  404d92:	4606      	mov	r6, r0
  404d94:	460f      	mov	r7, r1
  404d96:	f002 fef3 	bl	407b80 <__aeabi_dcmpgt>
  404d9a:	b970      	cbnz	r0, 404dba <_dtoa_r+0x67c>
  404d9c:	4630      	mov	r0, r6
  404d9e:	4639      	mov	r1, r7
  404da0:	4622      	mov	r2, r4
  404da2:	462b      	mov	r3, r5
  404da4:	f002 fec4 	bl	407b30 <__aeabi_dcmpeq>
  404da8:	2800      	cmp	r0, #0
  404daa:	f000 825f 	beq.w	40526c <_dtoa_r+0xb2e>
  404dae:	9f04      	ldr	r7, [sp, #16]
  404db0:	07fb      	lsls	r3, r7, #31
  404db2:	d402      	bmi.n	404dba <_dtoa_r+0x67c>
  404db4:	e25a      	b.n	40526c <_dtoa_r+0xb2e>
  404db6:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  404dba:	4643      	mov	r3, r8
  404dbc:	4698      	mov	r8, r3
  404dbe:	f818 2c01 	ldrb.w	r2, [r8, #-1]
  404dc2:	3b01      	subs	r3, #1
  404dc4:	2a39      	cmp	r2, #57	; 0x39
  404dc6:	d106      	bne.n	404dd6 <_dtoa_r+0x698>
  404dc8:	9f09      	ldr	r7, [sp, #36]	; 0x24
  404dca:	429f      	cmp	r7, r3
  404dcc:	d1f6      	bne.n	404dbc <_dtoa_r+0x67e>
  404dce:	2230      	movs	r2, #48	; 0x30
  404dd0:	f109 0901 	add.w	r9, r9, #1
  404dd4:	703a      	strb	r2, [r7, #0]
  404dd6:	781a      	ldrb	r2, [r3, #0]
  404dd8:	3201      	adds	r2, #1
  404dda:	701a      	strb	r2, [r3, #0]
  404ddc:	e246      	b.n	40526c <_dtoa_r+0xb2e>
  404dde:	2200      	movs	r2, #0
  404de0:	4b38      	ldr	r3, [pc, #224]	; (404ec4 <_dtoa_r+0x786>)
  404de2:	f7fd f96f 	bl	4020c4 <__aeabi_dmul>
  404de6:	2200      	movs	r2, #0
  404de8:	2300      	movs	r3, #0
  404dea:	4606      	mov	r6, r0
  404dec:	460f      	mov	r7, r1
  404dee:	f002 fe9f 	bl	407b30 <__aeabi_dcmpeq>
  404df2:	2800      	cmp	r0, #0
  404df4:	d0a7      	beq.n	404d46 <_dtoa_r+0x608>
  404df6:	e239      	b.n	40526c <_dtoa_r+0xb2e>
  404df8:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404dfa:	2f00      	cmp	r7, #0
  404dfc:	d030      	beq.n	404e60 <_dtoa_r+0x722>
  404dfe:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404e00:	2f01      	cmp	r7, #1
  404e02:	dc0a      	bgt.n	404e1a <_dtoa_r+0x6dc>
  404e04:	9f15      	ldr	r7, [sp, #84]	; 0x54
  404e06:	b117      	cbz	r7, 404e0e <_dtoa_r+0x6d0>
  404e08:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404e0c:	e002      	b.n	404e14 <_dtoa_r+0x6d6>
  404e0e:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404e10:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404e14:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404e16:	9e08      	ldr	r6, [sp, #32]
  404e18:	e016      	b.n	404e48 <_dtoa_r+0x70a>
  404e1a:	9f07      	ldr	r7, [sp, #28]
  404e1c:	1e7d      	subs	r5, r7, #1
  404e1e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404e20:	42af      	cmp	r7, r5
  404e22:	db01      	blt.n	404e28 <_dtoa_r+0x6ea>
  404e24:	1b7d      	subs	r5, r7, r5
  404e26:	e006      	b.n	404e36 <_dtoa_r+0x6f8>
  404e28:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404e2a:	950e      	str	r5, [sp, #56]	; 0x38
  404e2c:	1beb      	subs	r3, r5, r7
  404e2e:	9f11      	ldr	r7, [sp, #68]	; 0x44
  404e30:	2500      	movs	r5, #0
  404e32:	441f      	add	r7, r3
  404e34:	9711      	str	r7, [sp, #68]	; 0x44
  404e36:	9f07      	ldr	r7, [sp, #28]
  404e38:	2f00      	cmp	r7, #0
  404e3a:	da03      	bge.n	404e44 <_dtoa_r+0x706>
  404e3c:	9808      	ldr	r0, [sp, #32]
  404e3e:	2300      	movs	r3, #0
  404e40:	1bc6      	subs	r6, r0, r7
  404e42:	e001      	b.n	404e48 <_dtoa_r+0x70a>
  404e44:	9e08      	ldr	r6, [sp, #32]
  404e46:	9b07      	ldr	r3, [sp, #28]
  404e48:	9f08      	ldr	r7, [sp, #32]
  404e4a:	4650      	mov	r0, sl
  404e4c:	441f      	add	r7, r3
  404e4e:	9708      	str	r7, [sp, #32]
  404e50:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404e52:	2101      	movs	r1, #1
  404e54:	441f      	add	r7, r3
  404e56:	970a      	str	r7, [sp, #40]	; 0x28
  404e58:	f001 fab8 	bl	4063cc <__i2b>
  404e5c:	4604      	mov	r4, r0
  404e5e:	e002      	b.n	404e66 <_dtoa_r+0x728>
  404e60:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  404e62:	9e08      	ldr	r6, [sp, #32]
  404e64:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404e66:	b16e      	cbz	r6, 404e84 <_dtoa_r+0x746>
  404e68:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404e6a:	2f00      	cmp	r7, #0
  404e6c:	dd0a      	ble.n	404e84 <_dtoa_r+0x746>
  404e6e:	463b      	mov	r3, r7
  404e70:	9f08      	ldr	r7, [sp, #32]
  404e72:	42b3      	cmp	r3, r6
  404e74:	bfa8      	it	ge
  404e76:	4633      	movge	r3, r6
  404e78:	1aff      	subs	r7, r7, r3
  404e7a:	9708      	str	r7, [sp, #32]
  404e7c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404e7e:	1af6      	subs	r6, r6, r3
  404e80:	1aff      	subs	r7, r7, r3
  404e82:	970a      	str	r7, [sp, #40]	; 0x28
  404e84:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404e86:	2f00      	cmp	r7, #0
  404e88:	dd28      	ble.n	404edc <_dtoa_r+0x79e>
  404e8a:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
  404e8c:	b307      	cbz	r7, 404ed0 <_dtoa_r+0x792>
  404e8e:	2d00      	cmp	r5, #0
  404e90:	dd10      	ble.n	404eb4 <_dtoa_r+0x776>
  404e92:	4621      	mov	r1, r4
  404e94:	462a      	mov	r2, r5
  404e96:	4650      	mov	r0, sl
  404e98:	f001 fb39 	bl	40650e <__pow5mult>
  404e9c:	4604      	mov	r4, r0
  404e9e:	465a      	mov	r2, fp
  404ea0:	4621      	mov	r1, r4
  404ea2:	4650      	mov	r0, sl
  404ea4:	f001 fa9b 	bl	4063de <__multiply>
  404ea8:	4659      	mov	r1, fp
  404eaa:	4607      	mov	r7, r0
  404eac:	4650      	mov	r0, sl
  404eae:	f001 f9bb 	bl	406228 <_Bfree>
  404eb2:	46bb      	mov	fp, r7
  404eb4:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404eb6:	1b7a      	subs	r2, r7, r5
  404eb8:	d010      	beq.n	404edc <_dtoa_r+0x79e>
  404eba:	4650      	mov	r0, sl
  404ebc:	4659      	mov	r1, fp
  404ebe:	e00a      	b.n	404ed6 <_dtoa_r+0x798>
  404ec0:	3fe00000 	.word	0x3fe00000
  404ec4:	40240000 	.word	0x40240000
  404ec8:	00408a48 	.word	0x00408a48
  404ecc:	40140000 	.word	0x40140000
  404ed0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404ed2:	4650      	mov	r0, sl
  404ed4:	4659      	mov	r1, fp
  404ed6:	f001 fb1a 	bl	40650e <__pow5mult>
  404eda:	4683      	mov	fp, r0
  404edc:	4650      	mov	r0, sl
  404ede:	2101      	movs	r1, #1
  404ee0:	f001 fa74 	bl	4063cc <__i2b>
  404ee4:	9f11      	ldr	r7, [sp, #68]	; 0x44
  404ee6:	4605      	mov	r5, r0
  404ee8:	2f00      	cmp	r7, #0
  404eea:	dd05      	ble.n	404ef8 <_dtoa_r+0x7ba>
  404eec:	4629      	mov	r1, r5
  404eee:	4650      	mov	r0, sl
  404ef0:	463a      	mov	r2, r7
  404ef2:	f001 fb0c 	bl	40650e <__pow5mult>
  404ef6:	4605      	mov	r5, r0
  404ef8:	9f24      	ldr	r7, [sp, #144]	; 0x90
  404efa:	2f01      	cmp	r7, #1
  404efc:	dc12      	bgt.n	404f24 <_dtoa_r+0x7e6>
  404efe:	9804      	ldr	r0, [sp, #16]
  404f00:	b980      	cbnz	r0, 404f24 <_dtoa_r+0x7e6>
  404f02:	9905      	ldr	r1, [sp, #20]
  404f04:	f3c1 0313 	ubfx	r3, r1, #0, #20
  404f08:	b973      	cbnz	r3, 404f28 <_dtoa_r+0x7ea>
  404f0a:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  404f0e:	0d3f      	lsrs	r7, r7, #20
  404f10:	053f      	lsls	r7, r7, #20
  404f12:	b157      	cbz	r7, 404f2a <_dtoa_r+0x7ec>
  404f14:	9f08      	ldr	r7, [sp, #32]
  404f16:	3701      	adds	r7, #1
  404f18:	9708      	str	r7, [sp, #32]
  404f1a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404f1c:	3701      	adds	r7, #1
  404f1e:	970a      	str	r7, [sp, #40]	; 0x28
  404f20:	2701      	movs	r7, #1
  404f22:	e002      	b.n	404f2a <_dtoa_r+0x7ec>
  404f24:	2700      	movs	r7, #0
  404f26:	e000      	b.n	404f2a <_dtoa_r+0x7ec>
  404f28:	9f04      	ldr	r7, [sp, #16]
  404f2a:	9811      	ldr	r0, [sp, #68]	; 0x44
  404f2c:	b140      	cbz	r0, 404f40 <_dtoa_r+0x802>
  404f2e:	692b      	ldr	r3, [r5, #16]
  404f30:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  404f34:	6918      	ldr	r0, [r3, #16]
  404f36:	f001 f9fc 	bl	406332 <__hi0bits>
  404f3a:	f1c0 0020 	rsb	r0, r0, #32
  404f3e:	e000      	b.n	404f42 <_dtoa_r+0x804>
  404f40:	2001      	movs	r0, #1
  404f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f44:	4403      	add	r3, r0
  404f46:	f013 031f 	ands.w	r3, r3, #31
  404f4a:	d00f      	beq.n	404f6c <_dtoa_r+0x82e>
  404f4c:	f1c3 0220 	rsb	r2, r3, #32
  404f50:	2a04      	cmp	r2, #4
  404f52:	dd09      	ble.n	404f68 <_dtoa_r+0x82a>
  404f54:	9908      	ldr	r1, [sp, #32]
  404f56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404f58:	f1c3 031c 	rsb	r3, r3, #28
  404f5c:	4419      	add	r1, r3
  404f5e:	441a      	add	r2, r3
  404f60:	9108      	str	r1, [sp, #32]
  404f62:	441e      	add	r6, r3
  404f64:	920a      	str	r2, [sp, #40]	; 0x28
  404f66:	e009      	b.n	404f7c <_dtoa_r+0x83e>
  404f68:	d008      	beq.n	404f7c <_dtoa_r+0x83e>
  404f6a:	4613      	mov	r3, r2
  404f6c:	9808      	ldr	r0, [sp, #32]
  404f6e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404f70:	331c      	adds	r3, #28
  404f72:	4418      	add	r0, r3
  404f74:	4419      	add	r1, r3
  404f76:	9008      	str	r0, [sp, #32]
  404f78:	441e      	add	r6, r3
  404f7a:	910a      	str	r1, [sp, #40]	; 0x28
  404f7c:	9a08      	ldr	r2, [sp, #32]
  404f7e:	2a00      	cmp	r2, #0
  404f80:	dd04      	ble.n	404f8c <_dtoa_r+0x84e>
  404f82:	4659      	mov	r1, fp
  404f84:	4650      	mov	r0, sl
  404f86:	f001 fb01 	bl	40658c <__lshift>
  404f8a:	4683      	mov	fp, r0
  404f8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f8e:	2b00      	cmp	r3, #0
  404f90:	dd05      	ble.n	404f9e <_dtoa_r+0x860>
  404f92:	4629      	mov	r1, r5
  404f94:	4650      	mov	r0, sl
  404f96:	461a      	mov	r2, r3
  404f98:	f001 faf8 	bl	40658c <__lshift>
  404f9c:	4605      	mov	r5, r0
  404f9e:	9814      	ldr	r0, [sp, #80]	; 0x50
  404fa0:	b1e0      	cbz	r0, 404fdc <_dtoa_r+0x89e>
  404fa2:	4658      	mov	r0, fp
  404fa4:	4629      	mov	r1, r5
  404fa6:	f001 fb44 	bl	406632 <__mcmp>
  404faa:	2800      	cmp	r0, #0
  404fac:	da16      	bge.n	404fdc <_dtoa_r+0x89e>
  404fae:	4659      	mov	r1, fp
  404fb0:	4650      	mov	r0, sl
  404fb2:	220a      	movs	r2, #10
  404fb4:	2300      	movs	r3, #0
  404fb6:	f001 f940 	bl	40623a <__multadd>
  404fba:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404fbc:	f109 39ff 	add.w	r9, r9, #4294967295
  404fc0:	4683      	mov	fp, r0
  404fc2:	b149      	cbz	r1, 404fd8 <_dtoa_r+0x89a>
  404fc4:	4621      	mov	r1, r4
  404fc6:	220a      	movs	r2, #10
  404fc8:	4650      	mov	r0, sl
  404fca:	2300      	movs	r3, #0
  404fcc:	f001 f935 	bl	40623a <__multadd>
  404fd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404fd2:	4604      	mov	r4, r0
  404fd4:	9207      	str	r2, [sp, #28]
  404fd6:	e001      	b.n	404fdc <_dtoa_r+0x89e>
  404fd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404fda:	9307      	str	r3, [sp, #28]
  404fdc:	9807      	ldr	r0, [sp, #28]
  404fde:	2800      	cmp	r0, #0
  404fe0:	dc29      	bgt.n	405036 <_dtoa_r+0x8f8>
  404fe2:	9924      	ldr	r1, [sp, #144]	; 0x90
  404fe4:	2902      	cmp	r1, #2
  404fe6:	dd26      	ble.n	405036 <_dtoa_r+0x8f8>
  404fe8:	b988      	cbnz	r0, 40500e <_dtoa_r+0x8d0>
  404fea:	4629      	mov	r1, r5
  404fec:	2205      	movs	r2, #5
  404fee:	9b07      	ldr	r3, [sp, #28]
  404ff0:	4650      	mov	r0, sl
  404ff2:	f001 f922 	bl	40623a <__multadd>
  404ff6:	4605      	mov	r5, r0
  404ff8:	4629      	mov	r1, r5
  404ffa:	4658      	mov	r0, fp
  404ffc:	f001 fb19 	bl	406632 <__mcmp>
  405000:	2800      	cmp	r0, #0
  405002:	dc0e      	bgt.n	405022 <_dtoa_r+0x8e4>
  405004:	e003      	b.n	40500e <_dtoa_r+0x8d0>
  405006:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  405008:	e000      	b.n	40500c <_dtoa_r+0x8ce>
  40500a:	2500      	movs	r5, #0
  40500c:	462c      	mov	r4, r5
  40500e:	9f25      	ldr	r7, [sp, #148]	; 0x94
  405010:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  405014:	ea6f 0907 	mvn.w	r9, r7
  405018:	e00a      	b.n	405030 <_dtoa_r+0x8f2>
  40501a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40501c:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  405020:	462c      	mov	r4, r5
  405022:	9f09      	ldr	r7, [sp, #36]	; 0x24
  405024:	2331      	movs	r3, #49	; 0x31
  405026:	f107 0801 	add.w	r8, r7, #1
  40502a:	703b      	strb	r3, [r7, #0]
  40502c:	f109 0901 	add.w	r9, r9, #1
  405030:	4627      	mov	r7, r4
  405032:	2400      	movs	r4, #0
  405034:	e107      	b.n	405246 <_dtoa_r+0xb08>
  405036:	980f      	ldr	r0, [sp, #60]	; 0x3c
  405038:	2800      	cmp	r0, #0
  40503a:	f000 80bb 	beq.w	4051b4 <_dtoa_r+0xa76>
  40503e:	2e00      	cmp	r6, #0
  405040:	dd05      	ble.n	40504e <_dtoa_r+0x910>
  405042:	4621      	mov	r1, r4
  405044:	4650      	mov	r0, sl
  405046:	4632      	mov	r2, r6
  405048:	f001 faa0 	bl	40658c <__lshift>
  40504c:	4604      	mov	r4, r0
  40504e:	b19f      	cbz	r7, 405078 <_dtoa_r+0x93a>
  405050:	6861      	ldr	r1, [r4, #4]
  405052:	4650      	mov	r0, sl
  405054:	f001 f8c2 	bl	4061dc <_Balloc>
  405058:	6922      	ldr	r2, [r4, #16]
  40505a:	4606      	mov	r6, r0
  40505c:	3202      	adds	r2, #2
  40505e:	f104 010c 	add.w	r1, r4, #12
  405062:	0092      	lsls	r2, r2, #2
  405064:	300c      	adds	r0, #12
  405066:	f001 f893 	bl	406190 <memcpy>
  40506a:	4650      	mov	r0, sl
  40506c:	4631      	mov	r1, r6
  40506e:	2201      	movs	r2, #1
  405070:	f001 fa8c 	bl	40658c <__lshift>
  405074:	4607      	mov	r7, r0
  405076:	e000      	b.n	40507a <_dtoa_r+0x93c>
  405078:	4627      	mov	r7, r4
  40507a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40507c:	4629      	mov	r1, r5
  40507e:	4658      	mov	r0, fp
  405080:	f7ff face 	bl	404620 <quorem>
  405084:	4621      	mov	r1, r4
  405086:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  40508a:	4680      	mov	r8, r0
  40508c:	4658      	mov	r0, fp
  40508e:	f8cd c008 	str.w	ip, [sp, #8]
  405092:	f001 face 	bl	406632 <__mcmp>
  405096:	463a      	mov	r2, r7
  405098:	9008      	str	r0, [sp, #32]
  40509a:	4629      	mov	r1, r5
  40509c:	4650      	mov	r0, sl
  40509e:	f001 fae5 	bl	40666c <__mdiff>
  4050a2:	68c3      	ldr	r3, [r0, #12]
  4050a4:	4602      	mov	r2, r0
  4050a6:	f8dd c008 	ldr.w	ip, [sp, #8]
  4050aa:	b94b      	cbnz	r3, 4050c0 <_dtoa_r+0x982>
  4050ac:	4611      	mov	r1, r2
  4050ae:	4658      	mov	r0, fp
  4050b0:	9203      	str	r2, [sp, #12]
  4050b2:	f001 fabe 	bl	406632 <__mcmp>
  4050b6:	9a03      	ldr	r2, [sp, #12]
  4050b8:	4603      	mov	r3, r0
  4050ba:	f8dd c008 	ldr.w	ip, [sp, #8]
  4050be:	e000      	b.n	4050c2 <_dtoa_r+0x984>
  4050c0:	2301      	movs	r3, #1
  4050c2:	4650      	mov	r0, sl
  4050c4:	4611      	mov	r1, r2
  4050c6:	9303      	str	r3, [sp, #12]
  4050c8:	f8cd c008 	str.w	ip, [sp, #8]
  4050cc:	f001 f8ac 	bl	406228 <_Bfree>
  4050d0:	9b03      	ldr	r3, [sp, #12]
  4050d2:	f8dd c008 	ldr.w	ip, [sp, #8]
  4050d6:	b963      	cbnz	r3, 4050f2 <_dtoa_r+0x9b4>
  4050d8:	9924      	ldr	r1, [sp, #144]	; 0x90
  4050da:	b951      	cbnz	r1, 4050f2 <_dtoa_r+0x9b4>
  4050dc:	9804      	ldr	r0, [sp, #16]
  4050de:	f000 0201 	and.w	r2, r0, #1
  4050e2:	b932      	cbnz	r2, 4050f2 <_dtoa_r+0x9b4>
  4050e4:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4050e8:	d035      	beq.n	405156 <_dtoa_r+0xa18>
  4050ea:	9b08      	ldr	r3, [sp, #32]
  4050ec:	2b00      	cmp	r3, #0
  4050ee:	dc24      	bgt.n	40513a <_dtoa_r+0x9fc>
  4050f0:	e025      	b.n	40513e <_dtoa_r+0xa00>
  4050f2:	9808      	ldr	r0, [sp, #32]
  4050f4:	2800      	cmp	r0, #0
  4050f6:	da02      	bge.n	4050fe <_dtoa_r+0x9c0>
  4050f8:	2b00      	cmp	r3, #0
  4050fa:	dc08      	bgt.n	40510e <_dtoa_r+0x9d0>
  4050fc:	e01f      	b.n	40513e <_dtoa_r+0xa00>
  4050fe:	d123      	bne.n	405148 <_dtoa_r+0xa0a>
  405100:	9924      	ldr	r1, [sp, #144]	; 0x90
  405102:	bb09      	cbnz	r1, 405148 <_dtoa_r+0xa0a>
  405104:	9804      	ldr	r0, [sp, #16]
  405106:	f000 0201 	and.w	r2, r0, #1
  40510a:	b9ea      	cbnz	r2, 405148 <_dtoa_r+0xa0a>
  40510c:	e7f4      	b.n	4050f8 <_dtoa_r+0x9ba>
  40510e:	4659      	mov	r1, fp
  405110:	2201      	movs	r2, #1
  405112:	4650      	mov	r0, sl
  405114:	f8cd c008 	str.w	ip, [sp, #8]
  405118:	f001 fa38 	bl	40658c <__lshift>
  40511c:	4629      	mov	r1, r5
  40511e:	4683      	mov	fp, r0
  405120:	f001 fa87 	bl	406632 <__mcmp>
  405124:	2800      	cmp	r0, #0
  405126:	f8dd c008 	ldr.w	ip, [sp, #8]
  40512a:	dc03      	bgt.n	405134 <_dtoa_r+0x9f6>
  40512c:	d107      	bne.n	40513e <_dtoa_r+0xa00>
  40512e:	f01c 0f01 	tst.w	ip, #1
  405132:	d004      	beq.n	40513e <_dtoa_r+0xa00>
  405134:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405138:	d00d      	beq.n	405156 <_dtoa_r+0xa18>
  40513a:	f108 0c31 	add.w	ip, r8, #49	; 0x31
  40513e:	f106 0801 	add.w	r8, r6, #1
  405142:	f886 c000 	strb.w	ip, [r6]
  405146:	e07e      	b.n	405246 <_dtoa_r+0xb08>
  405148:	2b00      	cmp	r3, #0
  40514a:	f106 0801 	add.w	r8, r6, #1
  40514e:	dd09      	ble.n	405164 <_dtoa_r+0xa26>
  405150:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  405154:	d103      	bne.n	40515e <_dtoa_r+0xa20>
  405156:	2339      	movs	r3, #57	; 0x39
  405158:	7033      	strb	r3, [r6, #0]
  40515a:	3601      	adds	r6, #1
  40515c:	e05b      	b.n	405216 <_dtoa_r+0xad8>
  40515e:	f10c 0301 	add.w	r3, ip, #1
  405162:	e068      	b.n	405236 <_dtoa_r+0xaf8>
  405164:	9909      	ldr	r1, [sp, #36]	; 0x24
  405166:	9a07      	ldr	r2, [sp, #28]
  405168:	ebc1 0308 	rsb	r3, r1, r8
  40516c:	4646      	mov	r6, r8
  40516e:	4293      	cmp	r3, r2
  405170:	f806 cc01 	strb.w	ip, [r6, #-1]
  405174:	d03c      	beq.n	4051f0 <_dtoa_r+0xab2>
  405176:	4659      	mov	r1, fp
  405178:	220a      	movs	r2, #10
  40517a:	2300      	movs	r3, #0
  40517c:	4650      	mov	r0, sl
  40517e:	f001 f85c 	bl	40623a <__multadd>
  405182:	42bc      	cmp	r4, r7
  405184:	4683      	mov	fp, r0
  405186:	4621      	mov	r1, r4
  405188:	4650      	mov	r0, sl
  40518a:	f04f 020a 	mov.w	r2, #10
  40518e:	f04f 0300 	mov.w	r3, #0
  405192:	d104      	bne.n	40519e <_dtoa_r+0xa60>
  405194:	f001 f851 	bl	40623a <__multadd>
  405198:	4604      	mov	r4, r0
  40519a:	4607      	mov	r7, r0
  40519c:	e76e      	b.n	40507c <_dtoa_r+0x93e>
  40519e:	f001 f84c 	bl	40623a <__multadd>
  4051a2:	4639      	mov	r1, r7
  4051a4:	4604      	mov	r4, r0
  4051a6:	220a      	movs	r2, #10
  4051a8:	4650      	mov	r0, sl
  4051aa:	2300      	movs	r3, #0
  4051ac:	f001 f845 	bl	40623a <__multadd>
  4051b0:	4607      	mov	r7, r0
  4051b2:	e763      	b.n	40507c <_dtoa_r+0x93e>
  4051b4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4051b6:	4658      	mov	r0, fp
  4051b8:	4629      	mov	r1, r5
  4051ba:	f7ff fa31 	bl	404620 <quorem>
  4051be:	9f09      	ldr	r7, [sp, #36]	; 0x24
  4051c0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4051c4:	f807 c006 	strb.w	ip, [r7, r6]
  4051c8:	9f07      	ldr	r7, [sp, #28]
  4051ca:	3601      	adds	r6, #1
  4051cc:	42be      	cmp	r6, r7
  4051ce:	db07      	blt.n	4051e0 <_dtoa_r+0xaa2>
  4051d0:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4051d2:	2f01      	cmp	r7, #1
  4051d4:	bfac      	ite	ge
  4051d6:	19f6      	addge	r6, r6, r7
  4051d8:	3601      	addlt	r6, #1
  4051da:	4627      	mov	r7, r4
  4051dc:	2400      	movs	r4, #0
  4051de:	e007      	b.n	4051f0 <_dtoa_r+0xab2>
  4051e0:	4659      	mov	r1, fp
  4051e2:	4650      	mov	r0, sl
  4051e4:	220a      	movs	r2, #10
  4051e6:	2300      	movs	r3, #0
  4051e8:	f001 f827 	bl	40623a <__multadd>
  4051ec:	4683      	mov	fp, r0
  4051ee:	e7e2      	b.n	4051b6 <_dtoa_r+0xa78>
  4051f0:	4659      	mov	r1, fp
  4051f2:	2201      	movs	r2, #1
  4051f4:	4650      	mov	r0, sl
  4051f6:	f8cd c008 	str.w	ip, [sp, #8]
  4051fa:	f001 f9c7 	bl	40658c <__lshift>
  4051fe:	4629      	mov	r1, r5
  405200:	4683      	mov	fp, r0
  405202:	f001 fa16 	bl	406632 <__mcmp>
  405206:	2800      	cmp	r0, #0
  405208:	f8dd c008 	ldr.w	ip, [sp, #8]
  40520c:	dc03      	bgt.n	405216 <_dtoa_r+0xad8>
  40520e:	d114      	bne.n	40523a <_dtoa_r+0xafc>
  405210:	f01c 0f01 	tst.w	ip, #1
  405214:	d011      	beq.n	40523a <_dtoa_r+0xafc>
  405216:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  40521a:	46b0      	mov	r8, r6
  40521c:	2b39      	cmp	r3, #57	; 0x39
  40521e:	f106 36ff 	add.w	r6, r6, #4294967295
  405222:	d107      	bne.n	405234 <_dtoa_r+0xaf6>
  405224:	9809      	ldr	r0, [sp, #36]	; 0x24
  405226:	42b0      	cmp	r0, r6
  405228:	d1f5      	bne.n	405216 <_dtoa_r+0xad8>
  40522a:	2331      	movs	r3, #49	; 0x31
  40522c:	f109 0901 	add.w	r9, r9, #1
  405230:	7003      	strb	r3, [r0, #0]
  405232:	e008      	b.n	405246 <_dtoa_r+0xb08>
  405234:	3301      	adds	r3, #1
  405236:	7033      	strb	r3, [r6, #0]
  405238:	e005      	b.n	405246 <_dtoa_r+0xb08>
  40523a:	46b0      	mov	r8, r6
  40523c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
  405240:	3e01      	subs	r6, #1
  405242:	2b30      	cmp	r3, #48	; 0x30
  405244:	d0f9      	beq.n	40523a <_dtoa_r+0xafc>
  405246:	4650      	mov	r0, sl
  405248:	4629      	mov	r1, r5
  40524a:	f000 ffed 	bl	406228 <_Bfree>
  40524e:	b16f      	cbz	r7, 40526c <_dtoa_r+0xb2e>
  405250:	b12c      	cbz	r4, 40525e <_dtoa_r+0xb20>
  405252:	42bc      	cmp	r4, r7
  405254:	d003      	beq.n	40525e <_dtoa_r+0xb20>
  405256:	4650      	mov	r0, sl
  405258:	4621      	mov	r1, r4
  40525a:	f000 ffe5 	bl	406228 <_Bfree>
  40525e:	4650      	mov	r0, sl
  405260:	4639      	mov	r1, r7
  405262:	f000 ffe1 	bl	406228 <_Bfree>
  405266:	e001      	b.n	40526c <_dtoa_r+0xb2e>
  405268:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  40526c:	4650      	mov	r0, sl
  40526e:	4659      	mov	r1, fp
  405270:	f000 ffda 	bl	406228 <_Bfree>
  405274:	2300      	movs	r3, #0
  405276:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405278:	f888 3000 	strb.w	r3, [r8]
  40527c:	f109 0301 	add.w	r3, r9, #1
  405280:	603b      	str	r3, [r7, #0]
  405282:	9f28      	ldr	r7, [sp, #160]	; 0xa0
  405284:	b127      	cbz	r7, 405290 <_dtoa_r+0xb52>
  405286:	f8c7 8000 	str.w	r8, [r7]
  40528a:	e001      	b.n	405290 <_dtoa_r+0xb52>
  40528c:	4802      	ldr	r0, [pc, #8]	; (405298 <_dtoa_r+0xb5a>)
  40528e:	e000      	b.n	405292 <_dtoa_r+0xb54>
  405290:	9809      	ldr	r0, [sp, #36]	; 0x24
  405292:	b01b      	add	sp, #108	; 0x6c
  405294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405298:	004089fe 	.word	0x004089fe
  40529c:	f3af 8000 	nop.w

004052a0 <__sflush_r>:
  4052a0:	898a      	ldrh	r2, [r1, #12]
  4052a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4052a6:	b293      	uxth	r3, r2
  4052a8:	4605      	mov	r5, r0
  4052aa:	0718      	lsls	r0, r3, #28
  4052ac:	460c      	mov	r4, r1
  4052ae:	d45e      	bmi.n	40536e <__sflush_r+0xce>
  4052b0:	684b      	ldr	r3, [r1, #4]
  4052b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  4052b6:	2b00      	cmp	r3, #0
  4052b8:	818a      	strh	r2, [r1, #12]
  4052ba:	dc02      	bgt.n	4052c2 <__sflush_r+0x22>
  4052bc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  4052be:	2b00      	cmp	r3, #0
  4052c0:	dd18      	ble.n	4052f4 <__sflush_r+0x54>
  4052c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  4052c4:	b1b6      	cbz	r6, 4052f4 <__sflush_r+0x54>
  4052c6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  4052ca:	2300      	movs	r3, #0
  4052cc:	b292      	uxth	r2, r2
  4052ce:	682f      	ldr	r7, [r5, #0]
  4052d0:	602b      	str	r3, [r5, #0]
  4052d2:	b10a      	cbz	r2, 4052d8 <__sflush_r+0x38>
  4052d4:	6d22      	ldr	r2, [r4, #80]	; 0x50
  4052d6:	e010      	b.n	4052fa <__sflush_r+0x5a>
  4052d8:	69e1      	ldr	r1, [r4, #28]
  4052da:	4628      	mov	r0, r5
  4052dc:	2301      	movs	r3, #1
  4052de:	47b0      	blx	r6
  4052e0:	1c41      	adds	r1, r0, #1
  4052e2:	4602      	mov	r2, r0
  4052e4:	d109      	bne.n	4052fa <__sflush_r+0x5a>
  4052e6:	682b      	ldr	r3, [r5, #0]
  4052e8:	b13b      	cbz	r3, 4052fa <__sflush_r+0x5a>
  4052ea:	2b1d      	cmp	r3, #29
  4052ec:	d001      	beq.n	4052f2 <__sflush_r+0x52>
  4052ee:	2b16      	cmp	r3, #22
  4052f0:	d14a      	bne.n	405388 <__sflush_r+0xe8>
  4052f2:	602f      	str	r7, [r5, #0]
  4052f4:	2000      	movs	r0, #0
  4052f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052fa:	89a3      	ldrh	r3, [r4, #12]
  4052fc:	075b      	lsls	r3, r3, #29
  4052fe:	d505      	bpl.n	40530c <__sflush_r+0x6c>
  405300:	6863      	ldr	r3, [r4, #4]
  405302:	1ad2      	subs	r2, r2, r3
  405304:	6b23      	ldr	r3, [r4, #48]	; 0x30
  405306:	b10b      	cbz	r3, 40530c <__sflush_r+0x6c>
  405308:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40530a:	1ad2      	subs	r2, r2, r3
  40530c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  40530e:	4628      	mov	r0, r5
  405310:	69e1      	ldr	r1, [r4, #28]
  405312:	2300      	movs	r3, #0
  405314:	47b0      	blx	r6
  405316:	1c46      	adds	r6, r0, #1
  405318:	89a2      	ldrh	r2, [r4, #12]
  40531a:	d105      	bne.n	405328 <__sflush_r+0x88>
  40531c:	682b      	ldr	r3, [r5, #0]
  40531e:	b11b      	cbz	r3, 405328 <__sflush_r+0x88>
  405320:	2b1d      	cmp	r3, #29
  405322:	d001      	beq.n	405328 <__sflush_r+0x88>
  405324:	2b16      	cmp	r3, #22
  405326:	d11d      	bne.n	405364 <__sflush_r+0xc4>
  405328:	2300      	movs	r3, #0
  40532a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40532e:	b292      	uxth	r2, r2
  405330:	6063      	str	r3, [r4, #4]
  405332:	6923      	ldr	r3, [r4, #16]
  405334:	04d1      	lsls	r1, r2, #19
  405336:	81a2      	strh	r2, [r4, #12]
  405338:	6023      	str	r3, [r4, #0]
  40533a:	d504      	bpl.n	405346 <__sflush_r+0xa6>
  40533c:	1c42      	adds	r2, r0, #1
  40533e:	d101      	bne.n	405344 <__sflush_r+0xa4>
  405340:	682b      	ldr	r3, [r5, #0]
  405342:	b903      	cbnz	r3, 405346 <__sflush_r+0xa6>
  405344:	6520      	str	r0, [r4, #80]	; 0x50
  405346:	6b21      	ldr	r1, [r4, #48]	; 0x30
  405348:	602f      	str	r7, [r5, #0]
  40534a:	2900      	cmp	r1, #0
  40534c:	d0d2      	beq.n	4052f4 <__sflush_r+0x54>
  40534e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405352:	4299      	cmp	r1, r3
  405354:	d002      	beq.n	40535c <__sflush_r+0xbc>
  405356:	4628      	mov	r0, r5
  405358:	f000 fa10 	bl	40577c <_free_r>
  40535c:	2000      	movs	r0, #0
  40535e:	6320      	str	r0, [r4, #48]	; 0x30
  405360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405364:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405368:	81a2      	strh	r2, [r4, #12]
  40536a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40536e:	690e      	ldr	r6, [r1, #16]
  405370:	2e00      	cmp	r6, #0
  405372:	d0bf      	beq.n	4052f4 <__sflush_r+0x54>
  405374:	079b      	lsls	r3, r3, #30
  405376:	680a      	ldr	r2, [r1, #0]
  405378:	bf0c      	ite	eq
  40537a:	694b      	ldreq	r3, [r1, #20]
  40537c:	2300      	movne	r3, #0
  40537e:	ebc6 0802 	rsb	r8, r6, r2
  405382:	600e      	str	r6, [r1, #0]
  405384:	608b      	str	r3, [r1, #8]
  405386:	e012      	b.n	4053ae <__sflush_r+0x10e>
  405388:	89a3      	ldrh	r3, [r4, #12]
  40538a:	f04f 30ff 	mov.w	r0, #4294967295
  40538e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405392:	81a3      	strh	r3, [r4, #12]
  405394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405398:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40539a:	4628      	mov	r0, r5
  40539c:	69e1      	ldr	r1, [r4, #28]
  40539e:	4632      	mov	r2, r6
  4053a0:	4643      	mov	r3, r8
  4053a2:	47b8      	blx	r7
  4053a4:	2800      	cmp	r0, #0
  4053a6:	ddef      	ble.n	405388 <__sflush_r+0xe8>
  4053a8:	4406      	add	r6, r0
  4053aa:	ebc0 0808 	rsb	r8, r0, r8
  4053ae:	f1b8 0f00 	cmp.w	r8, #0
  4053b2:	dcf1      	bgt.n	405398 <__sflush_r+0xf8>
  4053b4:	e79e      	b.n	4052f4 <__sflush_r+0x54>

004053b6 <_fflush_r>:
  4053b6:	b538      	push	{r3, r4, r5, lr}
  4053b8:	460c      	mov	r4, r1
  4053ba:	4605      	mov	r5, r0
  4053bc:	b118      	cbz	r0, 4053c6 <_fflush_r+0x10>
  4053be:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4053c0:	b90b      	cbnz	r3, 4053c6 <_fflush_r+0x10>
  4053c2:	f000 f841 	bl	405448 <__sinit>
  4053c6:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4053ca:	b128      	cbz	r0, 4053d8 <_fflush_r+0x22>
  4053cc:	4628      	mov	r0, r5
  4053ce:	4621      	mov	r1, r4
  4053d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4053d4:	f7ff bf64 	b.w	4052a0 <__sflush_r>
  4053d8:	bd38      	pop	{r3, r4, r5, pc}

004053da <fflush>:
  4053da:	4601      	mov	r1, r0
  4053dc:	b920      	cbnz	r0, 4053e8 <fflush+0xe>
  4053de:	4b04      	ldr	r3, [pc, #16]	; (4053f0 <fflush+0x16>)
  4053e0:	4904      	ldr	r1, [pc, #16]	; (4053f4 <fflush+0x1a>)
  4053e2:	6818      	ldr	r0, [r3, #0]
  4053e4:	f000 bbea 	b.w	405bbc <_fwalk_reent>
  4053e8:	4b03      	ldr	r3, [pc, #12]	; (4053f8 <fflush+0x1e>)
  4053ea:	6818      	ldr	r0, [r3, #0]
  4053ec:	f7ff bfe3 	b.w	4053b6 <_fflush_r>
  4053f0:	004089a4 	.word	0x004089a4
  4053f4:	004053b7 	.word	0x004053b7
  4053f8:	200000e8 	.word	0x200000e8

004053fc <__fp_lock>:
  4053fc:	2000      	movs	r0, #0
  4053fe:	4770      	bx	lr

00405400 <__fp_unlock>:
  405400:	2000      	movs	r0, #0
  405402:	4770      	bx	lr

00405404 <_cleanup_r>:
  405404:	4901      	ldr	r1, [pc, #4]	; (40540c <_cleanup_r+0x8>)
  405406:	f000 bbbd 	b.w	405b84 <_fwalk>
  40540a:	bf00      	nop
  40540c:	004079e9 	.word	0x004079e9

00405410 <__sfmoreglue>:
  405410:	b570      	push	{r4, r5, r6, lr}
  405412:	1e4b      	subs	r3, r1, #1
  405414:	2568      	movs	r5, #104	; 0x68
  405416:	435d      	muls	r5, r3
  405418:	460e      	mov	r6, r1
  40541a:	f105 0174 	add.w	r1, r5, #116	; 0x74
  40541e:	f000 fca1 	bl	405d64 <_malloc_r>
  405422:	4604      	mov	r4, r0
  405424:	b140      	cbz	r0, 405438 <__sfmoreglue+0x28>
  405426:	2100      	movs	r1, #0
  405428:	e880 0042 	stmia.w	r0, {r1, r6}
  40542c:	300c      	adds	r0, #12
  40542e:	60a0      	str	r0, [r4, #8]
  405430:	f105 0268 	add.w	r2, r5, #104	; 0x68
  405434:	f7fd fb4c 	bl	402ad0 <memset>
  405438:	4620      	mov	r0, r4
  40543a:	bd70      	pop	{r4, r5, r6, pc}

0040543c <_cleanup>:
  40543c:	4b01      	ldr	r3, [pc, #4]	; (405444 <_cleanup+0x8>)
  40543e:	6818      	ldr	r0, [r3, #0]
  405440:	f7ff bfe0 	b.w	405404 <_cleanup_r>
  405444:	004089a4 	.word	0x004089a4

00405448 <__sinit>:
  405448:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40544c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40544e:	4606      	mov	r6, r0
  405450:	2c00      	cmp	r4, #0
  405452:	d162      	bne.n	40551a <__sinit+0xd2>
  405454:	4b32      	ldr	r3, [pc, #200]	; (405520 <__sinit+0xd8>)
  405456:	6845      	ldr	r5, [r0, #4]
  405458:	63c3      	str	r3, [r0, #60]	; 0x3c
  40545a:	2303      	movs	r3, #3
  40545c:	f8c0 32e4 	str.w	r3, [r0, #740]	; 0x2e4
  405460:	f500 733b 	add.w	r3, r0, #748	; 0x2ec
  405464:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8
  405468:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 405528 <__sinit+0xe0>
  40546c:	2304      	movs	r3, #4
  40546e:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 40552c <__sinit+0xe4>
  405472:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 405530 <__sinit+0xe8>
  405476:	4f2b      	ldr	r7, [pc, #172]	; (405524 <__sinit+0xdc>)
  405478:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40547c:	4621      	mov	r1, r4
  40547e:	81ab      	strh	r3, [r5, #12]
  405480:	602c      	str	r4, [r5, #0]
  405482:	606c      	str	r4, [r5, #4]
  405484:	60ac      	str	r4, [r5, #8]
  405486:	666c      	str	r4, [r5, #100]	; 0x64
  405488:	81ec      	strh	r4, [r5, #14]
  40548a:	612c      	str	r4, [r5, #16]
  40548c:	616c      	str	r4, [r5, #20]
  40548e:	61ac      	str	r4, [r5, #24]
  405490:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  405494:	2208      	movs	r2, #8
  405496:	f7fd fb1b 	bl	402ad0 <memset>
  40549a:	61ed      	str	r5, [r5, #28]
  40549c:	f8c5 a020 	str.w	sl, [r5, #32]
  4054a0:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  4054a4:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  4054a8:	62ef      	str	r7, [r5, #44]	; 0x2c
  4054aa:	68b5      	ldr	r5, [r6, #8]
  4054ac:	2309      	movs	r3, #9
  4054ae:	f04f 0b01 	mov.w	fp, #1
  4054b2:	81ab      	strh	r3, [r5, #12]
  4054b4:	602c      	str	r4, [r5, #0]
  4054b6:	606c      	str	r4, [r5, #4]
  4054b8:	60ac      	str	r4, [r5, #8]
  4054ba:	666c      	str	r4, [r5, #100]	; 0x64
  4054bc:	f8a5 b00e 	strh.w	fp, [r5, #14]
  4054c0:	612c      	str	r4, [r5, #16]
  4054c2:	616c      	str	r4, [r5, #20]
  4054c4:	61ac      	str	r4, [r5, #24]
  4054c6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4054ca:	4621      	mov	r1, r4
  4054cc:	2208      	movs	r2, #8
  4054ce:	f7fd faff 	bl	402ad0 <memset>
  4054d2:	61ed      	str	r5, [r5, #28]
  4054d4:	f8c5 a020 	str.w	sl, [r5, #32]
  4054d8:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  4054dc:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  4054e0:	62ef      	str	r7, [r5, #44]	; 0x2c
  4054e2:	68f5      	ldr	r5, [r6, #12]
  4054e4:	2312      	movs	r3, #18
  4054e6:	81ab      	strh	r3, [r5, #12]
  4054e8:	2302      	movs	r3, #2
  4054ea:	602c      	str	r4, [r5, #0]
  4054ec:	606c      	str	r4, [r5, #4]
  4054ee:	60ac      	str	r4, [r5, #8]
  4054f0:	666c      	str	r4, [r5, #100]	; 0x64
  4054f2:	81eb      	strh	r3, [r5, #14]
  4054f4:	612c      	str	r4, [r5, #16]
  4054f6:	616c      	str	r4, [r5, #20]
  4054f8:	61ac      	str	r4, [r5, #24]
  4054fa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4054fe:	4621      	mov	r1, r4
  405500:	2208      	movs	r2, #8
  405502:	f7fd fae5 	bl	402ad0 <memset>
  405506:	61ed      	str	r5, [r5, #28]
  405508:	f8c5 a020 	str.w	sl, [r5, #32]
  40550c:	f8c5 9024 	str.w	r9, [r5, #36]	; 0x24
  405510:	f8c5 8028 	str.w	r8, [r5, #40]	; 0x28
  405514:	62ef      	str	r7, [r5, #44]	; 0x2c
  405516:	f8c6 b038 	str.w	fp, [r6, #56]	; 0x38
  40551a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40551e:	bf00      	nop
  405520:	00405405 	.word	0x00405405
  405524:	00406deb 	.word	0x00406deb
  405528:	00406d69 	.word	0x00406d69
  40552c:	00406d8f 	.word	0x00406d8f
  405530:	00406dc7 	.word	0x00406dc7

00405534 <__sfp>:
  405534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405536:	4b1c      	ldr	r3, [pc, #112]	; (4055a8 <__sfp+0x74>)
  405538:	4607      	mov	r7, r0
  40553a:	681e      	ldr	r6, [r3, #0]
  40553c:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  40553e:	b913      	cbnz	r3, 405546 <__sfp+0x12>
  405540:	4630      	mov	r0, r6
  405542:	f7ff ff81 	bl	405448 <__sinit>
  405546:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
  40554a:	68b4      	ldr	r4, [r6, #8]
  40554c:	6873      	ldr	r3, [r6, #4]
  40554e:	3b01      	subs	r3, #1
  405550:	d404      	bmi.n	40555c <__sfp+0x28>
  405552:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  405556:	b175      	cbz	r5, 405576 <__sfp+0x42>
  405558:	3468      	adds	r4, #104	; 0x68
  40555a:	e7f8      	b.n	40554e <__sfp+0x1a>
  40555c:	6833      	ldr	r3, [r6, #0]
  40555e:	b92b      	cbnz	r3, 40556c <__sfp+0x38>
  405560:	4638      	mov	r0, r7
  405562:	2104      	movs	r1, #4
  405564:	f7ff ff54 	bl	405410 <__sfmoreglue>
  405568:	6030      	str	r0, [r6, #0]
  40556a:	b108      	cbz	r0, 405570 <__sfp+0x3c>
  40556c:	6836      	ldr	r6, [r6, #0]
  40556e:	e7ec      	b.n	40554a <__sfp+0x16>
  405570:	230c      	movs	r3, #12
  405572:	603b      	str	r3, [r7, #0]
  405574:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405576:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40557a:	81e3      	strh	r3, [r4, #14]
  40557c:	2301      	movs	r3, #1
  40557e:	81a3      	strh	r3, [r4, #12]
  405580:	6665      	str	r5, [r4, #100]	; 0x64
  405582:	6025      	str	r5, [r4, #0]
  405584:	60a5      	str	r5, [r4, #8]
  405586:	6065      	str	r5, [r4, #4]
  405588:	6125      	str	r5, [r4, #16]
  40558a:	6165      	str	r5, [r4, #20]
  40558c:	61a5      	str	r5, [r4, #24]
  40558e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  405592:	4629      	mov	r1, r5
  405594:	2208      	movs	r2, #8
  405596:	f7fd fa9b 	bl	402ad0 <memset>
  40559a:	6325      	str	r5, [r4, #48]	; 0x30
  40559c:	6365      	str	r5, [r4, #52]	; 0x34
  40559e:	6465      	str	r5, [r4, #68]	; 0x44
  4055a0:	64a5      	str	r5, [r4, #72]	; 0x48
  4055a2:	4620      	mov	r0, r4
  4055a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4055a6:	bf00      	nop
  4055a8:	004089a4 	.word	0x004089a4

004055ac <__sfp_lock_acquire>:
  4055ac:	4770      	bx	lr

004055ae <__sfp_lock_release>:
  4055ae:	4770      	bx	lr

004055b0 <__sinit_lock_acquire>:
  4055b0:	4770      	bx	lr

004055b2 <__sinit_lock_release>:
  4055b2:	4770      	bx	lr

004055b4 <__fp_lock_all>:
  4055b4:	4b02      	ldr	r3, [pc, #8]	; (4055c0 <__fp_lock_all+0xc>)
  4055b6:	4903      	ldr	r1, [pc, #12]	; (4055c4 <__fp_lock_all+0x10>)
  4055b8:	6818      	ldr	r0, [r3, #0]
  4055ba:	f000 bae3 	b.w	405b84 <_fwalk>
  4055be:	bf00      	nop
  4055c0:	200000e8 	.word	0x200000e8
  4055c4:	004053fd 	.word	0x004053fd

004055c8 <__fp_unlock_all>:
  4055c8:	4b02      	ldr	r3, [pc, #8]	; (4055d4 <__fp_unlock_all+0xc>)
  4055ca:	4903      	ldr	r1, [pc, #12]	; (4055d8 <__fp_unlock_all+0x10>)
  4055cc:	6818      	ldr	r0, [r3, #0]
  4055ce:	f000 bad9 	b.w	405b84 <_fwalk>
  4055d2:	bf00      	nop
  4055d4:	200000e8 	.word	0x200000e8
  4055d8:	00405401 	.word	0x00405401

004055dc <__libc_fini_array>:
  4055dc:	b538      	push	{r3, r4, r5, lr}
  4055de:	4d08      	ldr	r5, [pc, #32]	; (405600 <__libc_fini_array+0x24>)
  4055e0:	4c08      	ldr	r4, [pc, #32]	; (405604 <__libc_fini_array+0x28>)
  4055e2:	1b64      	subs	r4, r4, r5
  4055e4:	10a4      	asrs	r4, r4, #2
  4055e6:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  4055ea:	b124      	cbz	r4, 4055f6 <__libc_fini_array+0x1a>
  4055ec:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4055f0:	3c01      	subs	r4, #1
  4055f2:	4798      	blx	r3
  4055f4:	e7f9      	b.n	4055ea <__libc_fini_array+0xe>
  4055f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4055fa:	f003 bacb 	b.w	408b94 <_fini>
  4055fe:	bf00      	nop
  405600:	00408ba0 	.word	0x00408ba0
  405604:	00408ba4 	.word	0x00408ba4

00405608 <_fputwc_r>:
  405608:	8993      	ldrh	r3, [r2, #12]
  40560a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  40560e:	460e      	mov	r6, r1
  405610:	0499      	lsls	r1, r3, #18
  405612:	4680      	mov	r8, r0
  405614:	4614      	mov	r4, r2
  405616:	d406      	bmi.n	405626 <_fputwc_r+0x1e>
  405618:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40561c:	8193      	strh	r3, [r2, #12]
  40561e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405620:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405624:	6653      	str	r3, [r2, #100]	; 0x64
  405626:	f000 fb0b 	bl	405c40 <__locale_mb_cur_max>
  40562a:	2801      	cmp	r0, #1
  40562c:	d106      	bne.n	40563c <_fputwc_r+0x34>
  40562e:	1e73      	subs	r3, r6, #1
  405630:	2bfe      	cmp	r3, #254	; 0xfe
  405632:	d803      	bhi.n	40563c <_fputwc_r+0x34>
  405634:	f88d 6004 	strb.w	r6, [sp, #4]
  405638:	4607      	mov	r7, r0
  40563a:	e00e      	b.n	40565a <_fputwc_r+0x52>
  40563c:	4632      	mov	r2, r6
  40563e:	4640      	mov	r0, r8
  405640:	a901      	add	r1, sp, #4
  405642:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405646:	f002 f89d 	bl	407784 <_wcrtomb_r>
  40564a:	1c42      	adds	r2, r0, #1
  40564c:	4607      	mov	r7, r0
  40564e:	d104      	bne.n	40565a <_fputwc_r+0x52>
  405650:	89a3      	ldrh	r3, [r4, #12]
  405652:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405656:	81a3      	strh	r3, [r4, #12]
  405658:	e02b      	b.n	4056b2 <_fputwc_r+0xaa>
  40565a:	2500      	movs	r5, #0
  40565c:	42bd      	cmp	r5, r7
  40565e:	d024      	beq.n	4056aa <_fputwc_r+0xa2>
  405660:	68a2      	ldr	r2, [r4, #8]
  405662:	ab01      	add	r3, sp, #4
  405664:	3a01      	subs	r2, #1
  405666:	2a00      	cmp	r2, #0
  405668:	60a2      	str	r2, [r4, #8]
  40566a:	da16      	bge.n	40569a <_fputwc_r+0x92>
  40566c:	69a1      	ldr	r1, [r4, #24]
  40566e:	428a      	cmp	r2, r1
  405670:	db08      	blt.n	405684 <_fputwc_r+0x7c>
  405672:	5d5b      	ldrb	r3, [r3, r5]
  405674:	6822      	ldr	r2, [r4, #0]
  405676:	7013      	strb	r3, [r2, #0]
  405678:	6823      	ldr	r3, [r4, #0]
  40567a:	7819      	ldrb	r1, [r3, #0]
  40567c:	290a      	cmp	r1, #10
  40567e:	d110      	bne.n	4056a2 <_fputwc_r+0x9a>
  405680:	4640      	mov	r0, r8
  405682:	e001      	b.n	405688 <_fputwc_r+0x80>
  405684:	5d59      	ldrb	r1, [r3, r5]
  405686:	4640      	mov	r0, r8
  405688:	4622      	mov	r2, r4
  40568a:	f002 f829 	bl	4076e0 <__swbuf_r>
  40568e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  405692:	4258      	negs	r0, r3
  405694:	4158      	adcs	r0, r3
  405696:	b130      	cbz	r0, 4056a6 <_fputwc_r+0x9e>
  405698:	e009      	b.n	4056ae <_fputwc_r+0xa6>
  40569a:	5d5b      	ldrb	r3, [r3, r5]
  40569c:	6822      	ldr	r2, [r4, #0]
  40569e:	7013      	strb	r3, [r2, #0]
  4056a0:	6823      	ldr	r3, [r4, #0]
  4056a2:	3301      	adds	r3, #1
  4056a4:	6023      	str	r3, [r4, #0]
  4056a6:	3501      	adds	r5, #1
  4056a8:	e7d8      	b.n	40565c <_fputwc_r+0x54>
  4056aa:	4630      	mov	r0, r6
  4056ac:	e001      	b.n	4056b2 <_fputwc_r+0xaa>
  4056ae:	f04f 30ff 	mov.w	r0, #4294967295
  4056b2:	b002      	add	sp, #8
  4056b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004056b8 <fputwc>:
  4056b8:	4b08      	ldr	r3, [pc, #32]	; (4056dc <fputwc+0x24>)
  4056ba:	b570      	push	{r4, r5, r6, lr}
  4056bc:	681c      	ldr	r4, [r3, #0]
  4056be:	4606      	mov	r6, r0
  4056c0:	460d      	mov	r5, r1
  4056c2:	b124      	cbz	r4, 4056ce <fputwc+0x16>
  4056c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4056c6:	b913      	cbnz	r3, 4056ce <fputwc+0x16>
  4056c8:	4620      	mov	r0, r4
  4056ca:	f7ff febd 	bl	405448 <__sinit>
  4056ce:	4620      	mov	r0, r4
  4056d0:	4631      	mov	r1, r6
  4056d2:	462a      	mov	r2, r5
  4056d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  4056d8:	f7ff bf96 	b.w	405608 <_fputwc_r>
  4056dc:	200000e8 	.word	0x200000e8

004056e0 <_malloc_trim_r>:
  4056e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4056e2:	4d23      	ldr	r5, [pc, #140]	; (405770 <_malloc_trim_r+0x90>)
  4056e4:	460e      	mov	r6, r1
  4056e6:	4604      	mov	r4, r0
  4056e8:	f000 fd76 	bl	4061d8 <__malloc_lock>
  4056ec:	68ab      	ldr	r3, [r5, #8]
  4056ee:	685f      	ldr	r7, [r3, #4]
  4056f0:	f027 0703 	bic.w	r7, r7, #3
  4056f4:	1bbe      	subs	r6, r7, r6
  4056f6:	f606 76ef 	addw	r6, r6, #4079	; 0xfef
  4056fa:	f426 667f 	bic.w	r6, r6, #4080	; 0xff0
  4056fe:	f026 060f 	bic.w	r6, r6, #15
  405702:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
  405706:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
  40570a:	da04      	bge.n	405716 <_malloc_trim_r+0x36>
  40570c:	4620      	mov	r0, r4
  40570e:	f000 fd64 	bl	4061da <__malloc_unlock>
  405712:	2000      	movs	r0, #0
  405714:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405716:	4620      	mov	r0, r4
  405718:	2100      	movs	r1, #0
  40571a:	f001 fb15 	bl	406d48 <_sbrk_r>
  40571e:	68ab      	ldr	r3, [r5, #8]
  405720:	443b      	add	r3, r7
  405722:	4298      	cmp	r0, r3
  405724:	d1f2      	bne.n	40570c <_malloc_trim_r+0x2c>
  405726:	4620      	mov	r0, r4
  405728:	4271      	negs	r1, r6
  40572a:	f001 fb0d 	bl	406d48 <_sbrk_r>
  40572e:	3001      	adds	r0, #1
  405730:	d110      	bne.n	405754 <_malloc_trim_r+0x74>
  405732:	4620      	mov	r0, r4
  405734:	2100      	movs	r1, #0
  405736:	f001 fb07 	bl	406d48 <_sbrk_r>
  40573a:	68ab      	ldr	r3, [r5, #8]
  40573c:	1ac2      	subs	r2, r0, r3
  40573e:	2a0f      	cmp	r2, #15
  405740:	dde4      	ble.n	40570c <_malloc_trim_r+0x2c>
  405742:	490c      	ldr	r1, [pc, #48]	; (405774 <_malloc_trim_r+0x94>)
  405744:	f042 0201 	orr.w	r2, r2, #1
  405748:	6809      	ldr	r1, [r1, #0]
  40574a:	605a      	str	r2, [r3, #4]
  40574c:	1a40      	subs	r0, r0, r1
  40574e:	490a      	ldr	r1, [pc, #40]	; (405778 <_malloc_trim_r+0x98>)
  405750:	6008      	str	r0, [r1, #0]
  405752:	e7db      	b.n	40570c <_malloc_trim_r+0x2c>
  405754:	68ab      	ldr	r3, [r5, #8]
  405756:	1bbf      	subs	r7, r7, r6
  405758:	f047 0701 	orr.w	r7, r7, #1
  40575c:	605f      	str	r7, [r3, #4]
  40575e:	4b06      	ldr	r3, [pc, #24]	; (405778 <_malloc_trim_r+0x98>)
  405760:	4620      	mov	r0, r4
  405762:	681a      	ldr	r2, [r3, #0]
  405764:	1b96      	subs	r6, r2, r6
  405766:	601e      	str	r6, [r3, #0]
  405768:	f000 fd37 	bl	4061da <__malloc_unlock>
  40576c:	2001      	movs	r0, #1
  40576e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405770:	20000594 	.word	0x20000594
  405774:	2000099c 	.word	0x2000099c
  405778:	20000bb4 	.word	0x20000bb4

0040577c <_free_r>:
  40577c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40577e:	4606      	mov	r6, r0
  405780:	460d      	mov	r5, r1
  405782:	2900      	cmp	r1, #0
  405784:	f000 80a9 	beq.w	4058da <_free_r+0x15e>
  405788:	f000 fd26 	bl	4061d8 <__malloc_lock>
  40578c:	f855 cc04 	ldr.w	ip, [r5, #-4]
  405790:	4c52      	ldr	r4, [pc, #328]	; (4058dc <_free_r+0x160>)
  405792:	f1a5 0308 	sub.w	r3, r5, #8
  405796:	f02c 0201 	bic.w	r2, ip, #1
  40579a:	1898      	adds	r0, r3, r2
  40579c:	68a1      	ldr	r1, [r4, #8]
  40579e:	6847      	ldr	r7, [r0, #4]
  4057a0:	4288      	cmp	r0, r1
  4057a2:	f027 0703 	bic.w	r7, r7, #3
  4057a6:	f00c 0101 	and.w	r1, ip, #1
  4057aa:	d11b      	bne.n	4057e4 <_free_r+0x68>
  4057ac:	443a      	add	r2, r7
  4057ae:	b939      	cbnz	r1, 4057c0 <_free_r+0x44>
  4057b0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4057b4:	1a5b      	subs	r3, r3, r1
  4057b6:	6898      	ldr	r0, [r3, #8]
  4057b8:	440a      	add	r2, r1
  4057ba:	68d9      	ldr	r1, [r3, #12]
  4057bc:	60c1      	str	r1, [r0, #12]
  4057be:	6088      	str	r0, [r1, #8]
  4057c0:	f042 0101 	orr.w	r1, r2, #1
  4057c4:	6059      	str	r1, [r3, #4]
  4057c6:	60a3      	str	r3, [r4, #8]
  4057c8:	4b45      	ldr	r3, [pc, #276]	; (4058e0 <_free_r+0x164>)
  4057ca:	681b      	ldr	r3, [r3, #0]
  4057cc:	429a      	cmp	r2, r3
  4057ce:	d304      	bcc.n	4057da <_free_r+0x5e>
  4057d0:	4b44      	ldr	r3, [pc, #272]	; (4058e4 <_free_r+0x168>)
  4057d2:	4630      	mov	r0, r6
  4057d4:	6819      	ldr	r1, [r3, #0]
  4057d6:	f7ff ff83 	bl	4056e0 <_malloc_trim_r>
  4057da:	4630      	mov	r0, r6
  4057dc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  4057e0:	f000 bcfb 	b.w	4061da <__malloc_unlock>
  4057e4:	6047      	str	r7, [r0, #4]
  4057e6:	b979      	cbnz	r1, 405808 <_free_r+0x8c>
  4057e8:	f855 5c08 	ldr.w	r5, [r5, #-8]
  4057ec:	f104 0c08 	add.w	ip, r4, #8
  4057f0:	1b5b      	subs	r3, r3, r5
  4057f2:	442a      	add	r2, r5
  4057f4:	689d      	ldr	r5, [r3, #8]
  4057f6:	4565      	cmp	r5, ip
  4057f8:	d008      	beq.n	40580c <_free_r+0x90>
  4057fa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4057fe:	f8c5 c00c 	str.w	ip, [r5, #12]
  405802:	f8cc 5008 	str.w	r5, [ip, #8]
  405806:	e002      	b.n	40580e <_free_r+0x92>
  405808:	2100      	movs	r1, #0
  40580a:	e000      	b.n	40580e <_free_r+0x92>
  40580c:	2101      	movs	r1, #1
  40580e:	19c5      	adds	r5, r0, r7
  405810:	686d      	ldr	r5, [r5, #4]
  405812:	07ed      	lsls	r5, r5, #31
  405814:	d40e      	bmi.n	405834 <_free_r+0xb8>
  405816:	443a      	add	r2, r7
  405818:	6885      	ldr	r5, [r0, #8]
  40581a:	b941      	cbnz	r1, 40582e <_free_r+0xb2>
  40581c:	4f32      	ldr	r7, [pc, #200]	; (4058e8 <_free_r+0x16c>)
  40581e:	42bd      	cmp	r5, r7
  405820:	d105      	bne.n	40582e <_free_r+0xb2>
  405822:	6163      	str	r3, [r4, #20]
  405824:	6123      	str	r3, [r4, #16]
  405826:	2101      	movs	r1, #1
  405828:	60dd      	str	r5, [r3, #12]
  40582a:	609d      	str	r5, [r3, #8]
  40582c:	e002      	b.n	405834 <_free_r+0xb8>
  40582e:	68c0      	ldr	r0, [r0, #12]
  405830:	60e8      	str	r0, [r5, #12]
  405832:	6085      	str	r5, [r0, #8]
  405834:	f042 0001 	orr.w	r0, r2, #1
  405838:	6058      	str	r0, [r3, #4]
  40583a:	509a      	str	r2, [r3, r2]
  40583c:	2900      	cmp	r1, #0
  40583e:	d1cc      	bne.n	4057da <_free_r+0x5e>
  405840:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405844:	d20e      	bcs.n	405864 <_free_r+0xe8>
  405846:	08d2      	lsrs	r2, r2, #3
  405848:	1091      	asrs	r1, r2, #2
  40584a:	2001      	movs	r0, #1
  40584c:	4088      	lsls	r0, r1
  40584e:	6861      	ldr	r1, [r4, #4]
  405850:	4301      	orrs	r1, r0
  405852:	6061      	str	r1, [r4, #4]
  405854:	eb04 04c2 	add.w	r4, r4, r2, lsl #3
  405858:	68a2      	ldr	r2, [r4, #8]
  40585a:	60dc      	str	r4, [r3, #12]
  40585c:	609a      	str	r2, [r3, #8]
  40585e:	60a3      	str	r3, [r4, #8]
  405860:	60d3      	str	r3, [r2, #12]
  405862:	e7ba      	b.n	4057da <_free_r+0x5e>
  405864:	0a51      	lsrs	r1, r2, #9
  405866:	2904      	cmp	r1, #4
  405868:	d802      	bhi.n	405870 <_free_r+0xf4>
  40586a:	0991      	lsrs	r1, r2, #6
  40586c:	3138      	adds	r1, #56	; 0x38
  40586e:	e015      	b.n	40589c <_free_r+0x120>
  405870:	2914      	cmp	r1, #20
  405872:	d801      	bhi.n	405878 <_free_r+0xfc>
  405874:	315b      	adds	r1, #91	; 0x5b
  405876:	e011      	b.n	40589c <_free_r+0x120>
  405878:	2954      	cmp	r1, #84	; 0x54
  40587a:	d802      	bhi.n	405882 <_free_r+0x106>
  40587c:	0b11      	lsrs	r1, r2, #12
  40587e:	316e      	adds	r1, #110	; 0x6e
  405880:	e00c      	b.n	40589c <_free_r+0x120>
  405882:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
  405886:	d802      	bhi.n	40588e <_free_r+0x112>
  405888:	0bd1      	lsrs	r1, r2, #15
  40588a:	3177      	adds	r1, #119	; 0x77
  40588c:	e006      	b.n	40589c <_free_r+0x120>
  40588e:	f240 5054 	movw	r0, #1364	; 0x554
  405892:	4281      	cmp	r1, r0
  405894:	bf9a      	itte	ls
  405896:	0c91      	lsrls	r1, r2, #18
  405898:	317c      	addls	r1, #124	; 0x7c
  40589a:	217e      	movhi	r1, #126	; 0x7e
  40589c:	eb04 04c1 	add.w	r4, r4, r1, lsl #3
  4058a0:	68a5      	ldr	r5, [r4, #8]
  4058a2:	480e      	ldr	r0, [pc, #56]	; (4058dc <_free_r+0x160>)
  4058a4:	42a5      	cmp	r5, r4
  4058a6:	d001      	beq.n	4058ac <_free_r+0x130>
  4058a8:	4629      	mov	r1, r5
  4058aa:	e00b      	b.n	4058c4 <_free_r+0x148>
  4058ac:	2201      	movs	r2, #1
  4058ae:	1089      	asrs	r1, r1, #2
  4058b0:	fa02 f101 	lsl.w	r1, r2, r1
  4058b4:	6842      	ldr	r2, [r0, #4]
  4058b6:	430a      	orrs	r2, r1
  4058b8:	6042      	str	r2, [r0, #4]
  4058ba:	4629      	mov	r1, r5
  4058bc:	e008      	b.n	4058d0 <_free_r+0x154>
  4058be:	6889      	ldr	r1, [r1, #8]
  4058c0:	42a1      	cmp	r1, r4
  4058c2:	d004      	beq.n	4058ce <_free_r+0x152>
  4058c4:	6848      	ldr	r0, [r1, #4]
  4058c6:	f020 0003 	bic.w	r0, r0, #3
  4058ca:	4282      	cmp	r2, r0
  4058cc:	d3f7      	bcc.n	4058be <_free_r+0x142>
  4058ce:	68cd      	ldr	r5, [r1, #12]
  4058d0:	60dd      	str	r5, [r3, #12]
  4058d2:	6099      	str	r1, [r3, #8]
  4058d4:	60ab      	str	r3, [r5, #8]
  4058d6:	60cb      	str	r3, [r1, #12]
  4058d8:	e77f      	b.n	4057da <_free_r+0x5e>
  4058da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4058dc:	20000594 	.word	0x20000594
  4058e0:	200009a0 	.word	0x200009a0
  4058e4:	20000bb0 	.word	0x20000bb0
  4058e8:	2000059c 	.word	0x2000059c

004058ec <__sfvwrite_r>:
  4058ec:	6893      	ldr	r3, [r2, #8]
  4058ee:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4058f2:	4680      	mov	r8, r0
  4058f4:	460c      	mov	r4, r1
  4058f6:	4691      	mov	r9, r2
  4058f8:	b90b      	cbnz	r3, 4058fe <__sfvwrite_r+0x12>
  4058fa:	2000      	movs	r0, #0
  4058fc:	e13c      	b.n	405b78 <__sfvwrite_r+0x28c>
  4058fe:	898b      	ldrh	r3, [r1, #12]
  405900:	0718      	lsls	r0, r3, #28
  405902:	d50e      	bpl.n	405922 <__sfvwrite_r+0x36>
  405904:	690b      	ldr	r3, [r1, #16]
  405906:	b163      	cbz	r3, 405922 <__sfvwrite_r+0x36>
  405908:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
  40590c:	f8d9 6000 	ldr.w	r6, [r9]
  405910:	f00a 0c02 	and.w	ip, sl, #2
  405914:	fa1f f38c 	uxth.w	r3, ip
  405918:	b333      	cbz	r3, 405968 <__sfvwrite_r+0x7c>
  40591a:	f04f 0a00 	mov.w	sl, #0
  40591e:	4657      	mov	r7, sl
  405920:	e01b      	b.n	40595a <__sfvwrite_r+0x6e>
  405922:	4640      	mov	r0, r8
  405924:	4621      	mov	r1, r4
  405926:	f7fe fe11 	bl	40454c <__swsetup_r>
  40592a:	2800      	cmp	r0, #0
  40592c:	d0ec      	beq.n	405908 <__sfvwrite_r+0x1c>
  40592e:	e121      	b.n	405b74 <__sfvwrite_r+0x288>
  405930:	4b93      	ldr	r3, [pc, #588]	; (405b80 <__sfvwrite_r+0x294>)
  405932:	4640      	mov	r0, r8
  405934:	429f      	cmp	r7, r3
  405936:	bf38      	it	cc
  405938:	463b      	movcc	r3, r7
  40593a:	69e1      	ldr	r1, [r4, #28]
  40593c:	4652      	mov	r2, sl
  40593e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405940:	47a8      	blx	r5
  405942:	2800      	cmp	r0, #0
  405944:	f340 8112 	ble.w	405b6c <__sfvwrite_r+0x280>
  405948:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40594c:	4482      	add	sl, r0
  40594e:	1a3f      	subs	r7, r7, r0
  405950:	1a18      	subs	r0, r3, r0
  405952:	f8c9 0008 	str.w	r0, [r9, #8]
  405956:	2800      	cmp	r0, #0
  405958:	d0cf      	beq.n	4058fa <__sfvwrite_r+0xe>
  40595a:	2f00      	cmp	r7, #0
  40595c:	d1e8      	bne.n	405930 <__sfvwrite_r+0x44>
  40595e:	f8d6 a000 	ldr.w	sl, [r6]
  405962:	6877      	ldr	r7, [r6, #4]
  405964:	3608      	adds	r6, #8
  405966:	e7f8      	b.n	40595a <__sfvwrite_r+0x6e>
  405968:	f01a 0a01 	ands.w	sl, sl, #1
  40596c:	d004      	beq.n	405978 <__sfvwrite_r+0x8c>
  40596e:	469b      	mov	fp, r3
  405970:	9301      	str	r3, [sp, #4]
  405972:	461f      	mov	r7, r3
  405974:	469a      	mov	sl, r3
  405976:	e0bf      	b.n	405af8 <__sfvwrite_r+0x20c>
  405978:	4655      	mov	r5, sl
  40597a:	b925      	cbnz	r5, 405986 <__sfvwrite_r+0x9a>
  40597c:	f8d6 a000 	ldr.w	sl, [r6]
  405980:	6875      	ldr	r5, [r6, #4]
  405982:	3608      	adds	r6, #8
  405984:	e7f9      	b.n	40597a <__sfvwrite_r+0x8e>
  405986:	89a2      	ldrh	r2, [r4, #12]
  405988:	68a7      	ldr	r7, [r4, #8]
  40598a:	0591      	lsls	r1, r2, #22
  40598c:	d552      	bpl.n	405a34 <__sfvwrite_r+0x148>
  40598e:	42bd      	cmp	r5, r7
  405990:	d342      	bcc.n	405a18 <__sfvwrite_r+0x12c>
  405992:	f412 6f90 	tst.w	r2, #1152	; 0x480
  405996:	d03d      	beq.n	405a14 <__sfvwrite_r+0x128>
  405998:	6921      	ldr	r1, [r4, #16]
  40599a:	6823      	ldr	r3, [r4, #0]
  40599c:	2002      	movs	r0, #2
  40599e:	1a5b      	subs	r3, r3, r1
  4059a0:	9301      	str	r3, [sp, #4]
  4059a2:	6963      	ldr	r3, [r4, #20]
  4059a4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  4059a8:	fb93 fbf0 	sdiv	fp, r3, r0
  4059ac:	9b01      	ldr	r3, [sp, #4]
  4059ae:	1c58      	adds	r0, r3, #1
  4059b0:	4428      	add	r0, r5
  4059b2:	4583      	cmp	fp, r0
  4059b4:	bf38      	it	cc
  4059b6:	4683      	movcc	fp, r0
  4059b8:	0553      	lsls	r3, r2, #21
  4059ba:	4640      	mov	r0, r8
  4059bc:	d50f      	bpl.n	4059de <__sfvwrite_r+0xf2>
  4059be:	4659      	mov	r1, fp
  4059c0:	f000 f9d0 	bl	405d64 <_malloc_r>
  4059c4:	4607      	mov	r7, r0
  4059c6:	b1b8      	cbz	r0, 4059f8 <__sfvwrite_r+0x10c>
  4059c8:	9a01      	ldr	r2, [sp, #4]
  4059ca:	6921      	ldr	r1, [r4, #16]
  4059cc:	f000 fbe0 	bl	406190 <memcpy>
  4059d0:	89a2      	ldrh	r2, [r4, #12]
  4059d2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4059d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4059da:	81a2      	strh	r2, [r4, #12]
  4059dc:	e010      	b.n	405a00 <__sfvwrite_r+0x114>
  4059de:	465a      	mov	r2, fp
  4059e0:	f000 ffe6 	bl	4069b0 <_realloc_r>
  4059e4:	4607      	mov	r7, r0
  4059e6:	b958      	cbnz	r0, 405a00 <__sfvwrite_r+0x114>
  4059e8:	4640      	mov	r0, r8
  4059ea:	6921      	ldr	r1, [r4, #16]
  4059ec:	f7ff fec6 	bl	40577c <_free_r>
  4059f0:	89a3      	ldrh	r3, [r4, #12]
  4059f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4059f6:	81a3      	strh	r3, [r4, #12]
  4059f8:	230c      	movs	r3, #12
  4059fa:	f8c8 3000 	str.w	r3, [r8]
  4059fe:	e0b5      	b.n	405b6c <__sfvwrite_r+0x280>
  405a00:	9b01      	ldr	r3, [sp, #4]
  405a02:	6127      	str	r7, [r4, #16]
  405a04:	441f      	add	r7, r3
  405a06:	ebc3 030b 	rsb	r3, r3, fp
  405a0a:	6027      	str	r7, [r4, #0]
  405a0c:	f8c4 b014 	str.w	fp, [r4, #20]
  405a10:	462f      	mov	r7, r5
  405a12:	60a3      	str	r3, [r4, #8]
  405a14:	42bd      	cmp	r5, r7
  405a16:	d200      	bcs.n	405a1a <__sfvwrite_r+0x12e>
  405a18:	462f      	mov	r7, r5
  405a1a:	463a      	mov	r2, r7
  405a1c:	6820      	ldr	r0, [r4, #0]
  405a1e:	4651      	mov	r1, sl
  405a20:	f000 fbbf 	bl	4061a2 <memmove>
  405a24:	68a3      	ldr	r3, [r4, #8]
  405a26:	1bdb      	subs	r3, r3, r7
  405a28:	60a3      	str	r3, [r4, #8]
  405a2a:	6823      	ldr	r3, [r4, #0]
  405a2c:	441f      	add	r7, r3
  405a2e:	6027      	str	r7, [r4, #0]
  405a30:	462f      	mov	r7, r5
  405a32:	e02a      	b.n	405a8a <__sfvwrite_r+0x19e>
  405a34:	6820      	ldr	r0, [r4, #0]
  405a36:	6923      	ldr	r3, [r4, #16]
  405a38:	4298      	cmp	r0, r3
  405a3a:	d802      	bhi.n	405a42 <__sfvwrite_r+0x156>
  405a3c:	6963      	ldr	r3, [r4, #20]
  405a3e:	429d      	cmp	r5, r3
  405a40:	d213      	bcs.n	405a6a <__sfvwrite_r+0x17e>
  405a42:	42bd      	cmp	r5, r7
  405a44:	bf38      	it	cc
  405a46:	462f      	movcc	r7, r5
  405a48:	463a      	mov	r2, r7
  405a4a:	4651      	mov	r1, sl
  405a4c:	f000 fba9 	bl	4061a2 <memmove>
  405a50:	68a3      	ldr	r3, [r4, #8]
  405a52:	6822      	ldr	r2, [r4, #0]
  405a54:	1bdb      	subs	r3, r3, r7
  405a56:	443a      	add	r2, r7
  405a58:	60a3      	str	r3, [r4, #8]
  405a5a:	6022      	str	r2, [r4, #0]
  405a5c:	b9ab      	cbnz	r3, 405a8a <__sfvwrite_r+0x19e>
  405a5e:	4640      	mov	r0, r8
  405a60:	4621      	mov	r1, r4
  405a62:	f7ff fca8 	bl	4053b6 <_fflush_r>
  405a66:	b180      	cbz	r0, 405a8a <__sfvwrite_r+0x19e>
  405a68:	e080      	b.n	405b6c <__sfvwrite_r+0x280>
  405a6a:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
  405a6e:	4575      	cmp	r5, lr
  405a70:	bf38      	it	cc
  405a72:	46ae      	movcc	lr, r5
  405a74:	fb9e fef3 	sdiv	lr, lr, r3
  405a78:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405a7a:	4640      	mov	r0, r8
  405a7c:	69e1      	ldr	r1, [r4, #28]
  405a7e:	4652      	mov	r2, sl
  405a80:	fb03 f30e 	mul.w	r3, r3, lr
  405a84:	47b8      	blx	r7
  405a86:	1e07      	subs	r7, r0, #0
  405a88:	dd70      	ble.n	405b6c <__sfvwrite_r+0x280>
  405a8a:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405a8e:	44ba      	add	sl, r7
  405a90:	1bed      	subs	r5, r5, r7
  405a92:	1bdf      	subs	r7, r3, r7
  405a94:	f8c9 7008 	str.w	r7, [r9, #8]
  405a98:	2f00      	cmp	r7, #0
  405a9a:	f47f af6e 	bne.w	40597a <__sfvwrite_r+0x8e>
  405a9e:	e72c      	b.n	4058fa <__sfvwrite_r+0xe>
  405aa0:	9d01      	ldr	r5, [sp, #4]
  405aa2:	2d00      	cmp	r5, #0
  405aa4:	d031      	beq.n	405b0a <__sfvwrite_r+0x21e>
  405aa6:	6820      	ldr	r0, [r4, #0]
  405aa8:	6922      	ldr	r2, [r4, #16]
  405aaa:	45d3      	cmp	fp, sl
  405aac:	bf34      	ite	cc
  405aae:	465b      	movcc	r3, fp
  405ab0:	4653      	movcs	r3, sl
  405ab2:	4290      	cmp	r0, r2
  405ab4:	68a5      	ldr	r5, [r4, #8]
  405ab6:	f8d4 e014 	ldr.w	lr, [r4, #20]
  405aba:	d936      	bls.n	405b2a <__sfvwrite_r+0x23e>
  405abc:	4475      	add	r5, lr
  405abe:	42ab      	cmp	r3, r5
  405ac0:	dd33      	ble.n	405b2a <__sfvwrite_r+0x23e>
  405ac2:	4639      	mov	r1, r7
  405ac4:	462a      	mov	r2, r5
  405ac6:	f000 fb6c 	bl	4061a2 <memmove>
  405aca:	6823      	ldr	r3, [r4, #0]
  405acc:	4640      	mov	r0, r8
  405ace:	442b      	add	r3, r5
  405ad0:	6023      	str	r3, [r4, #0]
  405ad2:	4621      	mov	r1, r4
  405ad4:	f7ff fc6f 	bl	4053b6 <_fflush_r>
  405ad8:	2800      	cmp	r0, #0
  405ada:	d147      	bne.n	405b6c <__sfvwrite_r+0x280>
  405adc:	ebbb 0b05 	subs.w	fp, fp, r5
  405ae0:	d03c      	beq.n	405b5c <__sfvwrite_r+0x270>
  405ae2:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405ae6:	442f      	add	r7, r5
  405ae8:	ebc5 0a0a 	rsb	sl, r5, sl
  405aec:	1b5d      	subs	r5, r3, r5
  405aee:	f8c9 5008 	str.w	r5, [r9, #8]
  405af2:	2d00      	cmp	r5, #0
  405af4:	f43f af01 	beq.w	4058fa <__sfvwrite_r+0xe>
  405af8:	f1ba 0f00 	cmp.w	sl, #0
  405afc:	d1d0      	bne.n	405aa0 <__sfvwrite_r+0x1b4>
  405afe:	2500      	movs	r5, #0
  405b00:	e896 0480 	ldmia.w	r6, {r7, sl}
  405b04:	9501      	str	r5, [sp, #4]
  405b06:	3608      	adds	r6, #8
  405b08:	e7f6      	b.n	405af8 <__sfvwrite_r+0x20c>
  405b0a:	4638      	mov	r0, r7
  405b0c:	210a      	movs	r1, #10
  405b0e:	4652      	mov	r2, sl
  405b10:	f000 fb30 	bl	406174 <memchr>
  405b14:	b120      	cbz	r0, 405b20 <__sfvwrite_r+0x234>
  405b16:	f100 0c01 	add.w	ip, r0, #1
  405b1a:	ebc7 0b0c 	rsb	fp, r7, ip
  405b1e:	e001      	b.n	405b24 <__sfvwrite_r+0x238>
  405b20:	f10a 0b01 	add.w	fp, sl, #1
  405b24:	2501      	movs	r5, #1
  405b26:	9501      	str	r5, [sp, #4]
  405b28:	e7bd      	b.n	405aa6 <__sfvwrite_r+0x1ba>
  405b2a:	4573      	cmp	r3, lr
  405b2c:	db08      	blt.n	405b40 <__sfvwrite_r+0x254>
  405b2e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  405b30:	4640      	mov	r0, r8
  405b32:	69e1      	ldr	r1, [r4, #28]
  405b34:	463a      	mov	r2, r7
  405b36:	4673      	mov	r3, lr
  405b38:	47a8      	blx	r5
  405b3a:	1e05      	subs	r5, r0, #0
  405b3c:	dcce      	bgt.n	405adc <__sfvwrite_r+0x1f0>
  405b3e:	e015      	b.n	405b6c <__sfvwrite_r+0x280>
  405b40:	461a      	mov	r2, r3
  405b42:	4639      	mov	r1, r7
  405b44:	9300      	str	r3, [sp, #0]
  405b46:	f000 fb2c 	bl	4061a2 <memmove>
  405b4a:	9b00      	ldr	r3, [sp, #0]
  405b4c:	68a2      	ldr	r2, [r4, #8]
  405b4e:	461d      	mov	r5, r3
  405b50:	1ad2      	subs	r2, r2, r3
  405b52:	60a2      	str	r2, [r4, #8]
  405b54:	6822      	ldr	r2, [r4, #0]
  405b56:	441a      	add	r2, r3
  405b58:	6022      	str	r2, [r4, #0]
  405b5a:	e7bf      	b.n	405adc <__sfvwrite_r+0x1f0>
  405b5c:	4640      	mov	r0, r8
  405b5e:	4621      	mov	r1, r4
  405b60:	f7ff fc29 	bl	4053b6 <_fflush_r>
  405b64:	b910      	cbnz	r0, 405b6c <__sfvwrite_r+0x280>
  405b66:	f8cd b004 	str.w	fp, [sp, #4]
  405b6a:	e7ba      	b.n	405ae2 <__sfvwrite_r+0x1f6>
  405b6c:	89a3      	ldrh	r3, [r4, #12]
  405b6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405b72:	81a3      	strh	r3, [r4, #12]
  405b74:	f04f 30ff 	mov.w	r0, #4294967295
  405b78:	b003      	add	sp, #12
  405b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b7e:	bf00      	nop
  405b80:	7ffffc00 	.word	0x7ffffc00

00405b84 <_fwalk>:
  405b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b88:	4688      	mov	r8, r1
  405b8a:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405b8e:	2600      	movs	r6, #0
  405b90:	b18c      	cbz	r4, 405bb6 <_fwalk+0x32>
  405b92:	68a5      	ldr	r5, [r4, #8]
  405b94:	6867      	ldr	r7, [r4, #4]
  405b96:	3f01      	subs	r7, #1
  405b98:	d40b      	bmi.n	405bb2 <_fwalk+0x2e>
  405b9a:	89ab      	ldrh	r3, [r5, #12]
  405b9c:	2b01      	cmp	r3, #1
  405b9e:	d906      	bls.n	405bae <_fwalk+0x2a>
  405ba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  405ba4:	3301      	adds	r3, #1
  405ba6:	d002      	beq.n	405bae <_fwalk+0x2a>
  405ba8:	4628      	mov	r0, r5
  405baa:	47c0      	blx	r8
  405bac:	4306      	orrs	r6, r0
  405bae:	3568      	adds	r5, #104	; 0x68
  405bb0:	e7f1      	b.n	405b96 <_fwalk+0x12>
  405bb2:	6824      	ldr	r4, [r4, #0]
  405bb4:	e7ec      	b.n	405b90 <_fwalk+0xc>
  405bb6:	4630      	mov	r0, r6
  405bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00405bbc <_fwalk_reent>:
  405bbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405bc0:	4680      	mov	r8, r0
  405bc2:	4689      	mov	r9, r1
  405bc4:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
  405bc8:	2600      	movs	r6, #0
  405bca:	b194      	cbz	r4, 405bf2 <_fwalk_reent+0x36>
  405bcc:	68a5      	ldr	r5, [r4, #8]
  405bce:	6867      	ldr	r7, [r4, #4]
  405bd0:	3f01      	subs	r7, #1
  405bd2:	d40c      	bmi.n	405bee <_fwalk_reent+0x32>
  405bd4:	89ab      	ldrh	r3, [r5, #12]
  405bd6:	2b01      	cmp	r3, #1
  405bd8:	d907      	bls.n	405bea <_fwalk_reent+0x2e>
  405bda:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  405bde:	3301      	adds	r3, #1
  405be0:	d003      	beq.n	405bea <_fwalk_reent+0x2e>
  405be2:	4640      	mov	r0, r8
  405be4:	4629      	mov	r1, r5
  405be6:	47c8      	blx	r9
  405be8:	4306      	orrs	r6, r0
  405bea:	3568      	adds	r5, #104	; 0x68
  405bec:	e7f0      	b.n	405bd0 <_fwalk_reent+0x14>
  405bee:	6824      	ldr	r4, [r4, #0]
  405bf0:	e7eb      	b.n	405bca <_fwalk_reent+0xe>
  405bf2:	4630      	mov	r0, r6
  405bf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405bf8 <_setlocale_r>:
  405bf8:	b510      	push	{r4, lr}
  405bfa:	4614      	mov	r4, r2
  405bfc:	b90a      	cbnz	r2, 405c02 <_setlocale_r+0xa>
  405bfe:	480b      	ldr	r0, [pc, #44]	; (405c2c <_setlocale_r+0x34>)
  405c00:	bd10      	pop	{r4, pc}
  405c02:	4610      	mov	r0, r2
  405c04:	490a      	ldr	r1, [pc, #40]	; (405c30 <_setlocale_r+0x38>)
  405c06:	f001 f8f4 	bl	406df2 <strcmp>
  405c0a:	2800      	cmp	r0, #0
  405c0c:	d0f7      	beq.n	405bfe <_setlocale_r+0x6>
  405c0e:	4620      	mov	r0, r4
  405c10:	4906      	ldr	r1, [pc, #24]	; (405c2c <_setlocale_r+0x34>)
  405c12:	f001 f8ee 	bl	406df2 <strcmp>
  405c16:	2800      	cmp	r0, #0
  405c18:	d0f1      	beq.n	405bfe <_setlocale_r+0x6>
  405c1a:	4620      	mov	r0, r4
  405c1c:	4905      	ldr	r1, [pc, #20]	; (405c34 <_setlocale_r+0x3c>)
  405c1e:	f001 f8e8 	bl	406df2 <strcmp>
  405c22:	2800      	cmp	r0, #0
  405c24:	4801      	ldr	r0, [pc, #4]	; (405c2c <_setlocale_r+0x34>)
  405c26:	bf18      	it	ne
  405c28:	2000      	movne	r0, #0
  405c2a:	bd10      	pop	{r4, pc}
  405c2c:	004089a8 	.word	0x004089a8
  405c30:	00408a2d 	.word	0x00408a2d
  405c34:	004089ab 	.word	0x004089ab

00405c38 <__locale_charset>:
  405c38:	4800      	ldr	r0, [pc, #0]	; (405c3c <__locale_charset+0x4>)
  405c3a:	4770      	bx	lr
  405c3c:	20000518 	.word	0x20000518

00405c40 <__locale_mb_cur_max>:
  405c40:	4b01      	ldr	r3, [pc, #4]	; (405c48 <__locale_mb_cur_max+0x8>)
  405c42:	6a18      	ldr	r0, [r3, #32]
  405c44:	4770      	bx	lr
  405c46:	bf00      	nop
  405c48:	20000518 	.word	0x20000518

00405c4c <__locale_msgcharset>:
  405c4c:	4800      	ldr	r0, [pc, #0]	; (405c50 <__locale_msgcharset+0x4>)
  405c4e:	4770      	bx	lr
  405c50:	2000053c 	.word	0x2000053c

00405c54 <__locale_cjk_lang>:
  405c54:	2000      	movs	r0, #0
  405c56:	4770      	bx	lr

00405c58 <_localeconv_r>:
  405c58:	4800      	ldr	r0, [pc, #0]	; (405c5c <_localeconv_r+0x4>)
  405c5a:	4770      	bx	lr
  405c5c:	2000055c 	.word	0x2000055c

00405c60 <setlocale>:
  405c60:	460a      	mov	r2, r1
  405c62:	4903      	ldr	r1, [pc, #12]	; (405c70 <setlocale+0x10>)
  405c64:	4603      	mov	r3, r0
  405c66:	6808      	ldr	r0, [r1, #0]
  405c68:	4619      	mov	r1, r3
  405c6a:	f7ff bfc5 	b.w	405bf8 <_setlocale_r>
  405c6e:	bf00      	nop
  405c70:	200000e8 	.word	0x200000e8

00405c74 <localeconv>:
  405c74:	4800      	ldr	r0, [pc, #0]	; (405c78 <localeconv+0x4>)
  405c76:	4770      	bx	lr
  405c78:	2000055c 	.word	0x2000055c

00405c7c <__smakebuf_r>:
  405c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405c7e:	898b      	ldrh	r3, [r1, #12]
  405c80:	b091      	sub	sp, #68	; 0x44
  405c82:	079d      	lsls	r5, r3, #30
  405c84:	4606      	mov	r6, r0
  405c86:	460c      	mov	r4, r1
  405c88:	d43a      	bmi.n	405d00 <__smakebuf_r+0x84>
  405c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405c8e:	2900      	cmp	r1, #0
  405c90:	da0b      	bge.n	405caa <__smakebuf_r+0x2e>
  405c92:	89a3      	ldrh	r3, [r4, #12]
  405c94:	2700      	movs	r7, #0
  405c96:	f013 0f80 	tst.w	r3, #128	; 0x80
  405c9a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405c9e:	bf0c      	ite	eq
  405ca0:	f44f 6580 	moveq.w	r5, #1024	; 0x400
  405ca4:	2540      	movne	r5, #64	; 0x40
  405ca6:	81a3      	strh	r3, [r4, #12]
  405ca8:	e01f      	b.n	405cea <__smakebuf_r+0x6e>
  405caa:	aa01      	add	r2, sp, #4
  405cac:	f001 fea4 	bl	4079f8 <_fstat_r>
  405cb0:	2800      	cmp	r0, #0
  405cb2:	dbee      	blt.n	405c92 <__smakebuf_r+0x16>
  405cb4:	9b02      	ldr	r3, [sp, #8]
  405cb6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  405cba:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  405cbe:	424f      	negs	r7, r1
  405cc0:	414f      	adcs	r7, r1
  405cc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  405cc6:	89a3      	ldrh	r3, [r4, #12]
  405cc8:	d10a      	bne.n	405ce0 <__smakebuf_r+0x64>
  405cca:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  405ccc:	491b      	ldr	r1, [pc, #108]	; (405d3c <__smakebuf_r+0xc0>)
  405cce:	428a      	cmp	r2, r1
  405cd0:	d106      	bne.n	405ce0 <__smakebuf_r+0x64>
  405cd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
  405cd6:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405cda:	81a3      	strh	r3, [r4, #12]
  405cdc:	64e5      	str	r5, [r4, #76]	; 0x4c
  405cde:	e004      	b.n	405cea <__smakebuf_r+0x6e>
  405ce0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405ce4:	81a3      	strh	r3, [r4, #12]
  405ce6:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405cea:	4630      	mov	r0, r6
  405cec:	4629      	mov	r1, r5
  405cee:	f000 f839 	bl	405d64 <_malloc_r>
  405cf2:	b960      	cbnz	r0, 405d0e <__smakebuf_r+0x92>
  405cf4:	89a3      	ldrh	r3, [r4, #12]
  405cf6:	059a      	lsls	r2, r3, #22
  405cf8:	d41d      	bmi.n	405d36 <__smakebuf_r+0xba>
  405cfa:	f043 0302 	orr.w	r3, r3, #2
  405cfe:	81a3      	strh	r3, [r4, #12]
  405d00:	f104 0343 	add.w	r3, r4, #67	; 0x43
  405d04:	6023      	str	r3, [r4, #0]
  405d06:	6123      	str	r3, [r4, #16]
  405d08:	2301      	movs	r3, #1
  405d0a:	6163      	str	r3, [r4, #20]
  405d0c:	e013      	b.n	405d36 <__smakebuf_r+0xba>
  405d0e:	4b0c      	ldr	r3, [pc, #48]	; (405d40 <__smakebuf_r+0xc4>)
  405d10:	63f3      	str	r3, [r6, #60]	; 0x3c
  405d12:	89a3      	ldrh	r3, [r4, #12]
  405d14:	6020      	str	r0, [r4, #0]
  405d16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405d1a:	81a3      	strh	r3, [r4, #12]
  405d1c:	6120      	str	r0, [r4, #16]
  405d1e:	6165      	str	r5, [r4, #20]
  405d20:	b14f      	cbz	r7, 405d36 <__smakebuf_r+0xba>
  405d22:	4630      	mov	r0, r6
  405d24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405d28:	f001 fe78 	bl	407a1c <_isatty_r>
  405d2c:	b118      	cbz	r0, 405d36 <__smakebuf_r+0xba>
  405d2e:	89a3      	ldrh	r3, [r4, #12]
  405d30:	f043 0301 	orr.w	r3, r3, #1
  405d34:	81a3      	strh	r3, [r4, #12]
  405d36:	b011      	add	sp, #68	; 0x44
  405d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405d3a:	bf00      	nop
  405d3c:	00406dc7 	.word	0x00406dc7
  405d40:	00405405 	.word	0x00405405

00405d44 <malloc>:
  405d44:	4b02      	ldr	r3, [pc, #8]	; (405d50 <malloc+0xc>)
  405d46:	4601      	mov	r1, r0
  405d48:	6818      	ldr	r0, [r3, #0]
  405d4a:	f000 b80b 	b.w	405d64 <_malloc_r>
  405d4e:	bf00      	nop
  405d50:	200000e8 	.word	0x200000e8

00405d54 <free>:
  405d54:	4b02      	ldr	r3, [pc, #8]	; (405d60 <free+0xc>)
  405d56:	4601      	mov	r1, r0
  405d58:	6818      	ldr	r0, [r3, #0]
  405d5a:	f7ff bd0f 	b.w	40577c <_free_r>
  405d5e:	bf00      	nop
  405d60:	200000e8 	.word	0x200000e8

00405d64 <_malloc_r>:
  405d64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d68:	f101 040b 	add.w	r4, r1, #11
  405d6c:	2c16      	cmp	r4, #22
  405d6e:	4607      	mov	r7, r0
  405d70:	d903      	bls.n	405d7a <_malloc_r+0x16>
  405d72:	f034 0407 	bics.w	r4, r4, #7
  405d76:	d501      	bpl.n	405d7c <_malloc_r+0x18>
  405d78:	e002      	b.n	405d80 <_malloc_r+0x1c>
  405d7a:	2410      	movs	r4, #16
  405d7c:	428c      	cmp	r4, r1
  405d7e:	d202      	bcs.n	405d86 <_malloc_r+0x22>
  405d80:	230c      	movs	r3, #12
  405d82:	603b      	str	r3, [r7, #0]
  405d84:	e1de      	b.n	406144 <_malloc_r+0x3e0>
  405d86:	4638      	mov	r0, r7
  405d88:	f000 fa26 	bl	4061d8 <__malloc_lock>
  405d8c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
  405d90:	4da3      	ldr	r5, [pc, #652]	; (406020 <_malloc_r+0x2bc>)
  405d92:	d214      	bcs.n	405dbe <_malloc_r+0x5a>
  405d94:	08e2      	lsrs	r2, r4, #3
  405d96:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  405d9a:	68de      	ldr	r6, [r3, #12]
  405d9c:	429e      	cmp	r6, r3
  405d9e:	d106      	bne.n	405dae <_malloc_r+0x4a>
  405da0:	f106 0308 	add.w	r3, r6, #8
  405da4:	6976      	ldr	r6, [r6, #20]
  405da6:	429e      	cmp	r6, r3
  405da8:	bf08      	it	eq
  405daa:	3202      	addeq	r2, #2
  405dac:	d043      	beq.n	405e36 <_malloc_r+0xd2>
  405dae:	6873      	ldr	r3, [r6, #4]
  405db0:	68f2      	ldr	r2, [r6, #12]
  405db2:	68b1      	ldr	r1, [r6, #8]
  405db4:	f023 0303 	bic.w	r3, r3, #3
  405db8:	60ca      	str	r2, [r1, #12]
  405dba:	6091      	str	r1, [r2, #8]
  405dbc:	e05d      	b.n	405e7a <_malloc_r+0x116>
  405dbe:	0a62      	lsrs	r2, r4, #9
  405dc0:	d01a      	beq.n	405df8 <_malloc_r+0x94>
  405dc2:	2a04      	cmp	r2, #4
  405dc4:	d802      	bhi.n	405dcc <_malloc_r+0x68>
  405dc6:	09a2      	lsrs	r2, r4, #6
  405dc8:	3238      	adds	r2, #56	; 0x38
  405dca:	e018      	b.n	405dfe <_malloc_r+0x9a>
  405dcc:	2a14      	cmp	r2, #20
  405dce:	d801      	bhi.n	405dd4 <_malloc_r+0x70>
  405dd0:	325b      	adds	r2, #91	; 0x5b
  405dd2:	e014      	b.n	405dfe <_malloc_r+0x9a>
  405dd4:	2a54      	cmp	r2, #84	; 0x54
  405dd6:	d802      	bhi.n	405dde <_malloc_r+0x7a>
  405dd8:	0b22      	lsrs	r2, r4, #12
  405dda:	326e      	adds	r2, #110	; 0x6e
  405ddc:	e00f      	b.n	405dfe <_malloc_r+0x9a>
  405dde:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405de2:	d802      	bhi.n	405dea <_malloc_r+0x86>
  405de4:	0be2      	lsrs	r2, r4, #15
  405de6:	3277      	adds	r2, #119	; 0x77
  405de8:	e009      	b.n	405dfe <_malloc_r+0x9a>
  405dea:	f240 5354 	movw	r3, #1364	; 0x554
  405dee:	429a      	cmp	r2, r3
  405df0:	d804      	bhi.n	405dfc <_malloc_r+0x98>
  405df2:	0ca2      	lsrs	r2, r4, #18
  405df4:	327c      	adds	r2, #124	; 0x7c
  405df6:	e002      	b.n	405dfe <_malloc_r+0x9a>
  405df8:	223f      	movs	r2, #63	; 0x3f
  405dfa:	e000      	b.n	405dfe <_malloc_r+0x9a>
  405dfc:	227e      	movs	r2, #126	; 0x7e
  405dfe:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
  405e02:	68de      	ldr	r6, [r3, #12]
  405e04:	429e      	cmp	r6, r3
  405e06:	d015      	beq.n	405e34 <_malloc_r+0xd0>
  405e08:	6871      	ldr	r1, [r6, #4]
  405e0a:	f021 0103 	bic.w	r1, r1, #3
  405e0e:	1b08      	subs	r0, r1, r4
  405e10:	280f      	cmp	r0, #15
  405e12:	dd01      	ble.n	405e18 <_malloc_r+0xb4>
  405e14:	3a01      	subs	r2, #1
  405e16:	e00d      	b.n	405e34 <_malloc_r+0xd0>
  405e18:	2800      	cmp	r0, #0
  405e1a:	db09      	blt.n	405e30 <_malloc_r+0xcc>
  405e1c:	68f3      	ldr	r3, [r6, #12]
  405e1e:	68b2      	ldr	r2, [r6, #8]
  405e20:	60d3      	str	r3, [r2, #12]
  405e22:	609a      	str	r2, [r3, #8]
  405e24:	1873      	adds	r3, r6, r1
  405e26:	685a      	ldr	r2, [r3, #4]
  405e28:	f042 0201 	orr.w	r2, r2, #1
  405e2c:	605a      	str	r2, [r3, #4]
  405e2e:	e194      	b.n	40615a <_malloc_r+0x3f6>
  405e30:	68f6      	ldr	r6, [r6, #12]
  405e32:	e7e7      	b.n	405e04 <_malloc_r+0xa0>
  405e34:	3201      	adds	r2, #1
  405e36:	497a      	ldr	r1, [pc, #488]	; (406020 <_malloc_r+0x2bc>)
  405e38:	692e      	ldr	r6, [r5, #16]
  405e3a:	f101 0008 	add.w	r0, r1, #8
  405e3e:	4286      	cmp	r6, r0
  405e40:	4686      	mov	lr, r0
  405e42:	d06d      	beq.n	405f20 <_malloc_r+0x1bc>
  405e44:	6873      	ldr	r3, [r6, #4]
  405e46:	f023 0303 	bic.w	r3, r3, #3
  405e4a:	ebc4 0c03 	rsb	ip, r4, r3
  405e4e:	f1bc 0f0f 	cmp.w	ip, #15
  405e52:	dd0d      	ble.n	405e70 <_malloc_r+0x10c>
  405e54:	1933      	adds	r3, r6, r4
  405e56:	f04c 0201 	orr.w	r2, ip, #1
  405e5a:	f044 0401 	orr.w	r4, r4, #1
  405e5e:	6074      	str	r4, [r6, #4]
  405e60:	614b      	str	r3, [r1, #20]
  405e62:	610b      	str	r3, [r1, #16]
  405e64:	60d8      	str	r0, [r3, #12]
  405e66:	6098      	str	r0, [r3, #8]
  405e68:	605a      	str	r2, [r3, #4]
  405e6a:	f843 c00c 	str.w	ip, [r3, ip]
  405e6e:	e174      	b.n	40615a <_malloc_r+0x3f6>
  405e70:	f1bc 0f00 	cmp.w	ip, #0
  405e74:	6148      	str	r0, [r1, #20]
  405e76:	6108      	str	r0, [r1, #16]
  405e78:	db01      	blt.n	405e7e <_malloc_r+0x11a>
  405e7a:	4433      	add	r3, r6
  405e7c:	e7d3      	b.n	405e26 <_malloc_r+0xc2>
  405e7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405e82:	d211      	bcs.n	405ea8 <_malloc_r+0x144>
  405e84:	08db      	lsrs	r3, r3, #3
  405e86:	1098      	asrs	r0, r3, #2
  405e88:	f04f 0c01 	mov.w	ip, #1
  405e8c:	fa0c fc00 	lsl.w	ip, ip, r0
  405e90:	6848      	ldr	r0, [r1, #4]
  405e92:	ea4c 0000 	orr.w	r0, ip, r0
  405e96:	6048      	str	r0, [r1, #4]
  405e98:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405e9c:	688b      	ldr	r3, [r1, #8]
  405e9e:	60f1      	str	r1, [r6, #12]
  405ea0:	60b3      	str	r3, [r6, #8]
  405ea2:	608e      	str	r6, [r1, #8]
  405ea4:	60de      	str	r6, [r3, #12]
  405ea6:	e03b      	b.n	405f20 <_malloc_r+0x1bc>
  405ea8:	0a58      	lsrs	r0, r3, #9
  405eaa:	2804      	cmp	r0, #4
  405eac:	d802      	bhi.n	405eb4 <_malloc_r+0x150>
  405eae:	0998      	lsrs	r0, r3, #6
  405eb0:	3038      	adds	r0, #56	; 0x38
  405eb2:	e015      	b.n	405ee0 <_malloc_r+0x17c>
  405eb4:	2814      	cmp	r0, #20
  405eb6:	d801      	bhi.n	405ebc <_malloc_r+0x158>
  405eb8:	305b      	adds	r0, #91	; 0x5b
  405eba:	e011      	b.n	405ee0 <_malloc_r+0x17c>
  405ebc:	2854      	cmp	r0, #84	; 0x54
  405ebe:	d802      	bhi.n	405ec6 <_malloc_r+0x162>
  405ec0:	0b18      	lsrs	r0, r3, #12
  405ec2:	306e      	adds	r0, #110	; 0x6e
  405ec4:	e00c      	b.n	405ee0 <_malloc_r+0x17c>
  405ec6:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  405eca:	d802      	bhi.n	405ed2 <_malloc_r+0x16e>
  405ecc:	0bd8      	lsrs	r0, r3, #15
  405ece:	3077      	adds	r0, #119	; 0x77
  405ed0:	e006      	b.n	405ee0 <_malloc_r+0x17c>
  405ed2:	f240 5154 	movw	r1, #1364	; 0x554
  405ed6:	4288      	cmp	r0, r1
  405ed8:	bf9a      	itte	ls
  405eda:	0c98      	lsrls	r0, r3, #18
  405edc:	307c      	addls	r0, #124	; 0x7c
  405ede:	207e      	movhi	r0, #126	; 0x7e
  405ee0:	eb05 0cc0 	add.w	ip, r5, r0, lsl #3
  405ee4:	f8dc 1008 	ldr.w	r1, [ip, #8]
  405ee8:	f8df 8134 	ldr.w	r8, [pc, #308]	; 406020 <_malloc_r+0x2bc>
  405eec:	4561      	cmp	r1, ip
  405eee:	d10d      	bne.n	405f0c <_malloc_r+0x1a8>
  405ef0:	2301      	movs	r3, #1
  405ef2:	1080      	asrs	r0, r0, #2
  405ef4:	fa03 f000 	lsl.w	r0, r3, r0
  405ef8:	f8d8 3004 	ldr.w	r3, [r8, #4]
  405efc:	4303      	orrs	r3, r0
  405efe:	f8c8 3004 	str.w	r3, [r8, #4]
  405f02:	460b      	mov	r3, r1
  405f04:	e008      	b.n	405f18 <_malloc_r+0x1b4>
  405f06:	6889      	ldr	r1, [r1, #8]
  405f08:	4561      	cmp	r1, ip
  405f0a:	d004      	beq.n	405f16 <_malloc_r+0x1b2>
  405f0c:	6848      	ldr	r0, [r1, #4]
  405f0e:	f020 0003 	bic.w	r0, r0, #3
  405f12:	4283      	cmp	r3, r0
  405f14:	d3f7      	bcc.n	405f06 <_malloc_r+0x1a2>
  405f16:	68cb      	ldr	r3, [r1, #12]
  405f18:	60f3      	str	r3, [r6, #12]
  405f1a:	60b1      	str	r1, [r6, #8]
  405f1c:	609e      	str	r6, [r3, #8]
  405f1e:	60ce      	str	r6, [r1, #12]
  405f20:	2101      	movs	r1, #1
  405f22:	1093      	asrs	r3, r2, #2
  405f24:	fa01 f303 	lsl.w	r3, r1, r3
  405f28:	6869      	ldr	r1, [r5, #4]
  405f2a:	428b      	cmp	r3, r1
  405f2c:	d85d      	bhi.n	405fea <_malloc_r+0x286>
  405f2e:	420b      	tst	r3, r1
  405f30:	d106      	bne.n	405f40 <_malloc_r+0x1dc>
  405f32:	f022 0203 	bic.w	r2, r2, #3
  405f36:	005b      	lsls	r3, r3, #1
  405f38:	420b      	tst	r3, r1
  405f3a:	f102 0204 	add.w	r2, r2, #4
  405f3e:	d0fa      	beq.n	405f36 <_malloc_r+0x1d2>
  405f40:	eb05 00c2 	add.w	r0, r5, r2, lsl #3
  405f44:	4680      	mov	r8, r0
  405f46:	4694      	mov	ip, r2
  405f48:	f8d8 600c 	ldr.w	r6, [r8, #12]
  405f4c:	4546      	cmp	r6, r8
  405f4e:	d02d      	beq.n	405fac <_malloc_r+0x248>
  405f50:	6871      	ldr	r1, [r6, #4]
  405f52:	f021 0903 	bic.w	r9, r1, #3
  405f56:	ebc4 0109 	rsb	r1, r4, r9
  405f5a:	290f      	cmp	r1, #15
  405f5c:	dd13      	ble.n	405f86 <_malloc_r+0x222>
  405f5e:	1933      	adds	r3, r6, r4
  405f60:	f044 0401 	orr.w	r4, r4, #1
  405f64:	68f2      	ldr	r2, [r6, #12]
  405f66:	6074      	str	r4, [r6, #4]
  405f68:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405f6c:	60c2      	str	r2, [r0, #12]
  405f6e:	6090      	str	r0, [r2, #8]
  405f70:	f041 0201 	orr.w	r2, r1, #1
  405f74:	616b      	str	r3, [r5, #20]
  405f76:	612b      	str	r3, [r5, #16]
  405f78:	f8c3 e00c 	str.w	lr, [r3, #12]
  405f7c:	f8c3 e008 	str.w	lr, [r3, #8]
  405f80:	605a      	str	r2, [r3, #4]
  405f82:	5059      	str	r1, [r3, r1]
  405f84:	e00c      	b.n	405fa0 <_malloc_r+0x23c>
  405f86:	2900      	cmp	r1, #0
  405f88:	db0e      	blt.n	405fa8 <_malloc_r+0x244>
  405f8a:	eb06 0109 	add.w	r1, r6, r9
  405f8e:	684b      	ldr	r3, [r1, #4]
  405f90:	f043 0301 	orr.w	r3, r3, #1
  405f94:	604b      	str	r3, [r1, #4]
  405f96:	68f3      	ldr	r3, [r6, #12]
  405f98:	f856 2f08 	ldr.w	r2, [r6, #8]!
  405f9c:	60d3      	str	r3, [r2, #12]
  405f9e:	609a      	str	r2, [r3, #8]
  405fa0:	4638      	mov	r0, r7
  405fa2:	f000 f91a 	bl	4061da <__malloc_unlock>
  405fa6:	e0dc      	b.n	406162 <_malloc_r+0x3fe>
  405fa8:	68f6      	ldr	r6, [r6, #12]
  405faa:	e7cf      	b.n	405f4c <_malloc_r+0x1e8>
  405fac:	f10c 0c01 	add.w	ip, ip, #1
  405fb0:	f01c 0f03 	tst.w	ip, #3
  405fb4:	f108 0808 	add.w	r8, r8, #8
  405fb8:	d1c6      	bne.n	405f48 <_malloc_r+0x1e4>
  405fba:	0791      	lsls	r1, r2, #30
  405fbc:	d104      	bne.n	405fc8 <_malloc_r+0x264>
  405fbe:	686a      	ldr	r2, [r5, #4]
  405fc0:	ea22 0203 	bic.w	r2, r2, r3
  405fc4:	606a      	str	r2, [r5, #4]
  405fc6:	e005      	b.n	405fd4 <_malloc_r+0x270>
  405fc8:	f1a0 0108 	sub.w	r1, r0, #8
  405fcc:	6800      	ldr	r0, [r0, #0]
  405fce:	3a01      	subs	r2, #1
  405fd0:	4288      	cmp	r0, r1
  405fd2:	d0f2      	beq.n	405fba <_malloc_r+0x256>
  405fd4:	6869      	ldr	r1, [r5, #4]
  405fd6:	005b      	lsls	r3, r3, #1
  405fd8:	428b      	cmp	r3, r1
  405fda:	d806      	bhi.n	405fea <_malloc_r+0x286>
  405fdc:	b12b      	cbz	r3, 405fea <_malloc_r+0x286>
  405fde:	4662      	mov	r2, ip
  405fe0:	420b      	tst	r3, r1
  405fe2:	d1ad      	bne.n	405f40 <_malloc_r+0x1dc>
  405fe4:	3204      	adds	r2, #4
  405fe6:	005b      	lsls	r3, r3, #1
  405fe8:	e7fa      	b.n	405fe0 <_malloc_r+0x27c>
  405fea:	f8d5 9008 	ldr.w	r9, [r5, #8]
  405fee:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405ff2:	f023 0b03 	bic.w	fp, r3, #3
  405ff6:	45a3      	cmp	fp, r4
  405ff8:	d304      	bcc.n	406004 <_malloc_r+0x2a0>
  405ffa:	ebc4 030b 	rsb	r3, r4, fp
  405ffe:	2b0f      	cmp	r3, #15
  406000:	f300 80a2 	bgt.w	406148 <_malloc_r+0x3e4>
  406004:	4907      	ldr	r1, [pc, #28]	; (406024 <_malloc_r+0x2c0>)
  406006:	eb09 030b 	add.w	r3, r9, fp
  40600a:	680a      	ldr	r2, [r1, #0]
  40600c:	4688      	mov	r8, r1
  40600e:	eb04 0a02 	add.w	sl, r4, r2
  406012:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
  406016:	3201      	adds	r2, #1
  406018:	d106      	bne.n	406028 <_malloc_r+0x2c4>
  40601a:	f10a 0a10 	add.w	sl, sl, #16
  40601e:	e00b      	b.n	406038 <_malloc_r+0x2d4>
  406020:	20000594 	.word	0x20000594
  406024:	20000bb0 	.word	0x20000bb0
  406028:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40602c:	f10a 0a0f 	add.w	sl, sl, #15
  406030:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  406034:	f02a 0a0f 	bic.w	sl, sl, #15
  406038:	4638      	mov	r0, r7
  40603a:	4651      	mov	r1, sl
  40603c:	9301      	str	r3, [sp, #4]
  40603e:	f000 fe83 	bl	406d48 <_sbrk_r>
  406042:	1c42      	adds	r2, r0, #1
  406044:	4606      	mov	r6, r0
  406046:	9b01      	ldr	r3, [sp, #4]
  406048:	d06f      	beq.n	40612a <_malloc_r+0x3c6>
  40604a:	4298      	cmp	r0, r3
  40604c:	d201      	bcs.n	406052 <_malloc_r+0x2ee>
  40604e:	45a9      	cmp	r9, r5
  406050:	d16b      	bne.n	40612a <_malloc_r+0x3c6>
  406052:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406056:	429e      	cmp	r6, r3
  406058:	4452      	add	r2, sl
  40605a:	f8c8 2004 	str.w	r2, [r8, #4]
  40605e:	d108      	bne.n	406072 <_malloc_r+0x30e>
  406060:	f3c6 010b 	ubfx	r1, r6, #0, #12
  406064:	b929      	cbnz	r1, 406072 <_malloc_r+0x30e>
  406066:	68ab      	ldr	r3, [r5, #8]
  406068:	44da      	add	sl, fp
  40606a:	f04a 0201 	orr.w	r2, sl, #1
  40606e:	605a      	str	r2, [r3, #4]
  406070:	e04d      	b.n	40610e <_malloc_r+0x3aa>
  406072:	f8d5 1408 	ldr.w	r1, [r5, #1032]	; 0x408
  406076:	3101      	adds	r1, #1
  406078:	d103      	bne.n	406082 <_malloc_r+0x31e>
  40607a:	4b3c      	ldr	r3, [pc, #240]	; (40616c <_malloc_r+0x408>)
  40607c:	f8c3 6408 	str.w	r6, [r3, #1032]	; 0x408
  406080:	e003      	b.n	40608a <_malloc_r+0x326>
  406082:	1af3      	subs	r3, r6, r3
  406084:	441a      	add	r2, r3
  406086:	f8c8 2004 	str.w	r2, [r8, #4]
  40608a:	f016 0307 	ands.w	r3, r6, #7
  40608e:	bf1c      	itt	ne
  406090:	f1c3 0308 	rsbne	r3, r3, #8
  406094:	18f6      	addne	r6, r6, r3
  406096:	44b2      	add	sl, r6
  406098:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40609c:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  4060a0:	ebca 0a03 	rsb	sl, sl, r3
  4060a4:	4651      	mov	r1, sl
  4060a6:	4638      	mov	r0, r7
  4060a8:	f000 fe4e 	bl	406d48 <_sbrk_r>
  4060ac:	1c43      	adds	r3, r0, #1
  4060ae:	bf04      	itt	eq
  4060b0:	4630      	moveq	r0, r6
  4060b2:	f04f 0a00 	moveq.w	sl, #0
  4060b6:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4060ba:	1b80      	subs	r0, r0, r6
  4060bc:	4450      	add	r0, sl
  4060be:	4453      	add	r3, sl
  4060c0:	f040 0001 	orr.w	r0, r0, #1
  4060c4:	45a9      	cmp	r9, r5
  4060c6:	60ae      	str	r6, [r5, #8]
  4060c8:	f8c8 3004 	str.w	r3, [r8, #4]
  4060cc:	6070      	str	r0, [r6, #4]
  4060ce:	d01e      	beq.n	40610e <_malloc_r+0x3aa>
  4060d0:	f1bb 0f0f 	cmp.w	fp, #15
  4060d4:	d802      	bhi.n	4060dc <_malloc_r+0x378>
  4060d6:	2301      	movs	r3, #1
  4060d8:	6073      	str	r3, [r6, #4]
  4060da:	e026      	b.n	40612a <_malloc_r+0x3c6>
  4060dc:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4060e0:	f1ab 0b0c 	sub.w	fp, fp, #12
  4060e4:	f02b 0b07 	bic.w	fp, fp, #7
  4060e8:	f003 0301 	and.w	r3, r3, #1
  4060ec:	ea4b 0303 	orr.w	r3, fp, r3
  4060f0:	f8c9 3004 	str.w	r3, [r9, #4]
  4060f4:	2205      	movs	r2, #5
  4060f6:	eb09 030b 	add.w	r3, r9, fp
  4060fa:	f1bb 0f0f 	cmp.w	fp, #15
  4060fe:	605a      	str	r2, [r3, #4]
  406100:	609a      	str	r2, [r3, #8]
  406102:	d904      	bls.n	40610e <_malloc_r+0x3aa>
  406104:	4638      	mov	r0, r7
  406106:	f109 0108 	add.w	r1, r9, #8
  40610a:	f7ff fb37 	bl	40577c <_free_r>
  40610e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  406112:	f8d8 202c 	ldr.w	r2, [r8, #44]	; 0x2c
  406116:	4293      	cmp	r3, r2
  406118:	bf84      	itt	hi
  40611a:	4a15      	ldrhi	r2, [pc, #84]	; (406170 <_malloc_r+0x40c>)
  40611c:	62d3      	strhi	r3, [r2, #44]	; 0x2c
  40611e:	f8d8 2030 	ldr.w	r2, [r8, #48]	; 0x30
  406122:	4293      	cmp	r3, r2
  406124:	bf84      	itt	hi
  406126:	4a12      	ldrhi	r2, [pc, #72]	; (406170 <_malloc_r+0x40c>)
  406128:	6313      	strhi	r3, [r2, #48]	; 0x30
  40612a:	68ab      	ldr	r3, [r5, #8]
  40612c:	685a      	ldr	r2, [r3, #4]
  40612e:	f022 0203 	bic.w	r2, r2, #3
  406132:	42a2      	cmp	r2, r4
  406134:	ebc4 0302 	rsb	r3, r4, r2
  406138:	d301      	bcc.n	40613e <_malloc_r+0x3da>
  40613a:	2b0f      	cmp	r3, #15
  40613c:	dc04      	bgt.n	406148 <_malloc_r+0x3e4>
  40613e:	4638      	mov	r0, r7
  406140:	f000 f84b 	bl	4061da <__malloc_unlock>
  406144:	2600      	movs	r6, #0
  406146:	e00c      	b.n	406162 <_malloc_r+0x3fe>
  406148:	68ae      	ldr	r6, [r5, #8]
  40614a:	f044 0201 	orr.w	r2, r4, #1
  40614e:	f043 0301 	orr.w	r3, r3, #1
  406152:	4434      	add	r4, r6
  406154:	6072      	str	r2, [r6, #4]
  406156:	60ac      	str	r4, [r5, #8]
  406158:	6063      	str	r3, [r4, #4]
  40615a:	4638      	mov	r0, r7
  40615c:	f000 f83d 	bl	4061da <__malloc_unlock>
  406160:	3608      	adds	r6, #8
  406162:	4630      	mov	r0, r6
  406164:	b003      	add	sp, #12
  406166:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40616a:	bf00      	nop
  40616c:	20000594 	.word	0x20000594
  406170:	20000bb0 	.word	0x20000bb0

00406174 <memchr>:
  406174:	b510      	push	{r4, lr}
  406176:	b2c9      	uxtb	r1, r1
  406178:	4402      	add	r2, r0
  40617a:	4290      	cmp	r0, r2
  40617c:	4603      	mov	r3, r0
  40617e:	d005      	beq.n	40618c <memchr+0x18>
  406180:	781c      	ldrb	r4, [r3, #0]
  406182:	3001      	adds	r0, #1
  406184:	428c      	cmp	r4, r1
  406186:	d1f8      	bne.n	40617a <memchr+0x6>
  406188:	4618      	mov	r0, r3
  40618a:	bd10      	pop	{r4, pc}
  40618c:	2000      	movs	r0, #0
  40618e:	bd10      	pop	{r4, pc}

00406190 <memcpy>:
  406190:	b510      	push	{r4, lr}
  406192:	2300      	movs	r3, #0
  406194:	4293      	cmp	r3, r2
  406196:	d003      	beq.n	4061a0 <memcpy+0x10>
  406198:	5ccc      	ldrb	r4, [r1, r3]
  40619a:	54c4      	strb	r4, [r0, r3]
  40619c:	3301      	adds	r3, #1
  40619e:	e7f9      	b.n	406194 <memcpy+0x4>
  4061a0:	bd10      	pop	{r4, pc}

004061a2 <memmove>:
  4061a2:	4281      	cmp	r1, r0
  4061a4:	b570      	push	{r4, r5, r6, lr}
  4061a6:	d301      	bcc.n	4061ac <memmove+0xa>
  4061a8:	2300      	movs	r3, #0
  4061aa:	e00e      	b.n	4061ca <memmove+0x28>
  4061ac:	188c      	adds	r4, r1, r2
  4061ae:	42a0      	cmp	r0, r4
  4061b0:	d2fa      	bcs.n	4061a8 <memmove+0x6>
  4061b2:	1885      	adds	r5, r0, r2
  4061b4:	4613      	mov	r3, r2
  4061b6:	f113 33ff 	adds.w	r3, r3, #4294967295
  4061ba:	d305      	bcc.n	4061c8 <memmove+0x26>
  4061bc:	4251      	negs	r1, r2
  4061be:	1866      	adds	r6, r4, r1
  4061c0:	5cf6      	ldrb	r6, [r6, r3]
  4061c2:	4429      	add	r1, r5
  4061c4:	54ce      	strb	r6, [r1, r3]
  4061c6:	e7f6      	b.n	4061b6 <memmove+0x14>
  4061c8:	bd70      	pop	{r4, r5, r6, pc}
  4061ca:	4293      	cmp	r3, r2
  4061cc:	d003      	beq.n	4061d6 <memmove+0x34>
  4061ce:	5ccc      	ldrb	r4, [r1, r3]
  4061d0:	54c4      	strb	r4, [r0, r3]
  4061d2:	3301      	adds	r3, #1
  4061d4:	e7f9      	b.n	4061ca <memmove+0x28>
  4061d6:	bd70      	pop	{r4, r5, r6, pc}

004061d8 <__malloc_lock>:
  4061d8:	4770      	bx	lr

004061da <__malloc_unlock>:
  4061da:	4770      	bx	lr

004061dc <_Balloc>:
  4061dc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4061de:	b570      	push	{r4, r5, r6, lr}
  4061e0:	4605      	mov	r5, r0
  4061e2:	460c      	mov	r4, r1
  4061e4:	b13b      	cbz	r3, 4061f6 <_Balloc+0x1a>
  4061e6:	6cea      	ldr	r2, [r5, #76]	; 0x4c
  4061e8:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  4061ec:	b160      	cbz	r0, 406208 <_Balloc+0x2c>
  4061ee:	6801      	ldr	r1, [r0, #0]
  4061f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  4061f4:	e014      	b.n	406220 <_Balloc+0x44>
  4061f6:	2104      	movs	r1, #4
  4061f8:	2221      	movs	r2, #33	; 0x21
  4061fa:	f001 fb79 	bl	4078f0 <_calloc_r>
  4061fe:	64e8      	str	r0, [r5, #76]	; 0x4c
  406200:	2800      	cmp	r0, #0
  406202:	d1f0      	bne.n	4061e6 <_Balloc+0xa>
  406204:	2000      	movs	r0, #0
  406206:	bd70      	pop	{r4, r5, r6, pc}
  406208:	2101      	movs	r1, #1
  40620a:	fa01 f604 	lsl.w	r6, r1, r4
  40620e:	1d72      	adds	r2, r6, #5
  406210:	4628      	mov	r0, r5
  406212:	0092      	lsls	r2, r2, #2
  406214:	f001 fb6c 	bl	4078f0 <_calloc_r>
  406218:	2800      	cmp	r0, #0
  40621a:	d0f3      	beq.n	406204 <_Balloc+0x28>
  40621c:	6044      	str	r4, [r0, #4]
  40621e:	6086      	str	r6, [r0, #8]
  406220:	2200      	movs	r2, #0
  406222:	6102      	str	r2, [r0, #16]
  406224:	60c2      	str	r2, [r0, #12]
  406226:	bd70      	pop	{r4, r5, r6, pc}

00406228 <_Bfree>:
  406228:	b131      	cbz	r1, 406238 <_Bfree+0x10>
  40622a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40622c:	684a      	ldr	r2, [r1, #4]
  40622e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406232:	6008      	str	r0, [r1, #0]
  406234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406238:	4770      	bx	lr

0040623a <__multadd>:
  40623a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40623e:	460c      	mov	r4, r1
  406240:	461e      	mov	r6, r3
  406242:	690d      	ldr	r5, [r1, #16]
  406244:	4607      	mov	r7, r0
  406246:	3114      	adds	r1, #20
  406248:	2300      	movs	r3, #0
  40624a:	6808      	ldr	r0, [r1, #0]
  40624c:	3301      	adds	r3, #1
  40624e:	fa1f fc80 	uxth.w	ip, r0
  406252:	0c00      	lsrs	r0, r0, #16
  406254:	fb02 6c0c 	mla	ip, r2, ip, r6
  406258:	4350      	muls	r0, r2
  40625a:	eb00 401c 	add.w	r0, r0, ip, lsr #16
  40625e:	fa1f fc8c 	uxth.w	ip, ip
  406262:	0c06      	lsrs	r6, r0, #16
  406264:	42ab      	cmp	r3, r5
  406266:	eb0c 4000 	add.w	r0, ip, r0, lsl #16
  40626a:	f841 0b04 	str.w	r0, [r1], #4
  40626e:	dbec      	blt.n	40624a <__multadd+0x10>
  406270:	b1d6      	cbz	r6, 4062a8 <__multadd+0x6e>
  406272:	68a3      	ldr	r3, [r4, #8]
  406274:	429d      	cmp	r5, r3
  406276:	db12      	blt.n	40629e <__multadd+0x64>
  406278:	6861      	ldr	r1, [r4, #4]
  40627a:	4638      	mov	r0, r7
  40627c:	3101      	adds	r1, #1
  40627e:	f7ff ffad 	bl	4061dc <_Balloc>
  406282:	6922      	ldr	r2, [r4, #16]
  406284:	f104 010c 	add.w	r1, r4, #12
  406288:	3202      	adds	r2, #2
  40628a:	4680      	mov	r8, r0
  40628c:	0092      	lsls	r2, r2, #2
  40628e:	300c      	adds	r0, #12
  406290:	f7ff ff7e 	bl	406190 <memcpy>
  406294:	4621      	mov	r1, r4
  406296:	4638      	mov	r0, r7
  406298:	f7ff ffc6 	bl	406228 <_Bfree>
  40629c:	4644      	mov	r4, r8
  40629e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  4062a2:	3501      	adds	r5, #1
  4062a4:	615e      	str	r6, [r3, #20]
  4062a6:	6125      	str	r5, [r4, #16]
  4062a8:	4620      	mov	r0, r4
  4062aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004062ae <__s2b>:
  4062ae:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4062b2:	4614      	mov	r4, r2
  4062b4:	4698      	mov	r8, r3
  4062b6:	f103 0208 	add.w	r2, r3, #8
  4062ba:	2309      	movs	r3, #9
  4062bc:	460d      	mov	r5, r1
  4062be:	fb92 f2f3 	sdiv	r2, r2, r3
  4062c2:	4606      	mov	r6, r0
  4062c4:	2301      	movs	r3, #1
  4062c6:	2100      	movs	r1, #0
  4062c8:	429a      	cmp	r2, r3
  4062ca:	dd02      	ble.n	4062d2 <__s2b+0x24>
  4062cc:	005b      	lsls	r3, r3, #1
  4062ce:	3101      	adds	r1, #1
  4062d0:	e7fa      	b.n	4062c8 <__s2b+0x1a>
  4062d2:	4630      	mov	r0, r6
  4062d4:	f7ff ff82 	bl	4061dc <_Balloc>
  4062d8:	9b08      	ldr	r3, [sp, #32]
  4062da:	2c09      	cmp	r4, #9
  4062dc:	6143      	str	r3, [r0, #20]
  4062de:	f04f 0301 	mov.w	r3, #1
  4062e2:	4601      	mov	r1, r0
  4062e4:	6103      	str	r3, [r0, #16]
  4062e6:	dd11      	ble.n	40630c <__s2b+0x5e>
  4062e8:	f105 0909 	add.w	r9, r5, #9
  4062ec:	464f      	mov	r7, r9
  4062ee:	4425      	add	r5, r4
  4062f0:	f817 3b01 	ldrb.w	r3, [r7], #1
  4062f4:	4630      	mov	r0, r6
  4062f6:	220a      	movs	r2, #10
  4062f8:	3b30      	subs	r3, #48	; 0x30
  4062fa:	f7ff ff9e 	bl	40623a <__multadd>
  4062fe:	42af      	cmp	r7, r5
  406300:	4601      	mov	r1, r0
  406302:	d1f5      	bne.n	4062f0 <__s2b+0x42>
  406304:	eb09 0704 	add.w	r7, r9, r4
  406308:	3f08      	subs	r7, #8
  40630a:	e002      	b.n	406312 <__s2b+0x64>
  40630c:	f105 070a 	add.w	r7, r5, #10
  406310:	2409      	movs	r4, #9
  406312:	4625      	mov	r5, r4
  406314:	4545      	cmp	r5, r8
  406316:	da09      	bge.n	40632c <__s2b+0x7e>
  406318:	1b3b      	subs	r3, r7, r4
  40631a:	5d5b      	ldrb	r3, [r3, r5]
  40631c:	4630      	mov	r0, r6
  40631e:	220a      	movs	r2, #10
  406320:	3b30      	subs	r3, #48	; 0x30
  406322:	f7ff ff8a 	bl	40623a <__multadd>
  406326:	3501      	adds	r5, #1
  406328:	4601      	mov	r1, r0
  40632a:	e7f3      	b.n	406314 <__s2b+0x66>
  40632c:	4608      	mov	r0, r1
  40632e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00406332 <__hi0bits>:
  406332:	0c03      	lsrs	r3, r0, #16
  406334:	041b      	lsls	r3, r3, #16
  406336:	b913      	cbnz	r3, 40633e <__hi0bits+0xc>
  406338:	0400      	lsls	r0, r0, #16
  40633a:	2310      	movs	r3, #16
  40633c:	e000      	b.n	406340 <__hi0bits+0xe>
  40633e:	2300      	movs	r3, #0
  406340:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  406344:	bf04      	itt	eq
  406346:	0200      	lsleq	r0, r0, #8
  406348:	3308      	addeq	r3, #8
  40634a:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40634e:	bf04      	itt	eq
  406350:	0100      	lsleq	r0, r0, #4
  406352:	3304      	addeq	r3, #4
  406354:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  406358:	bf04      	itt	eq
  40635a:	0080      	lsleq	r0, r0, #2
  40635c:	3302      	addeq	r3, #2
  40635e:	2800      	cmp	r0, #0
  406360:	db03      	blt.n	40636a <__hi0bits+0x38>
  406362:	0042      	lsls	r2, r0, #1
  406364:	d503      	bpl.n	40636e <__hi0bits+0x3c>
  406366:	1c58      	adds	r0, r3, #1
  406368:	4770      	bx	lr
  40636a:	4618      	mov	r0, r3
  40636c:	4770      	bx	lr
  40636e:	2020      	movs	r0, #32
  406370:	4770      	bx	lr

00406372 <__lo0bits>:
  406372:	6803      	ldr	r3, [r0, #0]
  406374:	f013 0207 	ands.w	r2, r3, #7
  406378:	d00b      	beq.n	406392 <__lo0bits+0x20>
  40637a:	07d9      	lsls	r1, r3, #31
  40637c:	d422      	bmi.n	4063c4 <__lo0bits+0x52>
  40637e:	079a      	lsls	r2, r3, #30
  406380:	d503      	bpl.n	40638a <__lo0bits+0x18>
  406382:	085b      	lsrs	r3, r3, #1
  406384:	6003      	str	r3, [r0, #0]
  406386:	2001      	movs	r0, #1
  406388:	4770      	bx	lr
  40638a:	089b      	lsrs	r3, r3, #2
  40638c:	6003      	str	r3, [r0, #0]
  40638e:	2002      	movs	r0, #2
  406390:	4770      	bx	lr
  406392:	b299      	uxth	r1, r3
  406394:	b909      	cbnz	r1, 40639a <__lo0bits+0x28>
  406396:	0c1b      	lsrs	r3, r3, #16
  406398:	2210      	movs	r2, #16
  40639a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40639e:	bf04      	itt	eq
  4063a0:	0a1b      	lsreq	r3, r3, #8
  4063a2:	3208      	addeq	r2, #8
  4063a4:	0719      	lsls	r1, r3, #28
  4063a6:	bf04      	itt	eq
  4063a8:	091b      	lsreq	r3, r3, #4
  4063aa:	3204      	addeq	r2, #4
  4063ac:	0799      	lsls	r1, r3, #30
  4063ae:	bf04      	itt	eq
  4063b0:	089b      	lsreq	r3, r3, #2
  4063b2:	3202      	addeq	r2, #2
  4063b4:	07d9      	lsls	r1, r3, #31
  4063b6:	d402      	bmi.n	4063be <__lo0bits+0x4c>
  4063b8:	085b      	lsrs	r3, r3, #1
  4063ba:	d005      	beq.n	4063c8 <__lo0bits+0x56>
  4063bc:	3201      	adds	r2, #1
  4063be:	6003      	str	r3, [r0, #0]
  4063c0:	4610      	mov	r0, r2
  4063c2:	4770      	bx	lr
  4063c4:	2000      	movs	r0, #0
  4063c6:	4770      	bx	lr
  4063c8:	2020      	movs	r0, #32
  4063ca:	4770      	bx	lr

004063cc <__i2b>:
  4063cc:	b510      	push	{r4, lr}
  4063ce:	460c      	mov	r4, r1
  4063d0:	2101      	movs	r1, #1
  4063d2:	f7ff ff03 	bl	4061dc <_Balloc>
  4063d6:	2201      	movs	r2, #1
  4063d8:	6144      	str	r4, [r0, #20]
  4063da:	6102      	str	r2, [r0, #16]
  4063dc:	bd10      	pop	{r4, pc}

004063de <__multiply>:
  4063de:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4063e2:	4616      	mov	r6, r2
  4063e4:	6933      	ldr	r3, [r6, #16]
  4063e6:	690a      	ldr	r2, [r1, #16]
  4063e8:	b085      	sub	sp, #20
  4063ea:	429a      	cmp	r2, r3
  4063ec:	460d      	mov	r5, r1
  4063ee:	da01      	bge.n	4063f4 <__multiply+0x16>
  4063f0:	4635      	mov	r5, r6
  4063f2:	460e      	mov	r6, r1
  4063f4:	f8d5 8010 	ldr.w	r8, [r5, #16]
  4063f8:	6937      	ldr	r7, [r6, #16]
  4063fa:	68ab      	ldr	r3, [r5, #8]
  4063fc:	6869      	ldr	r1, [r5, #4]
  4063fe:	eb08 0407 	add.w	r4, r8, r7
  406402:	429c      	cmp	r4, r3
  406404:	bfc8      	it	gt
  406406:	3101      	addgt	r1, #1
  406408:	f7ff fee8 	bl	4061dc <_Balloc>
  40640c:	f100 0314 	add.w	r3, r0, #20
  406410:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  406414:	9101      	str	r1, [sp, #4]
  406416:	461a      	mov	r2, r3
  406418:	f8dd a004 	ldr.w	sl, [sp, #4]
  40641c:	4552      	cmp	r2, sl
  40641e:	d203      	bcs.n	406428 <__multiply+0x4a>
  406420:	2100      	movs	r1, #0
  406422:	f842 1b04 	str.w	r1, [r2], #4
  406426:	e7f7      	b.n	406418 <__multiply+0x3a>
  406428:	f105 0114 	add.w	r1, r5, #20
  40642c:	f106 0214 	add.w	r2, r6, #20
  406430:	eb01 0888 	add.w	r8, r1, r8, lsl #2
  406434:	eb02 0787 	add.w	r7, r2, r7, lsl #2
  406438:	f8cd 8008 	str.w	r8, [sp, #8]
  40643c:	9703      	str	r7, [sp, #12]
  40643e:	9e03      	ldr	r6, [sp, #12]
  406440:	4615      	mov	r5, r2
  406442:	42b2      	cmp	r2, r6
  406444:	d256      	bcs.n	4064f4 <__multiply+0x116>
  406446:	f8b5 c000 	ldrh.w	ip, [r5]
  40644a:	3204      	adds	r2, #4
  40644c:	f1bc 0f00 	cmp.w	ip, #0
  406450:	d025      	beq.n	40649e <__multiply+0xc0>
  406452:	460f      	mov	r7, r1
  406454:	461d      	mov	r5, r3
  406456:	2600      	movs	r6, #0
  406458:	f857 9b04 	ldr.w	r9, [r7], #4
  40645c:	f8d5 8000 	ldr.w	r8, [r5]
  406460:	fa1f fb89 	uxth.w	fp, r9
  406464:	fa1f fa88 	uxth.w	sl, r8
  406468:	fb0c aa0b 	mla	sl, ip, fp, sl
  40646c:	ea4f 4919 	mov.w	r9, r9, lsr #16
  406470:	ea4f 4818 	mov.w	r8, r8, lsr #16
  406474:	fb0c 8809 	mla	r8, ip, r9, r8
  406478:	44b2      	add	sl, r6
  40647a:	eb08 481a 	add.w	r8, r8, sl, lsr #16
  40647e:	fa1f fa8a 	uxth.w	sl, sl
  406482:	ea4a 4a08 	orr.w	sl, sl, r8, lsl #16
  406486:	ea4f 4618 	mov.w	r6, r8, lsr #16
  40648a:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40648e:	46ab      	mov	fp, r5
  406490:	45b8      	cmp	r8, r7
  406492:	f84b ab04 	str.w	sl, [fp], #4
  406496:	d901      	bls.n	40649c <__multiply+0xbe>
  406498:	465d      	mov	r5, fp
  40649a:	e7dd      	b.n	406458 <__multiply+0x7a>
  40649c:	606e      	str	r6, [r5, #4]
  40649e:	f832 8c02 	ldrh.w	r8, [r2, #-2]
  4064a2:	f1b8 0f00 	cmp.w	r8, #0
  4064a6:	d023      	beq.n	4064f0 <__multiply+0x112>
  4064a8:	681e      	ldr	r6, [r3, #0]
  4064aa:	460f      	mov	r7, r1
  4064ac:	461d      	mov	r5, r3
  4064ae:	f04f 0900 	mov.w	r9, #0
  4064b2:	f8b7 a000 	ldrh.w	sl, [r7]
  4064b6:	f8b5 c002 	ldrh.w	ip, [r5, #2]
  4064ba:	b2b6      	uxth	r6, r6
  4064bc:	fb08 cc0a 	mla	ip, r8, sl, ip
  4064c0:	44e1      	add	r9, ip
  4064c2:	ea46 4609 	orr.w	r6, r6, r9, lsl #16
  4064c6:	46ac      	mov	ip, r5
  4064c8:	f84c 6b04 	str.w	r6, [ip], #4
  4064cc:	f857 6b04 	ldr.w	r6, [r7], #4
  4064d0:	f8b5 a004 	ldrh.w	sl, [r5, #4]
  4064d4:	0c36      	lsrs	r6, r6, #16
  4064d6:	fb08 a606 	mla	r6, r8, r6, sl
  4064da:	f8dd a008 	ldr.w	sl, [sp, #8]
  4064de:	eb06 4619 	add.w	r6, r6, r9, lsr #16
  4064e2:	4557      	cmp	r7, sl
  4064e4:	ea4f 4916 	mov.w	r9, r6, lsr #16
  4064e8:	d201      	bcs.n	4064ee <__multiply+0x110>
  4064ea:	4665      	mov	r5, ip
  4064ec:	e7e1      	b.n	4064b2 <__multiply+0xd4>
  4064ee:	606e      	str	r6, [r5, #4]
  4064f0:	3304      	adds	r3, #4
  4064f2:	e7a4      	b.n	40643e <__multiply+0x60>
  4064f4:	9b01      	ldr	r3, [sp, #4]
  4064f6:	2c00      	cmp	r4, #0
  4064f8:	dc03      	bgt.n	406502 <__multiply+0x124>
  4064fa:	6104      	str	r4, [r0, #16]
  4064fc:	b005      	add	sp, #20
  4064fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406502:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406506:	2a00      	cmp	r2, #0
  406508:	d1f7      	bne.n	4064fa <__multiply+0x11c>
  40650a:	3c01      	subs	r4, #1
  40650c:	e7f3      	b.n	4064f6 <__multiply+0x118>

0040650e <__pow5mult>:
  40650e:	f012 0303 	ands.w	r3, r2, #3
  406512:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406516:	4605      	mov	r5, r0
  406518:	460e      	mov	r6, r1
  40651a:	4617      	mov	r7, r2
  40651c:	d007      	beq.n	40652e <__pow5mult+0x20>
  40651e:	4a1a      	ldr	r2, [pc, #104]	; (406588 <__pow5mult+0x7a>)
  406520:	3b01      	subs	r3, #1
  406522:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  406526:	2300      	movs	r3, #0
  406528:	f7ff fe87 	bl	40623a <__multadd>
  40652c:	4606      	mov	r6, r0
  40652e:	10bf      	asrs	r7, r7, #2
  406530:	d027      	beq.n	406582 <__pow5mult+0x74>
  406532:	6cac      	ldr	r4, [r5, #72]	; 0x48
  406534:	b974      	cbnz	r4, 406554 <__pow5mult+0x46>
  406536:	4628      	mov	r0, r5
  406538:	f240 2171 	movw	r1, #625	; 0x271
  40653c:	f7ff ff46 	bl	4063cc <__i2b>
  406540:	2300      	movs	r3, #0
  406542:	64a8      	str	r0, [r5, #72]	; 0x48
  406544:	4604      	mov	r4, r0
  406546:	6003      	str	r3, [r0, #0]
  406548:	e004      	b.n	406554 <__pow5mult+0x46>
  40654a:	107f      	asrs	r7, r7, #1
  40654c:	d019      	beq.n	406582 <__pow5mult+0x74>
  40654e:	6820      	ldr	r0, [r4, #0]
  406550:	b170      	cbz	r0, 406570 <__pow5mult+0x62>
  406552:	4604      	mov	r4, r0
  406554:	07fb      	lsls	r3, r7, #31
  406556:	d5f8      	bpl.n	40654a <__pow5mult+0x3c>
  406558:	4631      	mov	r1, r6
  40655a:	4622      	mov	r2, r4
  40655c:	4628      	mov	r0, r5
  40655e:	f7ff ff3e 	bl	4063de <__multiply>
  406562:	4631      	mov	r1, r6
  406564:	4680      	mov	r8, r0
  406566:	4628      	mov	r0, r5
  406568:	f7ff fe5e 	bl	406228 <_Bfree>
  40656c:	4646      	mov	r6, r8
  40656e:	e7ec      	b.n	40654a <__pow5mult+0x3c>
  406570:	4628      	mov	r0, r5
  406572:	4621      	mov	r1, r4
  406574:	4622      	mov	r2, r4
  406576:	f7ff ff32 	bl	4063de <__multiply>
  40657a:	2300      	movs	r3, #0
  40657c:	6020      	str	r0, [r4, #0]
  40657e:	6003      	str	r3, [r0, #0]
  406580:	e7e7      	b.n	406552 <__pow5mult+0x44>
  406582:	4630      	mov	r0, r6
  406584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406588:	00408a38 	.word	0x00408a38

0040658c <__lshift>:
  40658c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406590:	460c      	mov	r4, r1
  406592:	6923      	ldr	r3, [r4, #16]
  406594:	ea4f 1a62 	mov.w	sl, r2, asr #5
  406598:	eb0a 0903 	add.w	r9, sl, r3
  40659c:	6849      	ldr	r1, [r1, #4]
  40659e:	68a3      	ldr	r3, [r4, #8]
  4065a0:	4680      	mov	r8, r0
  4065a2:	4615      	mov	r5, r2
  4065a4:	f109 0701 	add.w	r7, r9, #1
  4065a8:	429f      	cmp	r7, r3
  4065aa:	dd02      	ble.n	4065b2 <__lshift+0x26>
  4065ac:	3101      	adds	r1, #1
  4065ae:	005b      	lsls	r3, r3, #1
  4065b0:	e7fa      	b.n	4065a8 <__lshift+0x1c>
  4065b2:	4640      	mov	r0, r8
  4065b4:	f7ff fe12 	bl	4061dc <_Balloc>
  4065b8:	2300      	movs	r3, #0
  4065ba:	4606      	mov	r6, r0
  4065bc:	f100 0214 	add.w	r2, r0, #20
  4065c0:	4553      	cmp	r3, sl
  4065c2:	da04      	bge.n	4065ce <__lshift+0x42>
  4065c4:	2100      	movs	r1, #0
  4065c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  4065ca:	3301      	adds	r3, #1
  4065cc:	e7f8      	b.n	4065c0 <__lshift+0x34>
  4065ce:	6920      	ldr	r0, [r4, #16]
  4065d0:	ea2a 71ea 	bic.w	r1, sl, sl, asr #31
  4065d4:	f104 0314 	add.w	r3, r4, #20
  4065d8:	f015 0c1f 	ands.w	ip, r5, #31
  4065dc:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  4065e0:	eb03 0e80 	add.w	lr, r3, r0, lsl #2
  4065e4:	d016      	beq.n	406614 <__lshift+0x88>
  4065e6:	f1cc 0a20 	rsb	sl, ip, #32
  4065ea:	2500      	movs	r5, #0
  4065ec:	6818      	ldr	r0, [r3, #0]
  4065ee:	460a      	mov	r2, r1
  4065f0:	fa00 f00c 	lsl.w	r0, r0, ip
  4065f4:	4305      	orrs	r5, r0
  4065f6:	f842 5b04 	str.w	r5, [r2], #4
  4065fa:	f853 5b04 	ldr.w	r5, [r3], #4
  4065fe:	4573      	cmp	r3, lr
  406600:	fa25 f50a 	lsr.w	r5, r5, sl
  406604:	d201      	bcs.n	40660a <__lshift+0x7e>
  406606:	4611      	mov	r1, r2
  406608:	e7f0      	b.n	4065ec <__lshift+0x60>
  40660a:	604d      	str	r5, [r1, #4]
  40660c:	b145      	cbz	r5, 406620 <__lshift+0x94>
  40660e:	f109 0702 	add.w	r7, r9, #2
  406612:	e005      	b.n	406620 <__lshift+0x94>
  406614:	f853 2b04 	ldr.w	r2, [r3], #4
  406618:	4573      	cmp	r3, lr
  40661a:	f841 2b04 	str.w	r2, [r1], #4
  40661e:	d3f9      	bcc.n	406614 <__lshift+0x88>
  406620:	3f01      	subs	r7, #1
  406622:	4640      	mov	r0, r8
  406624:	6137      	str	r7, [r6, #16]
  406626:	4621      	mov	r1, r4
  406628:	f7ff fdfe 	bl	406228 <_Bfree>
  40662c:	4630      	mov	r0, r6
  40662e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00406632 <__mcmp>:
  406632:	6902      	ldr	r2, [r0, #16]
  406634:	690b      	ldr	r3, [r1, #16]
  406636:	b510      	push	{r4, lr}
  406638:	1ad2      	subs	r2, r2, r3
  40663a:	d113      	bne.n	406664 <__mcmp+0x32>
  40663c:	009c      	lsls	r4, r3, #2
  40663e:	3014      	adds	r0, #20
  406640:	f101 0214 	add.w	r2, r1, #20
  406644:	1903      	adds	r3, r0, r4
  406646:	4422      	add	r2, r4
  406648:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40664c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  406650:	428c      	cmp	r4, r1
  406652:	d003      	beq.n	40665c <__mcmp+0x2a>
  406654:	d208      	bcs.n	406668 <__mcmp+0x36>
  406656:	f04f 30ff 	mov.w	r0, #4294967295
  40665a:	bd10      	pop	{r4, pc}
  40665c:	4298      	cmp	r0, r3
  40665e:	d3f3      	bcc.n	406648 <__mcmp+0x16>
  406660:	2000      	movs	r0, #0
  406662:	bd10      	pop	{r4, pc}
  406664:	4610      	mov	r0, r2
  406666:	bd10      	pop	{r4, pc}
  406668:	2001      	movs	r0, #1
  40666a:	bd10      	pop	{r4, pc}

0040666c <__mdiff>:
  40666c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406670:	4606      	mov	r6, r0
  406672:	460c      	mov	r4, r1
  406674:	4608      	mov	r0, r1
  406676:	4611      	mov	r1, r2
  406678:	4615      	mov	r5, r2
  40667a:	f7ff ffda 	bl	406632 <__mcmp>
  40667e:	1e07      	subs	r7, r0, #0
  406680:	d108      	bne.n	406694 <__mdiff+0x28>
  406682:	4630      	mov	r0, r6
  406684:	4639      	mov	r1, r7
  406686:	f7ff fda9 	bl	4061dc <_Balloc>
  40668a:	2301      	movs	r3, #1
  40668c:	6103      	str	r3, [r0, #16]
  40668e:	6147      	str	r7, [r0, #20]
  406690:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406694:	db01      	blt.n	40669a <__mdiff+0x2e>
  406696:	2700      	movs	r7, #0
  406698:	e003      	b.n	4066a2 <__mdiff+0x36>
  40669a:	4623      	mov	r3, r4
  40669c:	2701      	movs	r7, #1
  40669e:	462c      	mov	r4, r5
  4066a0:	461d      	mov	r5, r3
  4066a2:	6861      	ldr	r1, [r4, #4]
  4066a4:	4630      	mov	r0, r6
  4066a6:	f7ff fd99 	bl	4061dc <_Balloc>
  4066aa:	6922      	ldr	r2, [r4, #16]
  4066ac:	692b      	ldr	r3, [r5, #16]
  4066ae:	3414      	adds	r4, #20
  4066b0:	f105 0614 	add.w	r6, r5, #20
  4066b4:	eb06 0a83 	add.w	sl, r6, r3, lsl #2
  4066b8:	60c7      	str	r7, [r0, #12]
  4066ba:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
  4066be:	f100 0314 	add.w	r3, r0, #20
  4066c2:	2100      	movs	r1, #0
  4066c4:	f854 7b04 	ldr.w	r7, [r4], #4
  4066c8:	f856 9b04 	ldr.w	r9, [r6], #4
  4066cc:	fa1f f887 	uxth.w	r8, r7
  4066d0:	fa1f f589 	uxth.w	r5, r9
  4066d4:	4441      	add	r1, r8
  4066d6:	ea4f 4919 	mov.w	r9, r9, lsr #16
  4066da:	ebc5 0801 	rsb	r8, r5, r1
  4066de:	ebc9 4717 	rsb	r7, r9, r7, lsr #16
  4066e2:	eb07 4728 	add.w	r7, r7, r8, asr #16
  4066e6:	fa1f f888 	uxth.w	r8, r8
  4066ea:	1439      	asrs	r1, r7, #16
  4066ec:	45b2      	cmp	sl, r6
  4066ee:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  4066f2:	4625      	mov	r5, r4
  4066f4:	f843 7b04 	str.w	r7, [r3], #4
  4066f8:	d8e4      	bhi.n	4066c4 <__mdiff+0x58>
  4066fa:	4565      	cmp	r5, ip
  4066fc:	d20d      	bcs.n	40671a <__mdiff+0xae>
  4066fe:	f855 4b04 	ldr.w	r4, [r5], #4
  406702:	b2a6      	uxth	r6, r4
  406704:	440e      	add	r6, r1
  406706:	0c24      	lsrs	r4, r4, #16
  406708:	eb04 4426 	add.w	r4, r4, r6, asr #16
  40670c:	b2b6      	uxth	r6, r6
  40670e:	1421      	asrs	r1, r4, #16
  406710:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  406714:	f843 4b04 	str.w	r4, [r3], #4
  406718:	e7ef      	b.n	4066fa <__mdiff+0x8e>
  40671a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  40671e:	b909      	cbnz	r1, 406724 <__mdiff+0xb8>
  406720:	3a01      	subs	r2, #1
  406722:	e7fa      	b.n	40671a <__mdiff+0xae>
  406724:	6102      	str	r2, [r0, #16]
  406726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040672a <__ulp>:
  40672a:	4b0f      	ldr	r3, [pc, #60]	; (406768 <__ulp+0x3e>)
  40672c:	400b      	ands	r3, r1
  40672e:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  406732:	2b00      	cmp	r3, #0
  406734:	dd01      	ble.n	40673a <__ulp+0x10>
  406736:	4619      	mov	r1, r3
  406738:	e009      	b.n	40674e <__ulp+0x24>
  40673a:	425b      	negs	r3, r3
  40673c:	151b      	asrs	r3, r3, #20
  40673e:	2b13      	cmp	r3, #19
  406740:	f04f 0100 	mov.w	r1, #0
  406744:	dc05      	bgt.n	406752 <__ulp+0x28>
  406746:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40674a:	fa42 f103 	asr.w	r1, r2, r3
  40674e:	2000      	movs	r0, #0
  406750:	4770      	bx	lr
  406752:	2b32      	cmp	r3, #50	; 0x32
  406754:	f04f 0201 	mov.w	r2, #1
  406758:	bfda      	itte	le
  40675a:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  40675e:	fa02 f303 	lslle.w	r3, r2, r3
  406762:	4613      	movgt	r3, r2
  406764:	4618      	mov	r0, r3
  406766:	4770      	bx	lr
  406768:	7ff00000 	.word	0x7ff00000

0040676c <__b2d>:
  40676c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406770:	6906      	ldr	r6, [r0, #16]
  406772:	f100 0714 	add.w	r7, r0, #20
  406776:	eb07 0686 	add.w	r6, r7, r6, lsl #2
  40677a:	f856 4c04 	ldr.w	r4, [r6, #-4]
  40677e:	4688      	mov	r8, r1
  406780:	4620      	mov	r0, r4
  406782:	f7ff fdd6 	bl	406332 <__hi0bits>
  406786:	f1c0 0320 	rsb	r3, r0, #32
  40678a:	280a      	cmp	r0, #10
  40678c:	f1a6 0504 	sub.w	r5, r6, #4
  406790:	f8c8 3000 	str.w	r3, [r8]
  406794:	dc14      	bgt.n	4067c0 <__b2d+0x54>
  406796:	42bd      	cmp	r5, r7
  406798:	f1c0 010b 	rsb	r1, r0, #11
  40679c:	bf88      	it	hi
  40679e:	f856 5c08 	ldrhi.w	r5, [r6, #-8]
  4067a2:	fa24 fc01 	lsr.w	ip, r4, r1
  4067a6:	bf98      	it	ls
  4067a8:	2500      	movls	r5, #0
  4067aa:	3015      	adds	r0, #21
  4067ac:	fa25 f101 	lsr.w	r1, r5, r1
  4067b0:	4084      	lsls	r4, r0
  4067b2:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  4067b6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4067ba:	ea41 0204 	orr.w	r2, r1, r4
  4067be:	e024      	b.n	40680a <__b2d+0x9e>
  4067c0:	42bd      	cmp	r5, r7
  4067c2:	bf86      	itte	hi
  4067c4:	f1a6 0508 	subhi.w	r5, r6, #8
  4067c8:	f856 1c08 	ldrhi.w	r1, [r6, #-8]
  4067cc:	2100      	movls	r1, #0
  4067ce:	f1b0 060b 	subs.w	r6, r0, #11
  4067d2:	d015      	beq.n	406800 <__b2d+0x94>
  4067d4:	40b4      	lsls	r4, r6
  4067d6:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  4067da:	fa21 fc00 	lsr.w	ip, r1, r0
  4067de:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
  4067e2:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
  4067e6:	42bd      	cmp	r5, r7
  4067e8:	ea44 030c 	orr.w	r3, r4, ip
  4067ec:	bf8c      	ite	hi
  4067ee:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
  4067f2:	2400      	movls	r4, #0
  4067f4:	fa24 f000 	lsr.w	r0, r4, r0
  4067f8:	40b1      	lsls	r1, r6
  4067fa:	ea40 0201 	orr.w	r2, r0, r1
  4067fe:	e004      	b.n	40680a <__b2d+0x9e>
  406800:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
  406804:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  406808:	460a      	mov	r2, r1
  40680a:	4610      	mov	r0, r2
  40680c:	4619      	mov	r1, r3
  40680e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406812 <__d2b>:
  406812:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  406816:	2101      	movs	r1, #1
  406818:	461d      	mov	r5, r3
  40681a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40681e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
  406822:	4614      	mov	r4, r2
  406824:	f7ff fcda 	bl	4061dc <_Balloc>
  406828:	f3c5 570a 	ubfx	r7, r5, #20, #11
  40682c:	4606      	mov	r6, r0
  40682e:	f3c5 0313 	ubfx	r3, r5, #0, #20
  406832:	b10f      	cbz	r7, 406838 <__d2b+0x26>
  406834:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406838:	9301      	str	r3, [sp, #4]
  40683a:	b1d4      	cbz	r4, 406872 <__d2b+0x60>
  40683c:	a802      	add	r0, sp, #8
  40683e:	f840 4d08 	str.w	r4, [r0, #-8]!
  406842:	4668      	mov	r0, sp
  406844:	f7ff fd95 	bl	406372 <__lo0bits>
  406848:	9b00      	ldr	r3, [sp, #0]
  40684a:	b148      	cbz	r0, 406860 <__d2b+0x4e>
  40684c:	9a01      	ldr	r2, [sp, #4]
  40684e:	f1c0 0120 	rsb	r1, r0, #32
  406852:	fa02 f101 	lsl.w	r1, r2, r1
  406856:	40c2      	lsrs	r2, r0
  406858:	430b      	orrs	r3, r1
  40685a:	6173      	str	r3, [r6, #20]
  40685c:	9201      	str	r2, [sp, #4]
  40685e:	e000      	b.n	406862 <__d2b+0x50>
  406860:	6173      	str	r3, [r6, #20]
  406862:	9b01      	ldr	r3, [sp, #4]
  406864:	2b00      	cmp	r3, #0
  406866:	bf0c      	ite	eq
  406868:	2401      	moveq	r4, #1
  40686a:	2402      	movne	r4, #2
  40686c:	61b3      	str	r3, [r6, #24]
  40686e:	6134      	str	r4, [r6, #16]
  406870:	e007      	b.n	406882 <__d2b+0x70>
  406872:	a801      	add	r0, sp, #4
  406874:	f7ff fd7d 	bl	406372 <__lo0bits>
  406878:	9b01      	ldr	r3, [sp, #4]
  40687a:	2401      	movs	r4, #1
  40687c:	6173      	str	r3, [r6, #20]
  40687e:	6134      	str	r4, [r6, #16]
  406880:	3020      	adds	r0, #32
  406882:	b13f      	cbz	r7, 406894 <__d2b+0x82>
  406884:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406888:	4407      	add	r7, r0
  40688a:	f8c9 7000 	str.w	r7, [r9]
  40688e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406892:	e00a      	b.n	4068aa <__d2b+0x98>
  406894:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406898:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  40689c:	f8c9 0000 	str.w	r0, [r9]
  4068a0:	6918      	ldr	r0, [r3, #16]
  4068a2:	f7ff fd46 	bl	406332 <__hi0bits>
  4068a6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4068aa:	f8c8 0000 	str.w	r0, [r8]
  4068ae:	4630      	mov	r0, r6
  4068b0:	b003      	add	sp, #12
  4068b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

004068b6 <__ratio>:
  4068b6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  4068ba:	460e      	mov	r6, r1
  4068bc:	4669      	mov	r1, sp
  4068be:	4680      	mov	r8, r0
  4068c0:	f7ff ff54 	bl	40676c <__b2d>
  4068c4:	460d      	mov	r5, r1
  4068c6:	4604      	mov	r4, r0
  4068c8:	a901      	add	r1, sp, #4
  4068ca:	4630      	mov	r0, r6
  4068cc:	f7ff ff4e 	bl	40676c <__b2d>
  4068d0:	9f00      	ldr	r7, [sp, #0]
  4068d2:	460b      	mov	r3, r1
  4068d4:	9901      	ldr	r1, [sp, #4]
  4068d6:	4602      	mov	r2, r0
  4068d8:	1a7f      	subs	r7, r7, r1
  4068da:	f8d8 0010 	ldr.w	r0, [r8, #16]
  4068de:	6931      	ldr	r1, [r6, #16]
  4068e0:	1a41      	subs	r1, r0, r1
  4068e2:	eb07 1141 	add.w	r1, r7, r1, lsl #5
  4068e6:	2900      	cmp	r1, #0
  4068e8:	bfcc      	ite	gt
  4068ea:	eb05 5501 	addgt.w	r5, r5, r1, lsl #20
  4068ee:	eba3 5301 	suble.w	r3, r3, r1, lsl #20
  4068f2:	4620      	mov	r0, r4
  4068f4:	4629      	mov	r1, r5
  4068f6:	f7fb fd0f 	bl	402318 <__aeabi_ddiv>
  4068fa:	b002      	add	sp, #8
  4068fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00406900 <_mprec_log10>:
  406900:	2817      	cmp	r0, #23
  406902:	b510      	push	{r4, lr}
  406904:	4604      	mov	r4, r0
  406906:	dc05      	bgt.n	406914 <_mprec_log10+0x14>
  406908:	4b07      	ldr	r3, [pc, #28]	; (406928 <_mprec_log10+0x28>)
  40690a:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
  40690e:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
  406912:	bd10      	pop	{r4, pc}
  406914:	4905      	ldr	r1, [pc, #20]	; (40692c <_mprec_log10+0x2c>)
  406916:	2000      	movs	r0, #0
  406918:	2200      	movs	r2, #0
  40691a:	4b05      	ldr	r3, [pc, #20]	; (406930 <_mprec_log10+0x30>)
  40691c:	f7fb fbd2 	bl	4020c4 <__aeabi_dmul>
  406920:	3c01      	subs	r4, #1
  406922:	d1f9      	bne.n	406918 <_mprec_log10+0x18>
  406924:	bd10      	pop	{r4, pc}
  406926:	bf00      	nop
  406928:	00408a38 	.word	0x00408a38
  40692c:	3ff00000 	.word	0x3ff00000
  406930:	40240000 	.word	0x40240000

00406934 <__copybits>:
  406934:	b510      	push	{r4, lr}
  406936:	3901      	subs	r1, #1
  406938:	f102 0314 	add.w	r3, r2, #20
  40693c:	1149      	asrs	r1, r1, #5
  40693e:	6912      	ldr	r2, [r2, #16]
  406940:	3101      	adds	r1, #1
  406942:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  406946:	eb03 0282 	add.w	r2, r3, r2, lsl #2
  40694a:	4293      	cmp	r3, r2
  40694c:	d204      	bcs.n	406958 <__copybits+0x24>
  40694e:	f853 4b04 	ldr.w	r4, [r3], #4
  406952:	f840 4b04 	str.w	r4, [r0], #4
  406956:	e7f8      	b.n	40694a <__copybits+0x16>
  406958:	4288      	cmp	r0, r1
  40695a:	d203      	bcs.n	406964 <__copybits+0x30>
  40695c:	2300      	movs	r3, #0
  40695e:	f840 3b04 	str.w	r3, [r0], #4
  406962:	e7f9      	b.n	406958 <__copybits+0x24>
  406964:	bd10      	pop	{r4, pc}

00406966 <__any_on>:
  406966:	f100 0214 	add.w	r2, r0, #20
  40696a:	6900      	ldr	r0, [r0, #16]
  40696c:	114b      	asrs	r3, r1, #5
  40696e:	4283      	cmp	r3, r0
  406970:	b510      	push	{r4, lr}
  406972:	dc0c      	bgt.n	40698e <__any_on+0x28>
  406974:	da0c      	bge.n	406990 <__any_on+0x2a>
  406976:	f011 011f 	ands.w	r1, r1, #31
  40697a:	d009      	beq.n	406990 <__any_on+0x2a>
  40697c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  406980:	fa20 f401 	lsr.w	r4, r0, r1
  406984:	fa04 f101 	lsl.w	r1, r4, r1
  406988:	4281      	cmp	r1, r0
  40698a:	d10e      	bne.n	4069aa <__any_on+0x44>
  40698c:	e000      	b.n	406990 <__any_on+0x2a>
  40698e:	4603      	mov	r3, r0
  406990:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  406994:	4293      	cmp	r3, r2
  406996:	4619      	mov	r1, r3
  406998:	d905      	bls.n	4069a6 <__any_on+0x40>
  40699a:	f851 1c04 	ldr.w	r1, [r1, #-4]
  40699e:	3b04      	subs	r3, #4
  4069a0:	2900      	cmp	r1, #0
  4069a2:	d0f7      	beq.n	406994 <__any_on+0x2e>
  4069a4:	e001      	b.n	4069aa <__any_on+0x44>
  4069a6:	2000      	movs	r0, #0
  4069a8:	bd10      	pop	{r4, pc}
  4069aa:	2001      	movs	r0, #1
  4069ac:	bd10      	pop	{r4, pc}
  4069ae:	bf00      	nop

004069b0 <_realloc_r>:
  4069b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4069b4:	4681      	mov	r9, r0
  4069b6:	460c      	mov	r4, r1
  4069b8:	b929      	cbnz	r1, 4069c6 <_realloc_r+0x16>
  4069ba:	4611      	mov	r1, r2
  4069bc:	b003      	add	sp, #12
  4069be:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4069c2:	f7ff b9cf 	b.w	405d64 <_malloc_r>
  4069c6:	9201      	str	r2, [sp, #4]
  4069c8:	f7ff fc06 	bl	4061d8 <__malloc_lock>
  4069cc:	9a01      	ldr	r2, [sp, #4]
  4069ce:	f854 5c04 	ldr.w	r5, [r4, #-4]
  4069d2:	f102 070b 	add.w	r7, r2, #11
  4069d6:	2f16      	cmp	r7, #22
  4069d8:	f1a4 0808 	sub.w	r8, r4, #8
  4069dc:	f025 0603 	bic.w	r6, r5, #3
  4069e0:	d903      	bls.n	4069ea <_realloc_r+0x3a>
  4069e2:	f037 0707 	bics.w	r7, r7, #7
  4069e6:	d501      	bpl.n	4069ec <_realloc_r+0x3c>
  4069e8:	e002      	b.n	4069f0 <_realloc_r+0x40>
  4069ea:	2710      	movs	r7, #16
  4069ec:	4297      	cmp	r7, r2
  4069ee:	d204      	bcs.n	4069fa <_realloc_r+0x4a>
  4069f0:	230c      	movs	r3, #12
  4069f2:	f8c9 3000 	str.w	r3, [r9]
  4069f6:	2000      	movs	r0, #0
  4069f8:	e180      	b.n	406cfc <_realloc_r+0x34c>
  4069fa:	42be      	cmp	r6, r7
  4069fc:	f280 8156 	bge.w	406cac <_realloc_r+0x2fc>
  406a00:	49a3      	ldr	r1, [pc, #652]	; (406c90 <_realloc_r+0x2e0>)
  406a02:	eb08 0306 	add.w	r3, r8, r6
  406a06:	f8d1 e008 	ldr.w	lr, [r1, #8]
  406a0a:	468b      	mov	fp, r1
  406a0c:	4573      	cmp	r3, lr
  406a0e:	6858      	ldr	r0, [r3, #4]
  406a10:	d005      	beq.n	406a1e <_realloc_r+0x6e>
  406a12:	f020 0101 	bic.w	r1, r0, #1
  406a16:	4419      	add	r1, r3
  406a18:	6849      	ldr	r1, [r1, #4]
  406a1a:	07c9      	lsls	r1, r1, #31
  406a1c:	d425      	bmi.n	406a6a <_realloc_r+0xba>
  406a1e:	f020 0003 	bic.w	r0, r0, #3
  406a22:	4573      	cmp	r3, lr
  406a24:	eb00 0106 	add.w	r1, r0, r6
  406a28:	d117      	bne.n	406a5a <_realloc_r+0xaa>
  406a2a:	f107 0c10 	add.w	ip, r7, #16
  406a2e:	4561      	cmp	r1, ip
  406a30:	db1d      	blt.n	406a6e <_realloc_r+0xbe>
  406a32:	1bc9      	subs	r1, r1, r7
  406a34:	eb08 0507 	add.w	r5, r8, r7
  406a38:	f041 0101 	orr.w	r1, r1, #1
  406a3c:	f8cb 5008 	str.w	r5, [fp, #8]
  406a40:	6069      	str	r1, [r5, #4]
  406a42:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406a46:	4648      	mov	r0, r9
  406a48:	f003 0301 	and.w	r3, r3, #1
  406a4c:	431f      	orrs	r7, r3
  406a4e:	f844 7c04 	str.w	r7, [r4, #-4]
  406a52:	f7ff fbc2 	bl	4061da <__malloc_unlock>
  406a56:	4620      	mov	r0, r4
  406a58:	e150      	b.n	406cfc <_realloc_r+0x34c>
  406a5a:	42b9      	cmp	r1, r7
  406a5c:	db07      	blt.n	406a6e <_realloc_r+0xbe>
  406a5e:	68da      	ldr	r2, [r3, #12]
  406a60:	689b      	ldr	r3, [r3, #8]
  406a62:	460e      	mov	r6, r1
  406a64:	60da      	str	r2, [r3, #12]
  406a66:	6093      	str	r3, [r2, #8]
  406a68:	e120      	b.n	406cac <_realloc_r+0x2fc>
  406a6a:	2000      	movs	r0, #0
  406a6c:	4603      	mov	r3, r0
  406a6e:	07e9      	lsls	r1, r5, #31
  406a70:	f100 80cb 	bmi.w	406c0a <_realloc_r+0x25a>
  406a74:	f854 5c08 	ldr.w	r5, [r4, #-8]
  406a78:	ebc5 0508 	rsb	r5, r5, r8
  406a7c:	6869      	ldr	r1, [r5, #4]
  406a7e:	f021 0103 	bic.w	r1, r1, #3
  406a82:	eb01 0a06 	add.w	sl, r1, r6
  406a86:	2b00      	cmp	r3, #0
  406a88:	f000 808a 	beq.w	406ba0 <_realloc_r+0x1f0>
  406a8c:	4573      	cmp	r3, lr
  406a8e:	d14d      	bne.n	406b2c <_realloc_r+0x17c>
  406a90:	eb0a 0300 	add.w	r3, sl, r0
  406a94:	f107 0110 	add.w	r1, r7, #16
  406a98:	428b      	cmp	r3, r1
  406a9a:	f2c0 8081 	blt.w	406ba0 <_realloc_r+0x1f0>
  406a9e:	46a8      	mov	r8, r5
  406aa0:	68ea      	ldr	r2, [r5, #12]
  406aa2:	f858 1f08 	ldr.w	r1, [r8, #8]!
  406aa6:	60ca      	str	r2, [r1, #12]
  406aa8:	6091      	str	r1, [r2, #8]
  406aaa:	1f32      	subs	r2, r6, #4
  406aac:	2a24      	cmp	r2, #36	; 0x24
  406aae:	d826      	bhi.n	406afe <_realloc_r+0x14e>
  406ab0:	2a13      	cmp	r2, #19
  406ab2:	d91c      	bls.n	406aee <_realloc_r+0x13e>
  406ab4:	6821      	ldr	r1, [r4, #0]
  406ab6:	2a1b      	cmp	r2, #27
  406ab8:	60a9      	str	r1, [r5, #8]
  406aba:	6861      	ldr	r1, [r4, #4]
  406abc:	60e9      	str	r1, [r5, #12]
  406abe:	d803      	bhi.n	406ac8 <_realloc_r+0x118>
  406ac0:	f105 0210 	add.w	r2, r5, #16
  406ac4:	3408      	adds	r4, #8
  406ac6:	e013      	b.n	406af0 <_realloc_r+0x140>
  406ac8:	68a1      	ldr	r1, [r4, #8]
  406aca:	2a24      	cmp	r2, #36	; 0x24
  406acc:	6129      	str	r1, [r5, #16]
  406ace:	68e1      	ldr	r1, [r4, #12]
  406ad0:	6169      	str	r1, [r5, #20]
  406ad2:	d003      	beq.n	406adc <_realloc_r+0x12c>
  406ad4:	f105 0218 	add.w	r2, r5, #24
  406ad8:	3410      	adds	r4, #16
  406ada:	e009      	b.n	406af0 <_realloc_r+0x140>
  406adc:	6922      	ldr	r2, [r4, #16]
  406ade:	3418      	adds	r4, #24
  406ae0:	61aa      	str	r2, [r5, #24]
  406ae2:	f854 1c04 	ldr.w	r1, [r4, #-4]
  406ae6:	f105 0220 	add.w	r2, r5, #32
  406aea:	61e9      	str	r1, [r5, #28]
  406aec:	e000      	b.n	406af0 <_realloc_r+0x140>
  406aee:	4642      	mov	r2, r8
  406af0:	6821      	ldr	r1, [r4, #0]
  406af2:	6011      	str	r1, [r2, #0]
  406af4:	6861      	ldr	r1, [r4, #4]
  406af6:	6051      	str	r1, [r2, #4]
  406af8:	68a1      	ldr	r1, [r4, #8]
  406afa:	6091      	str	r1, [r2, #8]
  406afc:	e005      	b.n	406b0a <_realloc_r+0x15a>
  406afe:	4640      	mov	r0, r8
  406b00:	4621      	mov	r1, r4
  406b02:	9301      	str	r3, [sp, #4]
  406b04:	f7ff fb4d 	bl	4061a2 <memmove>
  406b08:	9b01      	ldr	r3, [sp, #4]
  406b0a:	1bdb      	subs	r3, r3, r7
  406b0c:	19ea      	adds	r2, r5, r7
  406b0e:	f043 0301 	orr.w	r3, r3, #1
  406b12:	f8cb 2008 	str.w	r2, [fp, #8]
  406b16:	6053      	str	r3, [r2, #4]
  406b18:	686b      	ldr	r3, [r5, #4]
  406b1a:	4648      	mov	r0, r9
  406b1c:	f003 0301 	and.w	r3, r3, #1
  406b20:	431f      	orrs	r7, r3
  406b22:	606f      	str	r7, [r5, #4]
  406b24:	f7ff fb59 	bl	4061da <__malloc_unlock>
  406b28:	4640      	mov	r0, r8
  406b2a:	e0e7      	b.n	406cfc <_realloc_r+0x34c>
  406b2c:	eb0a 0b00 	add.w	fp, sl, r0
  406b30:	45bb      	cmp	fp, r7
  406b32:	db35      	blt.n	406ba0 <_realloc_r+0x1f0>
  406b34:	68da      	ldr	r2, [r3, #12]
  406b36:	689b      	ldr	r3, [r3, #8]
  406b38:	4628      	mov	r0, r5
  406b3a:	60da      	str	r2, [r3, #12]
  406b3c:	6093      	str	r3, [r2, #8]
  406b3e:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406b42:	68eb      	ldr	r3, [r5, #12]
  406b44:	60d3      	str	r3, [r2, #12]
  406b46:	609a      	str	r2, [r3, #8]
  406b48:	1f32      	subs	r2, r6, #4
  406b4a:	2a24      	cmp	r2, #36	; 0x24
  406b4c:	d823      	bhi.n	406b96 <_realloc_r+0x1e6>
  406b4e:	2a13      	cmp	r2, #19
  406b50:	d91a      	bls.n	406b88 <_realloc_r+0x1d8>
  406b52:	6823      	ldr	r3, [r4, #0]
  406b54:	2a1b      	cmp	r2, #27
  406b56:	60ab      	str	r3, [r5, #8]
  406b58:	6863      	ldr	r3, [r4, #4]
  406b5a:	60eb      	str	r3, [r5, #12]
  406b5c:	d803      	bhi.n	406b66 <_realloc_r+0x1b6>
  406b5e:	f105 0010 	add.w	r0, r5, #16
  406b62:	3408      	adds	r4, #8
  406b64:	e010      	b.n	406b88 <_realloc_r+0x1d8>
  406b66:	68a3      	ldr	r3, [r4, #8]
  406b68:	2a24      	cmp	r2, #36	; 0x24
  406b6a:	612b      	str	r3, [r5, #16]
  406b6c:	68e3      	ldr	r3, [r4, #12]
  406b6e:	616b      	str	r3, [r5, #20]
  406b70:	d003      	beq.n	406b7a <_realloc_r+0x1ca>
  406b72:	f105 0018 	add.w	r0, r5, #24
  406b76:	3410      	adds	r4, #16
  406b78:	e006      	b.n	406b88 <_realloc_r+0x1d8>
  406b7a:	6923      	ldr	r3, [r4, #16]
  406b7c:	f105 0020 	add.w	r0, r5, #32
  406b80:	61ab      	str	r3, [r5, #24]
  406b82:	6963      	ldr	r3, [r4, #20]
  406b84:	3418      	adds	r4, #24
  406b86:	61eb      	str	r3, [r5, #28]
  406b88:	6823      	ldr	r3, [r4, #0]
  406b8a:	6003      	str	r3, [r0, #0]
  406b8c:	6863      	ldr	r3, [r4, #4]
  406b8e:	6043      	str	r3, [r0, #4]
  406b90:	68a3      	ldr	r3, [r4, #8]
  406b92:	6083      	str	r3, [r0, #8]
  406b94:	e002      	b.n	406b9c <_realloc_r+0x1ec>
  406b96:	4621      	mov	r1, r4
  406b98:	f7ff fb03 	bl	4061a2 <memmove>
  406b9c:	465e      	mov	r6, fp
  406b9e:	e02e      	b.n	406bfe <_realloc_r+0x24e>
  406ba0:	45ba      	cmp	sl, r7
  406ba2:	db32      	blt.n	406c0a <_realloc_r+0x25a>
  406ba4:	4628      	mov	r0, r5
  406ba6:	f850 2f08 	ldr.w	r2, [r0, #8]!
  406baa:	68eb      	ldr	r3, [r5, #12]
  406bac:	60d3      	str	r3, [r2, #12]
  406bae:	609a      	str	r2, [r3, #8]
  406bb0:	1f32      	subs	r2, r6, #4
  406bb2:	2a24      	cmp	r2, #36	; 0x24
  406bb4:	d825      	bhi.n	406c02 <_realloc_r+0x252>
  406bb6:	2a13      	cmp	r2, #19
  406bb8:	d91a      	bls.n	406bf0 <_realloc_r+0x240>
  406bba:	6823      	ldr	r3, [r4, #0]
  406bbc:	2a1b      	cmp	r2, #27
  406bbe:	60ab      	str	r3, [r5, #8]
  406bc0:	6863      	ldr	r3, [r4, #4]
  406bc2:	60eb      	str	r3, [r5, #12]
  406bc4:	d803      	bhi.n	406bce <_realloc_r+0x21e>
  406bc6:	f105 0010 	add.w	r0, r5, #16
  406bca:	3408      	adds	r4, #8
  406bcc:	e010      	b.n	406bf0 <_realloc_r+0x240>
  406bce:	68a3      	ldr	r3, [r4, #8]
  406bd0:	2a24      	cmp	r2, #36	; 0x24
  406bd2:	612b      	str	r3, [r5, #16]
  406bd4:	68e3      	ldr	r3, [r4, #12]
  406bd6:	616b      	str	r3, [r5, #20]
  406bd8:	d003      	beq.n	406be2 <_realloc_r+0x232>
  406bda:	f105 0018 	add.w	r0, r5, #24
  406bde:	3410      	adds	r4, #16
  406be0:	e006      	b.n	406bf0 <_realloc_r+0x240>
  406be2:	6923      	ldr	r3, [r4, #16]
  406be4:	f105 0020 	add.w	r0, r5, #32
  406be8:	61ab      	str	r3, [r5, #24]
  406bea:	6963      	ldr	r3, [r4, #20]
  406bec:	3418      	adds	r4, #24
  406bee:	61eb      	str	r3, [r5, #28]
  406bf0:	6823      	ldr	r3, [r4, #0]
  406bf2:	6003      	str	r3, [r0, #0]
  406bf4:	6863      	ldr	r3, [r4, #4]
  406bf6:	6043      	str	r3, [r0, #4]
  406bf8:	68a3      	ldr	r3, [r4, #8]
  406bfa:	6083      	str	r3, [r0, #8]
  406bfc:	4656      	mov	r6, sl
  406bfe:	46a8      	mov	r8, r5
  406c00:	e054      	b.n	406cac <_realloc_r+0x2fc>
  406c02:	4621      	mov	r1, r4
  406c04:	f7ff facd 	bl	4061a2 <memmove>
  406c08:	e7f8      	b.n	406bfc <_realloc_r+0x24c>
  406c0a:	4648      	mov	r0, r9
  406c0c:	4611      	mov	r1, r2
  406c0e:	f7ff f8a9 	bl	405d64 <_malloc_r>
  406c12:	4605      	mov	r5, r0
  406c14:	2800      	cmp	r0, #0
  406c16:	d044      	beq.n	406ca2 <_realloc_r+0x2f2>
  406c18:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406c1c:	f1a0 0208 	sub.w	r2, r0, #8
  406c20:	f023 0301 	bic.w	r3, r3, #1
  406c24:	4443      	add	r3, r8
  406c26:	429a      	cmp	r2, r3
  406c28:	d105      	bne.n	406c36 <_realloc_r+0x286>
  406c2a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406c2e:	f023 0303 	bic.w	r3, r3, #3
  406c32:	441e      	add	r6, r3
  406c34:	e03a      	b.n	406cac <_realloc_r+0x2fc>
  406c36:	1f32      	subs	r2, r6, #4
  406c38:	2a24      	cmp	r2, #36	; 0x24
  406c3a:	d82b      	bhi.n	406c94 <_realloc_r+0x2e4>
  406c3c:	2a13      	cmp	r2, #19
  406c3e:	d91e      	bls.n	406c7e <_realloc_r+0x2ce>
  406c40:	6823      	ldr	r3, [r4, #0]
  406c42:	2a1b      	cmp	r2, #27
  406c44:	6003      	str	r3, [r0, #0]
  406c46:	6863      	ldr	r3, [r4, #4]
  406c48:	6043      	str	r3, [r0, #4]
  406c4a:	d804      	bhi.n	406c56 <_realloc_r+0x2a6>
  406c4c:	f100 0308 	add.w	r3, r0, #8
  406c50:	f104 0208 	add.w	r2, r4, #8
  406c54:	e015      	b.n	406c82 <_realloc_r+0x2d2>
  406c56:	68a3      	ldr	r3, [r4, #8]
  406c58:	2a24      	cmp	r2, #36	; 0x24
  406c5a:	6083      	str	r3, [r0, #8]
  406c5c:	68e3      	ldr	r3, [r4, #12]
  406c5e:	60c3      	str	r3, [r0, #12]
  406c60:	d004      	beq.n	406c6c <_realloc_r+0x2bc>
  406c62:	f100 0310 	add.w	r3, r0, #16
  406c66:	f104 0210 	add.w	r2, r4, #16
  406c6a:	e00a      	b.n	406c82 <_realloc_r+0x2d2>
  406c6c:	6923      	ldr	r3, [r4, #16]
  406c6e:	f104 0218 	add.w	r2, r4, #24
  406c72:	6103      	str	r3, [r0, #16]
  406c74:	6961      	ldr	r1, [r4, #20]
  406c76:	f100 0318 	add.w	r3, r0, #24
  406c7a:	6141      	str	r1, [r0, #20]
  406c7c:	e001      	b.n	406c82 <_realloc_r+0x2d2>
  406c7e:	4603      	mov	r3, r0
  406c80:	4622      	mov	r2, r4
  406c82:	6811      	ldr	r1, [r2, #0]
  406c84:	6019      	str	r1, [r3, #0]
  406c86:	6851      	ldr	r1, [r2, #4]
  406c88:	6059      	str	r1, [r3, #4]
  406c8a:	6892      	ldr	r2, [r2, #8]
  406c8c:	609a      	str	r2, [r3, #8]
  406c8e:	e004      	b.n	406c9a <_realloc_r+0x2ea>
  406c90:	20000594 	.word	0x20000594
  406c94:	4621      	mov	r1, r4
  406c96:	f7ff fa84 	bl	4061a2 <memmove>
  406c9a:	4648      	mov	r0, r9
  406c9c:	4621      	mov	r1, r4
  406c9e:	f7fe fd6d 	bl	40577c <_free_r>
  406ca2:	4648      	mov	r0, r9
  406ca4:	f7ff fa99 	bl	4061da <__malloc_unlock>
  406ca8:	4628      	mov	r0, r5
  406caa:	e027      	b.n	406cfc <_realloc_r+0x34c>
  406cac:	1bf3      	subs	r3, r6, r7
  406cae:	2b0f      	cmp	r3, #15
  406cb0:	f8d8 2004 	ldr.w	r2, [r8, #4]
  406cb4:	d913      	bls.n	406cde <_realloc_r+0x32e>
  406cb6:	f002 0201 	and.w	r2, r2, #1
  406cba:	eb08 0107 	add.w	r1, r8, r7
  406cbe:	4317      	orrs	r7, r2
  406cc0:	f043 0201 	orr.w	r2, r3, #1
  406cc4:	f8c8 7004 	str.w	r7, [r8, #4]
  406cc8:	440b      	add	r3, r1
  406cca:	604a      	str	r2, [r1, #4]
  406ccc:	685a      	ldr	r2, [r3, #4]
  406cce:	4648      	mov	r0, r9
  406cd0:	f042 0201 	orr.w	r2, r2, #1
  406cd4:	605a      	str	r2, [r3, #4]
  406cd6:	3108      	adds	r1, #8
  406cd8:	f7fe fd50 	bl	40577c <_free_r>
  406cdc:	e009      	b.n	406cf2 <_realloc_r+0x342>
  406cde:	f002 0201 	and.w	r2, r2, #1
  406ce2:	4332      	orrs	r2, r6
  406ce4:	f8c8 2004 	str.w	r2, [r8, #4]
  406ce8:	4446      	add	r6, r8
  406cea:	6873      	ldr	r3, [r6, #4]
  406cec:	f043 0301 	orr.w	r3, r3, #1
  406cf0:	6073      	str	r3, [r6, #4]
  406cf2:	4648      	mov	r0, r9
  406cf4:	f7ff fa71 	bl	4061da <__malloc_unlock>
  406cf8:	f108 0008 	add.w	r0, r8, #8
  406cfc:	b003      	add	sp, #12
  406cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d02:	bf00      	nop

00406d04 <__fpclassifyd>:
  406d04:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406d08:	b510      	push	{r4, lr}
  406d0a:	d100      	bne.n	406d0e <__fpclassifyd+0xa>
  406d0c:	b178      	cbz	r0, 406d2e <__fpclassifyd+0x2a>
  406d0e:	4a0c      	ldr	r2, [pc, #48]	; (406d40 <__fpclassifyd+0x3c>)
  406d10:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  406d14:	4294      	cmp	r4, r2
  406d16:	d90c      	bls.n	406d32 <__fpclassifyd+0x2e>
  406d18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  406d1c:	d30b      	bcc.n	406d36 <__fpclassifyd+0x32>
  406d1e:	4a09      	ldr	r2, [pc, #36]	; (406d44 <__fpclassifyd+0x40>)
  406d20:	4293      	cmp	r3, r2
  406d22:	d10a      	bne.n	406d3a <__fpclassifyd+0x36>
  406d24:	f1d0 0001 	rsbs	r0, r0, #1
  406d28:	bf38      	it	cc
  406d2a:	2000      	movcc	r0, #0
  406d2c:	bd10      	pop	{r4, pc}
  406d2e:	2002      	movs	r0, #2
  406d30:	bd10      	pop	{r4, pc}
  406d32:	2004      	movs	r0, #4
  406d34:	bd10      	pop	{r4, pc}
  406d36:	2003      	movs	r0, #3
  406d38:	bd10      	pop	{r4, pc}
  406d3a:	2000      	movs	r0, #0
  406d3c:	bd10      	pop	{r4, pc}
  406d3e:	bf00      	nop
  406d40:	7fdfffff 	.word	0x7fdfffff
  406d44:	7ff00000 	.word	0x7ff00000

00406d48 <_sbrk_r>:
  406d48:	b538      	push	{r3, r4, r5, lr}
  406d4a:	4c06      	ldr	r4, [pc, #24]	; (406d64 <_sbrk_r+0x1c>)
  406d4c:	2300      	movs	r3, #0
  406d4e:	4605      	mov	r5, r0
  406d50:	4608      	mov	r0, r1
  406d52:	6023      	str	r3, [r4, #0]
  406d54:	f7fa fd84 	bl	401860 <_sbrk>
  406d58:	1c43      	adds	r3, r0, #1
  406d5a:	d102      	bne.n	406d62 <_sbrk_r+0x1a>
  406d5c:	6823      	ldr	r3, [r4, #0]
  406d5e:	b103      	cbz	r3, 406d62 <_sbrk_r+0x1a>
  406d60:	602b      	str	r3, [r5, #0]
  406d62:	bd38      	pop	{r3, r4, r5, pc}
  406d64:	20000c18 	.word	0x20000c18

00406d68 <__sread>:
  406d68:	b510      	push	{r4, lr}
  406d6a:	460c      	mov	r4, r1
  406d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d70:	f000 fe76 	bl	407a60 <_read_r>
  406d74:	2800      	cmp	r0, #0
  406d76:	db03      	blt.n	406d80 <__sread+0x18>
  406d78:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406d7a:	4403      	add	r3, r0
  406d7c:	6523      	str	r3, [r4, #80]	; 0x50
  406d7e:	bd10      	pop	{r4, pc}
  406d80:	89a3      	ldrh	r3, [r4, #12]
  406d82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406d86:	81a3      	strh	r3, [r4, #12]
  406d88:	bd10      	pop	{r4, pc}

00406d8a <__seofread>:
  406d8a:	2000      	movs	r0, #0
  406d8c:	4770      	bx	lr

00406d8e <__swrite>:
  406d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406d92:	461d      	mov	r5, r3
  406d94:	898b      	ldrh	r3, [r1, #12]
  406d96:	4607      	mov	r7, r0
  406d98:	05db      	lsls	r3, r3, #23
  406d9a:	460c      	mov	r4, r1
  406d9c:	4616      	mov	r6, r2
  406d9e:	d505      	bpl.n	406dac <__swrite+0x1e>
  406da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406da4:	2200      	movs	r2, #0
  406da6:	2302      	movs	r3, #2
  406da8:	f000 fe48 	bl	407a3c <_lseek_r>
  406dac:	89a3      	ldrh	r3, [r4, #12]
  406dae:	4638      	mov	r0, r7
  406db0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406db4:	81a3      	strh	r3, [r4, #12]
  406db6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406dba:	4632      	mov	r2, r6
  406dbc:	462b      	mov	r3, r5
  406dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406dc2:	f000 bd37 	b.w	407834 <_write_r>

00406dc6 <__sseek>:
  406dc6:	b510      	push	{r4, lr}
  406dc8:	460c      	mov	r4, r1
  406dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406dce:	f000 fe35 	bl	407a3c <_lseek_r>
  406dd2:	1c43      	adds	r3, r0, #1
  406dd4:	89a3      	ldrh	r3, [r4, #12]
  406dd6:	d103      	bne.n	406de0 <__sseek+0x1a>
  406dd8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406ddc:	81a3      	strh	r3, [r4, #12]
  406dde:	bd10      	pop	{r4, pc}
  406de0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  406de4:	81a3      	strh	r3, [r4, #12]
  406de6:	6520      	str	r0, [r4, #80]	; 0x50
  406de8:	bd10      	pop	{r4, pc}

00406dea <__sclose>:
  406dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406dee:	f000 bdad 	b.w	40794c <_close_r>

00406df2 <strcmp>:
  406df2:	f810 2b01 	ldrb.w	r2, [r0], #1
  406df6:	f811 3b01 	ldrb.w	r3, [r1], #1
  406dfa:	2a01      	cmp	r2, #1
  406dfc:	bf28      	it	cs
  406dfe:	429a      	cmpcs	r2, r3
  406e00:	d0f7      	beq.n	406df2 <strcmp>
  406e02:	1ad0      	subs	r0, r2, r3
  406e04:	4770      	bx	lr
	...

00406e08 <__ssprint_r>:
  406e08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e0c:	4680      	mov	r8, r0
  406e0e:	6890      	ldr	r0, [r2, #8]
  406e10:	460c      	mov	r4, r1
  406e12:	4615      	mov	r5, r2
  406e14:	f8d2 9000 	ldr.w	r9, [r2]
  406e18:	b118      	cbz	r0, 406e22 <__ssprint_r+0x1a>
  406e1a:	2300      	movs	r3, #0
  406e1c:	9301      	str	r3, [sp, #4]
  406e1e:	461e      	mov	r6, r3
  406e20:	e008      	b.n	406e34 <__ssprint_r+0x2c>
  406e22:	6050      	str	r0, [r2, #4]
  406e24:	e066      	b.n	406ef4 <__ssprint_r+0xec>
  406e26:	f8d9 3000 	ldr.w	r3, [r9]
  406e2a:	f8d9 6004 	ldr.w	r6, [r9, #4]
  406e2e:	9301      	str	r3, [sp, #4]
  406e30:	f109 0908 	add.w	r9, r9, #8
  406e34:	2e00      	cmp	r6, #0
  406e36:	d0f6      	beq.n	406e26 <__ssprint_r+0x1e>
  406e38:	68a7      	ldr	r7, [r4, #8]
  406e3a:	42be      	cmp	r6, r7
  406e3c:	d347      	bcc.n	406ece <__ssprint_r+0xc6>
  406e3e:	89a2      	ldrh	r2, [r4, #12]
  406e40:	f412 6f90 	tst.w	r2, #1152	; 0x480
  406e44:	d041      	beq.n	406eca <__ssprint_r+0xc2>
  406e46:	6823      	ldr	r3, [r4, #0]
  406e48:	6921      	ldr	r1, [r4, #16]
  406e4a:	2002      	movs	r0, #2
  406e4c:	ebc1 0a03 	rsb	sl, r1, r3
  406e50:	6963      	ldr	r3, [r4, #20]
  406e52:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  406e56:	fb93 fbf0 	sdiv	fp, r3, r0
  406e5a:	f10a 0001 	add.w	r0, sl, #1
  406e5e:	4430      	add	r0, r6
  406e60:	4583      	cmp	fp, r0
  406e62:	bf38      	it	cc
  406e64:	4683      	movcc	fp, r0
  406e66:	0553      	lsls	r3, r2, #21
  406e68:	4640      	mov	r0, r8
  406e6a:	d50f      	bpl.n	406e8c <__ssprint_r+0x84>
  406e6c:	4659      	mov	r1, fp
  406e6e:	f7fe ff79 	bl	405d64 <_malloc_r>
  406e72:	4607      	mov	r7, r0
  406e74:	b198      	cbz	r0, 406e9e <__ssprint_r+0x96>
  406e76:	4652      	mov	r2, sl
  406e78:	6921      	ldr	r1, [r4, #16]
  406e7a:	f7ff f989 	bl	406190 <memcpy>
  406e7e:	89a2      	ldrh	r2, [r4, #12]
  406e80:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406e84:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406e88:	81a2      	strh	r2, [r4, #12]
  406e8a:	e015      	b.n	406eb8 <__ssprint_r+0xb0>
  406e8c:	465a      	mov	r2, fp
  406e8e:	f7ff fd8f 	bl	4069b0 <_realloc_r>
  406e92:	4607      	mov	r7, r0
  406e94:	b980      	cbnz	r0, 406eb8 <__ssprint_r+0xb0>
  406e96:	4640      	mov	r0, r8
  406e98:	6921      	ldr	r1, [r4, #16]
  406e9a:	f7fe fc6f 	bl	40577c <_free_r>
  406e9e:	230c      	movs	r3, #12
  406ea0:	f8c8 3000 	str.w	r3, [r8]
  406ea4:	89a3      	ldrh	r3, [r4, #12]
  406ea6:	f04f 30ff 	mov.w	r0, #4294967295
  406eaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406eae:	81a3      	strh	r3, [r4, #12]
  406eb0:	2300      	movs	r3, #0
  406eb2:	60ab      	str	r3, [r5, #8]
  406eb4:	606b      	str	r3, [r5, #4]
  406eb6:	e01d      	b.n	406ef4 <__ssprint_r+0xec>
  406eb8:	6127      	str	r7, [r4, #16]
  406eba:	ebca 030b 	rsb	r3, sl, fp
  406ebe:	4457      	add	r7, sl
  406ec0:	6027      	str	r7, [r4, #0]
  406ec2:	f8c4 b014 	str.w	fp, [r4, #20]
  406ec6:	4637      	mov	r7, r6
  406ec8:	60a3      	str	r3, [r4, #8]
  406eca:	42be      	cmp	r6, r7
  406ecc:	d200      	bcs.n	406ed0 <__ssprint_r+0xc8>
  406ece:	4637      	mov	r7, r6
  406ed0:	463a      	mov	r2, r7
  406ed2:	6820      	ldr	r0, [r4, #0]
  406ed4:	9901      	ldr	r1, [sp, #4]
  406ed6:	f7ff f964 	bl	4061a2 <memmove>
  406eda:	68a3      	ldr	r3, [r4, #8]
  406edc:	1bdb      	subs	r3, r3, r7
  406ede:	60a3      	str	r3, [r4, #8]
  406ee0:	6823      	ldr	r3, [r4, #0]
  406ee2:	441f      	add	r7, r3
  406ee4:	68ab      	ldr	r3, [r5, #8]
  406ee6:	6027      	str	r7, [r4, #0]
  406ee8:	1b9e      	subs	r6, r3, r6
  406eea:	60ae      	str	r6, [r5, #8]
  406eec:	2e00      	cmp	r6, #0
  406eee:	d19a      	bne.n	406e26 <__ssprint_r+0x1e>
  406ef0:	606e      	str	r6, [r5, #4]
  406ef2:	4630      	mov	r0, r6
  406ef4:	b003      	add	sp, #12
  406ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406efa <_svfiprintf_r>:
  406efa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406efe:	461e      	mov	r6, r3
  406f00:	898b      	ldrh	r3, [r1, #12]
  406f02:	b0ad      	sub	sp, #180	; 0xb4
  406f04:	4688      	mov	r8, r1
  406f06:	0619      	lsls	r1, r3, #24
  406f08:	4683      	mov	fp, r0
  406f0a:	9202      	str	r2, [sp, #8]
  406f0c:	d513      	bpl.n	406f36 <_svfiprintf_r+0x3c>
  406f0e:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406f12:	b983      	cbnz	r3, 406f36 <_svfiprintf_r+0x3c>
  406f14:	2140      	movs	r1, #64	; 0x40
  406f16:	f7fe ff25 	bl	405d64 <_malloc_r>
  406f1a:	f8c8 0000 	str.w	r0, [r8]
  406f1e:	f8c8 0010 	str.w	r0, [r8, #16]
  406f22:	b928      	cbnz	r0, 406f30 <_svfiprintf_r+0x36>
  406f24:	230c      	movs	r3, #12
  406f26:	f8cb 3000 	str.w	r3, [fp]
  406f2a:	f04f 30ff 	mov.w	r0, #4294967295
  406f2e:	e3d4      	b.n	4076da <_svfiprintf_r+0x7e0>
  406f30:	2340      	movs	r3, #64	; 0x40
  406f32:	f8c8 3014 	str.w	r3, [r8, #20]
  406f36:	2300      	movs	r3, #0
  406f38:	aa1c      	add	r2, sp, #112	; 0x70
  406f3a:	920f      	str	r2, [sp, #60]	; 0x3c
  406f3c:	9311      	str	r3, [sp, #68]	; 0x44
  406f3e:	9310      	str	r3, [sp, #64]	; 0x40
  406f40:	4694      	mov	ip, r2
  406f42:	930a      	str	r3, [sp, #40]	; 0x28
  406f44:	9305      	str	r3, [sp, #20]
  406f46:	9b02      	ldr	r3, [sp, #8]
  406f48:	461c      	mov	r4, r3
  406f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
  406f4e:	b91a      	cbnz	r2, 406f58 <_svfiprintf_r+0x5e>
  406f50:	9802      	ldr	r0, [sp, #8]
  406f52:	1a25      	subs	r5, r4, r0
  406f54:	d103      	bne.n	406f5e <_svfiprintf_r+0x64>
  406f56:	e01d      	b.n	406f94 <_svfiprintf_r+0x9a>
  406f58:	2a25      	cmp	r2, #37	; 0x25
  406f5a:	d1f5      	bne.n	406f48 <_svfiprintf_r+0x4e>
  406f5c:	e7f8      	b.n	406f50 <_svfiprintf_r+0x56>
  406f5e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  406f60:	9902      	ldr	r1, [sp, #8]
  406f62:	442b      	add	r3, r5
  406f64:	9311      	str	r3, [sp, #68]	; 0x44
  406f66:	9b10      	ldr	r3, [sp, #64]	; 0x40
  406f68:	e88c 0022 	stmia.w	ip, {r1, r5}
  406f6c:	3301      	adds	r3, #1
  406f6e:	2b07      	cmp	r3, #7
  406f70:	9310      	str	r3, [sp, #64]	; 0x40
  406f72:	dc02      	bgt.n	406f7a <_svfiprintf_r+0x80>
  406f74:	f10c 0c08 	add.w	ip, ip, #8
  406f78:	e009      	b.n	406f8e <_svfiprintf_r+0x94>
  406f7a:	4658      	mov	r0, fp
  406f7c:	4641      	mov	r1, r8
  406f7e:	aa0f      	add	r2, sp, #60	; 0x3c
  406f80:	f7ff ff42 	bl	406e08 <__ssprint_r>
  406f84:	2800      	cmp	r0, #0
  406f86:	f040 83a0 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  406f8a:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  406f8e:	9a05      	ldr	r2, [sp, #20]
  406f90:	442a      	add	r2, r5
  406f92:	9205      	str	r2, [sp, #20]
  406f94:	7823      	ldrb	r3, [r4, #0]
  406f96:	2b00      	cmp	r3, #0
  406f98:	f000 8390 	beq.w	4076bc <_svfiprintf_r+0x7c2>
  406f9c:	2200      	movs	r2, #0
  406f9e:	3401      	adds	r4, #1
  406fa0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  406fa4:	f04f 3aff 	mov.w	sl, #4294967295
  406fa8:	9204      	str	r2, [sp, #16]
  406faa:	4617      	mov	r7, r2
  406fac:	1c65      	adds	r5, r4, #1
  406fae:	7823      	ldrb	r3, [r4, #0]
  406fb0:	9502      	str	r5, [sp, #8]
  406fb2:	2b58      	cmp	r3, #88	; 0x58
  406fb4:	d064      	beq.n	407080 <_svfiprintf_r+0x186>
  406fb6:	dc2d      	bgt.n	407014 <_svfiprintf_r+0x11a>
  406fb8:	2b2e      	cmp	r3, #46	; 0x2e
  406fba:	d076      	beq.n	4070aa <_svfiprintf_r+0x1b0>
  406fbc:	dc12      	bgt.n	406fe4 <_svfiprintf_r+0xea>
  406fbe:	2b2a      	cmp	r3, #42	; 0x2a
  406fc0:	d066      	beq.n	407090 <_svfiprintf_r+0x196>
  406fc2:	dc08      	bgt.n	406fd6 <_svfiprintf_r+0xdc>
  406fc4:	2b20      	cmp	r3, #32
  406fc6:	d05f      	beq.n	407088 <_svfiprintf_r+0x18e>
  406fc8:	2b23      	cmp	r3, #35	; 0x23
  406fca:	f040 8201 	bne.w	4073d0 <_svfiprintf_r+0x4d6>
  406fce:	f047 0701 	orr.w	r7, r7, #1
  406fd2:	9c02      	ldr	r4, [sp, #8]
  406fd4:	e7ea      	b.n	406fac <_svfiprintf_r+0xb2>
  406fd6:	2b2b      	cmp	r3, #43	; 0x2b
  406fd8:	d101      	bne.n	406fde <_svfiprintf_r+0xe4>
  406fda:	461a      	mov	r2, r3
  406fdc:	e7f9      	b.n	406fd2 <_svfiprintf_r+0xd8>
  406fde:	2b2d      	cmp	r3, #45	; 0x2d
  406fe0:	d060      	beq.n	4070a4 <_svfiprintf_r+0x1aa>
  406fe2:	e1f5      	b.n	4073d0 <_svfiprintf_r+0x4d6>
  406fe4:	2b39      	cmp	r3, #57	; 0x39
  406fe6:	dc07      	bgt.n	406ff8 <_svfiprintf_r+0xfe>
  406fe8:	2b31      	cmp	r3, #49	; 0x31
  406fea:	da7f      	bge.n	4070ec <_svfiprintf_r+0x1f2>
  406fec:	2b30      	cmp	r3, #48	; 0x30
  406fee:	f040 81ef 	bne.w	4073d0 <_svfiprintf_r+0x4d6>
  406ff2:	f047 0780 	orr.w	r7, r7, #128	; 0x80
  406ff6:	e7ec      	b.n	406fd2 <_svfiprintf_r+0xd8>
  406ff8:	2b4f      	cmp	r3, #79	; 0x4f
  406ffa:	f000 80e0 	beq.w	4071be <_svfiprintf_r+0x2c4>
  406ffe:	2b55      	cmp	r3, #85	; 0x55
  407000:	f000 8120 	beq.w	407244 <_svfiprintf_r+0x34a>
  407004:	2b44      	cmp	r3, #68	; 0x44
  407006:	f040 81e3 	bne.w	4073d0 <_svfiprintf_r+0x4d6>
  40700a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40700e:	f047 0710 	orr.w	r7, r7, #16
  407012:	e094      	b.n	40713e <_svfiprintf_r+0x244>
  407014:	2b6e      	cmp	r3, #110	; 0x6e
  407016:	f000 80b6 	beq.w	407186 <_svfiprintf_r+0x28c>
  40701a:	dc0d      	bgt.n	407038 <_svfiprintf_r+0x13e>
  40701c:	2b68      	cmp	r3, #104	; 0x68
  40701e:	d076      	beq.n	40710e <_svfiprintf_r+0x214>
  407020:	dc05      	bgt.n	40702e <_svfiprintf_r+0x134>
  407022:	2b63      	cmp	r3, #99	; 0x63
  407024:	f000 8083 	beq.w	40712e <_svfiprintf_r+0x234>
  407028:	2b64      	cmp	r3, #100	; 0x64
  40702a:	d026      	beq.n	40707a <_svfiprintf_r+0x180>
  40702c:	e1d0      	b.n	4073d0 <_svfiprintf_r+0x4d6>
  40702e:	2b69      	cmp	r3, #105	; 0x69
  407030:	d023      	beq.n	40707a <_svfiprintf_r+0x180>
  407032:	2b6c      	cmp	r3, #108	; 0x6c
  407034:	d06e      	beq.n	407114 <_svfiprintf_r+0x21a>
  407036:	e1cb      	b.n	4073d0 <_svfiprintf_r+0x4d6>
  407038:	2b71      	cmp	r3, #113	; 0x71
  40703a:	d075      	beq.n	407128 <_svfiprintf_r+0x22e>
  40703c:	dc13      	bgt.n	407066 <_svfiprintf_r+0x16c>
  40703e:	2b6f      	cmp	r3, #111	; 0x6f
  407040:	f000 80bf 	beq.w	4071c2 <_svfiprintf_r+0x2c8>
  407044:	2b70      	cmp	r3, #112	; 0x70
  407046:	f040 81c3 	bne.w	4073d0 <_svfiprintf_r+0x4d6>
  40704a:	2330      	movs	r3, #48	; 0x30
  40704c:	48a0      	ldr	r0, [pc, #640]	; (4072d0 <_svfiprintf_r+0x3d6>)
  40704e:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
  407052:	2378      	movs	r3, #120	; 0x78
  407054:	6834      	ldr	r4, [r6, #0]
  407056:	2500      	movs	r5, #0
  407058:	f047 0702 	orr.w	r7, r7, #2
  40705c:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  407060:	3604      	adds	r6, #4
  407062:	900a      	str	r0, [sp, #40]	; 0x28
  407064:	e12e      	b.n	4072c4 <_svfiprintf_r+0x3ca>
  407066:	2b75      	cmp	r3, #117	; 0x75
  407068:	f000 80ee 	beq.w	407248 <_svfiprintf_r+0x34e>
  40706c:	2b78      	cmp	r3, #120	; 0x78
  40706e:	f000 8103 	beq.w	407278 <_svfiprintf_r+0x37e>
  407072:	2b73      	cmp	r3, #115	; 0x73
  407074:	f040 81ac 	bne.w	4073d0 <_svfiprintf_r+0x4d6>
  407078:	e0bf      	b.n	4071fa <_svfiprintf_r+0x300>
  40707a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40707e:	e05e      	b.n	40713e <_svfiprintf_r+0x244>
  407080:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  407084:	4c93      	ldr	r4, [pc, #588]	; (4072d4 <_svfiprintf_r+0x3da>)
  407086:	e0fa      	b.n	40727e <_svfiprintf_r+0x384>
  407088:	2a00      	cmp	r2, #0
  40708a:	bf08      	it	eq
  40708c:	2220      	moveq	r2, #32
  40708e:	e7a0      	b.n	406fd2 <_svfiprintf_r+0xd8>
  407090:	1d33      	adds	r3, r6, #4
  407092:	6836      	ldr	r6, [r6, #0]
  407094:	2e00      	cmp	r6, #0
  407096:	9604      	str	r6, [sp, #16]
  407098:	db01      	blt.n	40709e <_svfiprintf_r+0x1a4>
  40709a:	461e      	mov	r6, r3
  40709c:	e799      	b.n	406fd2 <_svfiprintf_r+0xd8>
  40709e:	4275      	negs	r5, r6
  4070a0:	9504      	str	r5, [sp, #16]
  4070a2:	461e      	mov	r6, r3
  4070a4:	f047 0704 	orr.w	r7, r7, #4
  4070a8:	e793      	b.n	406fd2 <_svfiprintf_r+0xd8>
  4070aa:	9c02      	ldr	r4, [sp, #8]
  4070ac:	7823      	ldrb	r3, [r4, #0]
  4070ae:	1c61      	adds	r1, r4, #1
  4070b0:	2b2a      	cmp	r3, #42	; 0x2a
  4070b2:	d002      	beq.n	4070ba <_svfiprintf_r+0x1c0>
  4070b4:	f04f 0a00 	mov.w	sl, #0
  4070b8:	e00a      	b.n	4070d0 <_svfiprintf_r+0x1d6>
  4070ba:	f8d6 a000 	ldr.w	sl, [r6]
  4070be:	1d33      	adds	r3, r6, #4
  4070c0:	f1ba 0f00 	cmp.w	sl, #0
  4070c4:	461e      	mov	r6, r3
  4070c6:	9102      	str	r1, [sp, #8]
  4070c8:	da83      	bge.n	406fd2 <_svfiprintf_r+0xd8>
  4070ca:	f04f 3aff 	mov.w	sl, #4294967295
  4070ce:	e780      	b.n	406fd2 <_svfiprintf_r+0xd8>
  4070d0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4070d4:	2809      	cmp	r0, #9
  4070d6:	d805      	bhi.n	4070e4 <_svfiprintf_r+0x1ea>
  4070d8:	230a      	movs	r3, #10
  4070da:	fb03 0a0a 	mla	sl, r3, sl, r0
  4070de:	f811 3b01 	ldrb.w	r3, [r1], #1
  4070e2:	e7f5      	b.n	4070d0 <_svfiprintf_r+0x1d6>
  4070e4:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  4070e8:	9102      	str	r1, [sp, #8]
  4070ea:	e762      	b.n	406fb2 <_svfiprintf_r+0xb8>
  4070ec:	2500      	movs	r5, #0
  4070ee:	9504      	str	r5, [sp, #16]
  4070f0:	9c04      	ldr	r4, [sp, #16]
  4070f2:	3b30      	subs	r3, #48	; 0x30
  4070f4:	210a      	movs	r1, #10
  4070f6:	fb01 3404 	mla	r4, r1, r4, r3
  4070fa:	9902      	ldr	r1, [sp, #8]
  4070fc:	9404      	str	r4, [sp, #16]
  4070fe:	f811 3b01 	ldrb.w	r3, [r1], #1
  407102:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  407106:	2809      	cmp	r0, #9
  407108:	d8ee      	bhi.n	4070e8 <_svfiprintf_r+0x1ee>
  40710a:	9102      	str	r1, [sp, #8]
  40710c:	e7f0      	b.n	4070f0 <_svfiprintf_r+0x1f6>
  40710e:	f047 0740 	orr.w	r7, r7, #64	; 0x40
  407112:	e75e      	b.n	406fd2 <_svfiprintf_r+0xd8>
  407114:	9d02      	ldr	r5, [sp, #8]
  407116:	782b      	ldrb	r3, [r5, #0]
  407118:	2b6c      	cmp	r3, #108	; 0x6c
  40711a:	d102      	bne.n	407122 <_svfiprintf_r+0x228>
  40711c:	3501      	adds	r5, #1
  40711e:	9502      	str	r5, [sp, #8]
  407120:	e002      	b.n	407128 <_svfiprintf_r+0x22e>
  407122:	f047 0710 	orr.w	r7, r7, #16
  407126:	e754      	b.n	406fd2 <_svfiprintf_r+0xd8>
  407128:	f047 0720 	orr.w	r7, r7, #32
  40712c:	e751      	b.n	406fd2 <_svfiprintf_r+0xd8>
  40712e:	6833      	ldr	r3, [r6, #0]
  407130:	2500      	movs	r5, #0
  407132:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  407136:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40713a:	3604      	adds	r6, #4
  40713c:	e152      	b.n	4073e4 <_svfiprintf_r+0x4ea>
  40713e:	06ba      	lsls	r2, r7, #26
  407140:	d507      	bpl.n	407152 <_svfiprintf_r+0x258>
  407142:	3607      	adds	r6, #7
  407144:	f026 0307 	bic.w	r3, r6, #7
  407148:	f103 0608 	add.w	r6, r3, #8
  40714c:	e9d3 4500 	ldrd	r4, r5, [r3]
  407150:	e00d      	b.n	40716e <_svfiprintf_r+0x274>
  407152:	f017 0f10 	tst.w	r7, #16
  407156:	f106 0304 	add.w	r3, r6, #4
  40715a:	d001      	beq.n	407160 <_svfiprintf_r+0x266>
  40715c:	6834      	ldr	r4, [r6, #0]
  40715e:	e004      	b.n	40716a <_svfiprintf_r+0x270>
  407160:	6834      	ldr	r4, [r6, #0]
  407162:	f017 0f40 	tst.w	r7, #64	; 0x40
  407166:	bf18      	it	ne
  407168:	b224      	sxthne	r4, r4
  40716a:	17e5      	asrs	r5, r4, #31
  40716c:	461e      	mov	r6, r3
  40716e:	2c00      	cmp	r4, #0
  407170:	f175 0000 	sbcs.w	r0, r5, #0
  407174:	f280 80b0 	bge.w	4072d8 <_svfiprintf_r+0x3de>
  407178:	232d      	movs	r3, #45	; 0x2d
  40717a:	4264      	negs	r4, r4
  40717c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  407180:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  407184:	e0a8      	b.n	4072d8 <_svfiprintf_r+0x3de>
  407186:	f017 0f20 	tst.w	r7, #32
  40718a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40718e:	f106 0104 	add.w	r1, r6, #4
  407192:	d007      	beq.n	4071a4 <_svfiprintf_r+0x2aa>
  407194:	9c05      	ldr	r4, [sp, #20]
  407196:	6830      	ldr	r0, [r6, #0]
  407198:	17e5      	asrs	r5, r4, #31
  40719a:	4622      	mov	r2, r4
  40719c:	462b      	mov	r3, r5
  40719e:	e9c0 2300 	strd	r2, r3, [r0]
  4071a2:	e00a      	b.n	4071ba <_svfiprintf_r+0x2c0>
  4071a4:	06fb      	lsls	r3, r7, #27
  4071a6:	d405      	bmi.n	4071b4 <_svfiprintf_r+0x2ba>
  4071a8:	067f      	lsls	r7, r7, #25
  4071aa:	d503      	bpl.n	4071b4 <_svfiprintf_r+0x2ba>
  4071ac:	6833      	ldr	r3, [r6, #0]
  4071ae:	9c05      	ldr	r4, [sp, #20]
  4071b0:	801c      	strh	r4, [r3, #0]
  4071b2:	e002      	b.n	4071ba <_svfiprintf_r+0x2c0>
  4071b4:	6833      	ldr	r3, [r6, #0]
  4071b6:	9d05      	ldr	r5, [sp, #20]
  4071b8:	601d      	str	r5, [r3, #0]
  4071ba:	460e      	mov	r6, r1
  4071bc:	e6c3      	b.n	406f46 <_svfiprintf_r+0x4c>
  4071be:	f047 0710 	orr.w	r7, r7, #16
  4071c2:	f017 0320 	ands.w	r3, r7, #32
  4071c6:	d008      	beq.n	4071da <_svfiprintf_r+0x2e0>
  4071c8:	3607      	adds	r6, #7
  4071ca:	f026 0307 	bic.w	r3, r6, #7
  4071ce:	f103 0608 	add.w	r6, r3, #8
  4071d2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4071d6:	2300      	movs	r3, #0
  4071d8:	e075      	b.n	4072c6 <_svfiprintf_r+0x3cc>
  4071da:	f017 0110 	ands.w	r1, r7, #16
  4071de:	f106 0204 	add.w	r2, r6, #4
  4071e2:	d106      	bne.n	4071f2 <_svfiprintf_r+0x2f8>
  4071e4:	f017 0340 	ands.w	r3, r7, #64	; 0x40
  4071e8:	d003      	beq.n	4071f2 <_svfiprintf_r+0x2f8>
  4071ea:	8834      	ldrh	r4, [r6, #0]
  4071ec:	2500      	movs	r5, #0
  4071ee:	4616      	mov	r6, r2
  4071f0:	e7f1      	b.n	4071d6 <_svfiprintf_r+0x2dc>
  4071f2:	6834      	ldr	r4, [r6, #0]
  4071f4:	2500      	movs	r5, #0
  4071f6:	4616      	mov	r6, r2
  4071f8:	e065      	b.n	4072c6 <_svfiprintf_r+0x3cc>
  4071fa:	f8d6 9000 	ldr.w	r9, [r6]
  4071fe:	2300      	movs	r3, #0
  407200:	459a      	cmp	sl, r3
  407202:	f106 0604 	add.w	r6, r6, #4
  407206:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40720a:	4648      	mov	r0, r9
  40720c:	db11      	blt.n	407232 <_svfiprintf_r+0x338>
  40720e:	4619      	mov	r1, r3
  407210:	4652      	mov	r2, sl
  407212:	f8cd c004 	str.w	ip, [sp, #4]
  407216:	f7fe ffad 	bl	406174 <memchr>
  40721a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40721e:	2800      	cmp	r0, #0
  407220:	f000 80e5 	beq.w	4073ee <_svfiprintf_r+0x4f4>
  407224:	ebc9 0000 	rsb	r0, r9, r0
  407228:	4550      	cmp	r0, sl
  40722a:	bfb8      	it	lt
  40722c:	4682      	movlt	sl, r0
  40722e:	2500      	movs	r5, #0
  407230:	e0de      	b.n	4073f0 <_svfiprintf_r+0x4f6>
  407232:	f8cd c004 	str.w	ip, [sp, #4]
  407236:	f7fb fd63 	bl	402d00 <strlen>
  40723a:	2500      	movs	r5, #0
  40723c:	4682      	mov	sl, r0
  40723e:	f8dd c004 	ldr.w	ip, [sp, #4]
  407242:	e0d5      	b.n	4073f0 <_svfiprintf_r+0x4f6>
  407244:	f047 0710 	orr.w	r7, r7, #16
  407248:	06bd      	lsls	r5, r7, #26
  40724a:	d507      	bpl.n	40725c <_svfiprintf_r+0x362>
  40724c:	3607      	adds	r6, #7
  40724e:	f026 0307 	bic.w	r3, r6, #7
  407252:	f103 0608 	add.w	r6, r3, #8
  407256:	e9d3 4500 	ldrd	r4, r5, [r3]
  40725a:	e00b      	b.n	407274 <_svfiprintf_r+0x37a>
  40725c:	f017 0f10 	tst.w	r7, #16
  407260:	f106 0304 	add.w	r3, r6, #4
  407264:	d103      	bne.n	40726e <_svfiprintf_r+0x374>
  407266:	067c      	lsls	r4, r7, #25
  407268:	d501      	bpl.n	40726e <_svfiprintf_r+0x374>
  40726a:	8834      	ldrh	r4, [r6, #0]
  40726c:	e000      	b.n	407270 <_svfiprintf_r+0x376>
  40726e:	6834      	ldr	r4, [r6, #0]
  407270:	2500      	movs	r5, #0
  407272:	461e      	mov	r6, r3
  407274:	2301      	movs	r3, #1
  407276:	e026      	b.n	4072c6 <_svfiprintf_r+0x3cc>
  407278:	4c15      	ldr	r4, [pc, #84]	; (4072d0 <_svfiprintf_r+0x3d6>)
  40727a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40727e:	06b8      	lsls	r0, r7, #26
  407280:	940a      	str	r4, [sp, #40]	; 0x28
  407282:	d507      	bpl.n	407294 <_svfiprintf_r+0x39a>
  407284:	3607      	adds	r6, #7
  407286:	f026 0207 	bic.w	r2, r6, #7
  40728a:	f102 0608 	add.w	r6, r2, #8
  40728e:	e9d2 4500 	ldrd	r4, r5, [r2]
  407292:	e00b      	b.n	4072ac <_svfiprintf_r+0x3b2>
  407294:	f017 0f10 	tst.w	r7, #16
  407298:	f106 0204 	add.w	r2, r6, #4
  40729c:	d103      	bne.n	4072a6 <_svfiprintf_r+0x3ac>
  40729e:	0679      	lsls	r1, r7, #25
  4072a0:	d501      	bpl.n	4072a6 <_svfiprintf_r+0x3ac>
  4072a2:	8834      	ldrh	r4, [r6, #0]
  4072a4:	e000      	b.n	4072a8 <_svfiprintf_r+0x3ae>
  4072a6:	6834      	ldr	r4, [r6, #0]
  4072a8:	2500      	movs	r5, #0
  4072aa:	4616      	mov	r6, r2
  4072ac:	07fa      	lsls	r2, r7, #31
  4072ae:	d509      	bpl.n	4072c4 <_svfiprintf_r+0x3ca>
  4072b0:	ea54 0005 	orrs.w	r0, r4, r5
  4072b4:	d006      	beq.n	4072c4 <_svfiprintf_r+0x3ca>
  4072b6:	2230      	movs	r2, #48	; 0x30
  4072b8:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  4072bc:	f88d 3039 	strb.w	r3, [sp, #57]	; 0x39
  4072c0:	f047 0702 	orr.w	r7, r7, #2
  4072c4:	2302      	movs	r3, #2
  4072c6:	2200      	movs	r2, #0
  4072c8:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4072cc:	e005      	b.n	4072da <_svfiprintf_r+0x3e0>
  4072ce:	bf00      	nop
  4072d0:	004089ed 	.word	0x004089ed
  4072d4:	004089dc 	.word	0x004089dc
  4072d8:	2301      	movs	r3, #1
  4072da:	f1ba 0f00 	cmp.w	sl, #0
  4072de:	bfa8      	it	ge
  4072e0:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
  4072e4:	ea54 0105 	orrs.w	r1, r4, r5
  4072e8:	d102      	bne.n	4072f0 <_svfiprintf_r+0x3f6>
  4072ea:	f1ba 0f00 	cmp.w	sl, #0
  4072ee:	d05e      	beq.n	4073ae <_svfiprintf_r+0x4b4>
  4072f0:	2b01      	cmp	r3, #1
  4072f2:	d01f      	beq.n	407334 <_svfiprintf_r+0x43a>
  4072f4:	2b02      	cmp	r3, #2
  4072f6:	f10d 036f 	add.w	r3, sp, #111	; 0x6f
  4072fa:	d045      	beq.n	407388 <_svfiprintf_r+0x48e>
  4072fc:	08e0      	lsrs	r0, r4, #3
  4072fe:	ea40 7145 	orr.w	r1, r0, r5, lsl #29
  407302:	08e8      	lsrs	r0, r5, #3
  407304:	f004 0207 	and.w	r2, r4, #7
  407308:	9106      	str	r1, [sp, #24]
  40730a:	9007      	str	r0, [sp, #28]
  40730c:	3230      	adds	r2, #48	; 0x30
  40730e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
  407312:	ea54 0105 	orrs.w	r1, r4, r5
  407316:	4699      	mov	r9, r3
  407318:	701a      	strb	r2, [r3, #0]
  40731a:	f103 33ff 	add.w	r3, r3, #4294967295
  40731e:	d1ed      	bne.n	4072fc <_svfiprintf_r+0x402>
  407320:	07f8      	lsls	r0, r7, #31
  407322:	4649      	mov	r1, r9
  407324:	d54e      	bpl.n	4073c4 <_svfiprintf_r+0x4ca>
  407326:	2a30      	cmp	r2, #48	; 0x30
  407328:	d04c      	beq.n	4073c4 <_svfiprintf_r+0x4ca>
  40732a:	4699      	mov	r9, r3
  40732c:	2330      	movs	r3, #48	; 0x30
  40732e:	f801 3c01 	strb.w	r3, [r1, #-1]
  407332:	e047      	b.n	4073c4 <_svfiprintf_r+0x4ca>
  407334:	2d00      	cmp	r5, #0
  407336:	bf08      	it	eq
  407338:	2c0a      	cmpeq	r4, #10
  40733a:	d205      	bcs.n	407348 <_svfiprintf_r+0x44e>
  40733c:	3430      	adds	r4, #48	; 0x30
  40733e:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  407342:	f10d 096f 	add.w	r9, sp, #111	; 0x6f
  407346:	e03d      	b.n	4073c4 <_svfiprintf_r+0x4ca>
  407348:	f10d 026f 	add.w	r2, sp, #111	; 0x6f
  40734c:	9203      	str	r2, [sp, #12]
  40734e:	4620      	mov	r0, r4
  407350:	4629      	mov	r1, r5
  407352:	220a      	movs	r2, #10
  407354:	2300      	movs	r3, #0
  407356:	f8cd c004 	str.w	ip, [sp, #4]
  40735a:	f000 fc43 	bl	407be4 <__aeabi_uldivmod>
  40735e:	9b03      	ldr	r3, [sp, #12]
  407360:	3230      	adds	r2, #48	; 0x30
  407362:	f803 2901 	strb.w	r2, [r3], #-1
  407366:	4620      	mov	r0, r4
  407368:	4629      	mov	r1, r5
  40736a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40736e:	220a      	movs	r2, #10
  407370:	9303      	str	r3, [sp, #12]
  407372:	2300      	movs	r3, #0
  407374:	f000 fc36 	bl	407be4 <__aeabi_uldivmod>
  407378:	4604      	mov	r4, r0
  40737a:	460d      	mov	r5, r1
  40737c:	ea54 0005 	orrs.w	r0, r4, r5
  407380:	f8dd c004 	ldr.w	ip, [sp, #4]
  407384:	d1e3      	bne.n	40734e <_svfiprintf_r+0x454>
  407386:	e01d      	b.n	4073c4 <_svfiprintf_r+0x4ca>
  407388:	990a      	ldr	r1, [sp, #40]	; 0x28
  40738a:	f004 020f 	and.w	r2, r4, #15
  40738e:	5c8a      	ldrb	r2, [r1, r2]
  407390:	4699      	mov	r9, r3
  407392:	f803 2901 	strb.w	r2, [r3], #-1
  407396:	0922      	lsrs	r2, r4, #4
  407398:	ea42 7005 	orr.w	r0, r2, r5, lsl #28
  40739c:	0929      	lsrs	r1, r5, #4
  40739e:	9008      	str	r0, [sp, #32]
  4073a0:	9109      	str	r1, [sp, #36]	; 0x24
  4073a2:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
  4073a6:	ea54 0205 	orrs.w	r2, r4, r5
  4073aa:	d1ed      	bne.n	407388 <_svfiprintf_r+0x48e>
  4073ac:	e00a      	b.n	4073c4 <_svfiprintf_r+0x4ca>
  4073ae:	b93b      	cbnz	r3, 4073c0 <_svfiprintf_r+0x4c6>
  4073b0:	07f9      	lsls	r1, r7, #31
  4073b2:	d505      	bpl.n	4073c0 <_svfiprintf_r+0x4c6>
  4073b4:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
  4073b8:	2330      	movs	r3, #48	; 0x30
  4073ba:	f809 3d41 	strb.w	r3, [r9, #-65]!
  4073be:	e001      	b.n	4073c4 <_svfiprintf_r+0x4ca>
  4073c0:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  4073c4:	4655      	mov	r5, sl
  4073c6:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  4073ca:	ebc9 0a0a 	rsb	sl, r9, sl
  4073ce:	e00f      	b.n	4073f0 <_svfiprintf_r+0x4f6>
  4073d0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4073d4:	2b00      	cmp	r3, #0
  4073d6:	f000 8171 	beq.w	4076bc <_svfiprintf_r+0x7c2>
  4073da:	2500      	movs	r5, #0
  4073dc:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  4073e0:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4073e4:	f04f 0a01 	mov.w	sl, #1
  4073e8:	f10d 0948 	add.w	r9, sp, #72	; 0x48
  4073ec:	e000      	b.n	4073f0 <_svfiprintf_r+0x4f6>
  4073ee:	4605      	mov	r5, r0
  4073f0:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  4073f4:	45aa      	cmp	sl, r5
  4073f6:	bfac      	ite	ge
  4073f8:	4654      	movge	r4, sl
  4073fa:	462c      	movlt	r4, r5
  4073fc:	b103      	cbz	r3, 407400 <_svfiprintf_r+0x506>
  4073fe:	3401      	adds	r4, #1
  407400:	f017 0302 	ands.w	r3, r7, #2
  407404:	9303      	str	r3, [sp, #12]
  407406:	bf18      	it	ne
  407408:	3402      	addne	r4, #2
  40740a:	f017 0384 	ands.w	r3, r7, #132	; 0x84
  40740e:	930b      	str	r3, [sp, #44]	; 0x2c
  407410:	d13b      	bne.n	40748a <_svfiprintf_r+0x590>
  407412:	9804      	ldr	r0, [sp, #16]
  407414:	1b03      	subs	r3, r0, r4
  407416:	2b00      	cmp	r3, #0
  407418:	dd37      	ble.n	40748a <_svfiprintf_r+0x590>
  40741a:	4aa6      	ldr	r2, [pc, #664]	; (4076b4 <_svfiprintf_r+0x7ba>)
  40741c:	2b10      	cmp	r3, #16
  40741e:	f8cc 2000 	str.w	r2, [ip]
  407422:	dd1b      	ble.n	40745c <_svfiprintf_r+0x562>
  407424:	2210      	movs	r2, #16
  407426:	f8cc 2004 	str.w	r2, [ip, #4]
  40742a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40742c:	3210      	adds	r2, #16
  40742e:	9211      	str	r2, [sp, #68]	; 0x44
  407430:	9a10      	ldr	r2, [sp, #64]	; 0x40
  407432:	3201      	adds	r2, #1
  407434:	2a07      	cmp	r2, #7
  407436:	9210      	str	r2, [sp, #64]	; 0x40
  407438:	dc02      	bgt.n	407440 <_svfiprintf_r+0x546>
  40743a:	f10c 0c08 	add.w	ip, ip, #8
  40743e:	e00b      	b.n	407458 <_svfiprintf_r+0x55e>
  407440:	4658      	mov	r0, fp
  407442:	4641      	mov	r1, r8
  407444:	aa0f      	add	r2, sp, #60	; 0x3c
  407446:	9301      	str	r3, [sp, #4]
  407448:	f7ff fcde 	bl	406e08 <__ssprint_r>
  40744c:	9b01      	ldr	r3, [sp, #4]
  40744e:	2800      	cmp	r0, #0
  407450:	f040 813b 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  407454:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407458:	3b10      	subs	r3, #16
  40745a:	e7de      	b.n	40741a <_svfiprintf_r+0x520>
  40745c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40745e:	f8cc 3004 	str.w	r3, [ip, #4]
  407462:	4413      	add	r3, r2
  407464:	9311      	str	r3, [sp, #68]	; 0x44
  407466:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407468:	3301      	adds	r3, #1
  40746a:	2b07      	cmp	r3, #7
  40746c:	9310      	str	r3, [sp, #64]	; 0x40
  40746e:	dc02      	bgt.n	407476 <_svfiprintf_r+0x57c>
  407470:	f10c 0c08 	add.w	ip, ip, #8
  407474:	e009      	b.n	40748a <_svfiprintf_r+0x590>
  407476:	4658      	mov	r0, fp
  407478:	4641      	mov	r1, r8
  40747a:	aa0f      	add	r2, sp, #60	; 0x3c
  40747c:	f7ff fcc4 	bl	406e08 <__ssprint_r>
  407480:	2800      	cmp	r0, #0
  407482:	f040 8122 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  407486:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40748a:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
  40748e:	b1db      	cbz	r3, 4074c8 <_svfiprintf_r+0x5ce>
  407490:	f10d 0337 	add.w	r3, sp, #55	; 0x37
  407494:	f8cc 3000 	str.w	r3, [ip]
  407498:	2301      	movs	r3, #1
  40749a:	f8cc 3004 	str.w	r3, [ip, #4]
  40749e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4074a0:	3301      	adds	r3, #1
  4074a2:	9311      	str	r3, [sp, #68]	; 0x44
  4074a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4074a6:	3301      	adds	r3, #1
  4074a8:	2b07      	cmp	r3, #7
  4074aa:	9310      	str	r3, [sp, #64]	; 0x40
  4074ac:	dc02      	bgt.n	4074b4 <_svfiprintf_r+0x5ba>
  4074ae:	f10c 0c08 	add.w	ip, ip, #8
  4074b2:	e009      	b.n	4074c8 <_svfiprintf_r+0x5ce>
  4074b4:	4658      	mov	r0, fp
  4074b6:	4641      	mov	r1, r8
  4074b8:	aa0f      	add	r2, sp, #60	; 0x3c
  4074ba:	f7ff fca5 	bl	406e08 <__ssprint_r>
  4074be:	2800      	cmp	r0, #0
  4074c0:	f040 8103 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  4074c4:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4074c8:	9b03      	ldr	r3, [sp, #12]
  4074ca:	b1d3      	cbz	r3, 407502 <_svfiprintf_r+0x608>
  4074cc:	ab0e      	add	r3, sp, #56	; 0x38
  4074ce:	f8cc 3000 	str.w	r3, [ip]
  4074d2:	2302      	movs	r3, #2
  4074d4:	f8cc 3004 	str.w	r3, [ip, #4]
  4074d8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4074da:	3302      	adds	r3, #2
  4074dc:	9311      	str	r3, [sp, #68]	; 0x44
  4074de:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4074e0:	3301      	adds	r3, #1
  4074e2:	2b07      	cmp	r3, #7
  4074e4:	9310      	str	r3, [sp, #64]	; 0x40
  4074e6:	dc02      	bgt.n	4074ee <_svfiprintf_r+0x5f4>
  4074e8:	f10c 0c08 	add.w	ip, ip, #8
  4074ec:	e009      	b.n	407502 <_svfiprintf_r+0x608>
  4074ee:	4658      	mov	r0, fp
  4074f0:	4641      	mov	r1, r8
  4074f2:	aa0f      	add	r2, sp, #60	; 0x3c
  4074f4:	f7ff fc88 	bl	406e08 <__ssprint_r>
  4074f8:	2800      	cmp	r0, #0
  4074fa:	f040 80e6 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  4074fe:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407504:	2b80      	cmp	r3, #128	; 0x80
  407506:	d13f      	bne.n	407588 <_svfiprintf_r+0x68e>
  407508:	9b04      	ldr	r3, [sp, #16]
  40750a:	1b1b      	subs	r3, r3, r4
  40750c:	2b00      	cmp	r3, #0
  40750e:	9303      	str	r3, [sp, #12]
  407510:	dd3a      	ble.n	407588 <_svfiprintf_r+0x68e>
  407512:	9b03      	ldr	r3, [sp, #12]
  407514:	2b10      	cmp	r3, #16
  407516:	4b68      	ldr	r3, [pc, #416]	; (4076b8 <_svfiprintf_r+0x7be>)
  407518:	f8cc 3000 	str.w	r3, [ip]
  40751c:	dd1b      	ble.n	407556 <_svfiprintf_r+0x65c>
  40751e:	2310      	movs	r3, #16
  407520:	f8cc 3004 	str.w	r3, [ip, #4]
  407524:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407526:	3310      	adds	r3, #16
  407528:	9311      	str	r3, [sp, #68]	; 0x44
  40752a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40752c:	3301      	adds	r3, #1
  40752e:	2b07      	cmp	r3, #7
  407530:	9310      	str	r3, [sp, #64]	; 0x40
  407532:	dc02      	bgt.n	40753a <_svfiprintf_r+0x640>
  407534:	f10c 0c08 	add.w	ip, ip, #8
  407538:	e009      	b.n	40754e <_svfiprintf_r+0x654>
  40753a:	4658      	mov	r0, fp
  40753c:	4641      	mov	r1, r8
  40753e:	aa0f      	add	r2, sp, #60	; 0x3c
  407540:	f7ff fc62 	bl	406e08 <__ssprint_r>
  407544:	2800      	cmp	r0, #0
  407546:	f040 80c0 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  40754a:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  40754e:	9b03      	ldr	r3, [sp, #12]
  407550:	3b10      	subs	r3, #16
  407552:	9303      	str	r3, [sp, #12]
  407554:	e7dd      	b.n	407512 <_svfiprintf_r+0x618>
  407556:	9b03      	ldr	r3, [sp, #12]
  407558:	9803      	ldr	r0, [sp, #12]
  40755a:	f8cc 3004 	str.w	r3, [ip, #4]
  40755e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407560:	4403      	add	r3, r0
  407562:	9311      	str	r3, [sp, #68]	; 0x44
  407564:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407566:	3301      	adds	r3, #1
  407568:	2b07      	cmp	r3, #7
  40756a:	9310      	str	r3, [sp, #64]	; 0x40
  40756c:	dc02      	bgt.n	407574 <_svfiprintf_r+0x67a>
  40756e:	f10c 0c08 	add.w	ip, ip, #8
  407572:	e009      	b.n	407588 <_svfiprintf_r+0x68e>
  407574:	4658      	mov	r0, fp
  407576:	4641      	mov	r1, r8
  407578:	aa0f      	add	r2, sp, #60	; 0x3c
  40757a:	f7ff fc45 	bl	406e08 <__ssprint_r>
  40757e:	2800      	cmp	r0, #0
  407580:	f040 80a3 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  407584:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  407588:	ebca 0505 	rsb	r5, sl, r5
  40758c:	2d00      	cmp	r5, #0
  40758e:	dd34      	ble.n	4075fa <_svfiprintf_r+0x700>
  407590:	4b49      	ldr	r3, [pc, #292]	; (4076b8 <_svfiprintf_r+0x7be>)
  407592:	2d10      	cmp	r5, #16
  407594:	f8cc 3000 	str.w	r3, [ip]
  407598:	dd19      	ble.n	4075ce <_svfiprintf_r+0x6d4>
  40759a:	2310      	movs	r3, #16
  40759c:	f8cc 3004 	str.w	r3, [ip, #4]
  4075a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4075a2:	3310      	adds	r3, #16
  4075a4:	9311      	str	r3, [sp, #68]	; 0x44
  4075a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4075a8:	3301      	adds	r3, #1
  4075aa:	2b07      	cmp	r3, #7
  4075ac:	9310      	str	r3, [sp, #64]	; 0x40
  4075ae:	dc02      	bgt.n	4075b6 <_svfiprintf_r+0x6bc>
  4075b0:	f10c 0c08 	add.w	ip, ip, #8
  4075b4:	e009      	b.n	4075ca <_svfiprintf_r+0x6d0>
  4075b6:	4658      	mov	r0, fp
  4075b8:	4641      	mov	r1, r8
  4075ba:	aa0f      	add	r2, sp, #60	; 0x3c
  4075bc:	f7ff fc24 	bl	406e08 <__ssprint_r>
  4075c0:	2800      	cmp	r0, #0
  4075c2:	f040 8082 	bne.w	4076ca <_svfiprintf_r+0x7d0>
  4075c6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4075ca:	3d10      	subs	r5, #16
  4075cc:	e7e0      	b.n	407590 <_svfiprintf_r+0x696>
  4075ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4075d0:	f8cc 5004 	str.w	r5, [ip, #4]
  4075d4:	441d      	add	r5, r3
  4075d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4075d8:	9511      	str	r5, [sp, #68]	; 0x44
  4075da:	3301      	adds	r3, #1
  4075dc:	2b07      	cmp	r3, #7
  4075de:	9310      	str	r3, [sp, #64]	; 0x40
  4075e0:	dc02      	bgt.n	4075e8 <_svfiprintf_r+0x6ee>
  4075e2:	f10c 0c08 	add.w	ip, ip, #8
  4075e6:	e008      	b.n	4075fa <_svfiprintf_r+0x700>
  4075e8:	4658      	mov	r0, fp
  4075ea:	4641      	mov	r1, r8
  4075ec:	aa0f      	add	r2, sp, #60	; 0x3c
  4075ee:	f7ff fc0b 	bl	406e08 <__ssprint_r>
  4075f2:	2800      	cmp	r0, #0
  4075f4:	d169      	bne.n	4076ca <_svfiprintf_r+0x7d0>
  4075f6:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4075fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4075fc:	e88c 0600 	stmia.w	ip, {r9, sl}
  407600:	4453      	add	r3, sl
  407602:	9311      	str	r3, [sp, #68]	; 0x44
  407604:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407606:	3301      	adds	r3, #1
  407608:	2b07      	cmp	r3, #7
  40760a:	9310      	str	r3, [sp, #64]	; 0x40
  40760c:	dc02      	bgt.n	407614 <_svfiprintf_r+0x71a>
  40760e:	f10c 0308 	add.w	r3, ip, #8
  407612:	e007      	b.n	407624 <_svfiprintf_r+0x72a>
  407614:	4658      	mov	r0, fp
  407616:	4641      	mov	r1, r8
  407618:	aa0f      	add	r2, sp, #60	; 0x3c
  40761a:	f7ff fbf5 	bl	406e08 <__ssprint_r>
  40761e:	2800      	cmp	r0, #0
  407620:	d153      	bne.n	4076ca <_svfiprintf_r+0x7d0>
  407622:	ab1c      	add	r3, sp, #112	; 0x70
  407624:	077a      	lsls	r2, r7, #29
  407626:	d40a      	bmi.n	40763e <_svfiprintf_r+0x744>
  407628:	9d05      	ldr	r5, [sp, #20]
  40762a:	9804      	ldr	r0, [sp, #16]
  40762c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40762e:	4284      	cmp	r4, r0
  407630:	bfac      	ite	ge
  407632:	192d      	addge	r5, r5, r4
  407634:	182d      	addlt	r5, r5, r0
  407636:	9505      	str	r5, [sp, #20]
  407638:	2b00      	cmp	r3, #0
  40763a:	d035      	beq.n	4076a8 <_svfiprintf_r+0x7ae>
  40763c:	e02e      	b.n	40769c <_svfiprintf_r+0x7a2>
  40763e:	9904      	ldr	r1, [sp, #16]
  407640:	1b0d      	subs	r5, r1, r4
  407642:	2d00      	cmp	r5, #0
  407644:	ddf0      	ble.n	407628 <_svfiprintf_r+0x72e>
  407646:	4a1b      	ldr	r2, [pc, #108]	; (4076b4 <_svfiprintf_r+0x7ba>)
  407648:	2d10      	cmp	r5, #16
  40764a:	601a      	str	r2, [r3, #0]
  40764c:	dd15      	ble.n	40767a <_svfiprintf_r+0x780>
  40764e:	2210      	movs	r2, #16
  407650:	605a      	str	r2, [r3, #4]
  407652:	9a11      	ldr	r2, [sp, #68]	; 0x44
  407654:	3210      	adds	r2, #16
  407656:	9211      	str	r2, [sp, #68]	; 0x44
  407658:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40765a:	3201      	adds	r2, #1
  40765c:	2a07      	cmp	r2, #7
  40765e:	9210      	str	r2, [sp, #64]	; 0x40
  407660:	dc01      	bgt.n	407666 <_svfiprintf_r+0x76c>
  407662:	3308      	adds	r3, #8
  407664:	e007      	b.n	407676 <_svfiprintf_r+0x77c>
  407666:	4658      	mov	r0, fp
  407668:	4641      	mov	r1, r8
  40766a:	aa0f      	add	r2, sp, #60	; 0x3c
  40766c:	f7ff fbcc 	bl	406e08 <__ssprint_r>
  407670:	2800      	cmp	r0, #0
  407672:	d12a      	bne.n	4076ca <_svfiprintf_r+0x7d0>
  407674:	ab1c      	add	r3, sp, #112	; 0x70
  407676:	3d10      	subs	r5, #16
  407678:	e7e5      	b.n	407646 <_svfiprintf_r+0x74c>
  40767a:	605d      	str	r5, [r3, #4]
  40767c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40767e:	441d      	add	r5, r3
  407680:	9b10      	ldr	r3, [sp, #64]	; 0x40
  407682:	9511      	str	r5, [sp, #68]	; 0x44
  407684:	3301      	adds	r3, #1
  407686:	2b07      	cmp	r3, #7
  407688:	9310      	str	r3, [sp, #64]	; 0x40
  40768a:	ddcd      	ble.n	407628 <_svfiprintf_r+0x72e>
  40768c:	4658      	mov	r0, fp
  40768e:	4641      	mov	r1, r8
  407690:	aa0f      	add	r2, sp, #60	; 0x3c
  407692:	f7ff fbb9 	bl	406e08 <__ssprint_r>
  407696:	2800      	cmp	r0, #0
  407698:	d0c6      	beq.n	407628 <_svfiprintf_r+0x72e>
  40769a:	e016      	b.n	4076ca <_svfiprintf_r+0x7d0>
  40769c:	4658      	mov	r0, fp
  40769e:	4641      	mov	r1, r8
  4076a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4076a2:	f7ff fbb1 	bl	406e08 <__ssprint_r>
  4076a6:	b980      	cbnz	r0, 4076ca <_svfiprintf_r+0x7d0>
  4076a8:	2300      	movs	r3, #0
  4076aa:	9310      	str	r3, [sp, #64]	; 0x40
  4076ac:	f10d 0c70 	add.w	ip, sp, #112	; 0x70
  4076b0:	e449      	b.n	406f46 <_svfiprintf_r+0x4c>
  4076b2:	bf00      	nop
  4076b4:	00408b60 	.word	0x00408b60
  4076b8:	00408b70 	.word	0x00408b70
  4076bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4076be:	b123      	cbz	r3, 4076ca <_svfiprintf_r+0x7d0>
  4076c0:	4658      	mov	r0, fp
  4076c2:	4641      	mov	r1, r8
  4076c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4076c6:	f7ff fb9f 	bl	406e08 <__ssprint_r>
  4076ca:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4076ce:	9805      	ldr	r0, [sp, #20]
  4076d0:	f013 0f40 	tst.w	r3, #64	; 0x40
  4076d4:	bf18      	it	ne
  4076d6:	f04f 30ff 	movne.w	r0, #4294967295
  4076da:	b02d      	add	sp, #180	; 0xb4
  4076dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004076e0 <__swbuf_r>:
  4076e0:	b570      	push	{r4, r5, r6, lr}
  4076e2:	460d      	mov	r5, r1
  4076e4:	4614      	mov	r4, r2
  4076e6:	4606      	mov	r6, r0
  4076e8:	b118      	cbz	r0, 4076f2 <__swbuf_r+0x12>
  4076ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4076ec:	b90b      	cbnz	r3, 4076f2 <__swbuf_r+0x12>
  4076ee:	f7fd feab 	bl	405448 <__sinit>
  4076f2:	69a3      	ldr	r3, [r4, #24]
  4076f4:	60a3      	str	r3, [r4, #8]
  4076f6:	89a3      	ldrh	r3, [r4, #12]
  4076f8:	0719      	lsls	r1, r3, #28
  4076fa:	d50d      	bpl.n	407718 <__swbuf_r+0x38>
  4076fc:	6923      	ldr	r3, [r4, #16]
  4076fe:	b15b      	cbz	r3, 407718 <__swbuf_r+0x38>
  407700:	89a3      	ldrh	r3, [r4, #12]
  407702:	b2ed      	uxtb	r5, r5
  407704:	049a      	lsls	r2, r3, #18
  407706:	d410      	bmi.n	40772a <__swbuf_r+0x4a>
  407708:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40770c:	81a3      	strh	r3, [r4, #12]
  40770e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407710:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  407714:	6663      	str	r3, [r4, #100]	; 0x64
  407716:	e008      	b.n	40772a <__swbuf_r+0x4a>
  407718:	4630      	mov	r0, r6
  40771a:	4621      	mov	r1, r4
  40771c:	f7fc ff16 	bl	40454c <__swsetup_r>
  407720:	2800      	cmp	r0, #0
  407722:	d0ed      	beq.n	407700 <__swbuf_r+0x20>
  407724:	f04f 30ff 	mov.w	r0, #4294967295
  407728:	bd70      	pop	{r4, r5, r6, pc}
  40772a:	6923      	ldr	r3, [r4, #16]
  40772c:	6820      	ldr	r0, [r4, #0]
  40772e:	1ac0      	subs	r0, r0, r3
  407730:	6963      	ldr	r3, [r4, #20]
  407732:	4298      	cmp	r0, r3
  407734:	db05      	blt.n	407742 <__swbuf_r+0x62>
  407736:	4630      	mov	r0, r6
  407738:	4621      	mov	r1, r4
  40773a:	f7fd fe3c 	bl	4053b6 <_fflush_r>
  40773e:	2800      	cmp	r0, #0
  407740:	d1f0      	bne.n	407724 <__swbuf_r+0x44>
  407742:	68a3      	ldr	r3, [r4, #8]
  407744:	3001      	adds	r0, #1
  407746:	3b01      	subs	r3, #1
  407748:	60a3      	str	r3, [r4, #8]
  40774a:	6823      	ldr	r3, [r4, #0]
  40774c:	1c5a      	adds	r2, r3, #1
  40774e:	6022      	str	r2, [r4, #0]
  407750:	701d      	strb	r5, [r3, #0]
  407752:	6963      	ldr	r3, [r4, #20]
  407754:	4298      	cmp	r0, r3
  407756:	d004      	beq.n	407762 <__swbuf_r+0x82>
  407758:	89a3      	ldrh	r3, [r4, #12]
  40775a:	07db      	lsls	r3, r3, #31
  40775c:	d507      	bpl.n	40776e <__swbuf_r+0x8e>
  40775e:	2d0a      	cmp	r5, #10
  407760:	d105      	bne.n	40776e <__swbuf_r+0x8e>
  407762:	4630      	mov	r0, r6
  407764:	4621      	mov	r1, r4
  407766:	f7fd fe26 	bl	4053b6 <_fflush_r>
  40776a:	2800      	cmp	r0, #0
  40776c:	d1da      	bne.n	407724 <__swbuf_r+0x44>
  40776e:	4628      	mov	r0, r5
  407770:	bd70      	pop	{r4, r5, r6, pc}

00407772 <__swbuf>:
  407772:	460a      	mov	r2, r1
  407774:	4902      	ldr	r1, [pc, #8]	; (407780 <__swbuf+0xe>)
  407776:	4603      	mov	r3, r0
  407778:	6808      	ldr	r0, [r1, #0]
  40777a:	4619      	mov	r1, r3
  40777c:	f7ff bfb0 	b.w	4076e0 <__swbuf_r>
  407780:	200000e8 	.word	0x200000e8

00407784 <_wcrtomb_r>:
  407784:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407788:	461d      	mov	r5, r3
  40778a:	4b10      	ldr	r3, [pc, #64]	; (4077cc <_wcrtomb_r+0x48>)
  40778c:	b086      	sub	sp, #24
  40778e:	4604      	mov	r4, r0
  407790:	4690      	mov	r8, r2
  407792:	460e      	mov	r6, r1
  407794:	681f      	ldr	r7, [r3, #0]
  407796:	b939      	cbnz	r1, 4077a8 <_wcrtomb_r+0x24>
  407798:	f7fe fa4e 	bl	405c38 <__locale_charset>
  40779c:	9500      	str	r5, [sp, #0]
  40779e:	4603      	mov	r3, r0
  4077a0:	a903      	add	r1, sp, #12
  4077a2:	4620      	mov	r0, r4
  4077a4:	4632      	mov	r2, r6
  4077a6:	e006      	b.n	4077b6 <_wcrtomb_r+0x32>
  4077a8:	f7fe fa46 	bl	405c38 <__locale_charset>
  4077ac:	9500      	str	r5, [sp, #0]
  4077ae:	4603      	mov	r3, r0
  4077b0:	4631      	mov	r1, r6
  4077b2:	4620      	mov	r0, r4
  4077b4:	4642      	mov	r2, r8
  4077b6:	47b8      	blx	r7
  4077b8:	1c43      	adds	r3, r0, #1
  4077ba:	d103      	bne.n	4077c4 <_wcrtomb_r+0x40>
  4077bc:	2300      	movs	r3, #0
  4077be:	602b      	str	r3, [r5, #0]
  4077c0:	238a      	movs	r3, #138	; 0x8a
  4077c2:	6023      	str	r3, [r4, #0]
  4077c4:	b006      	add	sp, #24
  4077c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4077ca:	bf00      	nop
  4077cc:	200009a4 	.word	0x200009a4

004077d0 <wcrtomb>:
  4077d0:	b530      	push	{r4, r5, lr}
  4077d2:	4613      	mov	r3, r2
  4077d4:	4a04      	ldr	r2, [pc, #16]	; (4077e8 <wcrtomb+0x18>)
  4077d6:	4605      	mov	r5, r0
  4077d8:	460c      	mov	r4, r1
  4077da:	6810      	ldr	r0, [r2, #0]
  4077dc:	4629      	mov	r1, r5
  4077de:	4622      	mov	r2, r4
  4077e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  4077e4:	f7ff bfce 	b.w	407784 <_wcrtomb_r>
  4077e8:	200000e8 	.word	0x200000e8

004077ec <__ascii_wctomb>:
  4077ec:	b149      	cbz	r1, 407802 <__ascii_wctomb+0x16>
  4077ee:	2aff      	cmp	r2, #255	; 0xff
  4077f0:	d904      	bls.n	4077fc <__ascii_wctomb+0x10>
  4077f2:	238a      	movs	r3, #138	; 0x8a
  4077f4:	6003      	str	r3, [r0, #0]
  4077f6:	f04f 30ff 	mov.w	r0, #4294967295
  4077fa:	4770      	bx	lr
  4077fc:	700a      	strb	r2, [r1, #0]
  4077fe:	2001      	movs	r0, #1
  407800:	4770      	bx	lr
  407802:	4608      	mov	r0, r1
  407804:	4770      	bx	lr

00407806 <_wctomb_r>:
  407806:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  40780a:	4698      	mov	r8, r3
  40780c:	4b08      	ldr	r3, [pc, #32]	; (407830 <_wctomb_r+0x2a>)
  40780e:	4605      	mov	r5, r0
  407810:	681c      	ldr	r4, [r3, #0]
  407812:	460f      	mov	r7, r1
  407814:	4616      	mov	r6, r2
  407816:	f7fe fa0f 	bl	405c38 <__locale_charset>
  40781a:	f8cd 8000 	str.w	r8, [sp]
  40781e:	4603      	mov	r3, r0
  407820:	4639      	mov	r1, r7
  407822:	4628      	mov	r0, r5
  407824:	4632      	mov	r2, r6
  407826:	47a0      	blx	r4
  407828:	b002      	add	sp, #8
  40782a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40782e:	bf00      	nop
  407830:	200009a4 	.word	0x200009a4

00407834 <_write_r>:
  407834:	b538      	push	{r3, r4, r5, lr}
  407836:	4c07      	ldr	r4, [pc, #28]	; (407854 <_write_r+0x20>)
  407838:	4605      	mov	r5, r0
  40783a:	2000      	movs	r0, #0
  40783c:	6020      	str	r0, [r4, #0]
  40783e:	4608      	mov	r0, r1
  407840:	4611      	mov	r1, r2
  407842:	461a      	mov	r2, r3
  407844:	f7f9 f870 	bl	400928 <_write>
  407848:	1c43      	adds	r3, r0, #1
  40784a:	d102      	bne.n	407852 <_write_r+0x1e>
  40784c:	6823      	ldr	r3, [r4, #0]
  40784e:	b103      	cbz	r3, 407852 <_write_r+0x1e>
  407850:	602b      	str	r3, [r5, #0]
  407852:	bd38      	pop	{r3, r4, r5, pc}
  407854:	20000c18 	.word	0x20000c18

00407858 <__register_exitproc>:
  407858:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40785c:	4698      	mov	r8, r3
  40785e:	4b22      	ldr	r3, [pc, #136]	; (4078e8 <__register_exitproc+0x90>)
  407860:	4606      	mov	r6, r0
  407862:	681c      	ldr	r4, [r3, #0]
  407864:	460f      	mov	r7, r1
  407866:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
  40786a:	4691      	mov	r9, r2
  40786c:	b918      	cbnz	r0, 407876 <__register_exitproc+0x1e>
  40786e:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
  407872:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407876:	6843      	ldr	r3, [r0, #4]
  407878:	2b1f      	cmp	r3, #31
  40787a:	dd16      	ble.n	4078aa <__register_exitproc+0x52>
  40787c:	4b1b      	ldr	r3, [pc, #108]	; (4078ec <__register_exitproc+0x94>)
  40787e:	b91b      	cbnz	r3, 407888 <__register_exitproc+0x30>
  407880:	f04f 30ff 	mov.w	r0, #4294967295
  407884:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407888:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40788c:	f7fe fa5a 	bl	405d44 <malloc>
  407890:	2800      	cmp	r0, #0
  407892:	d0f5      	beq.n	407880 <__register_exitproc+0x28>
  407894:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  407898:	2500      	movs	r5, #0
  40789a:	6045      	str	r5, [r0, #4]
  40789c:	6001      	str	r1, [r0, #0]
  40789e:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4078a2:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
  4078a6:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
  4078aa:	6844      	ldr	r4, [r0, #4]
  4078ac:	b1a6      	cbz	r6, 4078d8 <__register_exitproc+0x80>
  4078ae:	2201      	movs	r2, #1
  4078b0:	40a2      	lsls	r2, r4
  4078b2:	eb00 0584 	add.w	r5, r0, r4, lsl #2
  4078b6:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
  4078ba:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
  4078be:	2e02      	cmp	r6, #2
  4078c0:	ea41 0102 	orr.w	r1, r1, r2
  4078c4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4078c8:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
  4078cc:	d104      	bne.n	4078d8 <__register_exitproc+0x80>
  4078ce:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
  4078d2:	431a      	orrs	r2, r3
  4078d4:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
  4078d8:	1c63      	adds	r3, r4, #1
  4078da:	3402      	adds	r4, #2
  4078dc:	6043      	str	r3, [r0, #4]
  4078de:	f840 7024 	str.w	r7, [r0, r4, lsl #2]
  4078e2:	2000      	movs	r0, #0
  4078e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4078e8:	004089a4 	.word	0x004089a4
  4078ec:	00405d45 	.word	0x00405d45

004078f0 <_calloc_r>:
  4078f0:	b510      	push	{r4, lr}
  4078f2:	4351      	muls	r1, r2
  4078f4:	f7fe fa36 	bl	405d64 <_malloc_r>
  4078f8:	4604      	mov	r4, r0
  4078fa:	b320      	cbz	r0, 407946 <_calloc_r+0x56>
  4078fc:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407900:	f022 0203 	bic.w	r2, r2, #3
  407904:	3a04      	subs	r2, #4
  407906:	2a24      	cmp	r2, #36	; 0x24
  407908:	d81a      	bhi.n	407940 <_calloc_r+0x50>
  40790a:	2a13      	cmp	r2, #19
  40790c:	d912      	bls.n	407934 <_calloc_r+0x44>
  40790e:	2100      	movs	r1, #0
  407910:	2a1b      	cmp	r2, #27
  407912:	6001      	str	r1, [r0, #0]
  407914:	6041      	str	r1, [r0, #4]
  407916:	d802      	bhi.n	40791e <_calloc_r+0x2e>
  407918:	f100 0308 	add.w	r3, r0, #8
  40791c:	e00b      	b.n	407936 <_calloc_r+0x46>
  40791e:	2a24      	cmp	r2, #36	; 0x24
  407920:	6081      	str	r1, [r0, #8]
  407922:	60c1      	str	r1, [r0, #12]
  407924:	bf11      	iteee	ne
  407926:	f100 0310 	addne.w	r3, r0, #16
  40792a:	6101      	streq	r1, [r0, #16]
  40792c:	f100 0318 	addeq.w	r3, r0, #24
  407930:	6141      	streq	r1, [r0, #20]
  407932:	e000      	b.n	407936 <_calloc_r+0x46>
  407934:	4603      	mov	r3, r0
  407936:	2200      	movs	r2, #0
  407938:	601a      	str	r2, [r3, #0]
  40793a:	605a      	str	r2, [r3, #4]
  40793c:	609a      	str	r2, [r3, #8]
  40793e:	e002      	b.n	407946 <_calloc_r+0x56>
  407940:	2100      	movs	r1, #0
  407942:	f7fb f8c5 	bl	402ad0 <memset>
  407946:	4620      	mov	r0, r4
  407948:	bd10      	pop	{r4, pc}
	...

0040794c <_close_r>:
  40794c:	b538      	push	{r3, r4, r5, lr}
  40794e:	4c06      	ldr	r4, [pc, #24]	; (407968 <_close_r+0x1c>)
  407950:	2300      	movs	r3, #0
  407952:	4605      	mov	r5, r0
  407954:	4608      	mov	r0, r1
  407956:	6023      	str	r3, [r4, #0]
  407958:	f7f9 ff9c 	bl	401894 <_close>
  40795c:	1c43      	adds	r3, r0, #1
  40795e:	d102      	bne.n	407966 <_close_r+0x1a>
  407960:	6823      	ldr	r3, [r4, #0]
  407962:	b103      	cbz	r3, 407966 <_close_r+0x1a>
  407964:	602b      	str	r3, [r5, #0]
  407966:	bd38      	pop	{r3, r4, r5, pc}
  407968:	20000c18 	.word	0x20000c18

0040796c <_fclose_r>:
  40796c:	b570      	push	{r4, r5, r6, lr}
  40796e:	4605      	mov	r5, r0
  407970:	460c      	mov	r4, r1
  407972:	b909      	cbnz	r1, 407978 <_fclose_r+0xc>
  407974:	2000      	movs	r0, #0
  407976:	bd70      	pop	{r4, r5, r6, pc}
  407978:	b118      	cbz	r0, 407982 <_fclose_r+0x16>
  40797a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40797c:	b90b      	cbnz	r3, 407982 <_fclose_r+0x16>
  40797e:	f7fd fd63 	bl	405448 <__sinit>
  407982:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407986:	2b00      	cmp	r3, #0
  407988:	d0f4      	beq.n	407974 <_fclose_r+0x8>
  40798a:	4628      	mov	r0, r5
  40798c:	4621      	mov	r1, r4
  40798e:	f7fd fd12 	bl	4053b6 <_fflush_r>
  407992:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407994:	4606      	mov	r6, r0
  407996:	b133      	cbz	r3, 4079a6 <_fclose_r+0x3a>
  407998:	4628      	mov	r0, r5
  40799a:	69e1      	ldr	r1, [r4, #28]
  40799c:	4798      	blx	r3
  40799e:	2800      	cmp	r0, #0
  4079a0:	bfb8      	it	lt
  4079a2:	f04f 36ff 	movlt.w	r6, #4294967295
  4079a6:	89a3      	ldrh	r3, [r4, #12]
  4079a8:	061b      	lsls	r3, r3, #24
  4079aa:	d503      	bpl.n	4079b4 <_fclose_r+0x48>
  4079ac:	4628      	mov	r0, r5
  4079ae:	6921      	ldr	r1, [r4, #16]
  4079b0:	f7fd fee4 	bl	40577c <_free_r>
  4079b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4079b6:	b141      	cbz	r1, 4079ca <_fclose_r+0x5e>
  4079b8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4079bc:	4299      	cmp	r1, r3
  4079be:	d002      	beq.n	4079c6 <_fclose_r+0x5a>
  4079c0:	4628      	mov	r0, r5
  4079c2:	f7fd fedb 	bl	40577c <_free_r>
  4079c6:	2300      	movs	r3, #0
  4079c8:	6323      	str	r3, [r4, #48]	; 0x30
  4079ca:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4079cc:	b121      	cbz	r1, 4079d8 <_fclose_r+0x6c>
  4079ce:	4628      	mov	r0, r5
  4079d0:	f7fd fed4 	bl	40577c <_free_r>
  4079d4:	2300      	movs	r3, #0
  4079d6:	6463      	str	r3, [r4, #68]	; 0x44
  4079d8:	f7fd fde8 	bl	4055ac <__sfp_lock_acquire>
  4079dc:	2300      	movs	r3, #0
  4079de:	81a3      	strh	r3, [r4, #12]
  4079e0:	f7fd fde5 	bl	4055ae <__sfp_lock_release>
  4079e4:	4630      	mov	r0, r6
  4079e6:	bd70      	pop	{r4, r5, r6, pc}

004079e8 <fclose>:
  4079e8:	4b02      	ldr	r3, [pc, #8]	; (4079f4 <fclose+0xc>)
  4079ea:	4601      	mov	r1, r0
  4079ec:	6818      	ldr	r0, [r3, #0]
  4079ee:	f7ff bfbd 	b.w	40796c <_fclose_r>
  4079f2:	bf00      	nop
  4079f4:	200000e8 	.word	0x200000e8

004079f8 <_fstat_r>:
  4079f8:	b538      	push	{r3, r4, r5, lr}
  4079fa:	4c07      	ldr	r4, [pc, #28]	; (407a18 <_fstat_r+0x20>)
  4079fc:	2300      	movs	r3, #0
  4079fe:	4605      	mov	r5, r0
  407a00:	4608      	mov	r0, r1
  407a02:	4611      	mov	r1, r2
  407a04:	6023      	str	r3, [r4, #0]
  407a06:	f7f9 ff49 	bl	40189c <_fstat>
  407a0a:	1c43      	adds	r3, r0, #1
  407a0c:	d102      	bne.n	407a14 <_fstat_r+0x1c>
  407a0e:	6823      	ldr	r3, [r4, #0]
  407a10:	b103      	cbz	r3, 407a14 <_fstat_r+0x1c>
  407a12:	602b      	str	r3, [r5, #0]
  407a14:	bd38      	pop	{r3, r4, r5, pc}
  407a16:	bf00      	nop
  407a18:	20000c18 	.word	0x20000c18

00407a1c <_isatty_r>:
  407a1c:	b538      	push	{r3, r4, r5, lr}
  407a1e:	4c06      	ldr	r4, [pc, #24]	; (407a38 <_isatty_r+0x1c>)
  407a20:	2300      	movs	r3, #0
  407a22:	4605      	mov	r5, r0
  407a24:	4608      	mov	r0, r1
  407a26:	6023      	str	r3, [r4, #0]
  407a28:	f7f9 ff3e 	bl	4018a8 <_isatty>
  407a2c:	1c43      	adds	r3, r0, #1
  407a2e:	d102      	bne.n	407a36 <_isatty_r+0x1a>
  407a30:	6823      	ldr	r3, [r4, #0]
  407a32:	b103      	cbz	r3, 407a36 <_isatty_r+0x1a>
  407a34:	602b      	str	r3, [r5, #0]
  407a36:	bd38      	pop	{r3, r4, r5, pc}
  407a38:	20000c18 	.word	0x20000c18

00407a3c <_lseek_r>:
  407a3c:	b538      	push	{r3, r4, r5, lr}
  407a3e:	4c07      	ldr	r4, [pc, #28]	; (407a5c <_lseek_r+0x20>)
  407a40:	4605      	mov	r5, r0
  407a42:	2000      	movs	r0, #0
  407a44:	6020      	str	r0, [r4, #0]
  407a46:	4608      	mov	r0, r1
  407a48:	4611      	mov	r1, r2
  407a4a:	461a      	mov	r2, r3
  407a4c:	f7f9 ff2e 	bl	4018ac <_lseek>
  407a50:	1c43      	adds	r3, r0, #1
  407a52:	d102      	bne.n	407a5a <_lseek_r+0x1e>
  407a54:	6823      	ldr	r3, [r4, #0]
  407a56:	b103      	cbz	r3, 407a5a <_lseek_r+0x1e>
  407a58:	602b      	str	r3, [r5, #0]
  407a5a:	bd38      	pop	{r3, r4, r5, pc}
  407a5c:	20000c18 	.word	0x20000c18

00407a60 <_read_r>:
  407a60:	b538      	push	{r3, r4, r5, lr}
  407a62:	4c07      	ldr	r4, [pc, #28]	; (407a80 <_read_r+0x20>)
  407a64:	4605      	mov	r5, r0
  407a66:	2000      	movs	r0, #0
  407a68:	6020      	str	r0, [r4, #0]
  407a6a:	4608      	mov	r0, r1
  407a6c:	4611      	mov	r1, r2
  407a6e:	461a      	mov	r2, r3
  407a70:	f7f8 fc00 	bl	400274 <_read>
  407a74:	1c43      	adds	r3, r0, #1
  407a76:	d102      	bne.n	407a7e <_read_r+0x1e>
  407a78:	6823      	ldr	r3, [r4, #0]
  407a7a:	b103      	cbz	r3, 407a7e <_read_r+0x1e>
  407a7c:	602b      	str	r3, [r5, #0]
  407a7e:	bd38      	pop	{r3, r4, r5, pc}
  407a80:	20000c18 	.word	0x20000c18

00407a84 <__gedf2>:
  407a84:	f04f 3cff 	mov.w	ip, #4294967295
  407a88:	e006      	b.n	407a98 <__cmpdf2+0x4>
  407a8a:	bf00      	nop

00407a8c <__ledf2>:
  407a8c:	f04f 0c01 	mov.w	ip, #1
  407a90:	e002      	b.n	407a98 <__cmpdf2+0x4>
  407a92:	bf00      	nop

00407a94 <__cmpdf2>:
  407a94:	f04f 0c01 	mov.w	ip, #1
  407a98:	f84d cd04 	str.w	ip, [sp, #-4]!
  407a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407aa8:	bf18      	it	ne
  407aaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407aae:	d01b      	beq.n	407ae8 <__cmpdf2+0x54>
  407ab0:	b001      	add	sp, #4
  407ab2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  407ab6:	bf0c      	ite	eq
  407ab8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407abc:	ea91 0f03 	teqne	r1, r3
  407ac0:	bf02      	ittt	eq
  407ac2:	ea90 0f02 	teqeq	r0, r2
  407ac6:	2000      	moveq	r0, #0
  407ac8:	4770      	bxeq	lr
  407aca:	f110 0f00 	cmn.w	r0, #0
  407ace:	ea91 0f03 	teq	r1, r3
  407ad2:	bf58      	it	pl
  407ad4:	4299      	cmppl	r1, r3
  407ad6:	bf08      	it	eq
  407ad8:	4290      	cmpeq	r0, r2
  407ada:	bf2c      	ite	cs
  407adc:	17d8      	asrcs	r0, r3, #31
  407ade:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  407ae2:	f040 0001 	orr.w	r0, r0, #1
  407ae6:	4770      	bx	lr
  407ae8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407af0:	d102      	bne.n	407af8 <__cmpdf2+0x64>
  407af2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407af6:	d107      	bne.n	407b08 <__cmpdf2+0x74>
  407af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407b00:	d1d6      	bne.n	407ab0 <__cmpdf2+0x1c>
  407b02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  407b06:	d0d3      	beq.n	407ab0 <__cmpdf2+0x1c>
  407b08:	f85d 0b04 	ldr.w	r0, [sp], #4
  407b0c:	4770      	bx	lr
  407b0e:	bf00      	nop

00407b10 <__aeabi_cdrcmple>:
  407b10:	4684      	mov	ip, r0
  407b12:	4610      	mov	r0, r2
  407b14:	4662      	mov	r2, ip
  407b16:	468c      	mov	ip, r1
  407b18:	4619      	mov	r1, r3
  407b1a:	4663      	mov	r3, ip
  407b1c:	e000      	b.n	407b20 <__aeabi_cdcmpeq>
  407b1e:	bf00      	nop

00407b20 <__aeabi_cdcmpeq>:
  407b20:	b501      	push	{r0, lr}
  407b22:	f7ff ffb7 	bl	407a94 <__cmpdf2>
  407b26:	2800      	cmp	r0, #0
  407b28:	bf48      	it	mi
  407b2a:	f110 0f00 	cmnmi.w	r0, #0
  407b2e:	bd01      	pop	{r0, pc}

00407b30 <__aeabi_dcmpeq>:
  407b30:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b34:	f7ff fff4 	bl	407b20 <__aeabi_cdcmpeq>
  407b38:	bf0c      	ite	eq
  407b3a:	2001      	moveq	r0, #1
  407b3c:	2000      	movne	r0, #0
  407b3e:	f85d fb08 	ldr.w	pc, [sp], #8
  407b42:	bf00      	nop

00407b44 <__aeabi_dcmplt>:
  407b44:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b48:	f7ff ffea 	bl	407b20 <__aeabi_cdcmpeq>
  407b4c:	bf34      	ite	cc
  407b4e:	2001      	movcc	r0, #1
  407b50:	2000      	movcs	r0, #0
  407b52:	f85d fb08 	ldr.w	pc, [sp], #8
  407b56:	bf00      	nop

00407b58 <__aeabi_dcmple>:
  407b58:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b5c:	f7ff ffe0 	bl	407b20 <__aeabi_cdcmpeq>
  407b60:	bf94      	ite	ls
  407b62:	2001      	movls	r0, #1
  407b64:	2000      	movhi	r0, #0
  407b66:	f85d fb08 	ldr.w	pc, [sp], #8
  407b6a:	bf00      	nop

00407b6c <__aeabi_dcmpge>:
  407b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b70:	f7ff ffce 	bl	407b10 <__aeabi_cdrcmple>
  407b74:	bf94      	ite	ls
  407b76:	2001      	movls	r0, #1
  407b78:	2000      	movhi	r0, #0
  407b7a:	f85d fb08 	ldr.w	pc, [sp], #8
  407b7e:	bf00      	nop

00407b80 <__aeabi_dcmpgt>:
  407b80:	f84d ed08 	str.w	lr, [sp, #-8]!
  407b84:	f7ff ffc4 	bl	407b10 <__aeabi_cdrcmple>
  407b88:	bf34      	ite	cc
  407b8a:	2001      	movcc	r0, #1
  407b8c:	2000      	movcs	r0, #0
  407b8e:	f85d fb08 	ldr.w	pc, [sp], #8
  407b92:	bf00      	nop

00407b94 <__aeabi_d2iz>:
  407b94:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407b98:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407b9c:	d215      	bcs.n	407bca <__aeabi_d2iz+0x36>
  407b9e:	d511      	bpl.n	407bc4 <__aeabi_d2iz+0x30>
  407ba0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407ba4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  407ba8:	d912      	bls.n	407bd0 <__aeabi_d2iz+0x3c>
  407baa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407bae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  407bb2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  407bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407bba:	fa23 f002 	lsr.w	r0, r3, r2
  407bbe:	bf18      	it	ne
  407bc0:	4240      	negne	r0, r0
  407bc2:	4770      	bx	lr
  407bc4:	f04f 0000 	mov.w	r0, #0
  407bc8:	4770      	bx	lr
  407bca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  407bce:	d105      	bne.n	407bdc <__aeabi_d2iz+0x48>
  407bd0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  407bd4:	bf08      	it	eq
  407bd6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  407bda:	4770      	bx	lr
  407bdc:	f04f 0000 	mov.w	r0, #0
  407be0:	4770      	bx	lr
  407be2:	bf00      	nop

00407be4 <__aeabi_uldivmod>:
  407be4:	b94b      	cbnz	r3, 407bfa <__aeabi_uldivmod+0x16>
  407be6:	b942      	cbnz	r2, 407bfa <__aeabi_uldivmod+0x16>
  407be8:	2900      	cmp	r1, #0
  407bea:	bf08      	it	eq
  407bec:	2800      	cmpeq	r0, #0
  407bee:	d002      	beq.n	407bf6 <__aeabi_uldivmod+0x12>
  407bf0:	f04f 31ff 	mov.w	r1, #4294967295
  407bf4:	4608      	mov	r0, r1
  407bf6:	f000 b83b 	b.w	407c70 <__aeabi_idiv0>
  407bfa:	b082      	sub	sp, #8
  407bfc:	46ec      	mov	ip, sp
  407bfe:	e92d 5000 	stmdb	sp!, {ip, lr}
  407c02:	f000 f81d 	bl	407c40 <__gnu_uldivmod_helper>
  407c06:	f8dd e004 	ldr.w	lr, [sp, #4]
  407c0a:	b002      	add	sp, #8
  407c0c:	bc0c      	pop	{r2, r3}
  407c0e:	4770      	bx	lr

00407c10 <__gnu_ldivmod_helper>:
  407c10:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  407c14:	9e08      	ldr	r6, [sp, #32]
  407c16:	4614      	mov	r4, r2
  407c18:	461d      	mov	r5, r3
  407c1a:	4680      	mov	r8, r0
  407c1c:	4689      	mov	r9, r1
  407c1e:	f000 f829 	bl	407c74 <__divdi3>
  407c22:	fb04 f301 	mul.w	r3, r4, r1
  407c26:	fba4 ab00 	umull	sl, fp, r4, r0
  407c2a:	fb00 3205 	mla	r2, r0, r5, r3
  407c2e:	4493      	add	fp, r2
  407c30:	ebb8 080a 	subs.w	r8, r8, sl
  407c34:	eb69 090b 	sbc.w	r9, r9, fp
  407c38:	e9c6 8900 	strd	r8, r9, [r6]
  407c3c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407c40 <__gnu_uldivmod_helper>:
  407c40:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  407c44:	9e08      	ldr	r6, [sp, #32]
  407c46:	4614      	mov	r4, r2
  407c48:	461d      	mov	r5, r3
  407c4a:	4680      	mov	r8, r0
  407c4c:	4689      	mov	r9, r1
  407c4e:	f000 f961 	bl	407f14 <__udivdi3>
  407c52:	fb00 f505 	mul.w	r5, r0, r5
  407c56:	fba0 ab04 	umull	sl, fp, r0, r4
  407c5a:	fb04 5401 	mla	r4, r4, r1, r5
  407c5e:	44a3      	add	fp, r4
  407c60:	ebb8 080a 	subs.w	r8, r8, sl
  407c64:	eb69 090b 	sbc.w	r9, r9, fp
  407c68:	e9c6 8900 	strd	r8, r9, [r6]
  407c6c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00407c70 <__aeabi_idiv0>:
  407c70:	4770      	bx	lr
  407c72:	bf00      	nop

00407c74 <__divdi3>:
  407c74:	2900      	cmp	r1, #0
  407c76:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407c7a:	f2c0 80a1 	blt.w	407dc0 <__divdi3+0x14c>
  407c7e:	2400      	movs	r4, #0
  407c80:	2b00      	cmp	r3, #0
  407c82:	f2c0 8098 	blt.w	407db6 <__divdi3+0x142>
  407c86:	4615      	mov	r5, r2
  407c88:	4606      	mov	r6, r0
  407c8a:	460f      	mov	r7, r1
  407c8c:	2b00      	cmp	r3, #0
  407c8e:	d13f      	bne.n	407d10 <__divdi3+0x9c>
  407c90:	428a      	cmp	r2, r1
  407c92:	d958      	bls.n	407d46 <__divdi3+0xd2>
  407c94:	fab2 f382 	clz	r3, r2
  407c98:	b14b      	cbz	r3, 407cae <__divdi3+0x3a>
  407c9a:	f1c3 0220 	rsb	r2, r3, #32
  407c9e:	fa01 f703 	lsl.w	r7, r1, r3
  407ca2:	fa20 f202 	lsr.w	r2, r0, r2
  407ca6:	409d      	lsls	r5, r3
  407ca8:	fa00 f603 	lsl.w	r6, r0, r3
  407cac:	4317      	orrs	r7, r2
  407cae:	0c29      	lsrs	r1, r5, #16
  407cb0:	fbb7 f2f1 	udiv	r2, r7, r1
  407cb4:	fb01 7712 	mls	r7, r1, r2, r7
  407cb8:	b2a8      	uxth	r0, r5
  407cba:	fb00 f302 	mul.w	r3, r0, r2
  407cbe:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  407cc2:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  407cc6:	42bb      	cmp	r3, r7
  407cc8:	d909      	bls.n	407cde <__divdi3+0x6a>
  407cca:	197f      	adds	r7, r7, r5
  407ccc:	f102 3cff 	add.w	ip, r2, #4294967295
  407cd0:	f080 8105 	bcs.w	407ede <__divdi3+0x26a>
  407cd4:	42bb      	cmp	r3, r7
  407cd6:	f240 8102 	bls.w	407ede <__divdi3+0x26a>
  407cda:	3a02      	subs	r2, #2
  407cdc:	442f      	add	r7, r5
  407cde:	1aff      	subs	r7, r7, r3
  407ce0:	fbb7 f3f1 	udiv	r3, r7, r1
  407ce4:	fb01 7113 	mls	r1, r1, r3, r7
  407ce8:	fb00 f003 	mul.w	r0, r0, r3
  407cec:	b2b6      	uxth	r6, r6
  407cee:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  407cf2:	4288      	cmp	r0, r1
  407cf4:	d908      	bls.n	407d08 <__divdi3+0x94>
  407cf6:	1949      	adds	r1, r1, r5
  407cf8:	f103 37ff 	add.w	r7, r3, #4294967295
  407cfc:	f080 80f1 	bcs.w	407ee2 <__divdi3+0x26e>
  407d00:	4288      	cmp	r0, r1
  407d02:	f240 80ee 	bls.w	407ee2 <__divdi3+0x26e>
  407d06:	3b02      	subs	r3, #2
  407d08:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  407d0c:	2300      	movs	r3, #0
  407d0e:	e003      	b.n	407d18 <__divdi3+0xa4>
  407d10:	428b      	cmp	r3, r1
  407d12:	d90a      	bls.n	407d2a <__divdi3+0xb6>
  407d14:	2300      	movs	r3, #0
  407d16:	461a      	mov	r2, r3
  407d18:	4610      	mov	r0, r2
  407d1a:	4619      	mov	r1, r3
  407d1c:	b114      	cbz	r4, 407d24 <__divdi3+0xb0>
  407d1e:	4240      	negs	r0, r0
  407d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407d24:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407d28:	4770      	bx	lr
  407d2a:	fab3 f883 	clz	r8, r3
  407d2e:	f1b8 0f00 	cmp.w	r8, #0
  407d32:	f040 8088 	bne.w	407e46 <__divdi3+0x1d2>
  407d36:	428b      	cmp	r3, r1
  407d38:	d302      	bcc.n	407d40 <__divdi3+0xcc>
  407d3a:	4282      	cmp	r2, r0
  407d3c:	f200 80e2 	bhi.w	407f04 <__divdi3+0x290>
  407d40:	2300      	movs	r3, #0
  407d42:	2201      	movs	r2, #1
  407d44:	e7e8      	b.n	407d18 <__divdi3+0xa4>
  407d46:	b912      	cbnz	r2, 407d4e <__divdi3+0xda>
  407d48:	2301      	movs	r3, #1
  407d4a:	fbb3 f5f2 	udiv	r5, r3, r2
  407d4e:	fab5 f285 	clz	r2, r5
  407d52:	2a00      	cmp	r2, #0
  407d54:	d13a      	bne.n	407dcc <__divdi3+0x158>
  407d56:	1b7f      	subs	r7, r7, r5
  407d58:	0c28      	lsrs	r0, r5, #16
  407d5a:	fa1f fc85 	uxth.w	ip, r5
  407d5e:	2301      	movs	r3, #1
  407d60:	fbb7 f1f0 	udiv	r1, r7, r0
  407d64:	fb00 7711 	mls	r7, r0, r1, r7
  407d68:	fb0c f201 	mul.w	r2, ip, r1
  407d6c:	ea4f 4816 	mov.w	r8, r6, lsr #16
  407d70:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  407d74:	42ba      	cmp	r2, r7
  407d76:	d907      	bls.n	407d88 <__divdi3+0x114>
  407d78:	197f      	adds	r7, r7, r5
  407d7a:	f101 38ff 	add.w	r8, r1, #4294967295
  407d7e:	d202      	bcs.n	407d86 <__divdi3+0x112>
  407d80:	42ba      	cmp	r2, r7
  407d82:	f200 80c4 	bhi.w	407f0e <__divdi3+0x29a>
  407d86:	4641      	mov	r1, r8
  407d88:	1abf      	subs	r7, r7, r2
  407d8a:	fbb7 f2f0 	udiv	r2, r7, r0
  407d8e:	fb00 7012 	mls	r0, r0, r2, r7
  407d92:	fb0c fc02 	mul.w	ip, ip, r2
  407d96:	b2b6      	uxth	r6, r6
  407d98:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  407d9c:	4584      	cmp	ip, r0
  407d9e:	d907      	bls.n	407db0 <__divdi3+0x13c>
  407da0:	1940      	adds	r0, r0, r5
  407da2:	f102 37ff 	add.w	r7, r2, #4294967295
  407da6:	d202      	bcs.n	407dae <__divdi3+0x13a>
  407da8:	4584      	cmp	ip, r0
  407daa:	f200 80ae 	bhi.w	407f0a <__divdi3+0x296>
  407dae:	463a      	mov	r2, r7
  407db0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  407db4:	e7b0      	b.n	407d18 <__divdi3+0xa4>
  407db6:	43e4      	mvns	r4, r4
  407db8:	4252      	negs	r2, r2
  407dba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407dbe:	e762      	b.n	407c86 <__divdi3+0x12>
  407dc0:	4240      	negs	r0, r0
  407dc2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407dc6:	f04f 34ff 	mov.w	r4, #4294967295
  407dca:	e759      	b.n	407c80 <__divdi3+0xc>
  407dcc:	4095      	lsls	r5, r2
  407dce:	f1c2 0920 	rsb	r9, r2, #32
  407dd2:	fa27 f109 	lsr.w	r1, r7, r9
  407dd6:	fa26 f909 	lsr.w	r9, r6, r9
  407dda:	4097      	lsls	r7, r2
  407ddc:	0c28      	lsrs	r0, r5, #16
  407dde:	fbb1 f8f0 	udiv	r8, r1, r0
  407de2:	fb00 1118 	mls	r1, r0, r8, r1
  407de6:	fa1f fc85 	uxth.w	ip, r5
  407dea:	fb0c f308 	mul.w	r3, ip, r8
  407dee:	ea49 0907 	orr.w	r9, r9, r7
  407df2:	ea4f 4719 	mov.w	r7, r9, lsr #16
  407df6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  407dfa:	428b      	cmp	r3, r1
  407dfc:	fa06 f602 	lsl.w	r6, r6, r2
  407e00:	d908      	bls.n	407e14 <__divdi3+0x1a0>
  407e02:	1949      	adds	r1, r1, r5
  407e04:	f108 32ff 	add.w	r2, r8, #4294967295
  407e08:	d27a      	bcs.n	407f00 <__divdi3+0x28c>
  407e0a:	428b      	cmp	r3, r1
  407e0c:	d978      	bls.n	407f00 <__divdi3+0x28c>
  407e0e:	f1a8 0802 	sub.w	r8, r8, #2
  407e12:	4429      	add	r1, r5
  407e14:	1ac9      	subs	r1, r1, r3
  407e16:	fbb1 f3f0 	udiv	r3, r1, r0
  407e1a:	fb00 1713 	mls	r7, r0, r3, r1
  407e1e:	fb0c f203 	mul.w	r2, ip, r3
  407e22:	fa1f f989 	uxth.w	r9, r9
  407e26:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  407e2a:	42ba      	cmp	r2, r7
  407e2c:	d907      	bls.n	407e3e <__divdi3+0x1ca>
  407e2e:	197f      	adds	r7, r7, r5
  407e30:	f103 31ff 	add.w	r1, r3, #4294967295
  407e34:	d260      	bcs.n	407ef8 <__divdi3+0x284>
  407e36:	42ba      	cmp	r2, r7
  407e38:	d95e      	bls.n	407ef8 <__divdi3+0x284>
  407e3a:	3b02      	subs	r3, #2
  407e3c:	442f      	add	r7, r5
  407e3e:	1abf      	subs	r7, r7, r2
  407e40:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407e44:	e78c      	b.n	407d60 <__divdi3+0xec>
  407e46:	f1c8 0220 	rsb	r2, r8, #32
  407e4a:	fa25 f102 	lsr.w	r1, r5, r2
  407e4e:	fa03 fc08 	lsl.w	ip, r3, r8
  407e52:	fa27 f302 	lsr.w	r3, r7, r2
  407e56:	fa20 f202 	lsr.w	r2, r0, r2
  407e5a:	fa07 f708 	lsl.w	r7, r7, r8
  407e5e:	ea41 0c0c 	orr.w	ip, r1, ip
  407e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
  407e66:	fbb3 f1f9 	udiv	r1, r3, r9
  407e6a:	fb09 3311 	mls	r3, r9, r1, r3
  407e6e:	fa1f fa8c 	uxth.w	sl, ip
  407e72:	fb0a fb01 	mul.w	fp, sl, r1
  407e76:	4317      	orrs	r7, r2
  407e78:	0c3a      	lsrs	r2, r7, #16
  407e7a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  407e7e:	459b      	cmp	fp, r3
  407e80:	fa05 f008 	lsl.w	r0, r5, r8
  407e84:	d908      	bls.n	407e98 <__divdi3+0x224>
  407e86:	eb13 030c 	adds.w	r3, r3, ip
  407e8a:	f101 32ff 	add.w	r2, r1, #4294967295
  407e8e:	d235      	bcs.n	407efc <__divdi3+0x288>
  407e90:	459b      	cmp	fp, r3
  407e92:	d933      	bls.n	407efc <__divdi3+0x288>
  407e94:	3902      	subs	r1, #2
  407e96:	4463      	add	r3, ip
  407e98:	ebcb 0303 	rsb	r3, fp, r3
  407e9c:	fbb3 f2f9 	udiv	r2, r3, r9
  407ea0:	fb09 3312 	mls	r3, r9, r2, r3
  407ea4:	fb0a fa02 	mul.w	sl, sl, r2
  407ea8:	b2bf      	uxth	r7, r7
  407eaa:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  407eae:	45ba      	cmp	sl, r7
  407eb0:	d908      	bls.n	407ec4 <__divdi3+0x250>
  407eb2:	eb17 070c 	adds.w	r7, r7, ip
  407eb6:	f102 33ff 	add.w	r3, r2, #4294967295
  407eba:	d21b      	bcs.n	407ef4 <__divdi3+0x280>
  407ebc:	45ba      	cmp	sl, r7
  407ebe:	d919      	bls.n	407ef4 <__divdi3+0x280>
  407ec0:	3a02      	subs	r2, #2
  407ec2:	4467      	add	r7, ip
  407ec4:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  407ec8:	fba5 0100 	umull	r0, r1, r5, r0
  407ecc:	ebca 0707 	rsb	r7, sl, r7
  407ed0:	428f      	cmp	r7, r1
  407ed2:	f04f 0300 	mov.w	r3, #0
  407ed6:	d30a      	bcc.n	407eee <__divdi3+0x27a>
  407ed8:	d005      	beq.n	407ee6 <__divdi3+0x272>
  407eda:	462a      	mov	r2, r5
  407edc:	e71c      	b.n	407d18 <__divdi3+0xa4>
  407ede:	4662      	mov	r2, ip
  407ee0:	e6fd      	b.n	407cde <__divdi3+0x6a>
  407ee2:	463b      	mov	r3, r7
  407ee4:	e710      	b.n	407d08 <__divdi3+0x94>
  407ee6:	fa06 f608 	lsl.w	r6, r6, r8
  407eea:	4286      	cmp	r6, r0
  407eec:	d2f5      	bcs.n	407eda <__divdi3+0x266>
  407eee:	1e6a      	subs	r2, r5, #1
  407ef0:	2300      	movs	r3, #0
  407ef2:	e711      	b.n	407d18 <__divdi3+0xa4>
  407ef4:	461a      	mov	r2, r3
  407ef6:	e7e5      	b.n	407ec4 <__divdi3+0x250>
  407ef8:	460b      	mov	r3, r1
  407efa:	e7a0      	b.n	407e3e <__divdi3+0x1ca>
  407efc:	4611      	mov	r1, r2
  407efe:	e7cb      	b.n	407e98 <__divdi3+0x224>
  407f00:	4690      	mov	r8, r2
  407f02:	e787      	b.n	407e14 <__divdi3+0x1a0>
  407f04:	4643      	mov	r3, r8
  407f06:	4642      	mov	r2, r8
  407f08:	e706      	b.n	407d18 <__divdi3+0xa4>
  407f0a:	3a02      	subs	r2, #2
  407f0c:	e750      	b.n	407db0 <__divdi3+0x13c>
  407f0e:	3902      	subs	r1, #2
  407f10:	442f      	add	r7, r5
  407f12:	e739      	b.n	407d88 <__divdi3+0x114>

00407f14 <__udivdi3>:
  407f14:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407f18:	4614      	mov	r4, r2
  407f1a:	4605      	mov	r5, r0
  407f1c:	460e      	mov	r6, r1
  407f1e:	2b00      	cmp	r3, #0
  407f20:	d143      	bne.n	407faa <__udivdi3+0x96>
  407f22:	428a      	cmp	r2, r1
  407f24:	d953      	bls.n	407fce <__udivdi3+0xba>
  407f26:	fab2 f782 	clz	r7, r2
  407f2a:	b157      	cbz	r7, 407f42 <__udivdi3+0x2e>
  407f2c:	f1c7 0620 	rsb	r6, r7, #32
  407f30:	fa20 f606 	lsr.w	r6, r0, r6
  407f34:	fa01 f307 	lsl.w	r3, r1, r7
  407f38:	fa02 f407 	lsl.w	r4, r2, r7
  407f3c:	fa00 f507 	lsl.w	r5, r0, r7
  407f40:	431e      	orrs	r6, r3
  407f42:	0c21      	lsrs	r1, r4, #16
  407f44:	fbb6 f2f1 	udiv	r2, r6, r1
  407f48:	fb01 6612 	mls	r6, r1, r2, r6
  407f4c:	b2a0      	uxth	r0, r4
  407f4e:	fb00 f302 	mul.w	r3, r0, r2
  407f52:	0c2f      	lsrs	r7, r5, #16
  407f54:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  407f58:	42b3      	cmp	r3, r6
  407f5a:	d909      	bls.n	407f70 <__udivdi3+0x5c>
  407f5c:	1936      	adds	r6, r6, r4
  407f5e:	f102 37ff 	add.w	r7, r2, #4294967295
  407f62:	f080 80fd 	bcs.w	408160 <__udivdi3+0x24c>
  407f66:	42b3      	cmp	r3, r6
  407f68:	f240 80fa 	bls.w	408160 <__udivdi3+0x24c>
  407f6c:	3a02      	subs	r2, #2
  407f6e:	4426      	add	r6, r4
  407f70:	1af6      	subs	r6, r6, r3
  407f72:	fbb6 f3f1 	udiv	r3, r6, r1
  407f76:	fb01 6113 	mls	r1, r1, r3, r6
  407f7a:	fb00 f003 	mul.w	r0, r0, r3
  407f7e:	b2ad      	uxth	r5, r5
  407f80:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  407f84:	4288      	cmp	r0, r1
  407f86:	d908      	bls.n	407f9a <__udivdi3+0x86>
  407f88:	1909      	adds	r1, r1, r4
  407f8a:	f103 36ff 	add.w	r6, r3, #4294967295
  407f8e:	f080 80e9 	bcs.w	408164 <__udivdi3+0x250>
  407f92:	4288      	cmp	r0, r1
  407f94:	f240 80e6 	bls.w	408164 <__udivdi3+0x250>
  407f98:	3b02      	subs	r3, #2
  407f9a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  407f9e:	2300      	movs	r3, #0
  407fa0:	4610      	mov	r0, r2
  407fa2:	4619      	mov	r1, r3
  407fa4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407fa8:	4770      	bx	lr
  407faa:	428b      	cmp	r3, r1
  407fac:	d84c      	bhi.n	408048 <__udivdi3+0x134>
  407fae:	fab3 f683 	clz	r6, r3
  407fb2:	2e00      	cmp	r6, #0
  407fb4:	d14f      	bne.n	408056 <__udivdi3+0x142>
  407fb6:	428b      	cmp	r3, r1
  407fb8:	d302      	bcc.n	407fc0 <__udivdi3+0xac>
  407fba:	4282      	cmp	r2, r0
  407fbc:	f200 80dd 	bhi.w	40817a <__udivdi3+0x266>
  407fc0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  407fc4:	2300      	movs	r3, #0
  407fc6:	2201      	movs	r2, #1
  407fc8:	4610      	mov	r0, r2
  407fca:	4619      	mov	r1, r3
  407fcc:	4770      	bx	lr
  407fce:	b912      	cbnz	r2, 407fd6 <__udivdi3+0xc2>
  407fd0:	2401      	movs	r4, #1
  407fd2:	fbb4 f4f2 	udiv	r4, r4, r2
  407fd6:	fab4 f284 	clz	r2, r4
  407fda:	2a00      	cmp	r2, #0
  407fdc:	f040 8082 	bne.w	4080e4 <__udivdi3+0x1d0>
  407fe0:	1b09      	subs	r1, r1, r4
  407fe2:	0c26      	lsrs	r6, r4, #16
  407fe4:	b2a7      	uxth	r7, r4
  407fe6:	2301      	movs	r3, #1
  407fe8:	fbb1 f0f6 	udiv	r0, r1, r6
  407fec:	fb06 1110 	mls	r1, r6, r0, r1
  407ff0:	fb07 f200 	mul.w	r2, r7, r0
  407ff4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  407ff8:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  407ffc:	428a      	cmp	r2, r1
  407ffe:	d907      	bls.n	408010 <__udivdi3+0xfc>
  408000:	1909      	adds	r1, r1, r4
  408002:	f100 3cff 	add.w	ip, r0, #4294967295
  408006:	d202      	bcs.n	40800e <__udivdi3+0xfa>
  408008:	428a      	cmp	r2, r1
  40800a:	f200 80c8 	bhi.w	40819e <__udivdi3+0x28a>
  40800e:	4660      	mov	r0, ip
  408010:	1a89      	subs	r1, r1, r2
  408012:	fbb1 f2f6 	udiv	r2, r1, r6
  408016:	fb06 1112 	mls	r1, r6, r2, r1
  40801a:	fb07 f702 	mul.w	r7, r7, r2
  40801e:	b2ad      	uxth	r5, r5
  408020:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  408024:	42af      	cmp	r7, r5
  408026:	d908      	bls.n	40803a <__udivdi3+0x126>
  408028:	192c      	adds	r4, r5, r4
  40802a:	f102 31ff 	add.w	r1, r2, #4294967295
  40802e:	f080 809b 	bcs.w	408168 <__udivdi3+0x254>
  408032:	42a7      	cmp	r7, r4
  408034:	f240 8098 	bls.w	408168 <__udivdi3+0x254>
  408038:	3a02      	subs	r2, #2
  40803a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40803e:	4610      	mov	r0, r2
  408040:	4619      	mov	r1, r3
  408042:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408046:	4770      	bx	lr
  408048:	2300      	movs	r3, #0
  40804a:	461a      	mov	r2, r3
  40804c:	4610      	mov	r0, r2
  40804e:	4619      	mov	r1, r3
  408050:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408054:	4770      	bx	lr
  408056:	f1c6 0520 	rsb	r5, r6, #32
  40805a:	fa22 f705 	lsr.w	r7, r2, r5
  40805e:	fa03 f406 	lsl.w	r4, r3, r6
  408062:	fa21 f305 	lsr.w	r3, r1, r5
  408066:	fa01 fb06 	lsl.w	fp, r1, r6
  40806a:	fa20 f505 	lsr.w	r5, r0, r5
  40806e:	433c      	orrs	r4, r7
  408070:	ea4f 4814 	mov.w	r8, r4, lsr #16
  408074:	fbb3 fcf8 	udiv	ip, r3, r8
  408078:	fb08 331c 	mls	r3, r8, ip, r3
  40807c:	fa1f f984 	uxth.w	r9, r4
  408080:	fb09 fa0c 	mul.w	sl, r9, ip
  408084:	ea45 0b0b 	orr.w	fp, r5, fp
  408088:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40808c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  408090:	459a      	cmp	sl, r3
  408092:	fa02 f206 	lsl.w	r2, r2, r6
  408096:	d904      	bls.n	4080a2 <__udivdi3+0x18e>
  408098:	191b      	adds	r3, r3, r4
  40809a:	f10c 35ff 	add.w	r5, ip, #4294967295
  40809e:	d36f      	bcc.n	408180 <__udivdi3+0x26c>
  4080a0:	46ac      	mov	ip, r5
  4080a2:	ebca 0303 	rsb	r3, sl, r3
  4080a6:	fbb3 f5f8 	udiv	r5, r3, r8
  4080aa:	fb08 3315 	mls	r3, r8, r5, r3
  4080ae:	fb09 f905 	mul.w	r9, r9, r5
  4080b2:	fa1f fb8b 	uxth.w	fp, fp
  4080b6:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  4080ba:	45b9      	cmp	r9, r7
  4080bc:	d904      	bls.n	4080c8 <__udivdi3+0x1b4>
  4080be:	193f      	adds	r7, r7, r4
  4080c0:	f105 33ff 	add.w	r3, r5, #4294967295
  4080c4:	d362      	bcc.n	40818c <__udivdi3+0x278>
  4080c6:	461d      	mov	r5, r3
  4080c8:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  4080cc:	fbac 2302 	umull	r2, r3, ip, r2
  4080d0:	ebc9 0707 	rsb	r7, r9, r7
  4080d4:	429f      	cmp	r7, r3
  4080d6:	f04f 0500 	mov.w	r5, #0
  4080da:	d34a      	bcc.n	408172 <__udivdi3+0x25e>
  4080dc:	d046      	beq.n	40816c <__udivdi3+0x258>
  4080de:	4662      	mov	r2, ip
  4080e0:	462b      	mov	r3, r5
  4080e2:	e75d      	b.n	407fa0 <__udivdi3+0x8c>
  4080e4:	4094      	lsls	r4, r2
  4080e6:	f1c2 0920 	rsb	r9, r2, #32
  4080ea:	fa21 fc09 	lsr.w	ip, r1, r9
  4080ee:	4091      	lsls	r1, r2
  4080f0:	fa20 f909 	lsr.w	r9, r0, r9
  4080f4:	0c26      	lsrs	r6, r4, #16
  4080f6:	fbbc f8f6 	udiv	r8, ip, r6
  4080fa:	fb06 cc18 	mls	ip, r6, r8, ip
  4080fe:	b2a7      	uxth	r7, r4
  408100:	fb07 f308 	mul.w	r3, r7, r8
  408104:	ea49 0901 	orr.w	r9, r9, r1
  408108:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40810c:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  408110:	4563      	cmp	r3, ip
  408112:	fa00 f502 	lsl.w	r5, r0, r2
  408116:	d909      	bls.n	40812c <__udivdi3+0x218>
  408118:	eb1c 0c04 	adds.w	ip, ip, r4
  40811c:	f108 32ff 	add.w	r2, r8, #4294967295
  408120:	d23b      	bcs.n	40819a <__udivdi3+0x286>
  408122:	4563      	cmp	r3, ip
  408124:	d939      	bls.n	40819a <__udivdi3+0x286>
  408126:	f1a8 0802 	sub.w	r8, r8, #2
  40812a:	44a4      	add	ip, r4
  40812c:	ebc3 0c0c 	rsb	ip, r3, ip
  408130:	fbbc f3f6 	udiv	r3, ip, r6
  408134:	fb06 c113 	mls	r1, r6, r3, ip
  408138:	fb07 f203 	mul.w	r2, r7, r3
  40813c:	fa1f f989 	uxth.w	r9, r9
  408140:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  408144:	428a      	cmp	r2, r1
  408146:	d907      	bls.n	408158 <__udivdi3+0x244>
  408148:	1909      	adds	r1, r1, r4
  40814a:	f103 30ff 	add.w	r0, r3, #4294967295
  40814e:	d222      	bcs.n	408196 <__udivdi3+0x282>
  408150:	428a      	cmp	r2, r1
  408152:	d920      	bls.n	408196 <__udivdi3+0x282>
  408154:	3b02      	subs	r3, #2
  408156:	4421      	add	r1, r4
  408158:	1a89      	subs	r1, r1, r2
  40815a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40815e:	e743      	b.n	407fe8 <__udivdi3+0xd4>
  408160:	463a      	mov	r2, r7
  408162:	e705      	b.n	407f70 <__udivdi3+0x5c>
  408164:	4633      	mov	r3, r6
  408166:	e718      	b.n	407f9a <__udivdi3+0x86>
  408168:	460a      	mov	r2, r1
  40816a:	e766      	b.n	40803a <__udivdi3+0x126>
  40816c:	40b0      	lsls	r0, r6
  40816e:	4290      	cmp	r0, r2
  408170:	d2b5      	bcs.n	4080de <__udivdi3+0x1ca>
  408172:	f10c 32ff 	add.w	r2, ip, #4294967295
  408176:	2300      	movs	r3, #0
  408178:	e712      	b.n	407fa0 <__udivdi3+0x8c>
  40817a:	4633      	mov	r3, r6
  40817c:	4632      	mov	r2, r6
  40817e:	e70f      	b.n	407fa0 <__udivdi3+0x8c>
  408180:	459a      	cmp	sl, r3
  408182:	d98d      	bls.n	4080a0 <__udivdi3+0x18c>
  408184:	f1ac 0c02 	sub.w	ip, ip, #2
  408188:	4423      	add	r3, r4
  40818a:	e78a      	b.n	4080a2 <__udivdi3+0x18e>
  40818c:	45b9      	cmp	r9, r7
  40818e:	d99a      	bls.n	4080c6 <__udivdi3+0x1b2>
  408190:	3d02      	subs	r5, #2
  408192:	4427      	add	r7, r4
  408194:	e798      	b.n	4080c8 <__udivdi3+0x1b4>
  408196:	4603      	mov	r3, r0
  408198:	e7de      	b.n	408158 <__udivdi3+0x244>
  40819a:	4690      	mov	r8, r2
  40819c:	e7c6      	b.n	40812c <__udivdi3+0x218>
  40819e:	3802      	subs	r0, #2
  4081a0:	4421      	add	r1, r4
  4081a2:	e735      	b.n	408010 <__udivdi3+0xfc>
  4081a4:	092d452d 	.word	0x092d452d
  4081a8:	20495754 	.word	0x20495754
  4081ac:	7473616d 	.word	0x7473616d
  4081b0:	69207265 	.word	0x69207265
  4081b4:	6974696e 	.word	0x6974696e
  4081b8:	7a696c61 	.word	0x7a696c61
  4081bc:	6f697461 	.word	0x6f697461
  4081c0:	6166206e 	.word	0x6166206e
  4081c4:	64656c69 	.word	0x64656c69
  4081c8:	00000d2e 	.word	0x00000d2e

004081cc <p_uc_charset10x14>:
	...
  4081e8:	ccffccff 00000000 00000000 00000000     ................
  4081f8:	00f000f0 00000000 00f000f0 00000000     ................
  408208:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  408218:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  408228:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  408238:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  408248:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  408258:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  408270:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  408280:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  408290:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  4082a0:	c0078003 600ce00e 00030003 00030003     .......`........
  4082b0:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  4082c0:	7000f800 00000000 00000000 00000000     ...p............
  4082d0:	00030003 00030003 00030003 00030003     ................
  4082e0:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  4082f8:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  408308:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  408318:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  408328:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  408338:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  408348:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  408358:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  408368:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  408378:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  408388:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  408398:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  4083a8:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  4083b8:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  4083c8:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  4083d8:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  4083e8:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  4083f8:	00000000 00030000 c00f8007 7038e01c     ..............8p
  408408:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  408418:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  408428:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  408438:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  408448:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  408458:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  408468:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  408478:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  408488:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  408498:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  4084a8:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  4084b8:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  4084c8:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  4084d8:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  4084e8:	f033f873 fcfffcff 00030003 00030003     s.3.............
  4084f8:	00030003 fcfffcff 00000000 0cc00cc0     ................
  408508:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  408518:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  408528:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  408538:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  408548:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  408558:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  408568:	000e001c 80030007 e000c001 fcfffcff     ................
  408578:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  408588:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  408598:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  4085a8:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  4085b8:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  4085c8:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  4085d8:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  4085e8:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  4085f8:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  408608:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  408618:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  408628:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  408638:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  408648:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  408658:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  408668:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  408678:	00000000 00300030 000c000c 00030003     ....0.0.........
  408688:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  408698:	fcff0cc0 0000fcff 00000000 001c000c     ................
  4086a8:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  4086b8:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  4086c8:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  4086d8:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  4086e8:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  4086f8:	0c030c03 0c030c03 9c030c03 f000f801     ................
  408708:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  408718:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  408728:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  408738:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  408748:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  408758:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  408768:	f007f80f fcfffcff 00030003 00030003     ................
  408778:	fc018003 0000fc00 00000000 00000000     ................
  408788:	fc1bfc1b 00000000 00000000 30000000     ...............0
  408798:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  4087a8:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  4087b8:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  4087c8:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  4087d8:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  4087e8:	00070003 000c000e 000e000c fc03fc07     ................
  4087f8:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  408808:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  408818:	c00fc00c 00038007 80070003 c00cc00f     ................
  408828:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  408838:	00078003 000c000e 000e000c 00030007     ................
  408848:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  408858:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  408868:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  408878:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  408888:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  408898:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  4088a8:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  4088b8:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  4088c8:	f001f801 00078003 000c000e 1c0c0c0c     ................
  4088d8:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  4088e8:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  4088f8:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  408908:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  408918:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  408928:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  408938:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  408948:	fcfffcff 74736554 57542065 4d492049     ....Teste TWI IM
  408958:	00000055 72617453 00002174 0a0a0a0a     U...Start!......
  408968:	79470a0a 0a3a6f72 2e253d78 790a6631     ..Gyro:.x=%.1f.y
  408978:	312e253d 3d7a0a66 66312e25 00000000     =%.1f.z=%.1f....
  408988:	6563410a 780a3a6c 312e253d 3d790a66     .Acel:.x=%.1f.y=
  408998:	66312e25 253d7a0a 0066312e              %.1f.z=%.1f.

004089a4 <_global_impure_ptr>:
  4089a4:	200000f0 000a0043                       ... C...

004089ac <blanks.6743>:
  4089ac:	20202020 20202020 20202020 20202020                     

004089bc <zeroes.6744>:
  4089bc:	30303030 30303030 30303030 30303030     0000000000000000
  4089cc:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  4089dc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4089ec:	32313000 36353433 61393837 65646362     .0123456789abcde
  4089fc:	00300066                                f.0.

00408a00 <blanks.6701>:
  408a00:	20202020 20202020 20202020 20202020                     

00408a10 <zeroes.6702>:
  408a10:	30303030 30303030 30303030 30303030     0000000000000000
  408a20:	69666e49 7974696e 4e614e00 534f5000     Infinity.NaN.POS
  408a30:	2e005849 00000000                       IX......

00408a38 <p05.5289>:
  408a38:	00000005 00000019 0000007d 00000000     ........}.......

00408a48 <__mprec_tens>:
  408a48:	00000000 3ff00000 00000000 40240000     .......?......$@
  408a58:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408a68:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408a78:	00000000 412e8480 00000000 416312d0     .......A......cA
  408a88:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408a98:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408aa8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408ab8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408ac8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408ad8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408ae8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408af8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408b08:	79d99db4 44ea7843                       ...yCx.D

00408b10 <__mprec_tinytens>:
  408b10:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  408b20:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  408b30:	64ac6f43 0ac80628                       Co.d(...

00408b38 <__mprec_bigtens>:
  408b38:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408b48:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408b58:	7f73bf3c 75154fdd                       <.s..O.u

00408b60 <blanks.6687>:
  408b60:	20202020 20202020 20202020 20202020                     

00408b70 <zeroes.6688>:
  408b70:	30303030 30303030 30303030 30303030     0000000000000000

00408b80 <_init>:
  408b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408b82:	bf00      	nop
  408b84:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408b86:	bc08      	pop	{r3}
  408b88:	469e      	mov	lr, r3
  408b8a:	4770      	bx	lr

00408b8c <__init_array_start>:
  408b8c:	00404601 	.word	0x00404601

00408b90 <__frame_dummy_init_array_entry>:
  408b90:	0040013d                                =.@.

00408b94 <_fini>:
  408b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408b96:	bf00      	nop
  408b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408b9a:	bc08      	pop	{r3}
  408b9c:	469e      	mov	lr, r3
  408b9e:	4770      	bx	lr

00408ba0 <__fini_array_start>:
  408ba0:	00400115 	.word	0x00400115

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <_impure_ptr>:
200000e8:	200000f0 00000000                       ... ....

200000f0 <impure_data>:
200000f0:	00000000 200003dc 20000444 200004ac     ....... D.. ... 
	...
20000124:	004089a8 00000000 00000000 00000000     ..@.............
	...
20000198:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a8:	0005deec 0000000b 00000000 00000000     ................
	...

20000518 <lc_ctype_charset>:
20000518:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000538 <__mb_cur_max>:
20000538:	00000001                                ....

2000053c <lc_message_charset>:
2000053c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000055c <lconv>:
2000055c:	00408a33 004089ab 004089ab 004089ab     3.@...@...@...@.
2000056c:	004089ab 004089ab 004089ab 004089ab     ..@...@...@...@.
2000057c:	004089ab 004089ab ffffffff ffffffff     ..@...@.........
2000058c:	ffffffff 0000ffff                       ........

20000594 <__malloc_av_>:
	...
2000059c:	20000594 20000594 2000059c 2000059c     ... ... ... ... 
200005ac:	200005a4 200005a4 200005ac 200005ac     ... ... ... ... 
200005bc:	200005b4 200005b4 200005bc 200005bc     ... ... ... ... 
200005cc:	200005c4 200005c4 200005cc 200005cc     ... ... ... ... 
200005dc:	200005d4 200005d4 200005dc 200005dc     ... ... ... ... 
200005ec:	200005e4 200005e4 200005ec 200005ec     ... ... ... ... 
200005fc:	200005f4 200005f4 200005fc 200005fc     ... ... ... ... 
2000060c:	20000604 20000604 2000060c 2000060c     ... ... ... ... 
2000061c:	20000614 20000614 2000061c 2000061c     ... ... ... ... 
2000062c:	20000624 20000624 2000062c 2000062c     $.. $.. ,.. ,.. 
2000063c:	20000634 20000634 2000063c 2000063c     4.. 4.. <.. <.. 
2000064c:	20000644 20000644 2000064c 2000064c     D.. D.. L.. L.. 
2000065c:	20000654 20000654 2000065c 2000065c     T.. T.. \.. \.. 
2000066c:	20000664 20000664 2000066c 2000066c     d.. d.. l.. l.. 
2000067c:	20000674 20000674 2000067c 2000067c     t.. t.. |.. |.. 
2000068c:	20000684 20000684 2000068c 2000068c     ... ... ... ... 
2000069c:	20000694 20000694 2000069c 2000069c     ... ... ... ... 
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 
2000097c:	20000974 20000974 2000097c 2000097c     t.. t.. |.. |.. 
2000098c:	20000984 20000984 2000098c 2000098c     ... ... ... ... 

2000099c <__malloc_sbrk_base>:
2000099c:	ffffffff                                ....

200009a0 <__malloc_trim_threshold>:
200009a0:	00020000                                ....

200009a4 <__wctomb>:
200009a4:	004077ed                                .w@.
