// Seed: 158142298
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output id_6,
    input id_7
    , id_9,
    input id_8
);
  assign id_3 = id_2 <= id_4 ? 1 : 1;
  logic id_10;
  assign id_10 = 1;
  logic id_11;
  type_17(
      id_1, 1, id_3
  );
  assign id_5 = (1);
  assign id_6[1] = id_4;
endmodule
