\hypertarget{group___t_i_m___output___compare___idle___state}{}\section{T\+IM Output Compare Idle State}
\label{group___t_i_m___output___compare___idle___state}\index{T\+I\+M Output Compare Idle State@{T\+I\+M Output Compare Idle State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}~(\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1})\hypertarget{group___t_i_m___output___compare___idle___state_gad251b83b0e33ddd0ed2fb35aa747ef78}{}\label{group___t_i_m___output___compare___idle___state_gad251b83b0e33ddd0ed2fb35aa747ef78}

\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x0000)\hypertarget{group___t_i_m___output___compare___idle___state_ga56505fe4142096454f1da97683ce8bc2}{}\label{group___t_i_m___output___compare___idle___state_ga56505fe4142096454f1da97683ce8bc2}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
