Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct  2 13:00:59 2018
| Host         : te7aegdev08.te.rl.ac.uk running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   387 |
| Minimum Number of register sites lost to control set restrictions |   917 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             949 |          316 |
| No           | No                    | Yes                    |             866 |          218 |
| No           | Yes                   | No                     |            1195 |          377 |
| Yes          | No                    | No                     |            2465 |          645 |
| Yes          | No                    | Yes                    |             350 |           81 |
| Yes          | Yes                   | No                     |            1130 |          320 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                          Clock Signal                                                                          |                                                                                                             Enable Signal                                                                                                            |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                           |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                            |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                           |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                            |                1 |              1 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[7]_0                                                                                             |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                            |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                            |                1 |              1 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                            |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                           |                1 |              1 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                            |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                           |                1 |              1 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_128_191_7_7_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_128_191_6_6_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                         |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                        | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[7]_0                                                                                             |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0        |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                 |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0          |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0       |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_64_127_6_6_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                         |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0        |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                         |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0        |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                         |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                         |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0             |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]_0             |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[6]               |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]               |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                1 |              2 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_64_127_7_7_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                    |                1 |              2 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                                                 | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SR[0]                                                                                     |                2 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0          |                1 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0       |                2 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0        |                1 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0        |                1 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0        |                1 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                2 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              3 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                 |                1 |              3 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                 |                1 |              3 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/E[0]                                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/mux_by_4.data_count_reg[0]                                                                                           |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/mux_by_4.data_count_reg[0][0]                                                                                                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/mux_by_4.data_count_reg[0]                                                                                           |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/mux_by_4.data_count_reg[0]_0[0]                                                                                                       | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/mux_by_4.data_count_reg[0]                                                                                           |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/icount_out_reg[3]     |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/icount_out_reg[3]                                                                          |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                 |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                        | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                         |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                     | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_1                                                                                                   |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[3]_i_1_n_0                                                                                                                        | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_1                                                                                                   |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                   | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                          |                3 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/rst_processing_system7_0_50M1/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                3 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_64_127_0_2_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[0][3]_i_1_n_0                                                                                              | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[1][3]_i_1_n_0                                                                                              | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[2][3]_i_1_n_0                                                                                              | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[3][3]_i_1_n_0                                                                                              | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_128_191_3_5_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_128_191_0_2_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/RAM_reg_64_127_3_5_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                              | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]               |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[0]_0             |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]               |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[3]_0             |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                                                           |                                                                                                                                                                                                                                    |                2 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/calib_intr_gen.cal_nibble_reg[0][0]                                                                          |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                     |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                         |                                                                                                                                                                                                                                    |                1 |              4 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.max_value_0[4]_i_1_n_0                                                                     | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                3 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][2]                                 |                3 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                3 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_tap[4]_i_1_n_0                                                                       | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                            | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                2 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[3][4]_i_1_n_0                                                                                                    | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_1[4]_i_1_n_0                                                                     | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                1 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_0[4]_i_1_n_0                                                                     | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                1 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.max_value_1[4]_i_1_n_0                                                                     | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[2][4]_i_1_n_0                                                                                                    | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                   |                1 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_0                                                                       | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                3 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                   |                2 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[1][4]_i_1_n_0                                                                                                    | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                3 |              5 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[0][4]_i_1_n_0                                                                                                    | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                2 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_4_CPHA_AX2S_1/E[0]                                                                                            | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/p_3_out                                                                                                           |                1 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                2 |              5 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                          |                2 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                              |                3 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                        | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                        |                1 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                             |                2 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                              | i_system/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                             |                2 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/rst_processing_system7_0_50M1/U0/SEQ/seq_cnt_en                                                                                                                                                                             | i_system/rst_processing_system7_0_50M1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                  |                2 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/reset_reg/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                     |                2 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[5]_i_1_n_0                                                                                                                                                    | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                        |                1 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                              | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                        |                2 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0                                 | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]                                 |                1 |              6 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot[6]_i_1__0_n_0                                              | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                1 |              7 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                |                1 |              7 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                3 |              7 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_1_n_0                                                                | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                2 |              7 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[6]_i_1_n_0                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              7 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                       | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |              7 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                        | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |              7 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[7][0]    | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][0]                                 |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                             | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                           |                                                                                                                                                                                                                                    |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                           |                                                                                                                                                                                                                                    |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][0]                                 |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                           |                                                                                                                                                                                                                                    |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]                                                                           |                                                                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[7][0] | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                       | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                   | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CONTROL_REG_5_9_GENERATE[9].SPICR_data_int_reg[9]_0                                                                                       | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                       |                4 |              8 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/state[7]_i_1_n_0                                                                                                             | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                       |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                  |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/E[0]                                                                                                                | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                1 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                       |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1_n_0                                                                | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                       |                4 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                                                       |                4 |              8 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                            |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                    |                3 |              8 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/sync_reset_flop_reg[7]_0                                                                                             |                2 |              9 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                                                | i_system/status_control/U0/bus2ip_reset                                                                                                                                                                                            |                5 |              9 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                5 |              9 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                                                      | i_system/status_control/U0/bus2ip_reset                                                                                                                                                                                            |                3 |              9 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/sync_reset_flop_reg[6]                                                          |                2 |              9 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[11]                                                                                               |                3 |             10 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                5 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                5 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]   | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                6 |             12 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[11]_i_1_n_0                                                                          | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                5 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                6 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc1.count_reg[3][0]   | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                6 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                5 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen72_in                    |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                        |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                              |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_i_2_n_0                                                                                                     |                                                                                                                                                                                                                                    |                2 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                   | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_1                                                                                                   |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                             | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                           |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                         | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                                         | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                           | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_1                                                                                                   |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                5 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                                                              |                                                                                                                                                                                                                                    |                3 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                            |                                                                                                                                                                                                                                    |                5 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                4 |             12 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                      |                                                                                                                                                                                                                                    |                4 |             13 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                      |                                                                                                                                                                                                                                    |                4 |             13 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                                                              |                                                                                                                                                                                                                                    |                5 |             13 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                      |                                                                                                                                                                                                                                    |                4 |             13 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                      |                                                                                                                                                                                                                                    |                4 |             13 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                      |                                                                                                                                                                                                                                    |                4 |             13 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                5 |             13 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen80_in                    |                                                                                                                                                                                                                                    |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |                4 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |                2 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |                2 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen8                        |                                                                                                                                                                                                                                    |                4 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen64_in                    |                                                                                                                                                                                                                                    |                2 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |                4 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen57_in                    |                                                                                                                                                                                                                                    |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen420_in                   |                                                                                                                                                                                                                                    |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |                4 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |                3 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |                2 |             14 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                                                       | i_system/status_control/U0/bus2ip_reset                                                                                                                                                                                            |                6 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_1_n_0                                              | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_35_out                                                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_26_out                                                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_17_out                                                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_44_out                                                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                2 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_53_out                                                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_62_out                                                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_70_out                                                                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/p_70_out                                                                                                    | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_5[0]                                                |                                                                                                                                                                                                                                    |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[14]_i_1_n_0                                                                                                                                              | i_system/status_control/U0/bus2ip_reset                                                                                                                                                                                            |                6 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_17_out                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_26_out                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/gen_multi_thread.gen_thread_loop[7].active_target_reg[58]                                                   | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/p_62_out                                                                                                    | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/p_53_out                                                                                                    | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                4 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/p_35_out                                                                                                    | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/p_44_out                                                                                                    | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |                3 |             15 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | RstCnt[0]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |                4 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][0]                        |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_reg[7][0]          | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][2]                                 |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][0]                     |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                4 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                  |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                                                                                                                                      |                4 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[3][0]                                                                                         |                                                                                                                                                                                                                                    |                2 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/gic0.gc1.count_d1_reg[3][0]                                                                                         | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_reg[2][1]                        |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc1.count_d3_reg[0][1]                     |                3 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                           | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                7 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                  |                                                                                                                                                                                                                                    |                2 |             16 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip_irpt_enable_reg_reg[16]                                                                                                                                     | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                         |                7 |             17 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                   |                3 |             18 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/reset_reg/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                        |                3 |             18 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1[17]_i_1_n_0                                                                | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                8 |             18 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel0[17]_i_1_n_0                                                                | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |                9 |             18 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                   |                4 |             18 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                4 |             20 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                              |                                                                                                                                                                                                                                    |                4 |             20 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                              |                                                                                                                                                                                                                                    |                4 |             20 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                              |                                                                                                                                                                                                                                    |                4 |             20 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                7 |             20 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                              |                                                                                                                                                                                                                                    |                4 |             20 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                                              |                                                                                                                                                                                                                                    |                4 |             20 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/br_fifo_reset                                                                                                                                              |                8 |             22 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                  |                5 |             22 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | ResetCounter[0]_i_1_n_0                                                                                                                                                                                                            |                6 |             24 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | LedCount[0]_i_1_n_0                                                                                                                                                                                                                |                6 |             24 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/status_control/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                                                                               |               10 |             24 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |                4 |             24 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                        | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                           |                7 |             24 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                           | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_1                                                                                                   |                6 |             24 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                        | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                              |                3 |             24 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                |                9 |             25 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                          | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                    |                8 |             25 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                            |                5 |             27 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/status_control/U0/bus2ip_reset                                                                                                                                                                                            |               12 |             27 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                         | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                            |                6 |             27 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/xbar/inst/gen_master_slots[5].reg_slice_mi/reset                                                                                                                                          |                9 |             28 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                7 |             28 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                         |                                                                                                                                                                                                                                    |                6 |             28 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |                6 |             28 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |                7 |             28 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                         |                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                         |                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                   |                                                                                                                                                                                                                                    |               13 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_1                                                                                                   |                8 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |               11 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                    | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                      |                7 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                                 | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |               11 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                                 | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |               10 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |               10 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                          |                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                         |                                                                                                                                                                                                                                    |                7 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                              | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                               |               11 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                         |                                                                                                                                                                                                                                    |                8 |             32 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                                                           |                                                                                                                                                                                                                                    |                9 |             32 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/E[0]                                                                                                                              |                                                                                                                                                                                                                                    |                5 |             33 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                         |                                                                                                                                                                                                                                    |                9 |             34 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                         |                                                                                                                                                                                                                                    |               10 |             34 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                         |                                                                                                                                                                                                                                    |                9 |             34 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                         |                                                                                                                                                                                                                                    |                9 |             34 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                         |                                                                                                                                                                                                                                    |                9 |             34 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                         |               16 |             37 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_1                                                                                                   |               16 |             40 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[39][0]   | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                   |                8 |             40 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[40][0]   | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                   |               13 |             41 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                               |                                                                                                                                                                                                                                    |               13 |             45 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_2[0]                                                |                                                                                                                                                                                                                                    |               14 |             45 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                               |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |               12 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                               |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                               |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_0[0]                                                |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_1[0]                                                |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_3[0]                                                |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_4[0]                                                |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |                9 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                           |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                               |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |                9 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                    |                                                                                                                                                                                                                                    |               10 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                         |                                                                                                                                                                                                                                    |                9 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                                                               |                                                                                                                                                                                                                                    |               11 |             47 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[51][0]  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                  |                9 |             52 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[51][0]  | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                  |                9 |             52 |
|  i_system/processing_system7_0/inst/FCLK_CLK1                                                                                                                  |                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |               19 |             53 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                  |               10 |             56 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                  |               11 |             56 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                   |               11 |             56 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                           |               10 |             56 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                              |               10 |             56 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1_reg[7][1]                                 |               10 |             56 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/mux_by_4.data_count_reg[0]                                                                                           |               20 |             59 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |               12 |             63 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                            |               12 |             63 |
|  i_system/processing_system7_0/inst/FCLK_CLK2                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                   |               12 |             63 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                            |               13 |             63 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |               18 |             69 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |               16 |             69 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |               16 |             69 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |               17 |             69 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |               17 |             69 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/axi_quad_spi_0/U0/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                |               18 |             72 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      | i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                |               40 |             88 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                         |               35 |            113 |
|  i_system/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_ph_out |                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |               50 |            118 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      | i_system/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                |               43 |            121 |
|  i_system/processing_system7_0/inst/FCLK_CLK0                                                                                                                  |                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |              246 |            774 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


