{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 08:52:17 2014 " "Info: Processing started: Thu Feb 27 08:52:17 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sys -c sys --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sys -c sys --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register vga:vga_1\|s_hsync_cnt\[6\] register vga:vga_1\|s_blue 12.36 ns " "Info: Slack time is 12.36 ns for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"vga:vga_1\|s_hsync_cnt\[6\]\" and destination register \"vga:vga_1\|s_blue\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "130.89 MHz 7.64 ns " "Info: Fmax is 130.89 MHz (period= 7.64 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.797 ns + Largest register register " "Info: + Largest register to register requirement is 19.797 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.815 ns " "Info: + Latch edge is 17.815 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.185 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.185 ns " "Info: - Launch edge is -2.185 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.185 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.011 ns + Largest " "Info: + Largest clock skew is 0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.301 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.537 ns) 2.301 ns vga:vga_1\|s_blue 3 REG LCFF_X44_Y17_N3 1 " "Info: 3: + IC(0.913 ns) + CELL(0.537 ns) = 2.301 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 1; REG Node = 'vga:vga_1\|s_blue'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.34 % ) " "Info: Total cell delay = 0.537 ns ( 23.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.764 ns ( 76.66 % ) " "Info: Total interconnect delay = 1.764 ns ( 76.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 0.851ns 0.913ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.290 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.537 ns) 2.290 ns vga:vga_1\|s_hsync_cnt\[6\] 3 REG LCFF_X43_Y19_N13 14 " "Info: 3: + IC(0.902 ns) + CELL(0.537 ns) = 2.290 ns; Loc. = LCFF_X43_Y19_N13; Fanout = 14; REG Node = 'vga:vga_1\|s_hsync_cnt\[6\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[6] } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.45 % ) " "Info: Total cell delay = 0.537 ns ( 23.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.753 ns ( 76.55 % ) " "Info: Total interconnect delay = 1.753 ns ( 76.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[6] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[6] {} } { 0.000ns 0.851ns 0.902ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 0.851ns 0.913ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[6] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[6] {} } { 0.000ns 0.851ns 0.902ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 0.851ns 0.913ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[6] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[6] {} } { 0.000ns 0.851ns 0.902ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.437 ns - Longest register register " "Info: - Longest register to register delay is 7.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga_1\|s_hsync_cnt\[6\] 1 REG LCFF_X43_Y19_N13 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y19_N13; Fanout = 14; REG Node = 'vga:vga_1\|s_hsync_cnt\[6\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga_1|s_hsync_cnt[6] } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.413 ns) 1.484 ns vga:vga_1\|LessThan5~613 2 COMB LCCOMB_X40_Y18_N20 1 " "Info: 2: + IC(1.071 ns) + CELL(0.413 ns) = 1.484 ns; Loc. = LCCOMB_X40_Y18_N20; Fanout = 1; COMB Node = 'vga:vga_1\|LessThan5~613'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { vga:vga_1|s_hsync_cnt[6] vga:vga_1|LessThan5~613 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.438 ns) 2.898 ns vga:vga_1\|LessThan5~614 3 COMB LCCOMB_X42_Y17_N16 2 " "Info: 3: + IC(0.976 ns) + CELL(0.438 ns) = 2.898 ns; Loc. = LCCOMB_X42_Y17_N16; Fanout = 2; COMB Node = 'vga:vga_1\|LessThan5~614'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.414 ns" { vga:vga_1|LessThan5~613 vga:vga_1|LessThan5~614 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 3.439 ns vga:vga_1\|LessThan5~615 4 COMB LCCOMB_X42_Y17_N2 2 " "Info: 4: + IC(0.266 ns) + CELL(0.275 ns) = 3.439 ns; Loc. = LCCOMB_X42_Y17_N2; Fanout = 2; COMB Node = 'vga:vga_1\|LessThan5~615'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { vga:vga_1|LessThan5~614 vga:vga_1|LessThan5~615 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 4.113 ns vga:vga_1\|display~812 5 COMB LCCOMB_X42_Y17_N4 1 " "Info: 5: + IC(0.254 ns) + CELL(0.420 ns) = 4.113 ns; Loc. = LCCOMB_X42_Y17_N4; Fanout = 1; COMB Node = 'vga:vga_1\|display~812'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { vga:vga_1|LessThan5~615 vga:vga_1|display~812 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.271 ns) 5.382 ns vga:vga_1\|s_blue~454 6 COMB LCCOMB_X40_Y18_N26 2 " "Info: 6: + IC(0.998 ns) + CELL(0.271 ns) = 5.382 ns; Loc. = LCCOMB_X40_Y18_N26; Fanout = 2; COMB Node = 'vga:vga_1\|s_blue~454'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { vga:vga_1|display~812 vga:vga_1|s_blue~454 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.438 ns) 6.824 ns vga:vga_1\|s_blue~456 7 COMB LCCOMB_X44_Y17_N24 1 " "Info: 7: + IC(1.004 ns) + CELL(0.438 ns) = 6.824 ns; Loc. = LCCOMB_X44_Y17_N24; Fanout = 1; COMB Node = 'vga:vga_1\|s_blue~456'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.442 ns" { vga:vga_1|s_blue~454 vga:vga_1|s_blue~456 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 7.353 ns vga:vga_1\|s_blue~457 8 COMB LCCOMB_X44_Y17_N2 1 " "Info: 8: + IC(0.254 ns) + CELL(0.275 ns) = 7.353 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 1; COMB Node = 'vga:vga_1\|s_blue~457'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { vga:vga_1|s_blue~456 vga:vga_1|s_blue~457 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.437 ns vga:vga_1\|s_blue 9 REG LCFF_X44_Y17_N3 1 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 7.437 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 1; REG Node = 'vga:vga_1\|s_blue'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga:vga_1|s_blue~457 vga:vga_1|s_blue } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 35.15 % ) " "Info: Total cell delay = 2.614 ns ( 35.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.823 ns ( 64.85 % ) " "Info: Total interconnect delay = 4.823 ns ( 64.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { vga:vga_1|s_hsync_cnt[6] vga:vga_1|LessThan5~613 vga:vga_1|LessThan5~614 vga:vga_1|LessThan5~615 vga:vga_1|display~812 vga:vga_1|s_blue~454 vga:vga_1|s_blue~456 vga:vga_1|s_blue~457 vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { vga:vga_1|s_hsync_cnt[6] {} vga:vga_1|LessThan5~613 {} vga:vga_1|LessThan5~614 {} vga:vga_1|LessThan5~615 {} vga:vga_1|display~812 {} vga:vga_1|s_blue~454 {} vga:vga_1|s_blue~456 {} vga:vga_1|s_blue~457 {} vga:vga_1|s_blue {} } { 0.000ns 1.071ns 0.976ns 0.266ns 0.254ns 0.998ns 1.004ns 0.254ns 0.000ns } { 0.000ns 0.413ns 0.438ns 0.275ns 0.420ns 0.271ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_blue {} } { 0.000ns 0.851ns 0.913ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync_cnt[6] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.290 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync_cnt[6] {} } { 0.000ns 0.851ns 0.902ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.437 ns" { vga:vga_1|s_hsync_cnt[6] vga:vga_1|LessThan5~613 vga:vga_1|LessThan5~614 vga:vga_1|LessThan5~615 vga:vga_1|display~812 vga:vga_1|s_blue~454 vga:vga_1|s_blue~456 vga:vga_1|s_blue~457 vga:vga_1|s_blue } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "7.437 ns" { vga:vga_1|s_hsync_cnt[6] {} vga:vga_1|LessThan5~613 {} vga:vga_1|LessThan5~614 {} vga:vga_1|LessThan5~615 {} vga:vga_1|display~812 {} vga:vga_1|s_blue~454 {} vga:vga_1|s_blue~456 {} vga:vga_1|s_blue~457 {} vga:vga_1|s_blue {} } { 0.000ns 1.071ns 0.976ns 0.266ns 0.254ns 0.998ns 1.004ns 0.254ns 0.000ns } { 0.000ns 0.413ns 0.438ns 0.275ns 0.420ns 0.271ns 0.438ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 memory ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a1~porta_address_reg11 register cpu:cpu_1\|r\[9\]\[15\] 12.507 ns " "Info: Slack time is 12.507 ns for clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" between source memory \"ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a1~porta_address_reg11\" and destination register \"cpu:cpu_1\|r\[9\]\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "36.37 MHz 27.493 ns " "Info: Fmax is 36.37 MHz (period= 27.493 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "39.747 ns + Largest memory register " "Info: + Largest memory to register requirement is 39.747 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.815 ns " "Info: + Latch edge is 37.815 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.185 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.185 ns " "Info: - Launch edge is -2.185 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.185 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.080 ns + Largest " "Info: + Largest clock skew is -0.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 destination 2.280 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to destination register is 2.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.537 ns) 2.280 ns cpu:cpu_1\|r\[9\]\[15\] 3 REG LCFF_X26_Y19_N31 4 " "Info: 3: + IC(0.892 ns) + CELL(0.537 ns) = 2.280 ns; Loc. = LCFF_X26_Y19_N31; Fanout = 4; REG Node = 'cpu:cpu_1\|r\[9\]\[15\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.55 % ) " "Info: Total cell delay = 0.537 ns ( 23.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.743 ns ( 76.45 % ) " "Info: Total interconnect delay = 1.743 ns ( 76.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[9][15] {} } { 0.000ns 0.851ns 0.892ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 source 2.360 ns - Longest memory " "Info: - Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to source memory is 2.360 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.661 ns) 2.360 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a1~porta_address_reg11 3 MEM M4K_X17_Y11 1 " "Info: 3: + IC(0.848 ns) + CELL(0.661 ns) = 2.360 ns; Loc. = M4K_X17_Y11; Fanout = 1; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a1~porta_address_reg11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 28.01 % ) " "Info: Total cell delay = 0.661 ns ( 28.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 71.99 % ) " "Info: Total interconnect delay = 1.699 ns ( 71.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 {} } { 0.000ns 0.851ns 0.848ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[9][15] {} } { 0.000ns 0.851ns 0.892ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 {} } { 0.000ns 0.851ns 0.848ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 54 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[9][15] {} } { 0.000ns 0.851ns 0.892ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 {} } { 0.000ns 0.851ns 0.848ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.240 ns - Longest memory register " "Info: - Longest memory to register delay is 27.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a1~porta_address_reg11 1 MEM M4K_X17_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y11; Fanout = 1; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|ram_block1a1~porta_address_reg11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[1\] 2 MEM M4K_X17_Y11 2 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X17_Y11; Fanout = 2; MEM Node = 'ram:ram_1\|rom_4096x16:ram_l\|altsyncram:altsyncram_component\|altsyncram_e581:auto_generated\|q_a\[1\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_e581.tdf" "" { Text "D:/projects/cpu/fpga/quartus/db/altsyncram_e581.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.150 ns) 5.116 ns cpu:cpu_1\|jmpoffs\[1\]~172 3 COMB LCCOMB_X30_Y15_N2 1 " "Info: 3: + IC(1.973 ns) + CELL(0.150 ns) = 5.116 ns; Loc. = LCCOMB_X30_Y15_N2; Fanout = 1; COMB Node = 'cpu:cpu_1\|jmpoffs\[1\]~172'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[1] cpu:cpu_1|jmpoffs[1]~172 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 5.792 ns cpu:cpu_1\|jmpoffs\[1\]~173 4 COMB LCCOMB_X30_Y15_N28 110 " "Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 5.792 ns; Loc. = LCCOMB_X30_Y15_N28; Fanout = 110; COMB Node = 'cpu:cpu_1\|jmpoffs\[1\]~173'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { cpu:cpu_1|jmpoffs[1]~172 cpu:cpu_1|jmpoffs[1]~173 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.438 ns) 7.074 ns cpu:cpu_1\|Mux31~543 5 COMB LCCOMB_X31_Y11_N22 1 " "Info: 5: + IC(0.844 ns) + CELL(0.438 ns) = 7.074 ns; Loc. = LCCOMB_X31_Y11_N22; Fanout = 1; COMB Node = 'cpu:cpu_1\|Mux31~543'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { cpu:cpu_1|jmpoffs[1]~173 cpu:cpu_1|Mux31~543 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 7.951 ns cpu:cpu_1\|Mux31~544 6 COMB LCCOMB_X31_Y12_N28 2 " "Info: 6: + IC(0.727 ns) + CELL(0.150 ns) = 7.951 ns; Loc. = LCCOMB_X31_Y12_N28; Fanout = 2; COMB Node = 'cpu:cpu_1\|Mux31~544'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { cpu:cpu_1|Mux31~543 cpu:cpu_1|Mux31~544 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.150 ns) 9.359 ns cpu:cpu_1\|Mux31~546 7 COMB LCCOMB_X24_Y15_N28 2 " "Info: 7: + IC(1.258 ns) + CELL(0.150 ns) = 9.359 ns; Loc. = LCCOMB_X24_Y15_N28; Fanout = 2; COMB Node = 'cpu:cpu_1\|Mux31~546'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { cpu:cpu_1|Mux31~544 cpu:cpu_1|Mux31~546 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 342 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.689 ns) + CELL(0.275 ns) 11.323 ns cpu:cpu_1\|s_alu_op2\[0\]~5994 8 COMB LCCOMB_X32_Y14_N18 1 " "Info: 8: + IC(1.689 ns) + CELL(0.275 ns) = 11.323 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 1; COMB Node = 'cpu:cpu_1\|s_alu_op2\[0\]~5994'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.964 ns" { cpu:cpu_1|Mux31~546 cpu:cpu_1|s_alu_op2[0]~5994 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 11.997 ns cpu:cpu_1\|s_alu_op2\[0\]~5995 9 COMB LCCOMB_X32_Y14_N12 7 " "Info: 9: + IC(0.254 ns) + CELL(0.420 ns) = 11.997 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 7; COMB Node = 'cpu:cpu_1\|s_alu_op2\[0\]~5995'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { cpu:cpu_1|s_alu_op2[0]~5994 cpu:cpu_1|s_alu_op2[0]~5995 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.150 ns) 13.405 ns cpu:cpu_1\|alu_op2\[0\]~5218 10 COMB LCCOMB_X37_Y13_N0 9 " "Info: 10: + IC(1.258 ns) + CELL(0.150 ns) = 13.405 ns; Loc. = LCCOMB_X37_Y13_N0; Fanout = 9; COMB Node = 'cpu:cpu_1\|alu_op2\[0\]~5218'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { cpu:cpu_1|s_alu_op2[0]~5995 cpu:cpu_1|alu_op2[0]~5218 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.393 ns) 14.057 ns cpu:cpu_1\|Add40~75 11 COMB LCCOMB_X37_Y13_N22 2 " "Info: 11: + IC(0.259 ns) + CELL(0.393 ns) = 14.057 ns; Loc. = LCCOMB_X37_Y13_N22; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~75'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { cpu:cpu_1|alu_op2[0]~5218 cpu:cpu_1|Add40~75 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.128 ns cpu:cpu_1\|Add40~77 12 COMB LCCOMB_X37_Y13_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 14.128 ns; Loc. = LCCOMB_X37_Y13_N24; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add40~77'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:cpu_1|Add40~75 cpu:cpu_1|Add40~77 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.538 ns cpu:cpu_1\|Add40~78 13 COMB LCCOMB_X37_Y13_N26 5 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 14.538 ns; Loc. = LCCOMB_X37_Y13_N26; Fanout = 5; COMB Node = 'cpu:cpu_1\|Add40~78'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu:cpu_1|Add40~77 cpu:cpu_1|Add40~78 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.393 ns) 15.188 ns cpu:cpu_1\|LessThan0~99 14 COMB LCCOMB_X37_Y13_N2 2 " "Info: 14: + IC(0.257 ns) + CELL(0.393 ns) = 15.188 ns; Loc. = LCCOMB_X37_Y13_N2; Fanout = 2; COMB Node = 'cpu:cpu_1\|LessThan0~99'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { cpu:cpu_1|Add40~78 cpu:cpu_1|LessThan0~99 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.393 ns) 15.831 ns cpu:cpu_1\|Add43~73 15 COMB LCCOMB_X37_Y13_N6 2 " "Info: 15: + IC(0.250 ns) + CELL(0.393 ns) = 15.831 ns; Loc. = LCCOMB_X37_Y13_N6; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add43~73'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.643 ns" { cpu:cpu_1|LessThan0~99 cpu:cpu_1|Add43~73 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.902 ns cpu:cpu_1\|Add43~75 16 COMB LCCOMB_X37_Y13_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 15.902 ns; Loc. = LCCOMB_X37_Y13_N8; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add43~75'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:cpu_1|Add43~73 cpu:cpu_1|Add43~75 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.312 ns cpu:cpu_1\|Add43~76 17 COMB LCCOMB_X37_Y13_N10 6 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 16.312 ns; Loc. = LCCOMB_X37_Y13_N10; Fanout = 6; COMB Node = 'cpu:cpu_1\|Add43~76'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu:cpu_1|Add43~75 cpu:cpu_1|Add43~76 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 17.028 ns cpu:cpu_1\|LessThan1~72 18 COMB LCCOMB_X37_Y13_N4 2 " "Info: 18: + IC(0.278 ns) + CELL(0.438 ns) = 17.028 ns; Loc. = LCCOMB_X37_Y13_N4; Fanout = 2; COMB Node = 'cpu:cpu_1\|LessThan1~72'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { cpu:cpu_1|Add43~76 cpu:cpu_1|LessThan1~72 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.420 ns) 17.706 ns cpu:cpu_1\|v_alu_out~4234 19 COMB LCCOMB_X37_Y13_N18 1 " "Info: 19: + IC(0.258 ns) + CELL(0.420 ns) = 17.706 ns; Loc. = LCCOMB_X37_Y13_N18; Fanout = 1; COMB Node = 'cpu:cpu_1\|v_alu_out~4234'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { cpu:cpu_1|LessThan1~72 cpu:cpu_1|v_alu_out~4234 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.393 ns) 18.768 ns cpu:cpu_1\|Add46~73 20 COMB LCCOMB_X33_Y13_N2 2 " "Info: 20: + IC(0.669 ns) + CELL(0.393 ns) = 18.768 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add46~73'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { cpu:cpu_1|v_alu_out~4234 cpu:cpu_1|Add46~73 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.839 ns cpu:cpu_1\|Add46~75 21 COMB LCCOMB_X33_Y13_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 18.839 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add46~75'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:cpu_1|Add46~73 cpu:cpu_1|Add46~75 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.249 ns cpu:cpu_1\|Add46~76 22 COMB LCCOMB_X33_Y13_N6 5 " "Info: 22: + IC(0.000 ns) + CELL(0.410 ns) = 19.249 ns; Loc. = LCCOMB_X33_Y13_N6; Fanout = 5; COMB Node = 'cpu:cpu_1\|Add46~76'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu:cpu_1|Add46~75 cpu:cpu_1|Add46~76 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.413 ns) 19.945 ns cpu:cpu_1\|LessThan2~98 23 COMB LCCOMB_X33_Y13_N30 1 " "Info: 23: + IC(0.283 ns) + CELL(0.413 ns) = 19.945 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 1; COMB Node = 'cpu:cpu_1\|LessThan2~98'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { cpu:cpu_1|Add46~76 cpu:cpu_1|LessThan2~98 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.393 ns) 20.582 ns cpu:cpu_1\|Add49~73 24 COMB LCCOMB_X33_Y13_N18 2 " "Info: 24: + IC(0.244 ns) + CELL(0.393 ns) = 20.582 ns; Loc. = LCCOMB_X33_Y13_N18; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add49~73'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { cpu:cpu_1|LessThan2~98 cpu:cpu_1|Add49~73 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.653 ns cpu:cpu_1\|Add49~75 25 COMB LCCOMB_X33_Y13_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 20.653 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 2; COMB Node = 'cpu:cpu_1\|Add49~75'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:cpu_1|Add49~73 cpu:cpu_1|Add49~75 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.063 ns cpu:cpu_1\|Add49~76 26 COMB LCCOMB_X33_Y13_N22 5 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 21.063 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 5; COMB Node = 'cpu:cpu_1\|Add49~76'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu:cpu_1|Add49~75 cpu:cpu_1|Add49~76 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/applications/altera/81/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.436 ns) 22.221 ns cpu:cpu_1\|v_alu_out~4264 27 COMB LCCOMB_X32_Y13_N28 2 " "Info: 27: + IC(0.722 ns) + CELL(0.436 ns) = 22.221 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 2; COMB Node = 'cpu:cpu_1\|v_alu_out~4264'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { cpu:cpu_1|Add49~76 cpu:cpu_1|v_alu_out~4264 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 655 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.436 ns) 23.383 ns cpu:cpu_1\|\\alu:v_alu_out\[15\]~674 28 COMB LCCOMB_X32_Y12_N8 1 " "Info: 28: + IC(0.726 ns) + CELL(0.436 ns) = 23.383 ns; Loc. = LCCOMB_X32_Y12_N8; Fanout = 1; COMB Node = 'cpu:cpu_1\|\\alu:v_alu_out\[15\]~674'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { cpu:cpu_1|v_alu_out~4264 cpu:cpu_1|\alu:v_alu_out[15]~674 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 24.052 ns cpu:cpu_1\|\\alu:v_alu_out\[15\]~675 29 COMB LCCOMB_X32_Y12_N26 2 " "Info: 29: + IC(0.249 ns) + CELL(0.420 ns) = 24.052 ns; Loc. = LCCOMB_X32_Y12_N26; Fanout = 2; COMB Node = 'cpu:cpu_1\|\\alu:v_alu_out\[15\]~675'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { cpu:cpu_1|\alu:v_alu_out[15]~674 cpu:cpu_1|\alu:v_alu_out[15]~675 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.420 ns) 24.731 ns cpu:cpu_1\|dout~918 30 COMB LCCOMB_X32_Y12_N22 16 " "Info: 30: + IC(0.259 ns) + CELL(0.420 ns) = 24.731 ns; Loc. = LCCOMB_X32_Y12_N22; Fanout = 16; COMB Node = 'cpu:cpu_1\|dout~918'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { cpu:cpu_1|\alu:v_alu_out[15]~675 cpu:cpu_1|dout~918 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.143 ns) + CELL(0.366 ns) 27.240 ns cpu:cpu_1\|r\[9\]\[15\] 31 REG LCFF_X26_Y19_N31 4 " "Info: 31: + IC(2.143 ns) + CELL(0.366 ns) = 27.240 ns; Loc. = LCFF_X26_Y19_N31; Fanout = 4; REG Node = 'cpu:cpu_1\|r\[9\]\[15\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.509 ns" { cpu:cpu_1|dout~918 cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.384 ns ( 45.46 % ) " "Info: Total cell delay = 12.384 ns ( 45.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.856 ns ( 54.54 % ) " "Info: Total interconnect delay = 14.856 ns ( 54.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "27.240 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[1] cpu:cpu_1|jmpoffs[1]~172 cpu:cpu_1|jmpoffs[1]~173 cpu:cpu_1|Mux31~543 cpu:cpu_1|Mux31~544 cpu:cpu_1|Mux31~546 cpu:cpu_1|s_alu_op2[0]~5994 cpu:cpu_1|s_alu_op2[0]~5995 cpu:cpu_1|alu_op2[0]~5218 cpu:cpu_1|Add40~75 cpu:cpu_1|Add40~77 cpu:cpu_1|Add40~78 cpu:cpu_1|LessThan0~99 cpu:cpu_1|Add43~73 cpu:cpu_1|Add43~75 cpu:cpu_1|Add43~76 cpu:cpu_1|LessThan1~72 cpu:cpu_1|v_alu_out~4234 cpu:cpu_1|Add46~73 cpu:cpu_1|Add46~75 cpu:cpu_1|Add46~76 cpu:cpu_1|LessThan2~98 cpu:cpu_1|Add49~73 cpu:cpu_1|Add49~75 cpu:cpu_1|Add49~76 cpu:cpu_1|v_alu_out~4264 cpu:cpu_1|\alu:v_alu_out[15]~674 cpu:cpu_1|\alu:v_alu_out[15]~675 cpu:cpu_1|dout~918 cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "27.240 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[1] {} cpu:cpu_1|jmpoffs[1]~172 {} cpu:cpu_1|jmpoffs[1]~173 {} cpu:cpu_1|Mux31~543 {} cpu:cpu_1|Mux31~544 {} cpu:cpu_1|Mux31~546 {} cpu:cpu_1|s_alu_op2[0]~5994 {} cpu:cpu_1|s_alu_op2[0]~5995 {} cpu:cpu_1|alu_op2[0]~5218 {} cpu:cpu_1|Add40~75 {} cpu:cpu_1|Add40~77 {} cpu:cpu_1|Add40~78 {} cpu:cpu_1|LessThan0~99 {} cpu:cpu_1|Add43~73 {} cpu:cpu_1|Add43~75 {} cpu:cpu_1|Add43~76 {} cpu:cpu_1|LessThan1~72 {} cpu:cpu_1|v_alu_out~4234 {} cpu:cpu_1|Add46~73 {} cpu:cpu_1|Add46~75 {} cpu:cpu_1|Add46~76 {} cpu:cpu_1|LessThan2~98 {} cpu:cpu_1|Add49~73 {} cpu:cpu_1|Add49~75 {} cpu:cpu_1|Add49~76 {} cpu:cpu_1|v_alu_out~4264 {} cpu:cpu_1|\alu:v_alu_out[15]~674 {} cpu:cpu_1|\alu:v_alu_out[15]~675 {} cpu:cpu_1|dout~918 {} cpu:cpu_1|r[9][15] {} } { 0.000ns 0.000ns 1.973ns 0.256ns 0.844ns 0.727ns 1.258ns 1.689ns 0.254ns 1.258ns 0.259ns 0.000ns 0.000ns 0.257ns 0.250ns 0.000ns 0.000ns 0.278ns 0.258ns 0.669ns 0.000ns 0.000ns 0.283ns 0.244ns 0.000ns 0.000ns 0.722ns 0.726ns 0.249ns 0.259ns 2.143ns } { 0.000ns 2.993ns 0.150ns 0.420ns 0.438ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.393ns 0.071ns 0.410ns 0.393ns 0.393ns 0.071ns 0.410ns 0.438ns 0.420ns 0.393ns 0.071ns 0.410ns 0.413ns 0.393ns 0.071ns 0.410ns 0.436ns 0.436ns 0.420ns 0.420ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.280 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|r[9][15] {} } { 0.000ns 0.851ns 0.892ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.360 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 {} } { 0.000ns 0.851ns 0.848ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "27.240 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[1] cpu:cpu_1|jmpoffs[1]~172 cpu:cpu_1|jmpoffs[1]~173 cpu:cpu_1|Mux31~543 cpu:cpu_1|Mux31~544 cpu:cpu_1|Mux31~546 cpu:cpu_1|s_alu_op2[0]~5994 cpu:cpu_1|s_alu_op2[0]~5995 cpu:cpu_1|alu_op2[0]~5218 cpu:cpu_1|Add40~75 cpu:cpu_1|Add40~77 cpu:cpu_1|Add40~78 cpu:cpu_1|LessThan0~99 cpu:cpu_1|Add43~73 cpu:cpu_1|Add43~75 cpu:cpu_1|Add43~76 cpu:cpu_1|LessThan1~72 cpu:cpu_1|v_alu_out~4234 cpu:cpu_1|Add46~73 cpu:cpu_1|Add46~75 cpu:cpu_1|Add46~76 cpu:cpu_1|LessThan2~98 cpu:cpu_1|Add49~73 cpu:cpu_1|Add49~75 cpu:cpu_1|Add49~76 cpu:cpu_1|v_alu_out~4264 cpu:cpu_1|\alu:v_alu_out[15]~674 cpu:cpu_1|\alu:v_alu_out[15]~675 cpu:cpu_1|dout~918 cpu:cpu_1|r[9][15] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "27.240 ns" { ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|ram_block1a1~porta_address_reg11 {} ram:ram_1|rom_4096x16:ram_l|altsyncram:altsyncram_component|altsyncram_e581:auto_generated|q_a[1] {} cpu:cpu_1|jmpoffs[1]~172 {} cpu:cpu_1|jmpoffs[1]~173 {} cpu:cpu_1|Mux31~543 {} cpu:cpu_1|Mux31~544 {} cpu:cpu_1|Mux31~546 {} cpu:cpu_1|s_alu_op2[0]~5994 {} cpu:cpu_1|s_alu_op2[0]~5995 {} cpu:cpu_1|alu_op2[0]~5218 {} cpu:cpu_1|Add40~75 {} cpu:cpu_1|Add40~77 {} cpu:cpu_1|Add40~78 {} cpu:cpu_1|LessThan0~99 {} cpu:cpu_1|Add43~73 {} cpu:cpu_1|Add43~75 {} cpu:cpu_1|Add43~76 {} cpu:cpu_1|LessThan1~72 {} cpu:cpu_1|v_alu_out~4234 {} cpu:cpu_1|Add46~73 {} cpu:cpu_1|Add46~75 {} cpu:cpu_1|Add46~76 {} cpu:cpu_1|LessThan2~98 {} cpu:cpu_1|Add49~73 {} cpu:cpu_1|Add49~75 {} cpu:cpu_1|Add49~76 {} cpu:cpu_1|v_alu_out~4264 {} cpu:cpu_1|\alu:v_alu_out[15]~674 {} cpu:cpu_1|\alu:v_alu_out[15]~675 {} cpu:cpu_1|dout~918 {} cpu:cpu_1|r[9][15] {} } { 0.000ns 0.000ns 1.973ns 0.256ns 0.844ns 0.727ns 1.258ns 1.689ns 0.254ns 1.258ns 0.259ns 0.000ns 0.000ns 0.257ns 0.250ns 0.000ns 0.000ns 0.278ns 0.258ns 0.669ns 0.000ns 0.000ns 0.283ns 0.244ns 0.000ns 0.000ns 0.722ns 0.726ns 0.249ns 0.259ns 2.143ns } { 0.000ns 2.993ns 0.150ns 0.420ns 0.438ns 0.150ns 0.150ns 0.275ns 0.420ns 0.150ns 0.393ns 0.071ns 0.410ns 0.393ns 0.393ns 0.071ns 0.410ns 0.438ns 0.420ns 0.393ns 0.071ns 0.410ns 0.413ns 0.393ns 0.071ns 0.410ns 0.436ns 0.436ns 0.420ns 0.420ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk register rst1 register rst2 30.508 ns " "Info: Slack time is 30.508 ns for clock \"clk\" between source register \"rst1\" and destination register \"rst2\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "420.17 MHz " "Info: Fmax is restricted to 420.17 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "31.036 ns + Largest register register " "Info: + Largest register to register requirement is 31.036 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "31.250 ns + " "Info: + Setup relationship between source and destination is 31.250 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 31.250 ns " "Info: + Latch edge is 31.250 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.537 ns) 2.656 ns rst2 3 REG LCFF_X7_Y20_N1 0 " "Info: 3: + IC(0.912 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X7_Y20_N1; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.45 % ) " "Info: Total cell delay = 1.526 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.656 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.537 ns) 2.656 ns rst1 3 REG LCFF_X7_Y20_N3 1 " "Info: 3: + IC(0.912 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.45 % ) " "Info: Total cell delay = 1.526 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns - Longest register register " "Info: - Longest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rst1 1 REG LCFF_X7_Y20_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.149 ns) 0.444 ns rst2~feeder 2 COMB LCCOMB_X7_Y20_N0 1 " "Info: 2: + IC(0.295 ns) + CELL(0.149 ns) = 0.444 ns; Loc. = LCCOMB_X7_Y20_N0; Fanout = 1; COMB Node = 'rst2~feeder'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { rst1 rst2~feeder } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.528 ns rst2 3 REG LCFF_X7_Y20_N1 0 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.528 ns; Loc. = LCFF_X7_Y20_N1; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rst2~feeder rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 44.13 % ) " "Info: Total cell delay = 0.233 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 55.87 % ) " "Info: Total interconnect delay = 0.295 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register vga:vga_1\|s_hsync register vga:vga_1\|s_hsync 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"vga:vga_1\|s_hsync\" and destination register \"vga:vga_1\|s_hsync\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga_1\|s_hsync 1 REG LCFF_X42_Y19_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y19_N1; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga:vga_1\|s_hsync~11 2 COMB LCCOMB_X42_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X42_Y19_N0; Fanout = 1; COMB Node = 'vga:vga_1\|s_hsync~11'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga:vga_1|s_hsync vga:vga_1|s_hsync~11 } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga:vga_1\|s_hsync 3 REG LCFF_X42_Y19_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X42_Y19_N1; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga:vga_1|s_hsync~11 vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga:vga_1|s_hsync vga:vga_1|s_hsync~11 vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga:vga_1|s_hsync {} vga:vga_1|s_hsync~11 {} vga:vga_1|s_hsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.185 ns " "Info: + Latch edge is -2.185 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.185 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.185 ns " "Info: - Launch edge is -2.185 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.000 ns -2.185 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.289 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.537 ns) 2.289 ns vga:vga_1\|s_hsync 3 REG LCFF_X42_Y19_N1 3 " "Info: 3: + IC(0.901 ns) + CELL(0.537 ns) = 2.289 ns; Loc. = LCFF_X42_Y19_N1; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.46 % ) " "Info: Total cell delay = 0.537 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.752 ns ( 76.54 % ) " "Info: Total interconnect delay = 1.752 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.289 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.537 ns) 2.289 ns vga:vga_1\|s_hsync 3 REG LCFF_X42_Y19_N1 3 " "Info: 3: + IC(0.901 ns) + CELL(0.537 ns) = 2.289 ns; Loc. = LCFF_X42_Y19_N1; Fanout = 3; REG Node = 'vga:vga_1\|s_hsync'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.46 % ) " "Info: Total cell delay = 0.537 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.752 ns ( 76.54 % ) " "Info: Total interconnect delay = 1.752 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga:vga_1|s_hsync vga:vga_1|s_hsync~11 vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga:vga_1|s_hsync {} vga:vga_1|s_hsync~11 {} vga:vga_1|s_hsync {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_hsync } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_hsync {} } { 0.000ns 0.851ns 0.901ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 register cpu:cpu_1\|sp\[0\] register cpu:cpu_1\|sp\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" between source register \"cpu:cpu_1\|sp\[0\]\" and destination register \"cpu:cpu_1\|sp\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:cpu_1\|sp\[0\] 1 REG LCFF_X32_Y18_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y18_N29; Fanout = 4; REG Node = 'cpu:cpu_1\|sp\[0\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:cpu_1|sp[0] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns cpu:cpu_1\|sp\[0\]~631 2 COMB LCCOMB_X32_Y18_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y18_N28; Fanout = 1; COMB Node = 'cpu:cpu_1\|sp\[0\]~631'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { cpu:cpu_1|sp[0] cpu:cpu_1|sp[0]~631 } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns cpu:cpu_1\|sp\[0\] 3 REG LCFF_X32_Y18_N29 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X32_Y18_N29; Fanout = 4; REG Node = 'cpu:cpu_1\|sp\[0\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu:cpu_1|sp[0]~631 cpu:cpu_1|sp[0] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { cpu:cpu_1|sp[0] cpu:cpu_1|sp[0]~631 cpu:cpu_1|sp[0] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { cpu:cpu_1|sp[0] {} cpu:cpu_1|sp[0]~631 {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.185 ns " "Info: + Latch edge is -2.185 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.185 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.185 ns " "Info: - Launch edge is -2.185 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk1 40.000 ns -2.185 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of -2.185 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 destination 2.292 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to destination register is 2.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.537 ns) 2.292 ns cpu:cpu_1\|sp\[0\] 3 REG LCFF_X32_Y18_N29 4 " "Info: 3: + IC(0.904 ns) + CELL(0.537 ns) = 2.292 ns; Loc. = LCFF_X32_Y18_N29; Fanout = 4; REG Node = 'cpu:cpu_1\|sp\[0\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|sp[0] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.43 % ) " "Info: Total cell delay = 0.537 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.755 ns ( 76.57 % ) " "Info: Total interconnect delay = 1.755 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|sp[0] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk1 source 2.292 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk1\" to source register is 2.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk1 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G6 524 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G6; Fanout = 524; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.537 ns) 2.292 ns cpu:cpu_1\|sp\[0\] 3 REG LCFF_X32_Y18_N29 4 " "Info: 3: + IC(0.904 ns) + CELL(0.537 ns) = 2.292 ns; Loc. = LCFF_X32_Y18_N29; Fanout = 4; REG Node = 'cpu:cpu_1\|sp\[0\]'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|sp[0] } "NODE_NAME" } } { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.43 % ) " "Info: Total cell delay = 0.537 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.755 ns ( 76.57 % ) " "Info: Total interconnect delay = 1.755 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|sp[0] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|sp[0] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/cpu.vhd" "" { Text "D:/projects/cpu/fpga/src/cpu.vhd" 434 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|sp[0] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { cpu:cpu_1|sp[0] cpu:cpu_1|sp[0]~631 cpu:cpu_1|sp[0] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { cpu:cpu_1|sp[0] {} cpu:cpu_1|sp[0]~631 {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 pll:pll_1|altpll:altpll_component|_clk1~clkctrl cpu:cpu_1|sp[0] } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { pll:pll_1|altpll:altpll_component|_clk1 {} pll:pll_1|altpll:altpll_component|_clk1~clkctrl {} cpu:cpu_1|sp[0] {} } { 0.000ns 0.851ns 0.904ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk register rst1 register rst2 512 ps " "Info: Minimum slack time is 512 ps for clock \"clk\" between source register \"rst1\" and destination register \"rst2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns + Shortest register register " "Info: + Shortest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rst1 1 REG LCFF_X7_Y20_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.149 ns) 0.444 ns rst2~feeder 2 COMB LCCOMB_X7_Y20_N0 1 " "Info: 2: + IC(0.295 ns) + CELL(0.149 ns) = 0.444 ns; Loc. = LCCOMB_X7_Y20_N0; Fanout = 1; COMB Node = 'rst2~feeder'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { rst1 rst2~feeder } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.528 ns rst2 3 REG LCFF_X7_Y20_N1 0 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.528 ns; Loc. = LCFF_X7_Y20_N1; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rst2~feeder rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 44.13 % ) " "Info: Total cell delay = 0.233 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 55.87 % ) " "Info: Total interconnect delay = 0.295 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk 31.250 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk\" is 31.250 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.656 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.537 ns) 2.656 ns rst2 3 REG LCFF_X7_Y20_N1 0 " "Info: 3: + IC(0.912 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X7_Y20_N1; Fanout = 0; REG Node = 'rst2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl rst2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.45 % ) " "Info: Total cell delay = 1.526 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.537 ns) 2.656 ns rst1 3 REG LCFF_X7_Y20_N3 1 " "Info: 3: + IC(0.912 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.45 % ) " "Info: Total cell delay = 1.526 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { rst1 rst2~feeder rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { rst1 {} rst2~feeder {} rst2 {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst2 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst2 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "rst1 rst clk -0.068 ns register " "Info: tsu for register \"rst1\" (data pin = \"rst\", clock pin = \"clk\") is -0.068 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.624 ns + Longest pin register " "Info: + Longest pin to register delay is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rst 1 PIN PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.275 ns) 2.540 ns rst1~2 2 COMB LCCOMB_X7_Y20_N2 1 " "Info: 2: + IC(1.276 ns) + CELL(0.275 ns) = 2.540 ns; Loc. = LCCOMB_X7_Y20_N2; Fanout = 1; COMB Node = 'rst1~2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { rst rst1~2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.624 ns rst1 3 REG LCFF_X7_Y20_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.624 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rst1~2 rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 51.37 % ) " "Info: Total cell delay = 1.348 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 48.63 % ) " "Info: Total interconnect delay = 1.276 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 1.276ns 0.000ns } { 0.000ns 0.989ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.537 ns) 2.656 ns rst1 3 REG LCFF_X7_Y20_N3 1 " "Info: 3: + IC(0.912 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.45 % ) " "Info: Total cell delay = 1.526 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 1.276ns 0.000ns } { 0.000ns 0.989ns 0.275ns 0.084ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vga_green vga:vga_1\|s_green 6.020 ns register " "Info: tco from clock \"clk\" to destination pin \"vga_green\" through register \"vga:vga_1\|s_green\" is 6.020 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll:pll_1\|altpll:altpll_component\|_clk0 -2.185 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is -2.185 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.301 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.851 ns) + CELL(0.000 ns) 0.851 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G7 69 " "Info: 2: + IC(0.851 ns) + CELL(0.000 ns) = 0.851 ns; Loc. = CLKCTRL_G7; Fanout = 69; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/applications/altera/81/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.537 ns) 2.301 ns vga:vga_1\|s_green 3 REG LCFF_X44_Y17_N9 1 " "Info: 3: + IC(0.913 ns) + CELL(0.537 ns) = 2.301 ns; Loc. = LCFF_X44_Y17_N9; Fanout = 1; REG Node = 'vga:vga_1\|s_green'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_green } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 23.34 % ) " "Info: Total cell delay = 0.537 ns ( 23.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.764 ns ( 76.66 % ) " "Info: Total interconnect delay = 1.764 ns ( 76.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_green {} } { 0.000ns 0.851ns 0.913ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.654 ns + Longest register pin " "Info: + Longest register to pin delay is 5.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:vga_1\|s_green 1 REG LCFF_X44_Y17_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y17_N9; Fanout = 1; REG Node = 'vga:vga_1\|s_green'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga:vga_1|s_green } "NODE_NAME" } } { "../src/vga.vhd" "" { Text "D:/projects/cpu/fpga/src/vga.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(2.596 ns) 5.654 ns vga_green 2 PIN PIN_R7 0 " "Info: 2: + IC(3.058 ns) + CELL(2.596 ns) = 5.654 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'vga_green'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { vga:vga_1|s_green vga_green } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.596 ns ( 45.91 % ) " "Info: Total cell delay = 2.596 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.058 ns ( 54.09 % ) " "Info: Total interconnect delay = 3.058 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { vga:vga_1|s_green vga_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "5.654 ns" { vga:vga_1|s_green {} vga_green {} } { 0.000ns 3.058ns } { 0.000ns 2.596ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl vga:vga_1|s_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.301 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} vga:vga_1|s_green {} } { 0.000ns 0.851ns 0.913ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.654 ns" { vga:vga_1|s_green vga_green } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "5.654 ns" { vga:vga_1|s_green {} vga_green {} } { 0.000ns 3.058ns } { 0.000ns 2.596ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "rst1 rst clk 0.298 ns register " "Info: th for register \"rst1\" (data pin = \"rst\", clock pin = \"clk\") is 0.298 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.656 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_L22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L22; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns clk~clkctrl 2 COMB CLKCTRL_G4 2 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.537 ns) 2.656 ns rst1 3 REG LCFF_X7_Y20_N3 1 " "Info: 3: + IC(0.912 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { clk~clkctrl rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.45 % ) " "Info: Total cell delay = 1.526 ns ( 57.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.55 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.624 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns rst 1 PIN PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_L1; Fanout = 1; PIN Node = 'rst'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.275 ns) 2.540 ns rst1~2 2 COMB LCCOMB_X7_Y20_N2 1 " "Info: 2: + IC(1.276 ns) + CELL(0.275 ns) = 2.540 ns; Loc. = LCCOMB_X7_Y20_N2; Fanout = 1; COMB Node = 'rst1~2'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { rst rst1~2 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.624 ns rst1 3 REG LCFF_X7_Y20_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.624 ns; Loc. = LCFF_X7_Y20_N3; Fanout = 1; REG Node = 'rst1'" {  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rst1~2 rst1 } "NODE_NAME" } } { "../src/sys.vhd" "" { Text "D:/projects/cpu/fpga/src/sys.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.348 ns ( 51.37 % ) " "Info: Total cell delay = 1.348 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.276 ns ( 48.63 % ) " "Info: Total interconnect delay = 1.276 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 1.276ns 0.000ns } { 0.000ns 0.989ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk clk~clkctrl rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { clk {} clk~combout {} clk~clkctrl {} rst1 {} } { 0.000ns 0.000ns 0.218ns 0.912ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/applications/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { rst rst1~2 rst1 } "NODE_NAME" } } { "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/applications/altera/81/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { rst {} rst~combout {} rst1~2 {} rst1 {} } { 0.000ns 0.000ns 1.276ns 0.000ns } { 0.000ns 0.989ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 08:52:24 2014 " "Info: Processing ended: Thu Feb 27 08:52:24 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
