/*============================*/
/*      DDR MEMORY MAP        */
/*============================*/

#include "memory_map_defines.inc"

MEMORY
{
    DDR0_RESERVED       (RWIX)  : ORIGIN = DDR0_RESERVED_START      LENGTH = DDR0_RESERVED_SIZE 
    /*---------------------------------- MCU R5FSS0 CORE0 ------------------------------*/
    MCU1_0_IPC_DATA     (RWIX)	: ORIGIN = MCU1_0_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU1_0_EXT_DATA     (RWIX)	: ORIGIN = MCU1_0_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU1_0_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU1_0_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU1_0_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU1_0_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU1_0_DDR_SPACE    (RWIX)	: ORIGIN = MCU1_0_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- MCU R5FSS0 CORE1 ------------------------------*/
    MCU1_1_IPC_DATA     (RWIX)	: ORIGIN = MCU1_1_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU1_1_EXT_DATA     (RWIX)	: ORIGIN = MCU1_1_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU1_1_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU1_1_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU1_1_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU1_1_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU1_1_DDR_SPACE    (RWIX)	: ORIGIN = MCU1_1_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- MAIN R5FSS0 CORE0 ------------------------------*/
    MCU2_0_IPC_DATA     (RWIX)	: ORIGIN = MCU2_0_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU2_0_EXT_DATA     (RWIX)	: ORIGIN = MCU2_0_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU2_0_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU2_0_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU2_0_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU2_0_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU2_0_DDR_SPACE    (RWIX)	: ORIGIN = MCU2_0_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- MAIN R5FSS0 CORE1 -----------------------------*/
    MCU2_1_IPC_DATA     (RWIX)	: ORIGIN = MCU2_1_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU2_1_EXT_DATA     (RWIX)	: ORIGIN = MCU2_1_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU2_1_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU2_1_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU2_1_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU2_1_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU2_1_DDR_SPACE    (RWIX)	: ORIGIN = MCU2_1_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- MAIN R5FSS1 CORE0 ------------------------------*/
    MCU3_0_IPC_DATA     (RWIX)	: ORIGIN = MCU3_0_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU3_0_EXT_DATA     (RWIX)	: ORIGIN = MCU3_0_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU3_0_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU3_0_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU3_0_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU3_0_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU3_0_DDR_SPACE    (RWIX)	: ORIGIN = MCU3_0_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- MAIN R5FSS1 CORE1 -----------------------------*/
    MCU3_1_IPC_DATA     (RWIX)	: ORIGIN = MCU3_1_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU3_1_EXT_DATA     (RWIX)	: ORIGIN = MCU3_1_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU3_1_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU3_1_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU3_1_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU3_1_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU3_1_DDR_SPACE    (RWIX)	: ORIGIN = MCU3_1_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- MAIN R5FSS2 CORE0 ------------------------------*/
    MCU4_0_IPC_DATA     (RWIX)	: ORIGIN = MCU4_0_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU4_0_EXT_DATA     (RWIX)	: ORIGIN = MCU4_0_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU4_0_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU4_0_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU4_0_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU4_0_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU4_0_DDR_SPACE    (RWIX)	: ORIGIN = MCU4_0_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- MAIN R5FSS2 CORE1 -----------------------------*/
    MCU4_1_IPC_DATA     (RWIX)	: ORIGIN = MCU4_1_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    MCU4_1_EXT_DATA     (RWIX)	: ORIGIN = MCU4_1_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    MCU4_1_R5F_MEM_TEXT (RWIX)	: ORIGIN = MCU4_1_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    MCU4_1_R5F_MEM_DATA (RWIX)	: ORIGIN = MCU4_1_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    MCU4_1_DDR_SPACE    (RWIX)	: ORIGIN = MCU4_1_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*------------------------------------- C7x CORE1-------------------------------- ---*/
    C7X_1_IPC_D         (RWIX)	: ORIGIN = C7x_1_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    C7X_1_EXT_D         (RWIX)	: ORIGIN = C7x_1_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    C7X_1_TEXT          (RWIX)	: ORIGIN = C7x_1_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    C7X_1_DATA          (RWIX)	: ORIGIN = C7x_1_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    C7X_1_DDR_SPACE     (RWIX)	: ORIGIN = C7x_1_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*------------------------------------- C7x CORE2-------------------------------- ---*/
    C7X_2_IPC_D         (RWIX)	: ORIGIN = C7x_2_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    C7X_2_EXT_D         (RWIX)	: ORIGIN = C7x_2_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    C7X_2_TEXT          (RWIX)	: ORIGIN = C7x_2_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    C7X_2_DATA          (RWIX)	: ORIGIN = C7x_2_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    C7X_2_DDR_SPACE     (RWIX)	: ORIGIN = C7x_2_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*------------------------------------- C7x CORE3-------------------------------- ---*/
    C7X_3_IPC_D         (RWIX)	: ORIGIN = C7x_3_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    C7X_3_EXT_D         (RWIX)	: ORIGIN = C7x_3_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    C7X_3_TEXT          (RWIX)	: ORIGIN = C7x_3_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    C7X_3_DATA          (RWIX)	: ORIGIN = C7x_3_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    C7X_3_DDR_SPACE     (RWIX)	: ORIGIN = C7x_3_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*------------------------------------- C7x CORE4-------------------------------- ---*/
    C7X_4_IPC_D         (RWIX)	: ORIGIN = C7x_4_IPC_DATA_BASE     LENGTH = IPC_DATA_SIZE
    C7X_4_EXT_D         (RWIX)	: ORIGIN = C7x_4_EXT_DATA_BASE     LENGTH = EXT_DATA_SIZE
    C7X_4_TEXT          (RWIX)	: ORIGIN = C7x_4_MEM_TEXT_BASE     LENGTH = MEM_TEXT_SIZE
    C7X_4_DATA          (RWIX)	: ORIGIN = C7x_4_MEM_DATA_BASE     LENGTH = MEM_DATA_SIZE
    C7X_4_DDR_SPACE     (RWIX)	: ORIGIN = C7x_4_DDR_SPACE_BASE    LENGTH = DDR_SPACE_SIZE
    /*---------------------------------- Shared Region ----------------------------------------*/
    SHARED_DDR_SPACE    (RWIX)	: ORIGIN = SHARED_DDR_SPACE_START  LENGTH = SHARED_DDR_SPACE_SIZE  
} 
