
---------- Begin Simulation Statistics ----------
final_tick                                35844591250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    395                       # Simulator instruction rate (inst/s)
host_mem_usage                               14812904                       # Number of bytes of host memory used
host_op_rate                                      404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 81554.27                       # Real time elapsed on the host
host_tick_rate                                 264464                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32218566                       # Number of instructions simulated
sim_ops                                      32935651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021568                       # Number of seconds simulated
sim_ticks                                 21568161250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.549726                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1574356                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1613901                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                155                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10196                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1595583                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11667                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14340                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2673                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1692248                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25868                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4158                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9947492                       # Number of instructions committed
system.cpu.committedOps                      10070650                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.415036                       # CPI: cycles per instruction
system.cpu.discardedOps                         37097                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5069165                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            306653                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3100814                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10660787                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292823                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      145                       # number of quiesce instructions executed
system.cpu.numCycles                         33971039                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       145                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6589610     65.43%     65.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4225      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 323866      3.22%     68.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3152949     31.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10070650                       # Class of committed instruction
system.cpu.quiesceCycles                       538019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23310252                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2936559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              936920                       # Transaction distribution
system.membus.trans_dist::ReadResp             938387                       # Transaction distribution
system.membus.trans_dist::WriteReq             549248                       # Transaction distribution
system.membus.trans_dist::WriteResp            549248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1164                       # Transaction distribution
system.membus.trans_dist::WriteClean               16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              663                       # Transaction distribution
system.membus.trans_dist::ReadExReq               526                       # Transaction distribution
system.membus.trans_dist::ReadExResp              526                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1286                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1466368                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1466368                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          382                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         8032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2938151                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        31568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2977783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5910901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       190528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       251728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                94110864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4422288                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001842                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4422273    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4422288                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7473762980                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              34.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            39945750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              333125                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             8087625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           31753165                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5712804472                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             909500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    753561132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    388934778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1142495909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    437551625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    704944284                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1142495909                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1191112757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1093879062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2284991819                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    753561132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    388934778                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1142495909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    437551625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    704944284                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1142495909                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1191112757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1093879062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2284991819                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1885608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1885608                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        31568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5897040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        44176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     93891728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10076569250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   7994882120                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5074344000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       531456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       531456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       731136                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2291405                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2291405    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2291405                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4753424250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5206016000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24903680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4333568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    753561132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401088989                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1154650121                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    437551625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    683674414                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1121226039                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1191112757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1084763403                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2275876160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     14680064                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     24117248                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       458752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2818048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    753561132                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    398050436                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1151611568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    437551625                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    680635861                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1118187486                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1191112757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1078686297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2269799054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12544                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11584                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          181                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          196                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       537088                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         581598                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       537088                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       537088                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       537088                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        581598                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     14680064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         115008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59949376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        75520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34088704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       229376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              936709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532636                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    683674414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    680635861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    704944284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    704944284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5332304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2779531148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3501458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401088989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    398050436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    388934778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    388934778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1580510439                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3501458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1084763403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1078686297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1093879062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1093879062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5332304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4360041587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    365502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    363460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    368640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    368492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000397725000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1719580                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             560069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      936709                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532636                       # Number of write requests accepted
system.mem_ctrls.readBursts                    936709                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532636                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             58535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            58491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33291                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30194147400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4682165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54775513650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32243.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58493.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1388                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   873397                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  495562                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                936709                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532636                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  824823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   32724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3676                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.087286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.781467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.510940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2394      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2379      2.38%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1637      1.64%      6.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1612      1.61%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1877      1.87%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1523      1.52%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1452      1.45%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1769      1.77%     14.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85476     85.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     262.529016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1250.595811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3320     93.08%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.08%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          114      3.20%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.06%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           31      0.87%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.03%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.03%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.03%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            7      0.20%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           80      2.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            5      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     149.325203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     93.057837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    190.585730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            663     18.59%     18.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           119      3.34%     21.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1158     32.46%     54.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          702     19.68%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           91      2.55%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           71      1.99%     78.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           47      1.32%     79.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           96      2.69%     82.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          225      6.31%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          114      3.20%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           67      1.88%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           26      0.73%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           12      0.34%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           19      0.53%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           13      0.36%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.08%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            6      0.17%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            4      0.11%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            5      0.14%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.08%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      0.34%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          108      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59931712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34089152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59949376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34088704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2778.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1580.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2779.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1580.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21568095000                       # Total gap between requests
system.mem_ctrls.avgGap                      14678.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14741376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     14676224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15204352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15194880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       114880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8650752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      8388608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      8387648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 683478569.597582221031                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 680457820.668416976929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 704944284.483221769333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 704505118.627115249634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5326369.673724505119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3566738.912432787940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401088989.447350323200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 398050436.496991634369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 388934777.645915508270                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 388890267.592931687832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       229376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1180                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13453113850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  13384857275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  13862597055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  13901384635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    173560835                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19850628815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  81592742625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  79616807815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  52056187625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 217956666950                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58390.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58353.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58352.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58515.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     96583.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16822566.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    603639.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    593517.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    397157.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1662877.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4425703210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1166760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15977746040                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 290                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           145                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2319432.758621                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1941016.377605                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          145    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1366375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      8031250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             145                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     35508273500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    336317750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5325681                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5325681                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5325681                       # number of overall hits
system.cpu.icache.overall_hits::total         5325681                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          181                       # number of overall misses
system.cpu.icache.overall_misses::total           181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7863750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7863750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7863750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7863750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5325862                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5325862                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5325862                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5325862                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43446.132597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43446.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43446.132597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43446.132597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7575375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7575375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7575375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7575375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41852.900552                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41852.900552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41852.900552                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41852.900552                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5325681                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5325681                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7863750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5325862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5325862                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43446.132597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43446.132597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7575375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7575375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41852.900552                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41852.900552                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.500548                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              330633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16531.650000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.500548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.622071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.622071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10651905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10651905                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       516291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           516291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       516291                       # number of overall hits
system.cpu.dcache.overall_hits::total          516291                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2303                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2303                       # number of overall misses
system.cpu.dcache.overall_misses::total          2303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    307990250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    307990250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    307990250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    307990250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       518594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       518594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       518594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       518594                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133734.368215                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133734.368215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133734.368215                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133734.368215                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1164                       # number of writebacks
system.cpu.dcache.writebacks::total              1164                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          491                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          491                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    236662126                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    236662126                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    236662126                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    236662126                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     43742750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     43742750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003494                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003494                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003494                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 130608.237307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 130608.237307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 130608.237307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 130608.237307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.229798                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.229798                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1807                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       317321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          317321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    167797625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    167797625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       318610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       318610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004046                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 130176.590380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 130176.590380                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165613875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165613875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     43742750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     43742750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 128782.173406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 128782.173406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21784.238048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21784.238048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    140192625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    140192625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 138257.026627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 138257.026627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71048251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71048251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 135072.720532                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 135072.720532                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  15485454000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  15485454000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10560.414575                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10560.414575                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       394840                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       394840                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      1071528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      1071528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  15071424980                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  15071424980                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14065.358049                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14065.358049                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.191623                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               37338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1823                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.481624                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.191623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13807132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13807132                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844591250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                35844720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    395                       # Simulator instruction rate (inst/s)
host_mem_usage                               14812904                       # Number of bytes of host memory used
host_op_rate                                      404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 81554.36                       # Real time elapsed on the host
host_tick_rate                                 264465                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32218575                       # Number of instructions simulated
sim_ops                                      32935666                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021568                       # Number of seconds simulated
sim_ticks                                 21568290000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.549365                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1574357                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1613908                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                156                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             10198                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1595583                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              11667                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14340                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2673                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1692257                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25870                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4158                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9947501                       # Number of instructions committed
system.cpu.committedOps                      10070665                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.415053                       # CPI: cycles per instruction
system.cpu.discardedOps                         37103                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            5069187                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            306653                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          3100814                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        10660945                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.292821                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      145                       # number of quiesce instructions executed
system.cpu.numCycles                         33971245                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       145                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 6589618     65.43%     65.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                   4225      0.04%     65.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                 323872      3.22%     68.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3152949     31.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10070665                       # Class of committed instruction
system.cpu.quiesceCycles                       538019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23310300                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1858                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2936563                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              936920                       # Transaction distribution
system.membus.trans_dist::ReadResp             938389                       # Transaction distribution
system.membus.trans_dist::WriteReq             549248                       # Transaction distribution
system.membus.trans_dist::WriteResp            549248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1165                       # Transaction distribution
system.membus.trans_dist::WriteClean               16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              664                       # Transaction distribution
system.membus.trans_dist::ReadExReq               526                       # Transaction distribution
system.membus.trans_dist::ReadExResp              526                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1287                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1466368                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1466368                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           32                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         8032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2938154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        31568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2977786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2932736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5910907                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        16064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       190656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        44176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       251856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                94111056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4422290                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001842                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4422275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4422290                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7473769230                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              34.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            39945750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              336000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             8087625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           31758915                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5712804472                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy             914500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2    753556633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    388932456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1142489089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    437549013                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    704940076                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1142489089                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1191105646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1093872532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2284978179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      8388608                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     24641536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     15204352                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     24641536                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       262144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      4325376                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       475136                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      2834432                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3    753556633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    388932456                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1142489089                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    437549013                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    704940076                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1142489089                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1191105646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1093872532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2284978179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1062912                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1885608                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1885608                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4998                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         2880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        31568                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1462272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1474560                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5897040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7854                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         3168                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        44176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     93891728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        10076569250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             46.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   7994882120                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         37.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5074344000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       934912                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       531456                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       531456                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       731136                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       727040                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       737280                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2932736                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     23396352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     23592960                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     93847552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2291405                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2291405    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2291405                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4753424250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         22.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5206016000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         24.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8650752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     24903680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     14745600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     24182784                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       270336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4333568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       460800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2820096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    753556633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401086595                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1154643229                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    437549013                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    683670333                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1121219346                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1191105646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1084756928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2275862574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     16252928                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      8585216                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     24838144                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      9437184                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     14680064                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     24117248                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      4063232                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       268288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      4331520                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      2359296                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       458752                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      2818048                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1    753556633                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    398048060                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1151604694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    437549013                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    680631798                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1118180811                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1191105646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1078679858                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2269785505                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12608                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          182                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          197                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       540052                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        44510                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         584562                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       540052                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       540052                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       540052                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        44510                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        584562                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     14745600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     14680064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15204352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         115072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           59949440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        75584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8650752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      8585216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      8388608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34088768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       230400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       229376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       237568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              936710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       135168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma       134144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma       131072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             532637                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    683670333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    680631798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    704940076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    704940076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5335240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2779517523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3504404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401086595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    398048060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    388932456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    388932456                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1580503971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3504404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1084756928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma   1078679858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma   1093872532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma   1093872532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5335240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4360021495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    365502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    363460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    368640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    368492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000397725000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3567                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3567                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1719583                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             560069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      936710                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     532637                       # Number of write requests accepted
system.mem_ctrls.readBursts                    936710                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   532637                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             58526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             58547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             58535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             58525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            58491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            58521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             33290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             33281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             33292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             33279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             33279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            33287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            33302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33291                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  30194147400                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4682170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             54775539900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32243.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58493.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1388                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   873398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  495562                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                936710                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               532637                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  824823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   36246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   32902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   32724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  36028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3676                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       100119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    939.087286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   862.781467                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.510940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2394      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2379      2.38%      4.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1637      1.64%      6.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1612      1.61%      8.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1877      1.87%      9.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1523      1.52%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1452      1.45%     12.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1769      1.77%     14.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        85476     85.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       100119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     262.529016                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1250.595811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3320     93.08%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.08%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          114      3.20%     96.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.06%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           31      0.87%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.03%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.03%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.03%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            7      0.20%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           80      2.24%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            1      0.03%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            5      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3567                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     149.325203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     93.057837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    190.585730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            663     18.59%     18.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           119      3.34%     21.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          1158     32.46%     54.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          702     19.68%     74.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           91      2.55%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           71      1.99%     78.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           47      1.32%     79.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           96      2.69%     82.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287          225      6.31%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319          114      3.20%     92.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           67      1.88%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           26      0.73%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           12      0.34%     95.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           19      0.53%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           13      0.36%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            3      0.08%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            6      0.17%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            4      0.11%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            5      0.14%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.06%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            3      0.08%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           12      0.34%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          108      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3567                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               59931776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   17664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34089152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                59949440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34088768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2778.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1580.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2779.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1580.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21568359375                       # Total gap between requests
system.mem_ctrls.avgGap                      14678.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     14741376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     14676224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15204352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15194880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       114944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        76928                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8650752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      8585216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      8388608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      8387648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 683474489.632696866989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 680453758.735625267029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 704940076.380649566650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 704500913.146104812622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5329305.197584046051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3566717.621100235730                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401086595.182093679905                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 398048060.370108127594                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 388932455.934151470661                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 388887946.146866500378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       230400                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       229376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       237568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       135168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma       134144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma       131072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  13453113850                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  13384857275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  13862597055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  13901384635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    173587085                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19850628815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  81592742625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  79616807815                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  52056187625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 217956666950                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58390.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58353.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58352.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58515.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     96544.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16808322.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    603639.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma    593517.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    397157.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1662877.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4425703210                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1166760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  15977874790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 290                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           145                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2319432.758621                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1941016.377605                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          145    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1366375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      8031250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             145                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     35508402250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    336317750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5325691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5325691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5325691                       # number of overall hits
system.cpu.icache.overall_hits::total         5325691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          182                       # number of overall misses
system.cpu.icache.overall_misses::total           182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7906875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7906875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7906875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7906875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5325873                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5325873                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5325873                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5325873                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43444.368132                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43444.368132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43444.368132                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43444.368132                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7617000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7617000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41851.648352                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41851.648352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41851.648352                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41851.648352                       # average overall mshr miss latency
system.cpu.icache.replacements                     21                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5325691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5325691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7906875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7906875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5325873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5325873                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43444.368132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43444.368132                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7617000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7617000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41851.648352                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41851.648352                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.500568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11698138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               343                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34105.358601                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.500568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.622071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.622071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          322                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.628906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10651928                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10651928                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       516296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           516296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       516296                       # number of overall hits
system.cpu.dcache.overall_hits::total          516296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2304                       # number of overall misses
system.cpu.dcache.overall_misses::total          2304                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    308050250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    308050250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    308050250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    308050250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       518600                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       518600                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       518600                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       518600                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004443                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004443                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004443                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004443                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133702.365451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133702.365451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133702.365451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133702.365451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1165                       # number of writebacks
system.cpu.dcache.writebacks::total              1165                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          491                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          491                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          491                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1813                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1813                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1813                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        19800                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    236720376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    236720376                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    236720376                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    236720376                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     43742750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     43742750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003496                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003496                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003496                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 130568.326531                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 130568.326531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 130568.326531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 130568.326531                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2209.229798                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2209.229798                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       317326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          317326                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    167857625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    167857625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       318616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       318616                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004049                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 130122.189922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 130122.189922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2008                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165672125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165672125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     43742750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     43742750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 128727.369852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 128727.369852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21784.238048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21784.238048                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         198970                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    140192625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    140192625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       199984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 138257.026627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 138257.026627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        17792                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     71048251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71048251                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 135072.720532                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 135072.720532                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1466368                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  15485454000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  15485454000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10560.414575                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10560.414575                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       394840                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       394840                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data      1071528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total      1071528                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  15071424980                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  15071424980                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14065.358049                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14065.358049                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.191568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              520904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            224.044731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.191568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996468                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13807157                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13807157                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  35844720000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
