// Seed: 2433233683
module module_0 (
    id_1
);
  inout wire id_1;
  tri [1 : 1 'b0] id_2 = 1;
  pmos (1, -1);
  logic id_3;
  ;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_16 = 32'd11
) (
    output tri id_0,
    output wand id_1,
    input uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri id_8[id_16 : -1],
    output wand id_9,
    output tri0 id_10,
    input supply1 id_11,
    output wor id_12,
    output wor id_13,
    input wire id_14,
    input supply0 id_15,
    input supply1 _id_16
);
  wire id_18;
  assign id_13 = id_14;
  module_0 modCall_1 (id_18);
  assign modCall_1.id_3 = 0;
  parameter id_19 = 1;
  nor primCall (id_0, id_4, id_3, id_2, id_18, id_14, id_5, id_11, id_15);
endmodule
