# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/CI/RTL_FPGA/gcd/sim_gcd/sim_gcd.mdo}
# Loading project sim_gcd
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:50 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 20:23:50 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:50 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/comparator.v 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 20:23:50 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:51 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 20:23:51 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:51 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/substractor.v 
# -- Compiling module substractor
# 
# Top level modules:
# 	substractor
# End time: 20:23:51 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:51 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 20:23:51 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:51 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 20:23:51 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:51 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/gcd.v 
# -- Compiling module GCD
# 
# Top level modules:
# 	GCD
# End time: 20:23:52 on Sep 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:52 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/gcd_tb.v 
# -- Compiling module GCD_tf
# 
# Top level modules:
# 	GCD_tf
# End time: 20:23:52 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 20:23:52 on Sep 22,2025
# vlog -reportprogress 300 "+incdir+D:/CI/RTL_FPGA/gcd" -work work D:/CI/RTL_FPGA/gcd/GCD_tf.v 
# -- Compiling module GCD_tf
# 
# Top level modules:
# 	GCD_tf
# End time: 20:23:52 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u GCD_tf 
# Start time: 20:23:53 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.GCD_tf(fast)
# Loading work.GCD(fast)
# Loading work.controller(fast)
# Loading work.datapath(fast)
# Loading work.substractor(fast)
# Loading work.mux(fast)
# Loading work.register(fast)
# Loading work.comparator(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# Causality operation skipped due to absence of debug database file
# Compile of register.v was successful.
# Compile of comparator.v was successful.
# Compile of mux.v was successful.
# Compile of substractor.v was successful.
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of gcd.v was successful.
# Compile of gcd_tb.v was successful.
# Compile of GCD_tf.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.GCD_tf(fast)
# Loading work.GCD(fast)
# Loading work.controller(fast)
# Loading work.datapath(fast)
# Loading work.substractor(fast)
# Loading work.mux(fast)
# Loading work.register(fast)
# Loading work.comparator(fast)
run
# ** Note: $stop    : D:/CI/RTL_FPGA/gcd/GCD_tf.v(56)
#    Time: 210 ns  Iteration: 0  Instance: /GCD_tf
# Break in Module GCD_tf at D:/CI/RTL_FPGA/gcd/GCD_tf.v line 56
run
# Compile of register.v was successful.
# Compile of comparator.v was successful.
# Compile of mux.v was successful.
# Compile of substractor.v was successful.
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of gcd.v was successful.
# Compile of gcd_tb.v was successful.
# Compile of GCD_tf.v failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
# Compile of register.v was successful.
# Compile of comparator.v was successful.
# Compile of mux.v was successful.
# Compile of substractor.v was successful.
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of gcd.v was successful.
# Compile of gcd_tb.v was successful.
# Compile of GCD_tf.v failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
# Compile of register.v was successful.
# Compile of comparator.v was successful.
# Compile of mux.v was successful.
# Compile of substractor.v was successful.
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of gcd.v was successful.
# Compile of gcd_tb.v was successful.
# Compile of GCD_tf.v was successful.
# 9 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.GCD_tf(fast)
# Loading work.GCD(fast)
# Loading work.controller(fast)
# Loading work.datapath(fast)
# Loading work.substractor(fast)
# Loading work.mux(fast)
# Loading work.register(fast)
# Loading work.comparator(fast)
run
run
run
# ** Note: $stop    : D:/CI/RTL_FPGA/gcd/GCD_tf.v(65)
#    Time: 2010 ns  Iteration: 0  Instance: /GCD_tf
# Break in Module GCD_tf at D:/CI/RTL_FPGA/gcd/GCD_tf.v line 65
# End time: 20:10:22 on Sep 23,2025, Elapsed time: 23:46:29
# Errors: 0, Warnings: 2
