{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506537630290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506537630291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 18:40:30 2017 " "Processing started: Wed Sep 27 18:40:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506537630291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537630291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_1_FALL_2017 -c GUTIERREZ_JETER_LAB_1_FALL_2017 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GUTIERREZ_JETER_LAB_1_FALL_2017 -c GUTIERREZ_JETER_LAB_1_FALL_2017" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537630291 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1506537630694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_cla32_add_subtract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_cla32_add_subtract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_cla32_add_subtract-cla32_add_subtract_arch " "Found design unit 1: GUTIERREZ_cla32_add_subtract-cla32_add_subtract_arch" {  } { { "GUTIERREZ_cla32_add_subtract.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32_add_subtract.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643467 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_cla32_add_subtract " "Found entity 1: GUTIERREZ_cla32_add_subtract" {  } { { "GUTIERREZ_cla32_add_subtract.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32_add_subtract.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_FULL_ADDER_G_P.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_FULL_ADDER_G_P.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_FULL_ADDER_G_P-arch " "Found design unit 1: GUTIERREZ_FULL_ADDER_G_P-arch" {  } { { "GUTIERREZ_FULL_ADDER_G_P.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FULL_ADDER_G_P.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643469 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_FULL_ADDER_G_P " "Found entity 1: GUTIERREZ_FULL_ADDER_G_P" {  } { { "GUTIERREZ_FULL_ADDER_G_P.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FULL_ADDER_G_P.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_CLA_LOGIC_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_CLA_LOGIC_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_CLA_LOGIC_32-arch " "Found design unit 1: GUTIERREZ_CLA_LOGIC_32-arch" {  } { { "GUTIERREZ_CLA_LOGIC_32.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_CLA_LOGIC_32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643472 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_CLA_LOGIC_32 " "Found entity 1: GUTIERREZ_CLA_LOGIC_32" {  } { { "GUTIERREZ_CLA_LOGIC_32.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_CLA_LOGIC_32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_cla32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_cla32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_cla32-arch " "Found design unit 1: GUTIERREZ_cla32-arch" {  } { { "GUTIERREZ_cla32.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643474 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_cla32 " "Found entity 1: GUTIERREZ_cla32" {  } { { "GUTIERREZ_cla32.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_mux32to1-behavior " "Found design unit 1: GUTIERREZ_mux32to1-behavior" {  } { { "GUTIERREZ_mux32to1.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_mux32to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643476 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_mux32to1 " "Found entity 1: GUTIERREZ_mux32to1" {  } { { "GUTIERREZ_mux32to1.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_mux32to1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643476 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GUTIERREZ_32_add_subtract.vhd " "Can't analyze file -- file GUTIERREZ_32_add_subtract.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1506537643482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_HALF_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_HALF_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_HALF_ADDER-behavior " "Found design unit 1: GUTIERREZ_HALF_ADDER-behavior" {  } { { "GUTIERREZ_HALF_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_HALF_ADDER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643483 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_HALF_ADDER " "Found entity 1: GUTIERREZ_HALF_ADDER" {  } { { "GUTIERREZ_HALF_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_HALF_ADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_FULL_ADDER_USING_GATES.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_FULL_ADDER_USING_GATES.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_FULL_ADDER_USING_GATES-arch " "Found design unit 1: GUTIERREZ_FULL_ADDER_USING_GATES-arch" {  } { { "GUTIERREZ_FULL_ADDER_USING_GATES.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643485 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_FULL_ADDER_USING_GATES " "Found entity 1: GUTIERREZ_FULL_ADDER_USING_GATES" {  } { { "GUTIERREZ_FULL_ADDER_USING_GATES.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FULL_ADDER_USING_GATES.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_FULL_ADDER_USING_HALF_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_FULL_ADDER_USING_HALF_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_FULL_ADDER_USING_HALF_ADDER-arch " "Found design unit 1: GUTIERREZ_FULL_ADDER_USING_HALF_ADDER-arch" {  } { { "GUTIERREZ_FULL_ADDER_USING_HALF_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FULL_ADDER_USING_HALF_ADDER.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643487 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_FULL_ADDER_USING_HALF_ADDER " "Found entity 1: GUTIERREZ_FULL_ADDER_USING_HALF_ADDER" {  } { { "GUTIERREZ_FULL_ADDER_USING_HALF_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FULL_ADDER_USING_HALF_ADDER.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_FOUR_BIT_ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_FOUR_BIT_ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_FOUR_BIT_ADDER-arch " "Found design unit 1: GUTIERREZ_FOUR_BIT_ADDER-arch" {  } { { "GUTIERREZ_FOUR_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FOUR_BIT_ADDER.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643489 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_FOUR_BIT_ADDER " "Found entity 1: GUTIERREZ_FOUR_BIT_ADDER" {  } { { "GUTIERREZ_FOUR_BIT_ADDER.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_FOUR_BIT_ADDER.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_ADDER_PACKAGE.vhd 1 0 " "Found 1 design units, including 0 entities, in source file GUTIERREZ_ADDER_PACKAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_ADDER_PACKAGE " "Found design unit 1: GUTIERREZ_ADDER_PACKAGE" {  } { { "GUTIERREZ_ADDER_PACKAGE.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_ADDER_PACKAGE.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GUTIERREZ_TESTING_PACKAGE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file GUTIERREZ_TESTING_PACKAGE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GUTIERREZ_TESTING_PACKAGE-behavior " "Found design unit 1: GUTIERREZ_TESTING_PACKAGE-behavior" {  } { { "GUTIERREZ_TESTING_PACKAGE.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_TESTING_PACKAGE.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643493 ""} { "Info" "ISGN_ENTITY_NAME" "1 GUTIERREZ_TESTING_PACKAGE " "Found entity 1: GUTIERREZ_TESTING_PACKAGE" {  } { { "GUTIERREZ_TESTING_PACKAGE.vhd" "" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_TESTING_PACKAGE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1506537643493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537643493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GUTIERREZ_cla32_add_subtract " "Elaborating entity \"GUTIERREZ_cla32_add_subtract\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1506537643672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_mux32to1 GUTIERREZ_mux32to1:MUX_SUB " "Elaborating entity \"GUTIERREZ_mux32to1\" for hierarchy \"GUTIERREZ_mux32to1:MUX_SUB\"" {  } { { "GUTIERREZ_cla32_add_subtract.vhd" "MUX_SUB" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32_add_subtract.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506537643675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_cla32 GUTIERREZ_cla32:ADD0 " "Elaborating entity \"GUTIERREZ_cla32\" for hierarchy \"GUTIERREZ_cla32:ADD0\"" {  } { { "GUTIERREZ_cla32_add_subtract.vhd" "ADD0" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32_add_subtract.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506537643677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_FULL_ADDER_G_P GUTIERREZ_cla32:ADD0\|GUTIERREZ_FULL_ADDER_G_P:GUTI_ADD0 " "Elaborating entity \"GUTIERREZ_FULL_ADDER_G_P\" for hierarchy \"GUTIERREZ_cla32:ADD0\|GUTIERREZ_FULL_ADDER_G_P:GUTI_ADD0\"" {  } { { "GUTIERREZ_cla32.vhd" "GUTI_ADD0" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506537643679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GUTIERREZ_CLA_LOGIC_32 GUTIERREZ_cla32:ADD0\|GUTIERREZ_CLA_LOGIC_32:CLA " "Elaborating entity \"GUTIERREZ_CLA_LOGIC_32\" for hierarchy \"GUTIERREZ_cla32:ADD0\|GUTIERREZ_CLA_LOGIC_32:CLA\"" {  } { { "GUTIERREZ_cla32.vhd" "CLA" { Text "/media/ubuntu/STORAGE/GUTIERREZJETER_CSC343_FALL_2017/GUTIERREZ_JETER_CSC343_LAB1_DESIGN_4_BIT_ADDER_USING_VHDL_FALL_2017/GUTIERREZ_JETER_LAB1_FALL_2017/GUTIERREZ_cla32.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506537643685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1506537644096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1506537644450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1506537644450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1506537644570 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1506537644570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1506537644570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1506537644570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1247 " "Peak virtual memory: 1247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506537644579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 18:40:44 2017 " "Processing ended: Wed Sep 27 18:40:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506537644579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506537644579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506537644579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1506537644579 ""}
