{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624064712022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624064712022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 05:35:11 2021 " "Processing started: Sat Jun 19 05:35:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624064712022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064712022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064712022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624064712503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624064712503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../../Exp_Accelerator/register18.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../Exp_Accelerator/register.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../../Exp_Accelerator/mux2to1.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../Exp_Accelerator/multiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../../Exp_Accelerator/exponential.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../Exp_Accelerator/Datapath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Exp_Accelerator/Counter.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../Exp_Accelerator/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../Exp_Accelerator/adder.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrappercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file wrappercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperController " "Found entity 1: WrapperController" {  } { { "WrapperController.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapperdatapath.v 4 4 " "Found 4 design units, including 4 entities, in source file wrapperdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperDataPath " "Found entity 1: WrapperDataPath" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725402 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftReg " "Found entity 2: ShiftReg" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725402 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725402 ""} { "Info" "ISGN_ENTITY_NAME" "4 Shifter " "Found entity 4: Shifter" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064725404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725404 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrreq WrapperDataPath.v(13) " "Verilog HDL Implicit Net warning at WrapperDataPath.v(13): created implicit net for \"wrreq\"" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624064725480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperController WrapperController:controller " "Elaborating entity \"WrapperController\" for hierarchy \"WrapperController:controller\"" {  } { { "Wrapper.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725506 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ps WrapperController.v(6) " "Verilog HDL Always Construct warning at WrapperController.v(6): variable \"ps\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WrapperController.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1624064725507 "|Wrapper|WrapperController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperDataPath WrapperDataPath:data_path " "Elaborating entity \"WrapperDataPath\" for hierarchy \"WrapperDataPath:data_path\"" {  } { { "Wrapper.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg WrapperDataPath:data_path\|ShiftReg:shift_reg " "Elaborating entity \"ShiftReg\" for hierarchy \"WrapperDataPath:data_path\|ShiftReg:shift_reg\"" {  } { { "WrapperDataPath.v" "shift_reg" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register WrapperDataPath:data_path\|Register:register " "Elaborating entity \"Register\" for hierarchy \"WrapperDataPath:data_path\|Register:register\"" {  } { { "WrapperDataPath.v" "register" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter WrapperDataPath:data_path\|Shifter:shifter " "Elaborating entity \"Shifter\" for hierarchy \"WrapperDataPath:data_path\|Shifter:shifter\"" {  } { { "WrapperDataPath.v" "shifter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential WrapperDataPath:data_path\|exponential:ex " "Elaborating entity \"exponential\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\"" {  } { { "WrapperDataPath.v" "ex" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller WrapperDataPath:data_path\|exponential:ex\|controller:control " "Elaborating entity \"controller\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|controller:control\"" {  } { { "../../Exp_Accelerator/exponential.v" "control" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath WrapperDataPath:data_path\|exponential:ex\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\"" {  } { { "../../Exp_Accelerator/exponential.v" "dP" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx\"" {  } { { "../../Exp_Accelerator/Datapath.v" "regx" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count\"" {  } { { "../../Exp_Accelerator/Datapath.v" "count" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\"" {  } { { "../../Exp_Accelerator/Datapath.v" "lut" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725575 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725578 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725579 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725579 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725579 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725579 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725579 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725579 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725580 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725580 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725580 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064725580 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mux" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mult" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add\"" {  } { { "../../Exp_Accelerator/Datapath.v" "add" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres\"" {  } { { "../../Exp_Accelerator/Datapath.v" "rres" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO WrapperDataPath:data_path\|FIFO:fifo " "Elaborating entity \"FIFO\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\"" {  } { { "WrapperDataPath.v" "fifo" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064725609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064726284 ""}  } { { "FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624064726284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9k31 " "Found entity 1: scfifo_9k31" {  } { { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/scfifo_9k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064726436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064726436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9k31 WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated " "Elaborating entity \"scfifo_9k31\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gq31 " "Found entity 1: a_dpfifo_gq31" {  } { { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/a_dpfifo_gq31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064726455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064726455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gq31 WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo " "Elaborating entity \"a_dpfifo_gq31\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\"" {  } { { "db/scfifo_9k31.tdf" "dpfifo" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/scfifo_9k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/a_fefifo_h4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064726500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064726500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_gq31.tdf" "fifo_state" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/a_dpfifo_gq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9o7 " "Found entity 1: cntr_9o7" {  } { { "db/cntr_9o7.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/cntr_9o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064726607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064726607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9o7 WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw " "Elaborating entity \"cntr_9o7\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_9o7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/a_fefifo_h4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kgm1 " "Found entity 1: altsyncram_kgm1" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/altsyncram_kgm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064726724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064726724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kgm1 WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram " "Elaborating entity \"altsyncram_kgm1\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\"" {  } { { "db/a_dpfifo_gq31.tdf" "FIFOram" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/a_dpfifo_gq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/cntr_tnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064726871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064726871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|cntr_tnb:rd_ptr_count " "Elaborating entity \"cntr_tnb\" for hierarchy \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|cntr_tnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_gq31.tdf" "rd_ptr_count" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/a_dpfifo_gq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064726872 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "../../Exp_Accelerator/multiplier.v" "Mult0" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1624064727526 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1624064727526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "../../Exp_Accelerator/multiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v" 4 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064727737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064727737 ""}  } { { "../../Exp_Accelerator/multiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v" 4 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624064727737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064727806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064727806 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[12\] WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064728082 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[8\] WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064728082 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[6\] WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064728082 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[11\] WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064728082 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[9\] WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1624064728082 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1624064728082 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "full GND " "Pin \"full\" is stuck at GND" {  } { { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624064728147 "|Wrapper|full"} { "Warning" "WMLS_MLS_STUCK_PIN" "empty VCC " "Pin \"empty\" is stuck at VCC" {  } { { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624064728147 "|Wrapper|empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "usedw\[0\] GND " "Pin \"usedw\[0\]\" is stuck at GND" {  } { { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624064728147 "|Wrapper|usedw[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "usedw\[1\] GND " "Pin \"usedw\[1\]\" is stuck at GND" {  } { { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624064728147 "|Wrapper|usedw[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624064728147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624064728239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624064728668 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"WrapperDataPath:data_path\|FIFO:fifo\|scfifo:scfifo_component\|scfifo_9k31:auto_generated\|a_dpfifo_gq31:dpfifo\|altsyncram_kgm1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_kgm1.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/altsyncram_kgm1.tdf" 36 2 0 } } { "db/a_dpfifo_gq31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/a_dpfifo_gq31.tdf" 43 2 0 } } { "db/scfifo_9k31.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/db/scfifo_9k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 81 0 0 } } { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } } { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064728706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624064729122 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064729122 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rdreq " "No output dependent on input pin \"rdreq\"" {  } { { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624064730059 "|Wrapper|rdreq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624064730059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624064730060 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624064730060 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624064730060 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624064730060 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1624064730060 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624064730060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624064730089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 05:35:30 2021 " "Processing ended: Sat Jun 19 05:35:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624064730089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624064730089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624064730089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064730089 ""}
