{
  "module_name": "dpu_hw_catalog.c",
  "hash_id": "445b0c002de8cfc91c8931531b43c527a9dc606e7546fa1bd56fe1ef8843f5b3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c",
  "human_readable_source": "\n \n\n#define pr_fmt(fmt)\t\"[drm:%s:%d] \" fmt, __func__, __LINE__\n#include <linux/slab.h>\n#include <linux/of_address.h>\n#include <linux/platform_device.h>\n#include \"dpu_hw_mdss.h\"\n#include \"dpu_hw_interrupts.h\"\n#include \"dpu_hw_catalog.h\"\n#include \"dpu_kms.h\"\n\n#define VIG_BASE_MASK \\\n\t(BIT(DPU_SSPP_QOS) |\\\n\tBIT(DPU_SSPP_CDP) |\\\n\tBIT(DPU_SSPP_TS_PREFILL) | BIT(DPU_SSPP_EXCL_RECT))\n\n#define VIG_MASK \\\n\t(VIG_BASE_MASK | \\\n\tBIT(DPU_SSPP_CSC_10BIT))\n\n#define VIG_MSM8998_MASK \\\n\t(VIG_MASK | BIT(DPU_SSPP_SCALER_QSEED3))\n\n#define VIG_SDM845_MASK \\\n\t(VIG_MASK | BIT(DPU_SSPP_QOS_8LVL) | BIT(DPU_SSPP_SCALER_QSEED3))\n\n#define VIG_SDM845_MASK_SDMA \\\n\t(VIG_SDM845_MASK | BIT(DPU_SSPP_SMART_DMA_V2))\n\n#define VIG_SC7180_MASK \\\n\t(VIG_MASK | BIT(DPU_SSPP_QOS_8LVL) | BIT(DPU_SSPP_SCALER_QSEED4))\n\n#define VIG_SM6125_MASK \\\n\t(VIG_MASK | BIT(DPU_SSPP_QOS_8LVL) | BIT(DPU_SSPP_SCALER_QSEED3LITE))\n\n#define VIG_SC7180_MASK_SDMA \\\n\t(VIG_SC7180_MASK | BIT(DPU_SSPP_SMART_DMA_V2))\n\n#define VIG_QCM2290_MASK (VIG_BASE_MASK | BIT(DPU_SSPP_QOS_8LVL))\n\n#define DMA_MSM8998_MASK \\\n\t(BIT(DPU_SSPP_QOS) |\\\n\tBIT(DPU_SSPP_TS_PREFILL) | BIT(DPU_SSPP_TS_PREFILL_REC1) |\\\n\tBIT(DPU_SSPP_CDP) | BIT(DPU_SSPP_EXCL_RECT))\n\n#define VIG_SC7280_MASK \\\n\t(VIG_SC7180_MASK | BIT(DPU_SSPP_INLINE_ROTATION))\n\n#define VIG_SC7280_MASK_SDMA \\\n\t(VIG_SC7280_MASK | BIT(DPU_SSPP_SMART_DMA_V2))\n\n#define DMA_SDM845_MASK \\\n\t(BIT(DPU_SSPP_QOS) | BIT(DPU_SSPP_QOS_8LVL) |\\\n\tBIT(DPU_SSPP_TS_PREFILL) | BIT(DPU_SSPP_TS_PREFILL_REC1) |\\\n\tBIT(DPU_SSPP_CDP) | BIT(DPU_SSPP_EXCL_RECT))\n\n#define DMA_CURSOR_SDM845_MASK \\\n\t(DMA_SDM845_MASK | BIT(DPU_SSPP_CURSOR))\n\n#define DMA_SDM845_MASK_SDMA \\\n\t(DMA_SDM845_MASK | BIT(DPU_SSPP_SMART_DMA_V2))\n\n#define DMA_CURSOR_SDM845_MASK_SDMA \\\n\t(DMA_CURSOR_SDM845_MASK | BIT(DPU_SSPP_SMART_DMA_V2))\n\n#define DMA_CURSOR_MSM8998_MASK \\\n\t(DMA_MSM8998_MASK | BIT(DPU_SSPP_CURSOR))\n\n#define MIXER_MSM8998_MASK \\\n\t(BIT(DPU_MIXER_SOURCESPLIT))\n\n#define MIXER_SDM845_MASK \\\n\t(BIT(DPU_MIXER_SOURCESPLIT) | BIT(DPU_DIM_LAYER) | BIT(DPU_MIXER_COMBINED_ALPHA))\n\n#define MIXER_QCM2290_MASK \\\n\t(BIT(DPU_DIM_LAYER) | BIT(DPU_MIXER_COMBINED_ALPHA))\n\n#define PINGPONG_SDM845_MASK \\\n\t(BIT(DPU_PINGPONG_DITHER) | BIT(DPU_PINGPONG_TE) | BIT(DPU_PINGPONG_DSC))\n\n#define PINGPONG_SDM845_TE2_MASK \\\n\t(PINGPONG_SDM845_MASK | BIT(DPU_PINGPONG_TE2))\n\n#define PINGPONG_SM8150_MASK \\\n\t(BIT(DPU_PINGPONG_DITHER) | BIT(DPU_PINGPONG_DSC))\n\n#define CTL_SC7280_MASK \\\n\t(BIT(DPU_CTL_ACTIVE_CFG) | \\\n\t BIT(DPU_CTL_FETCH_ACTIVE) | \\\n\t BIT(DPU_CTL_VM_CFG) | \\\n\t BIT(DPU_CTL_DSPP_SUB_BLOCK_FLUSH))\n\n#define CTL_SM8550_MASK \\\n\t(CTL_SC7280_MASK | BIT(DPU_CTL_HAS_LAYER_EXT4))\n\n#define DSPP_SC7180_MASK BIT(DPU_DSPP_PCC)\n\n#define INTF_SC7180_MASK \\\n\t(BIT(DPU_INTF_INPUT_CTRL) | \\\n\t BIT(DPU_INTF_TE) | \\\n\t BIT(DPU_INTF_STATUS_SUPPORTED) | \\\n\t BIT(DPU_DATA_HCTL_EN))\n\n#define INTF_SC7280_MASK (INTF_SC7180_MASK)\n\n#define WB_SM8250_MASK (BIT(DPU_WB_LINE_MODE) | \\\n\t\t\t BIT(DPU_WB_UBWC) | \\\n\t\t\t BIT(DPU_WB_YUV_CONFIG) | \\\n\t\t\t BIT(DPU_WB_PIPE_ALPHA) | \\\n\t\t\t BIT(DPU_WB_XY_ROI_OFFSET) | \\\n\t\t\t BIT(DPU_WB_QOS) | \\\n\t\t\t BIT(DPU_WB_QOS_8LVL) | \\\n\t\t\t BIT(DPU_WB_CDP) | \\\n\t\t\t BIT(DPU_WB_INPUT_CTRL))\n\n#define DEFAULT_PIXEL_RAM_SIZE\t\t(50 * 1024)\n#define DEFAULT_DPU_LINE_WIDTH\t\t2048\n#define DEFAULT_DPU_OUTPUT_LINE_WIDTH\t2560\n\n#define MAX_HORZ_DECIMATION\t4\n#define MAX_VERT_DECIMATION\t4\n\n#define MAX_UPSCALE_RATIO\t20\n#define MAX_DOWNSCALE_RATIO\t4\n#define SSPP_UNITY_SCALE\t1\n\n#define STRCAT(X, Y) (X Y)\n\nstatic const uint32_t plane_formats[] = {\n\tDRM_FORMAT_ARGB8888,\n\tDRM_FORMAT_ABGR8888,\n\tDRM_FORMAT_RGBA8888,\n\tDRM_FORMAT_BGRA8888,\n\tDRM_FORMAT_XRGB8888,\n\tDRM_FORMAT_RGBX8888,\n\tDRM_FORMAT_BGRX8888,\n\tDRM_FORMAT_XBGR8888,\n\tDRM_FORMAT_ARGB2101010,\n\tDRM_FORMAT_XRGB2101010,\n\tDRM_FORMAT_RGB888,\n\tDRM_FORMAT_BGR888,\n\tDRM_FORMAT_RGB565,\n\tDRM_FORMAT_BGR565,\n\tDRM_FORMAT_ARGB1555,\n\tDRM_FORMAT_ABGR1555,\n\tDRM_FORMAT_RGBA5551,\n\tDRM_FORMAT_BGRA5551,\n\tDRM_FORMAT_XRGB1555,\n\tDRM_FORMAT_XBGR1555,\n\tDRM_FORMAT_RGBX5551,\n\tDRM_FORMAT_BGRX5551,\n\tDRM_FORMAT_ARGB4444,\n\tDRM_FORMAT_ABGR4444,\n\tDRM_FORMAT_RGBA4444,\n\tDRM_FORMAT_BGRA4444,\n\tDRM_FORMAT_XRGB4444,\n\tDRM_FORMAT_XBGR4444,\n\tDRM_FORMAT_RGBX4444,\n\tDRM_FORMAT_BGRX4444,\n};\n\nstatic const uint32_t plane_formats_yuv[] = {\n\tDRM_FORMAT_ARGB8888,\n\tDRM_FORMAT_ABGR8888,\n\tDRM_FORMAT_RGBA8888,\n\tDRM_FORMAT_BGRX8888,\n\tDRM_FORMAT_BGRA8888,\n\tDRM_FORMAT_ARGB2101010,\n\tDRM_FORMAT_XRGB2101010,\n\tDRM_FORMAT_XRGB8888,\n\tDRM_FORMAT_XBGR8888,\n\tDRM_FORMAT_RGBX8888,\n\tDRM_FORMAT_RGB888,\n\tDRM_FORMAT_BGR888,\n\tDRM_FORMAT_RGB565,\n\tDRM_FORMAT_BGR565,\n\tDRM_FORMAT_ARGB1555,\n\tDRM_FORMAT_ABGR1555,\n\tDRM_FORMAT_RGBA5551,\n\tDRM_FORMAT_BGRA5551,\n\tDRM_FORMAT_XRGB1555,\n\tDRM_FORMAT_XBGR1555,\n\tDRM_FORMAT_RGBX5551,\n\tDRM_FORMAT_BGRX5551,\n\tDRM_FORMAT_ARGB4444,\n\tDRM_FORMAT_ABGR4444,\n\tDRM_FORMAT_RGBA4444,\n\tDRM_FORMAT_BGRA4444,\n\tDRM_FORMAT_XRGB4444,\n\tDRM_FORMAT_XBGR4444,\n\tDRM_FORMAT_RGBX4444,\n\tDRM_FORMAT_BGRX4444,\n\n\tDRM_FORMAT_P010,\n\tDRM_FORMAT_NV12,\n\tDRM_FORMAT_NV21,\n\tDRM_FORMAT_NV16,\n\tDRM_FORMAT_NV61,\n\tDRM_FORMAT_VYUY,\n\tDRM_FORMAT_UYVY,\n\tDRM_FORMAT_YUYV,\n\tDRM_FORMAT_YVYU,\n\tDRM_FORMAT_YUV420,\n\tDRM_FORMAT_YVU420,\n};\n\nstatic const u32 rotation_v2_formats[] = {\n\tDRM_FORMAT_NV12,\n\t \n};\n\nstatic const uint32_t wb2_formats[] = {\n\tDRM_FORMAT_RGB565,\n\tDRM_FORMAT_BGR565,\n\tDRM_FORMAT_RGB888,\n\tDRM_FORMAT_ARGB8888,\n\tDRM_FORMAT_RGBA8888,\n\tDRM_FORMAT_ABGR8888,\n\tDRM_FORMAT_XRGB8888,\n\tDRM_FORMAT_RGBX8888,\n\tDRM_FORMAT_XBGR8888,\n\tDRM_FORMAT_ARGB1555,\n\tDRM_FORMAT_RGBA5551,\n\tDRM_FORMAT_XRGB1555,\n\tDRM_FORMAT_RGBX5551,\n\tDRM_FORMAT_ARGB4444,\n\tDRM_FORMAT_RGBA4444,\n\tDRM_FORMAT_RGBX4444,\n\tDRM_FORMAT_XRGB4444,\n\tDRM_FORMAT_BGR565,\n\tDRM_FORMAT_BGR888,\n\tDRM_FORMAT_ABGR8888,\n\tDRM_FORMAT_BGRA8888,\n\tDRM_FORMAT_BGRX8888,\n\tDRM_FORMAT_XBGR8888,\n\tDRM_FORMAT_ABGR1555,\n\tDRM_FORMAT_BGRA5551,\n\tDRM_FORMAT_XBGR1555,\n\tDRM_FORMAT_BGRX5551,\n\tDRM_FORMAT_ABGR4444,\n\tDRM_FORMAT_BGRA4444,\n\tDRM_FORMAT_BGRX4444,\n\tDRM_FORMAT_XBGR4444,\n};\n\n \n\n \n#define _VIG_SBLK(sdma_pri, qseed_ver) \\\n\t{ \\\n\t.maxdwnscale = MAX_DOWNSCALE_RATIO, \\\n\t.maxupscale = MAX_UPSCALE_RATIO, \\\n\t.smart_dma_priority = sdma_pri, \\\n\t.scaler_blk = {.name = \"scaler\", \\\n\t\t.id = qseed_ver, \\\n\t\t.base = 0xa00, .len = 0xa0,}, \\\n\t.csc_blk = {.name = \"csc\", \\\n\t\t.id = DPU_SSPP_CSC_10BIT, \\\n\t\t.base = 0x1a00, .len = 0x100,}, \\\n\t.format_list = plane_formats_yuv, \\\n\t.num_formats = ARRAY_SIZE(plane_formats_yuv), \\\n\t.virt_format_list = plane_formats, \\\n\t.virt_num_formats = ARRAY_SIZE(plane_formats), \\\n\t.rotation_cfg = NULL, \\\n\t}\n\n#define _VIG_SBLK_ROT(sdma_pri, qseed_ver, rot_cfg) \\\n\t{ \\\n\t.maxdwnscale = MAX_DOWNSCALE_RATIO, \\\n\t.maxupscale = MAX_UPSCALE_RATIO, \\\n\t.smart_dma_priority = sdma_pri, \\\n\t.scaler_blk = {.name = \"scaler\", \\\n\t\t.id = qseed_ver, \\\n\t\t.base = 0xa00, .len = 0xa0,}, \\\n\t.csc_blk = {.name = \"csc\", \\\n\t\t.id = DPU_SSPP_CSC_10BIT, \\\n\t\t.base = 0x1a00, .len = 0x100,}, \\\n\t.format_list = plane_formats_yuv, \\\n\t.num_formats = ARRAY_SIZE(plane_formats_yuv), \\\n\t.virt_format_list = plane_formats, \\\n\t.virt_num_formats = ARRAY_SIZE(plane_formats), \\\n\t.rotation_cfg = rot_cfg, \\\n\t}\n\n#define _DMA_SBLK(sdma_pri) \\\n\t{ \\\n\t.maxdwnscale = SSPP_UNITY_SCALE, \\\n\t.maxupscale = SSPP_UNITY_SCALE, \\\n\t.smart_dma_priority = sdma_pri, \\\n\t.format_list = plane_formats, \\\n\t.num_formats = ARRAY_SIZE(plane_formats), \\\n\t.virt_format_list = plane_formats, \\\n\t.virt_num_formats = ARRAY_SIZE(plane_formats), \\\n\t}\n\nstatic const struct dpu_sspp_sub_blks msm8998_vig_sblk_0 =\n\t\t\t\t_VIG_SBLK(0, DPU_SSPP_SCALER_QSEED3);\nstatic const struct dpu_sspp_sub_blks msm8998_vig_sblk_1 =\n\t\t\t\t_VIG_SBLK(0, DPU_SSPP_SCALER_QSEED3);\nstatic const struct dpu_sspp_sub_blks msm8998_vig_sblk_2 =\n\t\t\t\t_VIG_SBLK(0, DPU_SSPP_SCALER_QSEED3);\nstatic const struct dpu_sspp_sub_blks msm8998_vig_sblk_3 =\n\t\t\t\t_VIG_SBLK(0, DPU_SSPP_SCALER_QSEED3);\n\nstatic const struct dpu_rotation_cfg dpu_rot_sc7280_cfg_v2 = {\n\t.rot_maxheight = 1088,\n\t.rot_num_formats = ARRAY_SIZE(rotation_v2_formats),\n\t.rot_format_list = rotation_v2_formats,\n};\n\nstatic const struct dpu_sspp_sub_blks sdm845_vig_sblk_0 =\n\t\t\t\t_VIG_SBLK(5, DPU_SSPP_SCALER_QSEED3);\nstatic const struct dpu_sspp_sub_blks sdm845_vig_sblk_1 =\n\t\t\t\t_VIG_SBLK(6, DPU_SSPP_SCALER_QSEED3);\nstatic const struct dpu_sspp_sub_blks sdm845_vig_sblk_2 =\n\t\t\t\t_VIG_SBLK(7, DPU_SSPP_SCALER_QSEED3);\nstatic const struct dpu_sspp_sub_blks sdm845_vig_sblk_3 =\n\t\t\t\t_VIG_SBLK(8, DPU_SSPP_SCALER_QSEED3);\n\nstatic const struct dpu_sspp_sub_blks sdm845_dma_sblk_0 = _DMA_SBLK(1);\nstatic const struct dpu_sspp_sub_blks sdm845_dma_sblk_1 = _DMA_SBLK(2);\nstatic const struct dpu_sspp_sub_blks sdm845_dma_sblk_2 = _DMA_SBLK(3);\nstatic const struct dpu_sspp_sub_blks sdm845_dma_sblk_3 = _DMA_SBLK(4);\n\nstatic const struct dpu_sspp_sub_blks sc7180_vig_sblk_0 =\n\t\t\t\t_VIG_SBLK(4, DPU_SSPP_SCALER_QSEED4);\n\nstatic const struct dpu_sspp_sub_blks sc7280_vig_sblk_0 =\n\t\t\t_VIG_SBLK_ROT(4, DPU_SSPP_SCALER_QSEED4, &dpu_rot_sc7280_cfg_v2);\n\nstatic const struct dpu_sspp_sub_blks sm6115_vig_sblk_0 =\n\t\t\t\t_VIG_SBLK(2, DPU_SSPP_SCALER_QSEED4);\n\nstatic const struct dpu_sspp_sub_blks sm6125_vig_sblk_0 =\n\t\t\t\t_VIG_SBLK(3, DPU_SSPP_SCALER_QSEED3LITE);\n\nstatic const struct dpu_sspp_sub_blks sm8250_vig_sblk_0 =\n\t\t\t\t_VIG_SBLK(5, DPU_SSPP_SCALER_QSEED4);\nstatic const struct dpu_sspp_sub_blks sm8250_vig_sblk_1 =\n\t\t\t\t_VIG_SBLK(6, DPU_SSPP_SCALER_QSEED4);\nstatic const struct dpu_sspp_sub_blks sm8250_vig_sblk_2 =\n\t\t\t\t_VIG_SBLK(7, DPU_SSPP_SCALER_QSEED4);\nstatic const struct dpu_sspp_sub_blks sm8250_vig_sblk_3 =\n\t\t\t\t_VIG_SBLK(8, DPU_SSPP_SCALER_QSEED4);\n\nstatic const struct dpu_sspp_sub_blks sm8550_vig_sblk_0 =\n\t\t\t\t_VIG_SBLK(7, DPU_SSPP_SCALER_QSEED4);\nstatic const struct dpu_sspp_sub_blks sm8550_vig_sblk_1 =\n\t\t\t\t_VIG_SBLK(8, DPU_SSPP_SCALER_QSEED4);\nstatic const struct dpu_sspp_sub_blks sm8550_vig_sblk_2 =\n\t\t\t\t_VIG_SBLK(9, DPU_SSPP_SCALER_QSEED4);\nstatic const struct dpu_sspp_sub_blks sm8550_vig_sblk_3 =\n\t\t\t\t_VIG_SBLK(10, DPU_SSPP_SCALER_QSEED4);\nstatic const struct dpu_sspp_sub_blks sm8550_dma_sblk_4 = _DMA_SBLK(5);\nstatic const struct dpu_sspp_sub_blks sm8550_dma_sblk_5 = _DMA_SBLK(6);\n\n#define _VIG_SBLK_NOSCALE(sdma_pri) \\\n\t{ \\\n\t.maxdwnscale = SSPP_UNITY_SCALE, \\\n\t.maxupscale = SSPP_UNITY_SCALE, \\\n\t.smart_dma_priority = sdma_pri, \\\n\t.format_list = plane_formats_yuv, \\\n\t.num_formats = ARRAY_SIZE(plane_formats_yuv), \\\n\t.virt_format_list = plane_formats, \\\n\t.virt_num_formats = ARRAY_SIZE(plane_formats), \\\n\t}\n\nstatic const struct dpu_sspp_sub_blks qcm2290_vig_sblk_0 = _VIG_SBLK_NOSCALE(2);\nstatic const struct dpu_sspp_sub_blks qcm2290_dma_sblk_0 = _DMA_SBLK(1);\n\n \n\n \n\nstatic const struct dpu_lm_sub_blks msm8998_lm_sblk = {\n\t.maxwidth = DEFAULT_DPU_OUTPUT_LINE_WIDTH,\n\t.maxblendstages = 7,  \n\t.blendstage_base = {  \n\t\t0x20, 0x50, 0x80, 0xb0, 0x230,\n\t\t0x260, 0x290\n\t},\n};\n\n \n\nstatic const struct dpu_lm_sub_blks sdm845_lm_sblk = {\n\t.maxwidth = DEFAULT_DPU_OUTPUT_LINE_WIDTH,\n\t.maxblendstages = 11,  \n\t.blendstage_base = {  \n\t\t0x20, 0x38, 0x50, 0x68, 0x80, 0x98,\n\t\t0xb0, 0xc8, 0xe0, 0xf8, 0x110\n\t},\n};\n\n \n\nstatic const struct dpu_lm_sub_blks sc7180_lm_sblk = {\n\t.maxwidth = DEFAULT_DPU_OUTPUT_LINE_WIDTH,\n\t.maxblendstages = 7,  \n\t.blendstage_base = {  \n\t\t0x20, 0x38, 0x50, 0x68, 0x80, 0x98, 0xb0\n\t},\n};\n\n \n\nstatic const struct dpu_lm_sub_blks qcm2290_lm_sblk = {\n\t.maxwidth = DEFAULT_DPU_LINE_WIDTH,\n\t.maxblendstages = 4,  \n\t.blendstage_base = {  \n\t\t0x20, 0x38, 0x50, 0x68\n\t},\n};\n\n \nstatic const struct dpu_dspp_sub_blks msm8998_dspp_sblk = {\n\t.pcc = {.name = \"pcc\", .id = DPU_DSPP_PCC, .base = 0x1700,\n\t\t.len = 0x90, .version = 0x10007},\n};\n\nstatic const struct dpu_dspp_sub_blks sdm845_dspp_sblk = {\n\t.pcc = {.name = \"pcc\", .id = DPU_DSPP_PCC, .base = 0x1700,\n\t\t.len = 0x90, .version = 0x40000},\n};\n\n \nstatic const struct dpu_pingpong_sub_blks sdm845_pp_sblk_te = {\n\t.te2 = {.name = \"te2\", .id = DPU_PINGPONG_TE2, .base = 0x2000, .len = 0x0,\n\t\t.version = 0x1},\n\t.dither = {.name = \"dither\", .id = DPU_PINGPONG_DITHER, .base = 0x30e0,\n\t\t.len = 0x20, .version = 0x10000},\n};\n\nstatic const struct dpu_pingpong_sub_blks sdm845_pp_sblk = {\n\t.dither = {.name = \"dither\", .id = DPU_PINGPONG_DITHER, .base = 0x30e0,\n\t\t.len = 0x20, .version = 0x10000},\n};\n\nstatic const struct dpu_pingpong_sub_blks sc7280_pp_sblk = {\n\t.dither = {.name = \"dither\", .id = DPU_PINGPONG_DITHER, .base = 0xe0,\n\t.len = 0x20, .version = 0x20000},\n};\n\n \nstatic const struct dpu_dsc_sub_blks dsc_sblk_0 = {\n\t.enc = {.name = \"enc\", .base = 0x100, .len = 0x9c},\n\t.ctl = {.name = \"ctl\", .base = 0xF00, .len = 0x10},\n};\n\nstatic const struct dpu_dsc_sub_blks dsc_sblk_1 = {\n\t.enc = {.name = \"enc\", .base = 0x200, .len = 0x9c},\n\t.ctl = {.name = \"ctl\", .base = 0xF80, .len = 0x10},\n};\n\n \n \nstatic const u32 msm8998_rt_pri_lvl[] = {1, 2, 2, 2};\nstatic const u32 msm8998_nrt_pri_lvl[] = {1, 1, 1, 1};\nstatic const u32 sdm845_rt_pri_lvl[] = {3, 3, 4, 4, 5, 5, 6, 6};\nstatic const u32 sdm845_nrt_pri_lvl[] = {3, 3, 3, 3, 3, 3, 3, 3};\n\nstatic const struct dpu_vbif_dynamic_ot_cfg msm8998_ot_rdwr_cfg[] = {\n\t{\n\t\t.pps = 1920 * 1080 * 30,\n\t\t.ot_limit = 2,\n\t},\n\t{\n\t\t.pps = 1920 * 1080 * 60,\n\t\t.ot_limit = 4,\n\t},\n\t{\n\t\t.pps = 3840 * 2160 * 30,\n\t\t.ot_limit = 16,\n\t},\n};\n\nstatic const struct dpu_vbif_cfg msm8998_vbif[] = {\n\t{\n\t.name = \"vbif_rt\", .id = VBIF_RT,\n\t.base = 0, .len = 0x1040,\n\t.default_ot_rd_limit = 32,\n\t.default_ot_wr_limit = 32,\n\t.features = BIT(DPU_VBIF_QOS_REMAP) | BIT(DPU_VBIF_QOS_OTLIM),\n\t.xin_halt_timeout = 0x4000,\n\t.qos_rp_remap_size = 0x20,\n\t.dynamic_ot_rd_tbl = {\n\t\t.count = ARRAY_SIZE(msm8998_ot_rdwr_cfg),\n\t\t.cfg = msm8998_ot_rdwr_cfg,\n\t\t},\n\t.dynamic_ot_wr_tbl = {\n\t\t.count = ARRAY_SIZE(msm8998_ot_rdwr_cfg),\n\t\t.cfg = msm8998_ot_rdwr_cfg,\n\t\t},\n\t.qos_rt_tbl = {\n\t\t.npriority_lvl = ARRAY_SIZE(msm8998_rt_pri_lvl),\n\t\t.priority_lvl = msm8998_rt_pri_lvl,\n\t\t},\n\t.qos_nrt_tbl = {\n\t\t.npriority_lvl = ARRAY_SIZE(msm8998_nrt_pri_lvl),\n\t\t.priority_lvl = msm8998_nrt_pri_lvl,\n\t\t},\n\t.memtype_count = 14,\n\t.memtype = {2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2},\n\t},\n};\n\nstatic const struct dpu_vbif_cfg sdm845_vbif[] = {\n\t{\n\t.name = \"vbif_rt\", .id = VBIF_RT,\n\t.base = 0, .len = 0x1040,\n\t.features = BIT(DPU_VBIF_QOS_REMAP),\n\t.xin_halt_timeout = 0x4000,\n\t.qos_rp_remap_size = 0x40,\n\t.qos_rt_tbl = {\n\t\t.npriority_lvl = ARRAY_SIZE(sdm845_rt_pri_lvl),\n\t\t.priority_lvl = sdm845_rt_pri_lvl,\n\t\t},\n\t.qos_nrt_tbl = {\n\t\t.npriority_lvl = ARRAY_SIZE(sdm845_nrt_pri_lvl),\n\t\t.priority_lvl = sdm845_nrt_pri_lvl,\n\t\t},\n\t.memtype_count = 14,\n\t.memtype = {3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3},\n\t},\n};\n\nstatic const struct dpu_vbif_cfg sm8550_vbif[] = {\n\t{\n\t.name = \"vbif_rt\", .id = VBIF_RT,\n\t.base = 0, .len = 0x1040,\n\t.features = BIT(DPU_VBIF_QOS_REMAP),\n\t.xin_halt_timeout = 0x4000,\n\t.qos_rp_remap_size = 0x40,\n\t.qos_rt_tbl = {\n\t\t.npriority_lvl = ARRAY_SIZE(sdm845_rt_pri_lvl),\n\t\t.priority_lvl = sdm845_rt_pri_lvl,\n\t\t},\n\t.qos_nrt_tbl = {\n\t\t.npriority_lvl = ARRAY_SIZE(sdm845_nrt_pri_lvl),\n\t\t.priority_lvl = sdm845_nrt_pri_lvl,\n\t\t},\n\t.memtype_count = 16,\n\t.memtype = {3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3},\n\t},\n};\n\n \n\n \nstatic const struct dpu_qos_lut_entry msm8998_qos_linear[] = {\n\t{.fl = 4,  .lut = 0x1b},\n\t{.fl = 5,  .lut = 0x5b},\n\t{.fl = 6,  .lut = 0x15b},\n\t{.fl = 7,  .lut = 0x55b},\n\t{.fl = 8,  .lut = 0x155b},\n\t{.fl = 9,  .lut = 0x555b},\n\t{.fl = 10, .lut = 0x1555b},\n\t{.fl = 11, .lut = 0x5555b},\n\t{.fl = 12, .lut = 0x15555b},\n\t{.fl = 0,  .lut = 0x55555b}\n};\n\nstatic const struct dpu_qos_lut_entry sdm845_qos_linear[] = {\n\t{.fl = 4, .lut = 0x357},\n\t{.fl = 5, .lut = 0x3357},\n\t{.fl = 6, .lut = 0x23357},\n\t{.fl = 7, .lut = 0x223357},\n\t{.fl = 8, .lut = 0x2223357},\n\t{.fl = 9, .lut = 0x22223357},\n\t{.fl = 10, .lut = 0x222223357},\n\t{.fl = 11, .lut = 0x2222223357},\n\t{.fl = 12, .lut = 0x22222223357},\n\t{.fl = 13, .lut = 0x222222223357},\n\t{.fl = 14, .lut = 0x1222222223357},\n\t{.fl = 0, .lut = 0x11222222223357}\n};\n\nstatic const struct dpu_qos_lut_entry msm8998_qos_macrotile[] = {\n\t{.fl = 10, .lut = 0x1aaff},\n\t{.fl = 11, .lut = 0x5aaff},\n\t{.fl = 12, .lut = 0x15aaff},\n\t{.fl = 0,  .lut = 0x55aaff},\n};\n\nstatic const struct dpu_qos_lut_entry sc7180_qos_linear[] = {\n\t{.fl = 0, .lut = 0x0011222222335777},\n};\n\nstatic const struct dpu_qos_lut_entry sm6350_qos_linear_macrotile[] = {\n\t{.fl = 0, .lut = 0x0011223445566777 },\n};\n\nstatic const struct dpu_qos_lut_entry sm8150_qos_linear[] = {\n\t{.fl = 0, .lut = 0x0011222222223357 },\n};\n\nstatic const struct dpu_qos_lut_entry sc8180x_qos_linear[] = {\n\t{.fl = 4, .lut = 0x0000000000000357 },\n};\n\nstatic const struct dpu_qos_lut_entry qcm2290_qos_linear[] = {\n\t{.fl = 0, .lut = 0x0011222222335777},\n};\n\nstatic const struct dpu_qos_lut_entry sdm845_qos_macrotile[] = {\n\t{.fl = 10, .lut = 0x344556677},\n\t{.fl = 11, .lut = 0x3344556677},\n\t{.fl = 12, .lut = 0x23344556677},\n\t{.fl = 13, .lut = 0x223344556677},\n\t{.fl = 14, .lut = 0x1223344556677},\n\t{.fl = 0, .lut = 0x112233344556677},\n};\n\nstatic const struct dpu_qos_lut_entry sc7180_qos_macrotile[] = {\n\t{.fl = 0, .lut = 0x0011223344556677},\n};\n\nstatic const struct dpu_qos_lut_entry sc8180x_qos_macrotile[] = {\n\t{.fl = 10, .lut = 0x0000000344556677},\n};\n\nstatic const struct dpu_qos_lut_entry msm8998_qos_nrt[] = {\n\t{.fl = 0, .lut = 0x0},\n};\n\nstatic const struct dpu_qos_lut_entry sdm845_qos_nrt[] = {\n\t{.fl = 0, .lut = 0x0},\n};\n\nstatic const struct dpu_qos_lut_entry sc7180_qos_nrt[] = {\n\t{.fl = 0, .lut = 0x0},\n};\n\n \n\n#include \"catalog/dpu_3_0_msm8998.h\"\n\n#include \"catalog/dpu_4_0_sdm845.h\"\n\n#include \"catalog/dpu_5_0_sm8150.h\"\n#include \"catalog/dpu_5_1_sc8180x.h\"\n#include \"catalog/dpu_5_4_sm6125.h\"\n\n#include \"catalog/dpu_6_0_sm8250.h\"\n#include \"catalog/dpu_6_2_sc7180.h\"\n#include \"catalog/dpu_6_3_sm6115.h\"\n#include \"catalog/dpu_6_4_sm6350.h\"\n#include \"catalog/dpu_6_5_qcm2290.h\"\n#include \"catalog/dpu_6_9_sm6375.h\"\n\n#include \"catalog/dpu_7_0_sm8350.h\"\n#include \"catalog/dpu_7_2_sc7280.h\"\n\n#include \"catalog/dpu_8_0_sc8280xp.h\"\n#include \"catalog/dpu_8_1_sm8450.h\"\n\n#include \"catalog/dpu_9_0_sm8550.h\"\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}