
---------- Begin Simulation Statistics ----------
final_tick                                14811493500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252738                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423536                       # Number of bytes of host memory used
host_op_rate                                   428550                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    47.37                       # Real time elapsed on the host
host_tick_rate                              312657367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11972916                       # Number of instructions simulated
sim_ops                                      20301679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014811                       # Number of seconds simulated
sim_ticks                                 14811493500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    1972916                       # Number of instructions committed
system.cpu0.committedOps                      3373748                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             15.014766                       # CPI: cycles per instruction
system.cpu0.discardedOps                       956509                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     356668                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2009                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1312152                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         4703                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       24311994                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.066601                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                     655596                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          189                       # TLB misses on write requests
system.cpu0.numCycles                        29622873                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.06%      0.06% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                1854254     54.96%     55.02% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.02%     55.04% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.04%     55.08% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.01%     55.09% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     55.09% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     55.09% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     55.09% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     55.09% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     55.09% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     55.09% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     55.09% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.03%     55.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     55.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.03%     55.15% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     55.15% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.04%     55.18% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.02%     55.21% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     55.21% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     55.21% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.01%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     55.22% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      5.92%     61.14% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      3.95%     65.09% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.05%     65.14% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1176130     34.86%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 3373748                       # Class of committed instruction
system.cpu0.tickCycles                        5310879                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     87                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              2.962299                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2871709                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    4157406                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2426                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2003146                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1709                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                        6688261                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.337576                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2443028                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu1.numCycles                        29622987                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu1.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16927931                       # Class of committed instruction
system.cpu1.tickCycles                       22934726                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   43                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        364926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       414997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7695                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       830059                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7695                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              22518                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160154                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21782                       # Transaction distribution
system.membus.trans_dist::ReadExReq            160472                       # Transaction distribution
system.membus.trans_dist::ReadExResp           160472                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22518                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       547916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       547916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 547916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21961216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21961216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21961216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            182990                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  182990    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              182990                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1084449000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          967227500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst       646674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          646674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       646674                       # number of overall hits
system.cpu0.icache.overall_hits::total         646674                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8879                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8879                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8879                       # number of overall misses
system.cpu0.icache.overall_misses::total         8879                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    225332000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    225332000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    225332000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    225332000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       655553                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       655553                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       655553                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       655553                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.013544                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.013544                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.013544                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.013544                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25378.083117                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25378.083117                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25378.083117                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25378.083117                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8863                       # number of writebacks
system.cpu0.icache.writebacks::total             8863                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8879                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8879                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8879                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    216453000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    216453000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    216453000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    216453000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013544                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013544                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013544                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013544                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24378.083117                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24378.083117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24378.083117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24378.083117                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8863                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       646674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         646674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8879                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    225332000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    225332000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       655553                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       655553                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.013544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.013544                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25378.083117                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25378.083117                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8879                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    216453000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    216453000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013544                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013544                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24378.083117                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24378.083117                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999074                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             655553                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8879                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            73.831850                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999074                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          5253303                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         5253303                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1337597                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1337597                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1337597                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1337597                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       323768                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        323768                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       323768                       # number of overall misses
system.cpu0.dcache.overall_misses::total       323768                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  25058589000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  25058589000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  25058589000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  25058589000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1661365                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1661365                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1661365                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1661365                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.194881                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.194881                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.194881                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.194881                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77396.743965                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77396.743965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77396.743965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77396.743965                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       157130                       # number of writebacks
system.cpu0.dcache.writebacks::total           157130                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       152660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       152660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       152660                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       152660                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       171108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       171108                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       171108                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       171108                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  12656873000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12656873000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  12656873000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12656873000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.102992                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.102992                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102992                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102992                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73970.083222                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73970.083222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73970.083222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73970.083222                       # average overall mshr miss latency
system.cpu0.dcache.replacements                171091                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       337728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         337728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    413709000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    413709000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       354131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       354131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.046319                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046319                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25221.544839                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25221.544839                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    384583000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    384583000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.045461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.045461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23888.626623                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23888.626623                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       999869                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        999869                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       307365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       307365                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  24644880000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  24644880000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1307234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1307234                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.235126                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.235126                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80181.152701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80181.152701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152356                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152356                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       155009                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155009                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12272290000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12272290000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.118578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.118578                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79171.467463                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79171.467463                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999129                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1508704                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           171107                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.817313                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999129                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999946                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999946                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13462027                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13462027                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2429286                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2429286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2429286                       # number of overall hits
system.cpu1.icache.overall_hits::total        2429286                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        13695                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13695                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        13695                       # number of overall misses
system.cpu1.icache.overall_misses::total        13695                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    579687000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    579687000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    579687000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    579687000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2442981                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2442981                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2442981                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2442981                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005606                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005606                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005606                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005606                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42328.368018                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42328.368018                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42328.368018                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42328.368018                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        13679                       # number of writebacks
system.cpu1.icache.writebacks::total            13679                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        13695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        13695                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13695                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    565992000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    565992000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    565992000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    565992000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005606                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005606                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005606                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005606                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41328.368018                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41328.368018                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41328.368018                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41328.368018                       # average overall mshr miss latency
system.cpu1.icache.replacements                 13679                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2429286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2429286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        13695                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13695                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    579687000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    579687000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2442981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2442981                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005606                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42328.368018                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42328.368018                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        13695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    565992000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    565992000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005606                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005606                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41328.368018                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41328.368018                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999032                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2442981                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13695                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           178.384885                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999032                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999940                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19557543                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19557543                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5861470                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5861470                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5864408                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5864408                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       226443                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        226443                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       230896                       # number of overall misses
system.cpu1.dcache.overall_misses::total       230896                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   4938921498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4938921498                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   4938921498                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4938921498                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6087913                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6087913                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6095304                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6095304                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.037196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.037881                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037881                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 21810.881758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 21810.881758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 21390.242785                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 21390.242785                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          899                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.916667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        59374                       # number of writebacks
system.cpu1.dcache.writebacks::total            59374                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         8806                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8806                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         8806                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8806                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       217637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       217637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       221380                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       221380                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   4258996500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4258996500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   4584810000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4584810000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035749                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036320                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 19569.266715                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19569.266715                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 20710.136417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20710.136417                       # average overall mshr miss latency
system.cpu1.dcache.replacements                221364                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3983217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3983217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       163007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       163007                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2828160000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2828160000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4146224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4146224                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.039315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.039315                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 17349.929758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17349.929758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          372                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          372                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       162635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       162635                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   2646986000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2646986000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 16275.623328                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16275.623328                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1878253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1878253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        63436                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        63436                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   2110761498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2110761498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032671                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 33273.874425                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33273.874425                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8434                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        55002                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1612010500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1612010500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 29308.216065                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 29308.216065                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data         2938                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2938                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data         4453                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         4453                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.602490                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.602490                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data    325813500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    325813500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 87046.086027                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 87046.086027                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.998950                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6085788                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           221380                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            27.490234                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.998950                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999934                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         48983812                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        48983812                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18614                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              197834                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232072                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7377                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18614                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8247                       # number of overall hits
system.l2.overall_hits::.cpu1.data             197834                       # number of overall hits
system.l2.overall_hits::total                  232072                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1502                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            152494                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5448                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             23546                       # number of demand (read+write) misses
system.l2.demand_misses::total                 182990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1502                       # number of overall misses
system.l2.overall_misses::.cpu0.data           152494                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5448                       # number of overall misses
system.l2.overall_misses::.cpu1.data            23546                       # number of overall misses
system.l2.overall_misses::total                182990                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    121523500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  12134918500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    452740000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   2025845000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14735027000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    121523500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  12134918500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    452740000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   2025845000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14735027000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          171108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           13695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          221380                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               415062                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         171108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          13695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         221380                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              415062                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.169163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.891215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.397809                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.106360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.440874                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.169163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.891215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.397809                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.106360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.440874                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80907.789614                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79576.366939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83102.055800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86037.755882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80523.673425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80907.789614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79576.366939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83102.055800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86037.755882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80523.673425                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160154                       # number of writebacks
system.l2.writebacks::total                    160154                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       152494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        23546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            182990                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       152494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        23546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           182990                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    106503500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  10609988500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    398260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   1790385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12905137000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    106503500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  10609988500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    398260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   1790385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12905137000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.169163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.891215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.397809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.106360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.440874                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.169163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.891215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.397809                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.106360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.440874                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70907.789614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69576.432515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73102.055800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76037.755882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70523.728073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70907.789614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69576.432515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73102.055800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76037.755882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70523.728073                       # average overall mshr miss latency
system.l2.replacements                         187105                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       216504                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           216504                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       216504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       216504                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        22542                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            22542                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        22542                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        22542                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5154                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            44385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49539                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         149855                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          10617                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              160472                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11916706000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    916815500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12833521500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       155009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        55002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.966750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.193029                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.764112                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79521.577525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 86353.536781                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79973.587292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       149855                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        10617                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         160472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10418166000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    810645500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11228811500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.966750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.193029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.764112                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 69521.644256                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76353.536781                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69973.649609                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1502                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5448                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    121523500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    452740000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    574263500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        13695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.169163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.397809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.307876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80907.789614                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83102.055800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82627.841727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1502                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5448                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6950                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    106503500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    398260000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    504763500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.169163                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.397809                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.307876                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70907.789614                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73102.055800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72627.841727                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13460                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       153449                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            166909                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        12929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           15568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    218212500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   1109029500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1327242000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       166378                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        182477                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.163923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.077709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.085315                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82687.571050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 85778.443808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85254.496403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2639                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        12929                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    191822500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    979739500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1171562000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.163923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.077709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.085315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72687.571050                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75778.443808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75254.496403                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.941594                       # Cycle average of tags in use
system.l2.tags.total_refs                      827531                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    188129                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.398742                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.333435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       11.657789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      844.442512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       15.379511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      118.128347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.031576                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.824651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.015019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.115360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997990                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6828593                       # Number of tag accesses
system.l2.tags.data_accesses                  6828593                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         96128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       9759616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        348672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       1506944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11711360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        96128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       348672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        444800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10249856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10249856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         152494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          23546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              182990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160154                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160154                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6490095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        658921803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         23540638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101741529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             790694065                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6490095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     23540638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         30030733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      692020423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            692020423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      692020423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6490095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       658921803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        23540638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101741529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1482714488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    152477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5448.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     23339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000313520750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9964                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              514568                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      182990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160154                       # Number of write requests accepted
system.mem_ctrls.readBursts                    182990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160154                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    224                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12023                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1930624500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  913830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5357487000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10563.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29313.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   159928                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  145439                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                182990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160154                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  166147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        37498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    585.156755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   371.386436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   416.343471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7284     19.43%     19.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5694     15.18%     34.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2444      6.52%     41.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1820      4.85%     45.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1777      4.74%     50.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1073      2.86%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          969      2.58%     56.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          942      2.51%     58.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15495     41.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        37498                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.341931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.338544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.744766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           9727     97.62%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           134      1.34%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            56      0.56%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17      0.17%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.11%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            7      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.068145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.063225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.418954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9679     97.14%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      0.41%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              108      1.08%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              122      1.22%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9964                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11697024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10246592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11711360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10249856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       691.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    790.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    692.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14811432500                       # Total gap between requests
system.mem_ctrls.avgGap                      43163.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        96128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      9758528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       348672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      1493696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10246592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6490095.006286840886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 658848346.387216091156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 23540637.546105664223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 100847088.782775342464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 691800053.789308905602                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       152494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        23546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160154                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     44912250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   4317264750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    174395250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data    820914750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 367387257250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29901.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28311.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32010.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34864.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2293962.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            150304140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             79877160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           680791860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          426933360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1169045280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6230252190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        441085440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9178289430                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        619.673460                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1075180750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    494520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13241792750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            117460140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             62427750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           624157380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          408804300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1169045280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6014865720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        622463520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9019224090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.934142                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1539153500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    494520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12777820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            205051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       376658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        22542                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          202902                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210010                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22574                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       182477                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       513306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        41069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       664124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1245120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     21007168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1751936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17968256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41862848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          187105                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10249856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           602167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 594471     98.72%     98.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7696      1.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             602167                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          654075500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         332124890                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20564456                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         257189939                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13329977                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14811493500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
