
DAC_Only.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f44  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080051dc  080051dc  000151dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080051f4  080051f4  000151f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080051f8  080051f8  000151f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000038  24000000  080051fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f8  24000038  08005234  00020038  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000130  08005234  00020130  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  00020066  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000fb53  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000020da  00000000  00000000  0002fbfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000dc8  00000000  00000000  00031cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000aa0  00000000  00000000  00032aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000369c7  00000000  00000000  00033540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000112dc  00000000  00000000  00069f07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015eca4  00000000  00000000  0007b1e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  000039d4  00000000  00000000  001d9e88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000054  00000000  00000000  001dd85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000038 	.word	0x24000038
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080051c4 	.word	0x080051c4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400003c 	.word	0x2400003c
 80002d4:	080051c4 	.word	0x080051c4

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002de:	f000 fb1d 	bl	800091c <HAL_Init>

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80002e2:	f000 f93f 	bl	8000564 <MPU_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e6:	f000 f81b 	bl	8000320 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ea:	f000 f921 	bl	8000530 <MX_GPIO_Init>
  MX_DMA_Init();
 80002ee:	f000 f8ff 	bl	80004f0 <MX_DMA_Init>
  MX_DAC1_Init();
 80002f2:	f000 f87f 	bl	80003f4 <MX_DAC1_Init>
  MX_TIM2_Init();
 80002f6:	f000 f8af 	bl	8000458 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80002fa:	4806      	ldr	r0, [pc, #24]	; (8000314 <main+0x3c>)
 80002fc:	f004 faa4 	bl	8004848 <HAL_TIM_Base_Start>

  HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, DAC_OUT, 10, DAC_ALIGN_12B_R);
 8000300:	2300      	movs	r3, #0
 8000302:	9300      	str	r3, [sp, #0]
 8000304:	230a      	movs	r3, #10
 8000306:	4a04      	ldr	r2, [pc, #16]	; (8000318 <main+0x40>)
 8000308:	2100      	movs	r1, #0
 800030a:	4804      	ldr	r0, [pc, #16]	; (800031c <main+0x44>)
 800030c:	f000 fd4e 	bl	8000dac <HAL_DAC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000310:	e7fe      	b.n	8000310 <main+0x38>
 8000312:	bf00      	nop
 8000314:	240000e0 	.word	0x240000e0
 8000318:	24000000 	.word	0x24000000
 800031c:	24000054 	.word	0x24000054

08000320 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b09c      	sub	sp, #112	; 0x70
 8000324:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800032a:	224c      	movs	r2, #76	; 0x4c
 800032c:	2100      	movs	r1, #0
 800032e:	4618      	mov	r0, r3
 8000330:	f004 ff1c 	bl	800516c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	2220      	movs	r2, #32
 8000338:	2100      	movs	r1, #0
 800033a:	4618      	mov	r0, r3
 800033c:	f004 ff16 	bl	800516c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000340:	2002      	movs	r0, #2
 8000342:	f003 fa65 	bl	8003810 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000346:	2300      	movs	r3, #0
 8000348:	603b      	str	r3, [r7, #0]
 800034a:	4b28      	ldr	r3, [pc, #160]	; (80003ec <SystemClock_Config+0xcc>)
 800034c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800034e:	4a27      	ldr	r2, [pc, #156]	; (80003ec <SystemClock_Config+0xcc>)
 8000350:	f023 0301 	bic.w	r3, r3, #1
 8000354:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000356:	4b25      	ldr	r3, [pc, #148]	; (80003ec <SystemClock_Config+0xcc>)
 8000358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800035a:	f003 0301 	and.w	r3, r3, #1
 800035e:	603b      	str	r3, [r7, #0]
 8000360:	4b23      	ldr	r3, [pc, #140]	; (80003f0 <SystemClock_Config+0xd0>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000368:	4a21      	ldr	r2, [pc, #132]	; (80003f0 <SystemClock_Config+0xd0>)
 800036a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800036e:	6193      	str	r3, [r2, #24]
 8000370:	4b1f      	ldr	r3, [pc, #124]	; (80003f0 <SystemClock_Config+0xd0>)
 8000372:	699b      	ldr	r3, [r3, #24]
 8000374:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000378:	603b      	str	r3, [r7, #0]
 800037a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800037c:	bf00      	nop
 800037e:	4b1c      	ldr	r3, [pc, #112]	; (80003f0 <SystemClock_Config+0xd0>)
 8000380:	699b      	ldr	r3, [r3, #24]
 8000382:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000386:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800038a:	d1f8      	bne.n	800037e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038c:	2302      	movs	r3, #2
 800038e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000390:	2301      	movs	r3, #1
 8000392:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000394:	2340      	movs	r3, #64	; 0x40
 8000396:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000398:	2300      	movs	r3, #0
 800039a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80003a0:	4618      	mov	r0, r3
 80003a2:	f003 fa6f 	bl	8003884 <HAL_RCC_OscConfig>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80003ac:	f000 f906 	bl	80005bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b0:	233f      	movs	r3, #63	; 0x3f
 80003b2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b4:	2300      	movs	r3, #0
 80003b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80003b8:	2300      	movs	r3, #0
 80003ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80003c4:	2300      	movs	r3, #0
 80003c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80003c8:	2300      	movs	r3, #0
 80003ca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80003cc:	2300      	movs	r3, #0
 80003ce:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003d0:	1d3b      	adds	r3, r7, #4
 80003d2:	2101      	movs	r1, #1
 80003d4:	4618      	mov	r0, r3
 80003d6:	f003 feaf 	bl	8004138 <HAL_RCC_ClockConfig>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d001      	beq.n	80003e4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80003e0:	f000 f8ec 	bl	80005bc <Error_Handler>
  }
}
 80003e4:	bf00      	nop
 80003e6:	3770      	adds	r7, #112	; 0x70
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	58000400 	.word	0x58000400
 80003f0:	58024800 	.word	0x58024800

080003f4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b08a      	sub	sp, #40	; 0x28
 80003f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80003fa:	1d3b      	adds	r3, r7, #4
 80003fc:	2224      	movs	r2, #36	; 0x24
 80003fe:	2100      	movs	r1, #0
 8000400:	4618      	mov	r0, r3
 8000402:	f004 feb3 	bl	800516c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000406:	4b12      	ldr	r3, [pc, #72]	; (8000450 <MX_DAC1_Init+0x5c>)
 8000408:	4a12      	ldr	r2, [pc, #72]	; (8000454 <MX_DAC1_Init+0x60>)
 800040a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800040c:	4810      	ldr	r0, [pc, #64]	; (8000450 <MX_DAC1_Init+0x5c>)
 800040e:	f000 fcab 	bl	8000d68 <HAL_DAC_Init>
 8000412:	4603      	mov	r3, r0
 8000414:	2b00      	cmp	r3, #0
 8000416:	d001      	beq.n	800041c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000418:	f000 f8d0 	bl	80005bc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800041c:	2300      	movs	r3, #0
 800041e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000420:	230a      	movs	r3, #10
 8000422:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000424:	2300      	movs	r3, #0
 8000426:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000428:	2301      	movs	r3, #1
 800042a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800042c:	2300      	movs	r3, #0
 800042e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000430:	1d3b      	adds	r3, r7, #4
 8000432:	2200      	movs	r2, #0
 8000434:	4619      	mov	r1, r3
 8000436:	4806      	ldr	r0, [pc, #24]	; (8000450 <MX_DAC1_Init+0x5c>)
 8000438:	f000 fd96 	bl	8000f68 <HAL_DAC_ConfigChannel>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000442:	f000 f8bb 	bl	80005bc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000446:	bf00      	nop
 8000448:	3728      	adds	r7, #40	; 0x28
 800044a:	46bd      	mov	sp, r7
 800044c:	bd80      	pop	{r7, pc}
 800044e:	bf00      	nop
 8000450:	24000054 	.word	0x24000054
 8000454:	40007400 	.word	0x40007400

08000458 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b088      	sub	sp, #32
 800045c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800045e:	f107 0310 	add.w	r3, r7, #16
 8000462:	2200      	movs	r2, #0
 8000464:	601a      	str	r2, [r3, #0]
 8000466:	605a      	str	r2, [r3, #4]
 8000468:	609a      	str	r2, [r3, #8]
 800046a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	605a      	str	r2, [r3, #4]
 8000474:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000476:	4b1d      	ldr	r3, [pc, #116]	; (80004ec <MX_TIM2_Init+0x94>)
 8000478:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800047c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 800047e:	4b1b      	ldr	r3, [pc, #108]	; (80004ec <MX_TIM2_Init+0x94>)
 8000480:	223f      	movs	r2, #63	; 0x3f
 8000482:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000484:	4b19      	ldr	r3, [pc, #100]	; (80004ec <MX_TIM2_Init+0x94>)
 8000486:	2200      	movs	r2, #0
 8000488:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800048a:	4b18      	ldr	r3, [pc, #96]	; (80004ec <MX_TIM2_Init+0x94>)
 800048c:	2263      	movs	r2, #99	; 0x63
 800048e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000490:	4b16      	ldr	r3, [pc, #88]	; (80004ec <MX_TIM2_Init+0x94>)
 8000492:	2200      	movs	r2, #0
 8000494:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000496:	4b15      	ldr	r3, [pc, #84]	; (80004ec <MX_TIM2_Init+0x94>)
 8000498:	2200      	movs	r2, #0
 800049a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800049c:	4813      	ldr	r0, [pc, #76]	; (80004ec <MX_TIM2_Init+0x94>)
 800049e:	f004 f97b 	bl	8004798 <HAL_TIM_Base_Init>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80004a8:	f000 f888 	bl	80005bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004b0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004b2:	f107 0310 	add.w	r3, r7, #16
 80004b6:	4619      	mov	r1, r3
 80004b8:	480c      	ldr	r0, [pc, #48]	; (80004ec <MX_TIM2_Init+0x94>)
 80004ba:	f004 fb3d 	bl	8004b38 <HAL_TIM_ConfigClockSource>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80004c4:	f000 f87a 	bl	80005bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80004c8:	2320      	movs	r3, #32
 80004ca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004cc:	2300      	movs	r3, #0
 80004ce:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004d0:	1d3b      	adds	r3, r7, #4
 80004d2:	4619      	mov	r1, r3
 80004d4:	4805      	ldr	r0, [pc, #20]	; (80004ec <MX_TIM2_Init+0x94>)
 80004d6:	f004 fd9d 	bl	8005014 <HAL_TIMEx_MasterConfigSynchronization>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80004e0:	f000 f86c 	bl	80005bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004e4:	bf00      	nop
 80004e6:	3720      	adds	r7, #32
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	240000e0 	.word	0x240000e0

080004f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004f6:	4b0d      	ldr	r3, [pc, #52]	; (800052c <MX_DMA_Init+0x3c>)
 80004f8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80004fc:	4a0b      	ldr	r2, [pc, #44]	; (800052c <MX_DMA_Init+0x3c>)
 80004fe:	f043 0301 	orr.w	r3, r3, #1
 8000502:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000506:	4b09      	ldr	r3, [pc, #36]	; (800052c <MX_DMA_Init+0x3c>)
 8000508:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800050c:	f003 0301 	and.w	r3, r3, #1
 8000510:	607b      	str	r3, [r7, #4]
 8000512:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000514:	2200      	movs	r2, #0
 8000516:	2100      	movs	r1, #0
 8000518:	2010      	movs	r0, #16
 800051a:	f000 fb78 	bl	8000c0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800051e:	2010      	movs	r0, #16
 8000520:	f000 fb8f 	bl	8000c42 <HAL_NVIC_EnableIRQ>

}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	58024400 	.word	0x58024400

08000530 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000536:	4b0a      	ldr	r3, [pc, #40]	; (8000560 <MX_GPIO_Init+0x30>)
 8000538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800053c:	4a08      	ldr	r2, [pc, #32]	; (8000560 <MX_GPIO_Init+0x30>)
 800053e:	f043 0301 	orr.w	r3, r3, #1
 8000542:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000546:	4b06      	ldr	r3, [pc, #24]	; (8000560 <MX_GPIO_Init+0x30>)
 8000548:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800054c:	f003 0301 	and.w	r3, r3, #1
 8000550:	607b      	str	r3, [r7, #4]
 8000552:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr
 8000560:	58024400 	.word	0x58024400

08000564 <MPU_Config>:
/* USER CODE END 4 */

/* MPU Configuration */

void MPU_Config(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800056a:	463b      	mov	r3, r7
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000576:	f000 fb7f 	bl	8000c78 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800057a:	2301      	movs	r3, #1
 800057c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800057e:	2300      	movs	r3, #0
 8000580:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000582:	2300      	movs	r3, #0
 8000584:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000586:	231f      	movs	r3, #31
 8000588:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800058a:	2387      	movs	r3, #135	; 0x87
 800058c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800058e:	2300      	movs	r3, #0
 8000590:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000592:	2300      	movs	r3, #0
 8000594:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000596:	2301      	movs	r3, #1
 8000598:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800059a:	2301      	movs	r3, #1
 800059c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800059e:	2300      	movs	r3, #0
 80005a0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80005a2:	2300      	movs	r3, #0
 80005a4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80005a6:	463b      	mov	r3, r7
 80005a8:	4618      	mov	r0, r3
 80005aa:	f000 fb9d 	bl	8000ce8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80005ae:	2004      	movs	r0, #4
 80005b0:	f000 fb7a 	bl	8000ca8 <HAL_MPU_Enable>

}
 80005b4:	bf00      	nop
 80005b6:	3710      	adds	r7, #16
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c0:	b672      	cpsid	i
}
 80005c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c4:	e7fe      	b.n	80005c4 <Error_Handler+0x8>
	...

080005c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ce:	4b0a      	ldr	r3, [pc, #40]	; (80005f8 <HAL_MspInit+0x30>)
 80005d0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80005d4:	4a08      	ldr	r2, [pc, #32]	; (80005f8 <HAL_MspInit+0x30>)
 80005d6:	f043 0302 	orr.w	r3, r3, #2
 80005da:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80005de:	4b06      	ldr	r3, [pc, #24]	; (80005f8 <HAL_MspInit+0x30>)
 80005e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80005e4:	f003 0302 	and.w	r3, r3, #2
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ec:	bf00      	nop
 80005ee:	370c      	adds	r7, #12
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	58024400 	.word	0x58024400

080005fc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b08a      	sub	sp, #40	; 0x28
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000604:	f107 0314 	add.w	r3, r7, #20
 8000608:	2200      	movs	r2, #0
 800060a:	601a      	str	r2, [r3, #0]
 800060c:	605a      	str	r2, [r3, #4]
 800060e:	609a      	str	r2, [r3, #8]
 8000610:	60da      	str	r2, [r3, #12]
 8000612:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a30      	ldr	r2, [pc, #192]	; (80006dc <HAL_DAC_MspInit+0xe0>)
 800061a:	4293      	cmp	r3, r2
 800061c:	d159      	bne.n	80006d2 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800061e:	4b30      	ldr	r3, [pc, #192]	; (80006e0 <HAL_DAC_MspInit+0xe4>)
 8000620:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000624:	4a2e      	ldr	r2, [pc, #184]	; (80006e0 <HAL_DAC_MspInit+0xe4>)
 8000626:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800062a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800062e:	4b2c      	ldr	r3, [pc, #176]	; (80006e0 <HAL_DAC_MspInit+0xe4>)
 8000630:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000634:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000638:	613b      	str	r3, [r7, #16]
 800063a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800063c:	4b28      	ldr	r3, [pc, #160]	; (80006e0 <HAL_DAC_MspInit+0xe4>)
 800063e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000642:	4a27      	ldr	r2, [pc, #156]	; (80006e0 <HAL_DAC_MspInit+0xe4>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800064c:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <HAL_DAC_MspInit+0xe4>)
 800064e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800065a:	2310      	movs	r3, #16
 800065c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800065e:	2303      	movs	r3, #3
 8000660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000662:	2300      	movs	r3, #0
 8000664:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000666:	f107 0314 	add.w	r3, r7, #20
 800066a:	4619      	mov	r1, r3
 800066c:	481d      	ldr	r0, [pc, #116]	; (80006e4 <HAL_DAC_MspInit+0xe8>)
 800066e:	f002 ff1f 	bl	80034b0 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream5;
 8000672:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 8000674:	4a1d      	ldr	r2, [pc, #116]	; (80006ec <HAL_DAC_MspInit+0xf0>)
 8000676:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8000678:	4b1b      	ldr	r3, [pc, #108]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 800067a:	2243      	movs	r2, #67	; 0x43
 800067c:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800067e:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 8000680:	2240      	movs	r2, #64	; 0x40
 8000682:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000684:	4b18      	ldr	r3, [pc, #96]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800068a:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 800068c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000690:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000692:	4b15      	ldr	r3, [pc, #84]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 8000694:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000698:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800069a:	4b13      	ldr	r3, [pc, #76]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 800069c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006a0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80006a2:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 80006a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80006a8:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80006aa:	4b0f      	ldr	r3, [pc, #60]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006b0:	4b0d      	ldr	r3, [pc, #52]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80006b6:	480c      	ldr	r0, [pc, #48]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 80006b8:	f000 fe22 	bl	8001300 <HAL_DMA_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 80006c2:	f7ff ff7b 	bl	80005bc <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4a07      	ldr	r2, [pc, #28]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	4a06      	ldr	r2, [pc, #24]	; (80006e8 <HAL_DAC_MspInit+0xec>)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80006d2:	bf00      	nop
 80006d4:	3728      	adds	r7, #40	; 0x28
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40007400 	.word	0x40007400
 80006e0:	58024400 	.word	0x58024400
 80006e4:	58020000 	.word	0x58020000
 80006e8:	24000068 	.word	0x24000068
 80006ec:	40020088 	.word	0x40020088

080006f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000700:	d116      	bne.n	8000730 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000702:	4b0d      	ldr	r3, [pc, #52]	; (8000738 <HAL_TIM_Base_MspInit+0x48>)
 8000704:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000708:	4a0b      	ldr	r2, [pc, #44]	; (8000738 <HAL_TIM_Base_MspInit+0x48>)
 800070a:	f043 0301 	orr.w	r3, r3, #1
 800070e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000712:	4b09      	ldr	r3, [pc, #36]	; (8000738 <HAL_TIM_Base_MspInit+0x48>)
 8000714:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000718:	f003 0301 	and.w	r3, r3, #1
 800071c:	60fb      	str	r3, [r7, #12]
 800071e:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000720:	2200      	movs	r2, #0
 8000722:	2100      	movs	r1, #0
 8000724:	201c      	movs	r0, #28
 8000726:	f000 fa72 	bl	8000c0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800072a:	201c      	movs	r0, #28
 800072c:	f000 fa89 	bl	8000c42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000730:	bf00      	nop
 8000732:	3710      	adds	r7, #16
 8000734:	46bd      	mov	sp, r7
 8000736:	bd80      	pop	{r7, pc}
 8000738:	58024400 	.word	0x58024400

0800073c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000740:	e7fe      	b.n	8000740 <NMI_Handler+0x4>

08000742 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000746:	e7fe      	b.n	8000746 <HardFault_Handler+0x4>

08000748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800074c:	e7fe      	b.n	800074c <MemManage_Handler+0x4>

0800074e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000752:	e7fe      	b.n	8000752 <BusFault_Handler+0x4>

08000754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000758:	e7fe      	b.n	8000758 <UsageFault_Handler+0x4>

0800075a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800075a:	b480      	push	{r7}
 800075c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800075e:	bf00      	nop
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr

08000768 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800076c:	bf00      	nop
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr

08000776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000782:	4770      	bx	lr

08000784 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000788:	f000 f93a 	bl	8000a00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800078c:	bf00      	nop
 800078e:	bd80      	pop	{r7, pc}

08000790 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8000794:	4802      	ldr	r0, [pc, #8]	; (80007a0 <DMA1_Stream5_IRQHandler+0x10>)
 8000796:	f001 fb79 	bl	8001e8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800079a:	bf00      	nop
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	24000068 	.word	0x24000068

080007a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80007a8:	4802      	ldr	r0, [pc, #8]	; (80007b4 <TIM2_IRQHandler+0x10>)
 80007aa:	f004 f8bd 	bl	8004928 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	240000e0 	.word	0x240000e0

080007b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80007bc:	4b37      	ldr	r3, [pc, #220]	; (800089c <SystemInit+0xe4>)
 80007be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007c2:	4a36      	ldr	r2, [pc, #216]	; (800089c <SystemInit+0xe4>)
 80007c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80007cc:	4b34      	ldr	r3, [pc, #208]	; (80008a0 <SystemInit+0xe8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f003 030f 	and.w	r3, r3, #15
 80007d4:	2b06      	cmp	r3, #6
 80007d6:	d807      	bhi.n	80007e8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80007d8:	4b31      	ldr	r3, [pc, #196]	; (80008a0 <SystemInit+0xe8>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	f023 030f 	bic.w	r3, r3, #15
 80007e0:	4a2f      	ldr	r2, [pc, #188]	; (80008a0 <SystemInit+0xe8>)
 80007e2:	f043 0307 	orr.w	r3, r3, #7
 80007e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80007e8:	4b2e      	ldr	r3, [pc, #184]	; (80008a4 <SystemInit+0xec>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a2d      	ldr	r2, [pc, #180]	; (80008a4 <SystemInit+0xec>)
 80007ee:	f043 0301 	orr.w	r3, r3, #1
 80007f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80007f4:	4b2b      	ldr	r3, [pc, #172]	; (80008a4 <SystemInit+0xec>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80007fa:	4b2a      	ldr	r3, [pc, #168]	; (80008a4 <SystemInit+0xec>)
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	4929      	ldr	r1, [pc, #164]	; (80008a4 <SystemInit+0xec>)
 8000800:	4b29      	ldr	r3, [pc, #164]	; (80008a8 <SystemInit+0xf0>)
 8000802:	4013      	ands	r3, r2
 8000804:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000806:	4b26      	ldr	r3, [pc, #152]	; (80008a0 <SystemInit+0xe8>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f003 0308 	and.w	r3, r3, #8
 800080e:	2b00      	cmp	r3, #0
 8000810:	d007      	beq.n	8000822 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000812:	4b23      	ldr	r3, [pc, #140]	; (80008a0 <SystemInit+0xe8>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f023 030f 	bic.w	r3, r3, #15
 800081a:	4a21      	ldr	r2, [pc, #132]	; (80008a0 <SystemInit+0xe8>)
 800081c:	f043 0307 	orr.w	r3, r3, #7
 8000820:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000822:	4b20      	ldr	r3, [pc, #128]	; (80008a4 <SystemInit+0xec>)
 8000824:	2200      	movs	r2, #0
 8000826:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000828:	4b1e      	ldr	r3, [pc, #120]	; (80008a4 <SystemInit+0xec>)
 800082a:	2200      	movs	r2, #0
 800082c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800082e:	4b1d      	ldr	r3, [pc, #116]	; (80008a4 <SystemInit+0xec>)
 8000830:	2200      	movs	r2, #0
 8000832:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000834:	4b1b      	ldr	r3, [pc, #108]	; (80008a4 <SystemInit+0xec>)
 8000836:	4a1d      	ldr	r2, [pc, #116]	; (80008ac <SystemInit+0xf4>)
 8000838:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800083a:	4b1a      	ldr	r3, [pc, #104]	; (80008a4 <SystemInit+0xec>)
 800083c:	4a1c      	ldr	r2, [pc, #112]	; (80008b0 <SystemInit+0xf8>)
 800083e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000840:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <SystemInit+0xec>)
 8000842:	4a1c      	ldr	r2, [pc, #112]	; (80008b4 <SystemInit+0xfc>)
 8000844:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000846:	4b17      	ldr	r3, [pc, #92]	; (80008a4 <SystemInit+0xec>)
 8000848:	2200      	movs	r2, #0
 800084a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800084c:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <SystemInit+0xec>)
 800084e:	4a19      	ldr	r2, [pc, #100]	; (80008b4 <SystemInit+0xfc>)
 8000850:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000852:	4b14      	ldr	r3, [pc, #80]	; (80008a4 <SystemInit+0xec>)
 8000854:	2200      	movs	r2, #0
 8000856:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000858:	4b12      	ldr	r3, [pc, #72]	; (80008a4 <SystemInit+0xec>)
 800085a:	4a16      	ldr	r2, [pc, #88]	; (80008b4 <SystemInit+0xfc>)
 800085c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800085e:	4b11      	ldr	r3, [pc, #68]	; (80008a4 <SystemInit+0xec>)
 8000860:	2200      	movs	r2, #0
 8000862:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000864:	4b0f      	ldr	r3, [pc, #60]	; (80008a4 <SystemInit+0xec>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a0e      	ldr	r2, [pc, #56]	; (80008a4 <SystemInit+0xec>)
 800086a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800086e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000870:	4b0c      	ldr	r3, [pc, #48]	; (80008a4 <SystemInit+0xec>)
 8000872:	2200      	movs	r2, #0
 8000874:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <SystemInit+0x100>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	4b10      	ldr	r3, [pc, #64]	; (80008bc <SystemInit+0x104>)
 800087c:	4013      	ands	r3, r2
 800087e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000882:	d202      	bcs.n	800088a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000884:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <SystemInit+0x108>)
 8000886:	2201      	movs	r2, #1
 8000888:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800088a:	4b0e      	ldr	r3, [pc, #56]	; (80008c4 <SystemInit+0x10c>)
 800088c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000890:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	e000ed00 	.word	0xe000ed00
 80008a0:	52002000 	.word	0x52002000
 80008a4:	58024400 	.word	0x58024400
 80008a8:	eaf6ed7f 	.word	0xeaf6ed7f
 80008ac:	02020200 	.word	0x02020200
 80008b0:	01ff0000 	.word	0x01ff0000
 80008b4:	01010280 	.word	0x01010280
 80008b8:	5c001000 	.word	0x5c001000
 80008bc:	ffff0000 	.word	0xffff0000
 80008c0:	51008108 	.word	0x51008108
 80008c4:	52004000 	.word	0x52004000

080008c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80008c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000900 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80008cc:	f7ff ff74 	bl	80007b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008d0:	480c      	ldr	r0, [pc, #48]	; (8000904 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80008d2:	490d      	ldr	r1, [pc, #52]	; (8000908 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80008d4:	4a0d      	ldr	r2, [pc, #52]	; (800090c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80008d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008d8:	e002      	b.n	80008e0 <LoopCopyDataInit>

080008da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008de:	3304      	adds	r3, #4

080008e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008e4:	d3f9      	bcc.n	80008da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008e6:	4a0a      	ldr	r2, [pc, #40]	; (8000910 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80008e8:	4c0a      	ldr	r4, [pc, #40]	; (8000914 <LoopFillZerobss+0x22>)
  movs r3, #0
 80008ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008ec:	e001      	b.n	80008f2 <LoopFillZerobss>

080008ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008f0:	3204      	adds	r2, #4

080008f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008f4:	d3fb      	bcc.n	80008ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008f6:	f004 fc41 	bl	800517c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008fa:	f7ff fced 	bl	80002d8 <main>
  bx  lr
 80008fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000900:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000904:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000908:	24000038 	.word	0x24000038
  ldr r2, =_sidata
 800090c:	080051fc 	.word	0x080051fc
  ldr r2, =_sbss
 8000910:	24000038 	.word	0x24000038
  ldr r4, =_ebss
 8000914:	24000130 	.word	0x24000130

08000918 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000918:	e7fe      	b.n	8000918 <ADC3_IRQHandler>
	...

0800091c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000922:	2003      	movs	r0, #3
 8000924:	f000 f968 	bl	8000bf8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000928:	f003 fdbc 	bl	80044a4 <HAL_RCC_GetSysClockFreq>
 800092c:	4602      	mov	r2, r0
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <HAL_Init+0x68>)
 8000930:	699b      	ldr	r3, [r3, #24]
 8000932:	0a1b      	lsrs	r3, r3, #8
 8000934:	f003 030f 	and.w	r3, r3, #15
 8000938:	4913      	ldr	r1, [pc, #76]	; (8000988 <HAL_Init+0x6c>)
 800093a:	5ccb      	ldrb	r3, [r1, r3]
 800093c:	f003 031f 	and.w	r3, r3, #31
 8000940:	fa22 f303 	lsr.w	r3, r2, r3
 8000944:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000946:	4b0f      	ldr	r3, [pc, #60]	; (8000984 <HAL_Init+0x68>)
 8000948:	699b      	ldr	r3, [r3, #24]
 800094a:	f003 030f 	and.w	r3, r3, #15
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <HAL_Init+0x6c>)
 8000950:	5cd3      	ldrb	r3, [r2, r3]
 8000952:	f003 031f 	and.w	r3, r3, #31
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	fa22 f303 	lsr.w	r3, r2, r3
 800095c:	4a0b      	ldr	r2, [pc, #44]	; (800098c <HAL_Init+0x70>)
 800095e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000960:	4a0b      	ldr	r2, [pc, #44]	; (8000990 <HAL_Init+0x74>)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000966:	200f      	movs	r0, #15
 8000968:	f000 f814 	bl	8000994 <HAL_InitTick>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000972:	2301      	movs	r3, #1
 8000974:	e002      	b.n	800097c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000976:	f7ff fe27 	bl	80005c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800097a:	2300      	movs	r3, #0
}
 800097c:	4618      	mov	r0, r3
 800097e:	3708      	adds	r7, #8
 8000980:	46bd      	mov	sp, r7
 8000982:	bd80      	pop	{r7, pc}
 8000984:	58024400 	.word	0x58024400
 8000988:	080051dc 	.word	0x080051dc
 800098c:	2400002c 	.word	0x2400002c
 8000990:	24000028 	.word	0x24000028

08000994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800099c:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <HAL_InitTick+0x60>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d101      	bne.n	80009a8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80009a4:	2301      	movs	r3, #1
 80009a6:	e021      	b.n	80009ec <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80009a8:	4b13      	ldr	r3, [pc, #76]	; (80009f8 <HAL_InitTick+0x64>)
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <HAL_InitTick+0x60>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	4619      	mov	r1, r3
 80009b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80009be:	4618      	mov	r0, r3
 80009c0:	f000 f94d 	bl	8000c5e <HAL_SYSTICK_Config>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80009ca:	2301      	movs	r3, #1
 80009cc:	e00e      	b.n	80009ec <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	2b0f      	cmp	r3, #15
 80009d2:	d80a      	bhi.n	80009ea <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d4:	2200      	movs	r2, #0
 80009d6:	6879      	ldr	r1, [r7, #4]
 80009d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009dc:	f000 f917 	bl	8000c0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009e0:	4a06      	ldr	r2, [pc, #24]	; (80009fc <HAL_InitTick+0x68>)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009e6:	2300      	movs	r3, #0
 80009e8:	e000      	b.n	80009ec <HAL_InitTick+0x58>
    return HAL_ERROR;
 80009ea:	2301      	movs	r3, #1
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3708      	adds	r7, #8
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	24000034 	.word	0x24000034
 80009f8:	24000028 	.word	0x24000028
 80009fc:	24000030 	.word	0x24000030

08000a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a04:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_IncTick+0x20>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <HAL_IncTick+0x24>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	4a04      	ldr	r2, [pc, #16]	; (8000a24 <HAL_IncTick+0x24>)
 8000a12:	6013      	str	r3, [r2, #0]
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	24000034 	.word	0x24000034
 8000a24:	2400012c 	.word	0x2400012c

08000a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <HAL_GetTick+0x14>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	2400012c 	.word	0x2400012c

08000a40 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a44:	4b03      	ldr	r3, [pc, #12]	; (8000a54 <HAL_GetREVID+0x14>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	0c1b      	lsrs	r3, r3, #16
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr
 8000a54:	5c001000 	.word	0x5c001000

08000a58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	f003 0307 	and.w	r3, r3, #7
 8000a66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a68:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <__NVIC_SetPriorityGrouping+0x40>)
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a6e:	68ba      	ldr	r2, [r7, #8]
 8000a70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a74:	4013      	ands	r3, r2
 8000a76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <__NVIC_SetPriorityGrouping+0x44>)
 8000a82:	4313      	orrs	r3, r2
 8000a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a86:	4a04      	ldr	r2, [pc, #16]	; (8000a98 <__NVIC_SetPriorityGrouping+0x40>)
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	60d3      	str	r3, [r2, #12]
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	e000ed00 	.word	0xe000ed00
 8000a9c:	05fa0000 	.word	0x05fa0000

08000aa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa4:	4b04      	ldr	r3, [pc, #16]	; (8000ab8 <__NVIC_GetPriorityGrouping+0x18>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	0a1b      	lsrs	r3, r3, #8
 8000aaa:	f003 0307 	and.w	r3, r3, #7
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ac6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	db0b      	blt.n	8000ae6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ace:	88fb      	ldrh	r3, [r7, #6]
 8000ad0:	f003 021f 	and.w	r2, r3, #31
 8000ad4:	4907      	ldr	r1, [pc, #28]	; (8000af4 <__NVIC_EnableIRQ+0x38>)
 8000ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ada:	095b      	lsrs	r3, r3, #5
 8000adc:	2001      	movs	r0, #1
 8000ade:	fa00 f202 	lsl.w	r2, r0, r2
 8000ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	e000e100 	.word	0xe000e100

08000af8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	6039      	str	r1, [r7, #0]
 8000b02:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000b04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	db0a      	blt.n	8000b22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	490c      	ldr	r1, [pc, #48]	; (8000b44 <__NVIC_SetPriority+0x4c>)
 8000b12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b16:	0112      	lsls	r2, r2, #4
 8000b18:	b2d2      	uxtb	r2, r2
 8000b1a:	440b      	add	r3, r1
 8000b1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b20:	e00a      	b.n	8000b38 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	b2da      	uxtb	r2, r3
 8000b26:	4908      	ldr	r1, [pc, #32]	; (8000b48 <__NVIC_SetPriority+0x50>)
 8000b28:	88fb      	ldrh	r3, [r7, #6]
 8000b2a:	f003 030f 	and.w	r3, r3, #15
 8000b2e:	3b04      	subs	r3, #4
 8000b30:	0112      	lsls	r2, r2, #4
 8000b32:	b2d2      	uxtb	r2, r2
 8000b34:	440b      	add	r3, r1
 8000b36:	761a      	strb	r2, [r3, #24]
}
 8000b38:	bf00      	nop
 8000b3a:	370c      	adds	r7, #12
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b42:	4770      	bx	lr
 8000b44:	e000e100 	.word	0xe000e100
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b089      	sub	sp, #36	; 0x24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	f003 0307 	and.w	r3, r3, #7
 8000b5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b60:	69fb      	ldr	r3, [r7, #28]
 8000b62:	f1c3 0307 	rsb	r3, r3, #7
 8000b66:	2b04      	cmp	r3, #4
 8000b68:	bf28      	it	cs
 8000b6a:	2304      	movcs	r3, #4
 8000b6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b6e:	69fb      	ldr	r3, [r7, #28]
 8000b70:	3304      	adds	r3, #4
 8000b72:	2b06      	cmp	r3, #6
 8000b74:	d902      	bls.n	8000b7c <NVIC_EncodePriority+0x30>
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	3b03      	subs	r3, #3
 8000b7a:	e000      	b.n	8000b7e <NVIC_EncodePriority+0x32>
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b80:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000b84:	69bb      	ldr	r3, [r7, #24]
 8000b86:	fa02 f303 	lsl.w	r3, r2, r3
 8000b8a:	43da      	mvns	r2, r3
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	401a      	ands	r2, r3
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b94:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9e:	43d9      	mvns	r1, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba4:	4313      	orrs	r3, r2
         );
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	3724      	adds	r7, #36	; 0x24
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
	...

08000bb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	3b01      	subs	r3, #1
 8000bc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bc4:	d301      	bcc.n	8000bca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e00f      	b.n	8000bea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bca:	4a0a      	ldr	r2, [pc, #40]	; (8000bf4 <SysTick_Config+0x40>)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3b01      	subs	r3, #1
 8000bd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bd2:	210f      	movs	r1, #15
 8000bd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bd8:	f7ff ff8e 	bl	8000af8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bdc:	4b05      	ldr	r3, [pc, #20]	; (8000bf4 <SysTick_Config+0x40>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000be2:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <SysTick_Config+0x40>)
 8000be4:	2207      	movs	r2, #7
 8000be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	3708      	adds	r7, #8
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	e000e010 	.word	0xe000e010

08000bf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	f7ff ff29 	bl	8000a58 <__NVIC_SetPriorityGrouping>
}
 8000c06:	bf00      	nop
 8000c08:	3708      	adds	r7, #8
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b086      	sub	sp, #24
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	4603      	mov	r3, r0
 8000c16:	60b9      	str	r1, [r7, #8]
 8000c18:	607a      	str	r2, [r7, #4]
 8000c1a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c1c:	f7ff ff40 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 8000c20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c22:	687a      	ldr	r2, [r7, #4]
 8000c24:	68b9      	ldr	r1, [r7, #8]
 8000c26:	6978      	ldr	r0, [r7, #20]
 8000c28:	f7ff ff90 	bl	8000b4c <NVIC_EncodePriority>
 8000c2c:	4602      	mov	r2, r0
 8000c2e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c32:	4611      	mov	r1, r2
 8000c34:	4618      	mov	r0, r3
 8000c36:	f7ff ff5f 	bl	8000af8 <__NVIC_SetPriority>
}
 8000c3a:	bf00      	nop
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b082      	sub	sp, #8
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	4603      	mov	r3, r0
 8000c4a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c50:	4618      	mov	r0, r3
 8000c52:	f7ff ff33 	bl	8000abc <__NVIC_EnableIRQ>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b082      	sub	sp, #8
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c66:	6878      	ldr	r0, [r7, #4]
 8000c68:	f7ff ffa4 	bl	8000bb4 <SysTick_Config>
 8000c6c:	4603      	mov	r3, r0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3708      	adds	r7, #8
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000c7c:	f3bf 8f5f 	dmb	sy
}
 8000c80:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000c82:	4b07      	ldr	r3, [pc, #28]	; (8000ca0 <HAL_MPU_Disable+0x28>)
 8000c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c86:	4a06      	ldr	r2, [pc, #24]	; (8000ca0 <HAL_MPU_Disable+0x28>)
 8000c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c8c:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000c8e:	4b05      	ldr	r3, [pc, #20]	; (8000ca4 <HAL_MPU_Disable+0x2c>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	605a      	str	r2, [r3, #4]
}
 8000c94:	bf00      	nop
 8000c96:	46bd      	mov	sp, r7
 8000c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	e000ed00 	.word	0xe000ed00
 8000ca4:	e000ed90 	.word	0xe000ed90

08000ca8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000cb0:	4a0b      	ldr	r2, [pc, #44]	; (8000ce0 <HAL_MPU_Enable+0x38>)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000cba:	4b0a      	ldr	r3, [pc, #40]	; (8000ce4 <HAL_MPU_Enable+0x3c>)
 8000cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cbe:	4a09      	ldr	r2, [pc, #36]	; (8000ce4 <HAL_MPU_Enable+0x3c>)
 8000cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cc4:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000cc6:	f3bf 8f4f 	dsb	sy
}
 8000cca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ccc:	f3bf 8f6f 	isb	sy
}
 8000cd0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000cd2:	bf00      	nop
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	e000ed90 	.word	0xe000ed90
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	785a      	ldrb	r2, [r3, #1]
 8000cf4:	4b1b      	ldr	r3, [pc, #108]	; (8000d64 <HAL_MPU_ConfigRegion+0x7c>)
 8000cf6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000cf8:	4b1a      	ldr	r3, [pc, #104]	; (8000d64 <HAL_MPU_ConfigRegion+0x7c>)
 8000cfa:	691b      	ldr	r3, [r3, #16]
 8000cfc:	4a19      	ldr	r2, [pc, #100]	; (8000d64 <HAL_MPU_ConfigRegion+0x7c>)
 8000cfe:	f023 0301 	bic.w	r3, r3, #1
 8000d02:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000d04:	4a17      	ldr	r2, [pc, #92]	; (8000d64 <HAL_MPU_ConfigRegion+0x7c>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	7b1b      	ldrb	r3, [r3, #12]
 8000d10:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	7adb      	ldrb	r3, [r3, #11]
 8000d16:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	7a9b      	ldrb	r3, [r3, #10]
 8000d1e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000d20:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	7b5b      	ldrb	r3, [r3, #13]
 8000d26:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000d28:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	7b9b      	ldrb	r3, [r3, #14]
 8000d2e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000d30:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	7bdb      	ldrb	r3, [r3, #15]
 8000d36:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000d38:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	7a5b      	ldrb	r3, [r3, #9]
 8000d3e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000d40:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	7a1b      	ldrb	r3, [r3, #8]
 8000d46:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000d48:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000d4a:	687a      	ldr	r2, [r7, #4]
 8000d4c:	7812      	ldrb	r2, [r2, #0]
 8000d4e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d50:	4a04      	ldr	r2, [pc, #16]	; (8000d64 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000d52:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000d54:	6113      	str	r3, [r2, #16]
}
 8000d56:	bf00      	nop
 8000d58:	370c      	adds	r7, #12
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	e000ed90 	.word	0xe000ed90

08000d68 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d101      	bne.n	8000d7a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e014      	b.n	8000da4 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	791b      	ldrb	r3, [r3, #4]
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d105      	bne.n	8000d90 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	2200      	movs	r2, #0
 8000d88:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000d8a:	6878      	ldr	r0, [r7, #4]
 8000d8c:	f7ff fc36 	bl	80005fc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	2202      	movs	r2, #2
 8000d94:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2201      	movs	r2, #1
 8000da0:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000da2:	2300      	movs	r3, #0
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b086      	sub	sp, #24
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	60f8      	str	r0, [r7, #12]
 8000db4:	60b9      	str	r1, [r7, #8]
 8000db6:	607a      	str	r2, [r7, #4]
 8000db8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d101      	bne.n	8000dc4 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	e0a2      	b.n	8000f0a <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	795b      	ldrb	r3, [r3, #5]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d101      	bne.n	8000dd0 <HAL_DAC_Start_DMA+0x24>
 8000dcc:	2302      	movs	r3, #2
 8000dce:	e09c      	b.n	8000f0a <HAL_DAC_Start_DMA+0x15e>
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	2202      	movs	r2, #2
 8000dda:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d129      	bne.n	8000e36 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	4a4b      	ldr	r2, [pc, #300]	; (8000f14 <HAL_DAC_Start_DMA+0x168>)
 8000de8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	4a4a      	ldr	r2, [pc, #296]	; (8000f18 <HAL_DAC_Start_DMA+0x16c>)
 8000df0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	4a49      	ldr	r2, [pc, #292]	; (8000f1c <HAL_DAC_Start_DMA+0x170>)
 8000df8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000e08:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8000e0a:	6a3b      	ldr	r3, [r7, #32]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d003      	beq.n	8000e18 <HAL_DAC_Start_DMA+0x6c>
 8000e10:	6a3b      	ldr	r3, [r7, #32]
 8000e12:	2b04      	cmp	r3, #4
 8000e14:	d005      	beq.n	8000e22 <HAL_DAC_Start_DMA+0x76>
 8000e16:	e009      	b.n	8000e2c <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	3308      	adds	r3, #8
 8000e1e:	613b      	str	r3, [r7, #16]
        break;
 8000e20:	e033      	b.n	8000e8a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	330c      	adds	r3, #12
 8000e28:	613b      	str	r3, [r7, #16]
        break;
 8000e2a:	e02e      	b.n	8000e8a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3310      	adds	r3, #16
 8000e32:	613b      	str	r3, [r7, #16]
        break;
 8000e34:	e029      	b.n	8000e8a <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	68db      	ldr	r3, [r3, #12]
 8000e3a:	4a39      	ldr	r2, [pc, #228]	; (8000f20 <HAL_DAC_Start_DMA+0x174>)
 8000e3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	4a38      	ldr	r2, [pc, #224]	; (8000f24 <HAL_DAC_Start_DMA+0x178>)
 8000e44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	4a37      	ldr	r2, [pc, #220]	; (8000f28 <HAL_DAC_Start_DMA+0x17c>)
 8000e4c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000e5c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8000e5e:	6a3b      	ldr	r3, [r7, #32]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d003      	beq.n	8000e6c <HAL_DAC_Start_DMA+0xc0>
 8000e64:	6a3b      	ldr	r3, [r7, #32]
 8000e66:	2b04      	cmp	r3, #4
 8000e68:	d005      	beq.n	8000e76 <HAL_DAC_Start_DMA+0xca>
 8000e6a:	e009      	b.n	8000e80 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	3314      	adds	r3, #20
 8000e72:	613b      	str	r3, [r7, #16]
        break;
 8000e74:	e009      	b.n	8000e8a <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	3318      	adds	r3, #24
 8000e7c:	613b      	str	r3, [r7, #16]
        break;
 8000e7e:	e004      	b.n	8000e8a <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	331c      	adds	r3, #28
 8000e86:	613b      	str	r3, [r7, #16]
        break;
 8000e88:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d111      	bne.n	8000eb4 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000e9e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	6898      	ldr	r0, [r3, #8]
 8000ea4:	6879      	ldr	r1, [r7, #4]
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	f000 fd85 	bl	80019b8 <HAL_DMA_Start_IT>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	75fb      	strb	r3, [r7, #23]
 8000eb2:	e010      	b.n	8000ed6 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8000ec2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	68d8      	ldr	r0, [r3, #12]
 8000ec8:	6879      	ldr	r1, [r7, #4]
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	f000 fd73 	bl	80019b8 <HAL_DMA_Start_IT>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d10c      	bne.n	8000efc <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	6819      	ldr	r1, [r3, #0]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	f003 0310 	and.w	r3, r3, #16
 8000eee:	2201      	movs	r2, #1
 8000ef0:	409a      	lsls	r2, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	e005      	b.n	8000f08 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	691b      	ldr	r3, [r3, #16]
 8000f00:	f043 0204 	orr.w	r2, r3, #4
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8000f08:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	080011ed 	.word	0x080011ed
 8000f18:	0800120f 	.word	0x0800120f
 8000f1c:	0800122b 	.word	0x0800122b
 8000f20:	08001295 	.word	0x08001295
 8000f24:	080012b7 	.word	0x080012b7
 8000f28:	080012d3 	.word	0x080012d3

08000f2c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b083      	sub	sp, #12
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8000f5c:	bf00      	nop
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f66:	4770      	bx	lr

08000f68 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	; 0x28
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f74:	2300      	movs	r3, #0
 8000f76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d002      	beq.n	8000f86 <HAL_DAC_ConfigChannel+0x1e>
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d101      	bne.n	8000f8a <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e12a      	b.n	80011e0 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	795b      	ldrb	r3, [r3, #5]
 8000f8e:	2b01      	cmp	r3, #1
 8000f90:	d101      	bne.n	8000f96 <HAL_DAC_ConfigChannel+0x2e>
 8000f92:	2302      	movs	r3, #2
 8000f94:	e124      	b.n	80011e0 <HAL_DAC_ConfigChannel+0x278>
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	2201      	movs	r2, #1
 8000f9a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	2b04      	cmp	r3, #4
 8000fa8:	d17a      	bne.n	80010a0 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8000faa:	f7ff fd3d 	bl	8000a28 <HAL_GetTick>
 8000fae:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d13d      	bne.n	8001032 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000fb6:	e018      	b.n	8000fea <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000fb8:	f7ff fd36 	bl	8000a28 <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d911      	bls.n	8000fea <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000fcc:	4b86      	ldr	r3, [pc, #536]	; (80011e8 <HAL_DAC_ConfigChannel+0x280>)
 8000fce:	4013      	ands	r3, r2
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d00a      	beq.n	8000fea <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	691b      	ldr	r3, [r3, #16]
 8000fd8:	f043 0208 	orr.w	r2, r3, #8
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e0fa      	b.n	80011e0 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ff0:	4b7d      	ldr	r3, [pc, #500]	; (80011e8 <HAL_DAC_ConfigChannel+0x280>)
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d1df      	bne.n	8000fb8 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	68ba      	ldr	r2, [r7, #8]
 8000ffe:	6992      	ldr	r2, [r2, #24]
 8001000:	641a      	str	r2, [r3, #64]	; 0x40
 8001002:	e020      	b.n	8001046 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001004:	f7ff fd10 	bl	8000a28 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b01      	cmp	r3, #1
 8001010:	d90f      	bls.n	8001032 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001018:	2b00      	cmp	r3, #0
 800101a:	da0a      	bge.n	8001032 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	691b      	ldr	r3, [r3, #16]
 8001020:	f043 0208 	orr.w	r2, r3, #8
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	2203      	movs	r2, #3
 800102c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e0d6      	b.n	80011e0 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001038:	2b00      	cmp	r3, #0
 800103a:	dbe3      	blt.n	8001004 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	68ba      	ldr	r2, [r7, #8]
 8001042:	6992      	ldr	r2, [r2, #24]
 8001044:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f003 0310 	and.w	r3, r3, #16
 8001052:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8001056:	fa01 f303 	lsl.w	r3, r1, r3
 800105a:	43db      	mvns	r3, r3
 800105c:	ea02 0103 	and.w	r1, r2, r3
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	69da      	ldr	r2, [r3, #28]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f003 0310 	and.w	r3, r3, #16
 800106a:	409a      	lsls	r2, r3
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	430a      	orrs	r2, r1
 8001072:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f003 0310 	and.w	r3, r3, #16
 8001080:	21ff      	movs	r1, #255	; 0xff
 8001082:	fa01 f303 	lsl.w	r3, r1, r3
 8001086:	43db      	mvns	r3, r3
 8001088:	ea02 0103 	and.w	r1, r2, r3
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	6a1a      	ldr	r2, [r3, #32]
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f003 0310 	and.w	r3, r3, #16
 8001096:	409a      	lsls	r2, r3
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	430a      	orrs	r2, r1
 800109e:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d11d      	bne.n	80010e4 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ae:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f003 0310 	and.w	r3, r3, #16
 80010b6:	221f      	movs	r2, #31
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4013      	ands	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f003 0310 	and.w	r3, r3, #16
 80010d0:	697a      	ldr	r2, [r7, #20]
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ea:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f003 0310 	and.w	r3, r3, #16
 80010f2:	2207      	movs	r2, #7
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d102      	bne.n	800110e <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8001108:	2300      	movs	r3, #0
 800110a:	627b      	str	r3, [r7, #36]	; 0x24
 800110c:	e00f      	b.n	800112e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	2b02      	cmp	r3, #2
 8001114:	d102      	bne.n	800111c <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8001116:	2301      	movs	r3, #1
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
 800111a:	e008      	b.n	800112e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	689b      	ldr	r3, [r3, #8]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d102      	bne.n	800112a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8001124:	2301      	movs	r3, #1
 8001126:	627b      	str	r3, [r7, #36]	; 0x24
 8001128:	e001      	b.n	800112e <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	4313      	orrs	r3, r2
 8001138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800113a:	4313      	orrs	r3, r2
 800113c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	f003 0310 	and.w	r3, r3, #16
 8001144:	697a      	ldr	r2, [r7, #20]
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4313      	orrs	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	6819      	ldr	r1, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f003 0310 	and.w	r3, r3, #16
 8001164:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	43da      	mvns	r2, r3
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	400a      	ands	r2, r1
 8001174:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f003 0310 	and.w	r3, r3, #16
 8001184:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f003 0310 	and.w	r3, r3, #16
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	6819      	ldr	r1, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	f003 0310 	and.w	r3, r3, #16
 80011c0:	22c0      	movs	r2, #192	; 0xc0
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43da      	mvns	r2, r3
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	400a      	ands	r2, r1
 80011ce:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	2201      	movs	r2, #1
 80011d4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	2200      	movs	r2, #0
 80011da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80011dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	3728      	adds	r7, #40	; 0x28
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20008000 	.word	0x20008000

080011ec <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011f8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f7ff fe96 	bl	8000f2c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2201      	movs	r2, #1
 8001204:	711a      	strb	r2, [r3, #4]
}
 8001206:	bf00      	nop
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b084      	sub	sp, #16
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800121a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800121c:	68f8      	ldr	r0, [r7, #12]
 800121e:	f7ff fe8f 	bl	8000f40 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001222:	bf00      	nop
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b084      	sub	sp, #16
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001236:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	691b      	ldr	r3, [r3, #16]
 800123c:	f043 0204 	orr.w	r2, r3, #4
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001244:	68f8      	ldr	r0, [r7, #12]
 8001246:	f7ff fe85 	bl	8000f54 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	2201      	movs	r2, #1
 800124e:	711a      	strb	r2, [r3, #4]
}
 8001250:	bf00      	nop
 8001252:	3710      	adds	r7, #16
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr

0800126c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001288:	bf00      	nop
 800128a:	370c      	adds	r7, #12
 800128c:	46bd      	mov	sp, r7
 800128e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001292:	4770      	bx	lr

08001294 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f7ff ffd8 	bl	8001258 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2201      	movs	r2, #1
 80012ac:	711a      	strb	r2, [r3, #4]
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b084      	sub	sp, #16
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012c2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80012c4:	68f8      	ldr	r0, [r7, #12]
 80012c6:	f7ff ffd1 	bl	800126c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80012ca:	bf00      	nop
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b084      	sub	sp, #16
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012de:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	691b      	ldr	r3, [r3, #16]
 80012e4:	f043 0204 	orr.w	r2, r3, #4
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80012ec:	68f8      	ldr	r0, [r7, #12]
 80012ee:	f7ff ffc7 	bl	8001280 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	2201      	movs	r2, #1
 80012f6:	711a      	strb	r2, [r3, #4]
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001308:	f7ff fb8e 	bl	8000a28 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d101      	bne.n	8001318 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	e316      	b.n	8001946 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a66      	ldr	r2, [pc, #408]	; (80014b8 <HAL_DMA_Init+0x1b8>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d04a      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a65      	ldr	r2, [pc, #404]	; (80014bc <HAL_DMA_Init+0x1bc>)
 8001328:	4293      	cmp	r3, r2
 800132a:	d045      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a63      	ldr	r2, [pc, #396]	; (80014c0 <HAL_DMA_Init+0x1c0>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d040      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a62      	ldr	r2, [pc, #392]	; (80014c4 <HAL_DMA_Init+0x1c4>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d03b      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a60      	ldr	r2, [pc, #384]	; (80014c8 <HAL_DMA_Init+0x1c8>)
 8001346:	4293      	cmp	r3, r2
 8001348:	d036      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a5f      	ldr	r2, [pc, #380]	; (80014cc <HAL_DMA_Init+0x1cc>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d031      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a5d      	ldr	r2, [pc, #372]	; (80014d0 <HAL_DMA_Init+0x1d0>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d02c      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a5c      	ldr	r2, [pc, #368]	; (80014d4 <HAL_DMA_Init+0x1d4>)
 8001364:	4293      	cmp	r3, r2
 8001366:	d027      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a5a      	ldr	r2, [pc, #360]	; (80014d8 <HAL_DMA_Init+0x1d8>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d022      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a59      	ldr	r2, [pc, #356]	; (80014dc <HAL_DMA_Init+0x1dc>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d01d      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a57      	ldr	r2, [pc, #348]	; (80014e0 <HAL_DMA_Init+0x1e0>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d018      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a56      	ldr	r2, [pc, #344]	; (80014e4 <HAL_DMA_Init+0x1e4>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d013      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a54      	ldr	r2, [pc, #336]	; (80014e8 <HAL_DMA_Init+0x1e8>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d00e      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a53      	ldr	r2, [pc, #332]	; (80014ec <HAL_DMA_Init+0x1ec>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d009      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a51      	ldr	r2, [pc, #324]	; (80014f0 <HAL_DMA_Init+0x1f0>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d004      	beq.n	80013b8 <HAL_DMA_Init+0xb8>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a50      	ldr	r2, [pc, #320]	; (80014f4 <HAL_DMA_Init+0x1f4>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d101      	bne.n	80013bc <HAL_DMA_Init+0xbc>
 80013b8:	2301      	movs	r3, #1
 80013ba:	e000      	b.n	80013be <HAL_DMA_Init+0xbe>
 80013bc:	2300      	movs	r3, #0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	f000 813b 	beq.w	800163a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2202      	movs	r2, #2
 80013c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a37      	ldr	r2, [pc, #220]	; (80014b8 <HAL_DMA_Init+0x1b8>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d04a      	beq.n	8001474 <HAL_DMA_Init+0x174>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4a36      	ldr	r2, [pc, #216]	; (80014bc <HAL_DMA_Init+0x1bc>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d045      	beq.n	8001474 <HAL_DMA_Init+0x174>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a34      	ldr	r2, [pc, #208]	; (80014c0 <HAL_DMA_Init+0x1c0>)
 80013ee:	4293      	cmp	r3, r2
 80013f0:	d040      	beq.n	8001474 <HAL_DMA_Init+0x174>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a33      	ldr	r2, [pc, #204]	; (80014c4 <HAL_DMA_Init+0x1c4>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d03b      	beq.n	8001474 <HAL_DMA_Init+0x174>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a31      	ldr	r2, [pc, #196]	; (80014c8 <HAL_DMA_Init+0x1c8>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d036      	beq.n	8001474 <HAL_DMA_Init+0x174>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a30      	ldr	r2, [pc, #192]	; (80014cc <HAL_DMA_Init+0x1cc>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d031      	beq.n	8001474 <HAL_DMA_Init+0x174>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a2e      	ldr	r2, [pc, #184]	; (80014d0 <HAL_DMA_Init+0x1d0>)
 8001416:	4293      	cmp	r3, r2
 8001418:	d02c      	beq.n	8001474 <HAL_DMA_Init+0x174>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a2d      	ldr	r2, [pc, #180]	; (80014d4 <HAL_DMA_Init+0x1d4>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d027      	beq.n	8001474 <HAL_DMA_Init+0x174>
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a2b      	ldr	r2, [pc, #172]	; (80014d8 <HAL_DMA_Init+0x1d8>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d022      	beq.n	8001474 <HAL_DMA_Init+0x174>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a2a      	ldr	r2, [pc, #168]	; (80014dc <HAL_DMA_Init+0x1dc>)
 8001434:	4293      	cmp	r3, r2
 8001436:	d01d      	beq.n	8001474 <HAL_DMA_Init+0x174>
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a28      	ldr	r2, [pc, #160]	; (80014e0 <HAL_DMA_Init+0x1e0>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d018      	beq.n	8001474 <HAL_DMA_Init+0x174>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a27      	ldr	r2, [pc, #156]	; (80014e4 <HAL_DMA_Init+0x1e4>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d013      	beq.n	8001474 <HAL_DMA_Init+0x174>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a25      	ldr	r2, [pc, #148]	; (80014e8 <HAL_DMA_Init+0x1e8>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d00e      	beq.n	8001474 <HAL_DMA_Init+0x174>
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a24      	ldr	r2, [pc, #144]	; (80014ec <HAL_DMA_Init+0x1ec>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d009      	beq.n	8001474 <HAL_DMA_Init+0x174>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a22      	ldr	r2, [pc, #136]	; (80014f0 <HAL_DMA_Init+0x1f0>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d004      	beq.n	8001474 <HAL_DMA_Init+0x174>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4a21      	ldr	r2, [pc, #132]	; (80014f4 <HAL_DMA_Init+0x1f4>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d108      	bne.n	8001486 <HAL_DMA_Init+0x186>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f022 0201 	bic.w	r2, r2, #1
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	e007      	b.n	8001496 <HAL_DMA_Init+0x196>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f022 0201 	bic.w	r2, r2, #1
 8001494:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001496:	e02f      	b.n	80014f8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001498:	f7ff fac6 	bl	8000a28 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b05      	cmp	r3, #5
 80014a4:	d928      	bls.n	80014f8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2220      	movs	r2, #32
 80014aa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2203      	movs	r2, #3
 80014b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e246      	b.n	8001946 <HAL_DMA_Init+0x646>
 80014b8:	40020010 	.word	0x40020010
 80014bc:	40020028 	.word	0x40020028
 80014c0:	40020040 	.word	0x40020040
 80014c4:	40020058 	.word	0x40020058
 80014c8:	40020070 	.word	0x40020070
 80014cc:	40020088 	.word	0x40020088
 80014d0:	400200a0 	.word	0x400200a0
 80014d4:	400200b8 	.word	0x400200b8
 80014d8:	40020410 	.word	0x40020410
 80014dc:	40020428 	.word	0x40020428
 80014e0:	40020440 	.word	0x40020440
 80014e4:	40020458 	.word	0x40020458
 80014e8:	40020470 	.word	0x40020470
 80014ec:	40020488 	.word	0x40020488
 80014f0:	400204a0 	.word	0x400204a0
 80014f4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	2b00      	cmp	r3, #0
 8001504:	d1c8      	bne.n	8001498 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800150e:	697a      	ldr	r2, [r7, #20]
 8001510:	4b83      	ldr	r3, [pc, #524]	; (8001720 <HAL_DMA_Init+0x420>)
 8001512:	4013      	ands	r3, r2
 8001514:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800151e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	691b      	ldr	r3, [r3, #16]
 8001524:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800152a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001536:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6a1b      	ldr	r3, [r3, #32]
 800153c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800153e:	697a      	ldr	r2, [r7, #20]
 8001540:	4313      	orrs	r3, r2
 8001542:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001548:	2b04      	cmp	r3, #4
 800154a:	d107      	bne.n	800155c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001554:	4313      	orrs	r3, r2
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	4313      	orrs	r3, r2
 800155a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800155c:	4b71      	ldr	r3, [pc, #452]	; (8001724 <HAL_DMA_Init+0x424>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4b71      	ldr	r3, [pc, #452]	; (8001728 <HAL_DMA_Init+0x428>)
 8001562:	4013      	ands	r3, r2
 8001564:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001568:	d328      	bcc.n	80015bc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	2b28      	cmp	r3, #40	; 0x28
 8001570:	d903      	bls.n	800157a <HAL_DMA_Init+0x27a>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	2b2e      	cmp	r3, #46	; 0x2e
 8001578:	d917      	bls.n	80015aa <HAL_DMA_Init+0x2aa>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	685b      	ldr	r3, [r3, #4]
 800157e:	2b3e      	cmp	r3, #62	; 0x3e
 8001580:	d903      	bls.n	800158a <HAL_DMA_Init+0x28a>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	2b42      	cmp	r3, #66	; 0x42
 8001588:	d90f      	bls.n	80015aa <HAL_DMA_Init+0x2aa>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	2b46      	cmp	r3, #70	; 0x46
 8001590:	d903      	bls.n	800159a <HAL_DMA_Init+0x29a>
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	2b48      	cmp	r3, #72	; 0x48
 8001598:	d907      	bls.n	80015aa <HAL_DMA_Init+0x2aa>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	2b4e      	cmp	r3, #78	; 0x4e
 80015a0:	d905      	bls.n	80015ae <HAL_DMA_Init+0x2ae>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	2b52      	cmp	r3, #82	; 0x52
 80015a8:	d801      	bhi.n	80015ae <HAL_DMA_Init+0x2ae>
 80015aa:	2301      	movs	r3, #1
 80015ac:	e000      	b.n	80015b0 <HAL_DMA_Init+0x2b0>
 80015ae:	2300      	movs	r3, #0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80015ba:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	695b      	ldr	r3, [r3, #20]
 80015ca:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	f023 0307 	bic.w	r3, r3, #7
 80015d2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d8:	697a      	ldr	r2, [r7, #20]
 80015da:	4313      	orrs	r3, r2
 80015dc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d117      	bne.n	8001616 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015ea:	697a      	ldr	r2, [r7, #20]
 80015ec:	4313      	orrs	r3, r2
 80015ee:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d00e      	beq.n	8001616 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f001 fdcf 	bl	800319c <DMA_CheckFifoParam>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d008      	beq.n	8001616 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2240      	movs	r2, #64	; 0x40
 8001608:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2201      	movs	r2, #1
 800160e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e197      	b.n	8001946 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	697a      	ldr	r2, [r7, #20]
 800161c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800161e:	6878      	ldr	r0, [r7, #4]
 8001620:	f001 fd0a 	bl	8003038 <DMA_CalcBaseAndBitshift>
 8001624:	4603      	mov	r3, r0
 8001626:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800162c:	f003 031f 	and.w	r3, r3, #31
 8001630:	223f      	movs	r2, #63	; 0x3f
 8001632:	409a      	lsls	r2, r3
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	e0cd      	b.n	80017d6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a3b      	ldr	r2, [pc, #236]	; (800172c <HAL_DMA_Init+0x42c>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d022      	beq.n	800168a <HAL_DMA_Init+0x38a>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	4a39      	ldr	r2, [pc, #228]	; (8001730 <HAL_DMA_Init+0x430>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d01d      	beq.n	800168a <HAL_DMA_Init+0x38a>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a38      	ldr	r2, [pc, #224]	; (8001734 <HAL_DMA_Init+0x434>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d018      	beq.n	800168a <HAL_DMA_Init+0x38a>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a36      	ldr	r2, [pc, #216]	; (8001738 <HAL_DMA_Init+0x438>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d013      	beq.n	800168a <HAL_DMA_Init+0x38a>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a35      	ldr	r2, [pc, #212]	; (800173c <HAL_DMA_Init+0x43c>)
 8001668:	4293      	cmp	r3, r2
 800166a:	d00e      	beq.n	800168a <HAL_DMA_Init+0x38a>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a33      	ldr	r2, [pc, #204]	; (8001740 <HAL_DMA_Init+0x440>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d009      	beq.n	800168a <HAL_DMA_Init+0x38a>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a32      	ldr	r2, [pc, #200]	; (8001744 <HAL_DMA_Init+0x444>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d004      	beq.n	800168a <HAL_DMA_Init+0x38a>
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a30      	ldr	r2, [pc, #192]	; (8001748 <HAL_DMA_Init+0x448>)
 8001686:	4293      	cmp	r3, r2
 8001688:	d101      	bne.n	800168e <HAL_DMA_Init+0x38e>
 800168a:	2301      	movs	r3, #1
 800168c:	e000      	b.n	8001690 <HAL_DMA_Init+0x390>
 800168e:	2300      	movs	r3, #0
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 8097 	beq.w	80017c4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a24      	ldr	r2, [pc, #144]	; (800172c <HAL_DMA_Init+0x42c>)
 800169c:	4293      	cmp	r3, r2
 800169e:	d021      	beq.n	80016e4 <HAL_DMA_Init+0x3e4>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a22      	ldr	r2, [pc, #136]	; (8001730 <HAL_DMA_Init+0x430>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d01c      	beq.n	80016e4 <HAL_DMA_Init+0x3e4>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4a21      	ldr	r2, [pc, #132]	; (8001734 <HAL_DMA_Init+0x434>)
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d017      	beq.n	80016e4 <HAL_DMA_Init+0x3e4>
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a1f      	ldr	r2, [pc, #124]	; (8001738 <HAL_DMA_Init+0x438>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d012      	beq.n	80016e4 <HAL_DMA_Init+0x3e4>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a1e      	ldr	r2, [pc, #120]	; (800173c <HAL_DMA_Init+0x43c>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d00d      	beq.n	80016e4 <HAL_DMA_Init+0x3e4>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a1c      	ldr	r2, [pc, #112]	; (8001740 <HAL_DMA_Init+0x440>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d008      	beq.n	80016e4 <HAL_DMA_Init+0x3e4>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a1b      	ldr	r2, [pc, #108]	; (8001744 <HAL_DMA_Init+0x444>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d003      	beq.n	80016e4 <HAL_DMA_Init+0x3e4>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a19      	ldr	r2, [pc, #100]	; (8001748 <HAL_DMA_Init+0x448>)
 80016e2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2202      	movs	r2, #2
 80016e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2200      	movs	r2, #0
 80016f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80016fc:	697a      	ldr	r2, [r7, #20]
 80016fe:	4b13      	ldr	r3, [pc, #76]	; (800174c <HAL_DMA_Init+0x44c>)
 8001700:	4013      	ands	r3, r2
 8001702:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	2b40      	cmp	r3, #64	; 0x40
 800170a:	d021      	beq.n	8001750 <HAL_DMA_Init+0x450>
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	2b80      	cmp	r3, #128	; 0x80
 8001712:	d102      	bne.n	800171a <HAL_DMA_Init+0x41a>
 8001714:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001718:	e01b      	b.n	8001752 <HAL_DMA_Init+0x452>
 800171a:	2300      	movs	r3, #0
 800171c:	e019      	b.n	8001752 <HAL_DMA_Init+0x452>
 800171e:	bf00      	nop
 8001720:	fe10803f 	.word	0xfe10803f
 8001724:	5c001000 	.word	0x5c001000
 8001728:	ffff0000 	.word	0xffff0000
 800172c:	58025408 	.word	0x58025408
 8001730:	5802541c 	.word	0x5802541c
 8001734:	58025430 	.word	0x58025430
 8001738:	58025444 	.word	0x58025444
 800173c:	58025458 	.word	0x58025458
 8001740:	5802546c 	.word	0x5802546c
 8001744:	58025480 	.word	0x58025480
 8001748:	58025494 	.word	0x58025494
 800174c:	fffe000f 	.word	0xfffe000f
 8001750:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	68d2      	ldr	r2, [r2, #12]
 8001756:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001758:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	691b      	ldr	r3, [r3, #16]
 800175e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001760:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	695b      	ldr	r3, [r3, #20]
 8001766:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001768:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001770:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001778:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a1b      	ldr	r3, [r3, #32]
 800177e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001780:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001782:	697a      	ldr	r2, [r7, #20]
 8001784:	4313      	orrs	r3, r2
 8001786:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4b6e      	ldr	r3, [pc, #440]	; (8001950 <HAL_DMA_Init+0x650>)
 8001798:	4413      	add	r3, r2
 800179a:	4a6e      	ldr	r2, [pc, #440]	; (8001954 <HAL_DMA_Init+0x654>)
 800179c:	fba2 2303 	umull	r2, r3, r2, r3
 80017a0:	091b      	lsrs	r3, r3, #4
 80017a2:	009a      	lsls	r2, r3, #2
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	f001 fc45 	bl	8003038 <DMA_CalcBaseAndBitshift>
 80017ae:	4603      	mov	r3, r0
 80017b0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017b6:	f003 031f 	and.w	r3, r3, #31
 80017ba:	2201      	movs	r2, #1
 80017bc:	409a      	lsls	r2, r3
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	e008      	b.n	80017d6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2240      	movs	r2, #64	; 0x40
 80017c8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2203      	movs	r2, #3
 80017ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e0b7      	b.n	8001946 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a5f      	ldr	r2, [pc, #380]	; (8001958 <HAL_DMA_Init+0x658>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d072      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a5d      	ldr	r2, [pc, #372]	; (800195c <HAL_DMA_Init+0x65c>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d06d      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4a5c      	ldr	r2, [pc, #368]	; (8001960 <HAL_DMA_Init+0x660>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d068      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a5a      	ldr	r2, [pc, #360]	; (8001964 <HAL_DMA_Init+0x664>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d063      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a59      	ldr	r2, [pc, #356]	; (8001968 <HAL_DMA_Init+0x668>)
 8001804:	4293      	cmp	r3, r2
 8001806:	d05e      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a57      	ldr	r2, [pc, #348]	; (800196c <HAL_DMA_Init+0x66c>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d059      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a56      	ldr	r2, [pc, #344]	; (8001970 <HAL_DMA_Init+0x670>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d054      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a54      	ldr	r2, [pc, #336]	; (8001974 <HAL_DMA_Init+0x674>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d04f      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a53      	ldr	r2, [pc, #332]	; (8001978 <HAL_DMA_Init+0x678>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d04a      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a51      	ldr	r2, [pc, #324]	; (800197c <HAL_DMA_Init+0x67c>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d045      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a50      	ldr	r2, [pc, #320]	; (8001980 <HAL_DMA_Init+0x680>)
 8001840:	4293      	cmp	r3, r2
 8001842:	d040      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a4e      	ldr	r2, [pc, #312]	; (8001984 <HAL_DMA_Init+0x684>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d03b      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a4d      	ldr	r2, [pc, #308]	; (8001988 <HAL_DMA_Init+0x688>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d036      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a4b      	ldr	r2, [pc, #300]	; (800198c <HAL_DMA_Init+0x68c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d031      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a4a      	ldr	r2, [pc, #296]	; (8001990 <HAL_DMA_Init+0x690>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d02c      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a48      	ldr	r2, [pc, #288]	; (8001994 <HAL_DMA_Init+0x694>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d027      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a47      	ldr	r2, [pc, #284]	; (8001998 <HAL_DMA_Init+0x698>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d022      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a45      	ldr	r2, [pc, #276]	; (800199c <HAL_DMA_Init+0x69c>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d01d      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a44      	ldr	r2, [pc, #272]	; (80019a0 <HAL_DMA_Init+0x6a0>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d018      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a42      	ldr	r2, [pc, #264]	; (80019a4 <HAL_DMA_Init+0x6a4>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d013      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a41      	ldr	r2, [pc, #260]	; (80019a8 <HAL_DMA_Init+0x6a8>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d00e      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a3f      	ldr	r2, [pc, #252]	; (80019ac <HAL_DMA_Init+0x6ac>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d009      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a3e      	ldr	r2, [pc, #248]	; (80019b0 <HAL_DMA_Init+0x6b0>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d004      	beq.n	80018c6 <HAL_DMA_Init+0x5c6>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a3c      	ldr	r2, [pc, #240]	; (80019b4 <HAL_DMA_Init+0x6b4>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d101      	bne.n	80018ca <HAL_DMA_Init+0x5ca>
 80018c6:	2301      	movs	r3, #1
 80018c8:	e000      	b.n	80018cc <HAL_DMA_Init+0x5cc>
 80018ca:	2300      	movs	r3, #0
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d032      	beq.n	8001936 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f001 fcdf 	bl	8003294 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2b80      	cmp	r3, #128	; 0x80
 80018dc:	d102      	bne.n	80018e4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	2200      	movs	r2, #0
 80018e2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685a      	ldr	r2, [r3, #4]
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80018f8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d010      	beq.n	8001924 <HAL_DMA_Init+0x624>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	2b08      	cmp	r3, #8
 8001908:	d80c      	bhi.n	8001924 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800190a:	6878      	ldr	r0, [r7, #4]
 800190c:	f001 fd5c 	bl	80033c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800191c:	687a      	ldr	r2, [r7, #4]
 800191e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	e008      	b.n	8001936 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2200      	movs	r2, #0
 8001928:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2200      	movs	r2, #0
 8001934:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2200      	movs	r2, #0
 800193a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2201      	movs	r2, #1
 8001940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001944:	2300      	movs	r3, #0
}
 8001946:	4618      	mov	r0, r3
 8001948:	3718      	adds	r7, #24
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	a7fdabf8 	.word	0xa7fdabf8
 8001954:	cccccccd 	.word	0xcccccccd
 8001958:	40020010 	.word	0x40020010
 800195c:	40020028 	.word	0x40020028
 8001960:	40020040 	.word	0x40020040
 8001964:	40020058 	.word	0x40020058
 8001968:	40020070 	.word	0x40020070
 800196c:	40020088 	.word	0x40020088
 8001970:	400200a0 	.word	0x400200a0
 8001974:	400200b8 	.word	0x400200b8
 8001978:	40020410 	.word	0x40020410
 800197c:	40020428 	.word	0x40020428
 8001980:	40020440 	.word	0x40020440
 8001984:	40020458 	.word	0x40020458
 8001988:	40020470 	.word	0x40020470
 800198c:	40020488 	.word	0x40020488
 8001990:	400204a0 	.word	0x400204a0
 8001994:	400204b8 	.word	0x400204b8
 8001998:	58025408 	.word	0x58025408
 800199c:	5802541c 	.word	0x5802541c
 80019a0:	58025430 	.word	0x58025430
 80019a4:	58025444 	.word	0x58025444
 80019a8:	58025458 	.word	0x58025458
 80019ac:	5802546c 	.word	0x5802546c
 80019b0:	58025480 	.word	0x58025480
 80019b4:	58025494 	.word	0x58025494

080019b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	60f8      	str	r0, [r7, #12]
 80019c0:	60b9      	str	r1, [r7, #8]
 80019c2:	607a      	str	r2, [r7, #4]
 80019c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019c6:	2300      	movs	r3, #0
 80019c8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d101      	bne.n	80019d4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80019d0:	2301      	movs	r3, #1
 80019d2:	e226      	b.n	8001e22 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d101      	bne.n	80019e2 <HAL_DMA_Start_IT+0x2a>
 80019de:	2302      	movs	r3, #2
 80019e0:	e21f      	b.n	8001e22 <HAL_DMA_Start_IT+0x46a>
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2201      	movs	r2, #1
 80019e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	f040 820a 	bne.w	8001e0c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2202      	movs	r2, #2
 80019fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a68      	ldr	r2, [pc, #416]	; (8001bac <HAL_DMA_Start_IT+0x1f4>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d04a      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a66      	ldr	r2, [pc, #408]	; (8001bb0 <HAL_DMA_Start_IT+0x1f8>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d045      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a65      	ldr	r2, [pc, #404]	; (8001bb4 <HAL_DMA_Start_IT+0x1fc>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d040      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a63      	ldr	r2, [pc, #396]	; (8001bb8 <HAL_DMA_Start_IT+0x200>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d03b      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a62      	ldr	r2, [pc, #392]	; (8001bbc <HAL_DMA_Start_IT+0x204>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d036      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a60      	ldr	r2, [pc, #384]	; (8001bc0 <HAL_DMA_Start_IT+0x208>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d031      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a5f      	ldr	r2, [pc, #380]	; (8001bc4 <HAL_DMA_Start_IT+0x20c>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d02c      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a5d      	ldr	r2, [pc, #372]	; (8001bc8 <HAL_DMA_Start_IT+0x210>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d027      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a5c      	ldr	r2, [pc, #368]	; (8001bcc <HAL_DMA_Start_IT+0x214>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d022      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a5a      	ldr	r2, [pc, #360]	; (8001bd0 <HAL_DMA_Start_IT+0x218>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d01d      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a59      	ldr	r2, [pc, #356]	; (8001bd4 <HAL_DMA_Start_IT+0x21c>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d018      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a57      	ldr	r2, [pc, #348]	; (8001bd8 <HAL_DMA_Start_IT+0x220>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d013      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a56      	ldr	r2, [pc, #344]	; (8001bdc <HAL_DMA_Start_IT+0x224>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d00e      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a54      	ldr	r2, [pc, #336]	; (8001be0 <HAL_DMA_Start_IT+0x228>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d009      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a53      	ldr	r2, [pc, #332]	; (8001be4 <HAL_DMA_Start_IT+0x22c>)
 8001a98:	4293      	cmp	r3, r2
 8001a9a:	d004      	beq.n	8001aa6 <HAL_DMA_Start_IT+0xee>
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4a51      	ldr	r2, [pc, #324]	; (8001be8 <HAL_DMA_Start_IT+0x230>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d108      	bne.n	8001ab8 <HAL_DMA_Start_IT+0x100>
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f022 0201 	bic.w	r2, r2, #1
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	e007      	b.n	8001ac8 <HAL_DMA_Start_IT+0x110>
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f022 0201 	bic.w	r2, r2, #1
 8001ac6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	68f8      	ldr	r0, [r7, #12]
 8001ad0:	f001 f906 	bl	8002ce0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a34      	ldr	r2, [pc, #208]	; (8001bac <HAL_DMA_Start_IT+0x1f4>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d04a      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a33      	ldr	r2, [pc, #204]	; (8001bb0 <HAL_DMA_Start_IT+0x1f8>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d045      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a31      	ldr	r2, [pc, #196]	; (8001bb4 <HAL_DMA_Start_IT+0x1fc>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d040      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a30      	ldr	r2, [pc, #192]	; (8001bb8 <HAL_DMA_Start_IT+0x200>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d03b      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a2e      	ldr	r2, [pc, #184]	; (8001bbc <HAL_DMA_Start_IT+0x204>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d036      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4a2d      	ldr	r2, [pc, #180]	; (8001bc0 <HAL_DMA_Start_IT+0x208>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d031      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a2b      	ldr	r2, [pc, #172]	; (8001bc4 <HAL_DMA_Start_IT+0x20c>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d02c      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4a2a      	ldr	r2, [pc, #168]	; (8001bc8 <HAL_DMA_Start_IT+0x210>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d027      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a28      	ldr	r2, [pc, #160]	; (8001bcc <HAL_DMA_Start_IT+0x214>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d022      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4a27      	ldr	r2, [pc, #156]	; (8001bd0 <HAL_DMA_Start_IT+0x218>)
 8001b34:	4293      	cmp	r3, r2
 8001b36:	d01d      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a25      	ldr	r2, [pc, #148]	; (8001bd4 <HAL_DMA_Start_IT+0x21c>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d018      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a24      	ldr	r2, [pc, #144]	; (8001bd8 <HAL_DMA_Start_IT+0x220>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d013      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a22      	ldr	r2, [pc, #136]	; (8001bdc <HAL_DMA_Start_IT+0x224>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d00e      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a21      	ldr	r2, [pc, #132]	; (8001be0 <HAL_DMA_Start_IT+0x228>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d009      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a1f      	ldr	r2, [pc, #124]	; (8001be4 <HAL_DMA_Start_IT+0x22c>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d004      	beq.n	8001b74 <HAL_DMA_Start_IT+0x1bc>
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a1e      	ldr	r2, [pc, #120]	; (8001be8 <HAL_DMA_Start_IT+0x230>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d101      	bne.n	8001b78 <HAL_DMA_Start_IT+0x1c0>
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_DMA_Start_IT+0x1c2>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d036      	beq.n	8001bec <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f023 021e 	bic.w	r2, r3, #30
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f042 0216 	orr.w	r2, r2, #22
 8001b90:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d03e      	beq.n	8001c18 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f042 0208 	orr.w	r2, r2, #8
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	e035      	b.n	8001c18 <HAL_DMA_Start_IT+0x260>
 8001bac:	40020010 	.word	0x40020010
 8001bb0:	40020028 	.word	0x40020028
 8001bb4:	40020040 	.word	0x40020040
 8001bb8:	40020058 	.word	0x40020058
 8001bbc:	40020070 	.word	0x40020070
 8001bc0:	40020088 	.word	0x40020088
 8001bc4:	400200a0 	.word	0x400200a0
 8001bc8:	400200b8 	.word	0x400200b8
 8001bcc:	40020410 	.word	0x40020410
 8001bd0:	40020428 	.word	0x40020428
 8001bd4:	40020440 	.word	0x40020440
 8001bd8:	40020458 	.word	0x40020458
 8001bdc:	40020470 	.word	0x40020470
 8001be0:	40020488 	.word	0x40020488
 8001be4:	400204a0 	.word	0x400204a0
 8001be8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f023 020e 	bic.w	r2, r3, #14
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f042 020a 	orr.w	r2, r2, #10
 8001bfe:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d007      	beq.n	8001c18 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f042 0204 	orr.w	r2, r2, #4
 8001c16:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a83      	ldr	r2, [pc, #524]	; (8001e2c <HAL_DMA_Start_IT+0x474>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d072      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a82      	ldr	r2, [pc, #520]	; (8001e30 <HAL_DMA_Start_IT+0x478>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d06d      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a80      	ldr	r2, [pc, #512]	; (8001e34 <HAL_DMA_Start_IT+0x47c>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d068      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a7f      	ldr	r2, [pc, #508]	; (8001e38 <HAL_DMA_Start_IT+0x480>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d063      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a7d      	ldr	r2, [pc, #500]	; (8001e3c <HAL_DMA_Start_IT+0x484>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d05e      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a7c      	ldr	r2, [pc, #496]	; (8001e40 <HAL_DMA_Start_IT+0x488>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d059      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a7a      	ldr	r2, [pc, #488]	; (8001e44 <HAL_DMA_Start_IT+0x48c>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d054      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a79      	ldr	r2, [pc, #484]	; (8001e48 <HAL_DMA_Start_IT+0x490>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d04f      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4a77      	ldr	r2, [pc, #476]	; (8001e4c <HAL_DMA_Start_IT+0x494>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d04a      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a76      	ldr	r2, [pc, #472]	; (8001e50 <HAL_DMA_Start_IT+0x498>)
 8001c78:	4293      	cmp	r3, r2
 8001c7a:	d045      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a74      	ldr	r2, [pc, #464]	; (8001e54 <HAL_DMA_Start_IT+0x49c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d040      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a73      	ldr	r2, [pc, #460]	; (8001e58 <HAL_DMA_Start_IT+0x4a0>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d03b      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a71      	ldr	r2, [pc, #452]	; (8001e5c <HAL_DMA_Start_IT+0x4a4>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d036      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a70      	ldr	r2, [pc, #448]	; (8001e60 <HAL_DMA_Start_IT+0x4a8>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d031      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a6e      	ldr	r2, [pc, #440]	; (8001e64 <HAL_DMA_Start_IT+0x4ac>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d02c      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a6d      	ldr	r2, [pc, #436]	; (8001e68 <HAL_DMA_Start_IT+0x4b0>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d027      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a6b      	ldr	r2, [pc, #428]	; (8001e6c <HAL_DMA_Start_IT+0x4b4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d022      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a6a      	ldr	r2, [pc, #424]	; (8001e70 <HAL_DMA_Start_IT+0x4b8>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d01d      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a68      	ldr	r2, [pc, #416]	; (8001e74 <HAL_DMA_Start_IT+0x4bc>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d018      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a67      	ldr	r2, [pc, #412]	; (8001e78 <HAL_DMA_Start_IT+0x4c0>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d013      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a65      	ldr	r2, [pc, #404]	; (8001e7c <HAL_DMA_Start_IT+0x4c4>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d00e      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a64      	ldr	r2, [pc, #400]	; (8001e80 <HAL_DMA_Start_IT+0x4c8>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d009      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a62      	ldr	r2, [pc, #392]	; (8001e84 <HAL_DMA_Start_IT+0x4cc>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d004      	beq.n	8001d08 <HAL_DMA_Start_IT+0x350>
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a61      	ldr	r2, [pc, #388]	; (8001e88 <HAL_DMA_Start_IT+0x4d0>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d101      	bne.n	8001d0c <HAL_DMA_Start_IT+0x354>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e000      	b.n	8001d0e <HAL_DMA_Start_IT+0x356>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d01a      	beq.n	8001d48 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d007      	beq.n	8001d30 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d2e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d007      	beq.n	8001d48 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001d42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d46:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a37      	ldr	r2, [pc, #220]	; (8001e2c <HAL_DMA_Start_IT+0x474>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d04a      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a36      	ldr	r2, [pc, #216]	; (8001e30 <HAL_DMA_Start_IT+0x478>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d045      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a34      	ldr	r2, [pc, #208]	; (8001e34 <HAL_DMA_Start_IT+0x47c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d040      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a33      	ldr	r2, [pc, #204]	; (8001e38 <HAL_DMA_Start_IT+0x480>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d03b      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a31      	ldr	r2, [pc, #196]	; (8001e3c <HAL_DMA_Start_IT+0x484>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d036      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a30      	ldr	r2, [pc, #192]	; (8001e40 <HAL_DMA_Start_IT+0x488>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d031      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a2e      	ldr	r2, [pc, #184]	; (8001e44 <HAL_DMA_Start_IT+0x48c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d02c      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a2d      	ldr	r2, [pc, #180]	; (8001e48 <HAL_DMA_Start_IT+0x490>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d027      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a2b      	ldr	r2, [pc, #172]	; (8001e4c <HAL_DMA_Start_IT+0x494>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d022      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a2a      	ldr	r2, [pc, #168]	; (8001e50 <HAL_DMA_Start_IT+0x498>)
 8001da8:	4293      	cmp	r3, r2
 8001daa:	d01d      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a28      	ldr	r2, [pc, #160]	; (8001e54 <HAL_DMA_Start_IT+0x49c>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d018      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a27      	ldr	r2, [pc, #156]	; (8001e58 <HAL_DMA_Start_IT+0x4a0>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d013      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a25      	ldr	r2, [pc, #148]	; (8001e5c <HAL_DMA_Start_IT+0x4a4>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d00e      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a24      	ldr	r2, [pc, #144]	; (8001e60 <HAL_DMA_Start_IT+0x4a8>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d009      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a22      	ldr	r2, [pc, #136]	; (8001e64 <HAL_DMA_Start_IT+0x4ac>)
 8001dda:	4293      	cmp	r3, r2
 8001ddc:	d004      	beq.n	8001de8 <HAL_DMA_Start_IT+0x430>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a21      	ldr	r2, [pc, #132]	; (8001e68 <HAL_DMA_Start_IT+0x4b0>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d108      	bne.n	8001dfa <HAL_DMA_Start_IT+0x442>
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0201 	orr.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	e012      	b.n	8001e20 <HAL_DMA_Start_IT+0x468>
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f042 0201 	orr.w	r2, r2, #1
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	e009      	b.n	8001e20 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e12:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	2200      	movs	r2, #0
 8001e18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40020010 	.word	0x40020010
 8001e30:	40020028 	.word	0x40020028
 8001e34:	40020040 	.word	0x40020040
 8001e38:	40020058 	.word	0x40020058
 8001e3c:	40020070 	.word	0x40020070
 8001e40:	40020088 	.word	0x40020088
 8001e44:	400200a0 	.word	0x400200a0
 8001e48:	400200b8 	.word	0x400200b8
 8001e4c:	40020410 	.word	0x40020410
 8001e50:	40020428 	.word	0x40020428
 8001e54:	40020440 	.word	0x40020440
 8001e58:	40020458 	.word	0x40020458
 8001e5c:	40020470 	.word	0x40020470
 8001e60:	40020488 	.word	0x40020488
 8001e64:	400204a0 	.word	0x400204a0
 8001e68:	400204b8 	.word	0x400204b8
 8001e6c:	58025408 	.word	0x58025408
 8001e70:	5802541c 	.word	0x5802541c
 8001e74:	58025430 	.word	0x58025430
 8001e78:	58025444 	.word	0x58025444
 8001e7c:	58025458 	.word	0x58025458
 8001e80:	5802546c 	.word	0x5802546c
 8001e84:	58025480 	.word	0x58025480
 8001e88:	58025494 	.word	0x58025494

08001e8c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	; 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e98:	4b67      	ldr	r3, [pc, #412]	; (8002038 <HAL_DMA_IRQHandler+0x1ac>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a67      	ldr	r2, [pc, #412]	; (800203c <HAL_DMA_IRQHandler+0x1b0>)
 8001e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea2:	0a9b      	lsrs	r3, r3, #10
 8001ea4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eaa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eb0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8001eb2:	6a3b      	ldr	r3, [r7, #32]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a5f      	ldr	r2, [pc, #380]	; (8002040 <HAL_DMA_IRQHandler+0x1b4>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d04a      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a5d      	ldr	r2, [pc, #372]	; (8002044 <HAL_DMA_IRQHandler+0x1b8>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d045      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a5c      	ldr	r2, [pc, #368]	; (8002048 <HAL_DMA_IRQHandler+0x1bc>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d040      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a5a      	ldr	r2, [pc, #360]	; (800204c <HAL_DMA_IRQHandler+0x1c0>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d03b      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a59      	ldr	r2, [pc, #356]	; (8002050 <HAL_DMA_IRQHandler+0x1c4>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d036      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4a57      	ldr	r2, [pc, #348]	; (8002054 <HAL_DMA_IRQHandler+0x1c8>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d031      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a56      	ldr	r2, [pc, #344]	; (8002058 <HAL_DMA_IRQHandler+0x1cc>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d02c      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a54      	ldr	r2, [pc, #336]	; (800205c <HAL_DMA_IRQHandler+0x1d0>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d027      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a53      	ldr	r2, [pc, #332]	; (8002060 <HAL_DMA_IRQHandler+0x1d4>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d022      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a51      	ldr	r2, [pc, #324]	; (8002064 <HAL_DMA_IRQHandler+0x1d8>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d01d      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a50      	ldr	r2, [pc, #320]	; (8002068 <HAL_DMA_IRQHandler+0x1dc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d018      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a4e      	ldr	r2, [pc, #312]	; (800206c <HAL_DMA_IRQHandler+0x1e0>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d013      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a4d      	ldr	r2, [pc, #308]	; (8002070 <HAL_DMA_IRQHandler+0x1e4>)
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d00e      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a4b      	ldr	r2, [pc, #300]	; (8002074 <HAL_DMA_IRQHandler+0x1e8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d009      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a4a      	ldr	r2, [pc, #296]	; (8002078 <HAL_DMA_IRQHandler+0x1ec>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d004      	beq.n	8001f5e <HAL_DMA_IRQHandler+0xd2>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a48      	ldr	r2, [pc, #288]	; (800207c <HAL_DMA_IRQHandler+0x1f0>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d101      	bne.n	8001f62 <HAL_DMA_IRQHandler+0xd6>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e000      	b.n	8001f64 <HAL_DMA_IRQHandler+0xd8>
 8001f62:	2300      	movs	r3, #0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 842b 	beq.w	80027c0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f6e:	f003 031f 	and.w	r3, r3, #31
 8001f72:	2208      	movs	r2, #8
 8001f74:	409a      	lsls	r2, r3
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	f000 80a2 	beq.w	80020c4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a2e      	ldr	r2, [pc, #184]	; (8002040 <HAL_DMA_IRQHandler+0x1b4>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d04a      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a2d      	ldr	r2, [pc, #180]	; (8002044 <HAL_DMA_IRQHandler+0x1b8>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d045      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a2b      	ldr	r2, [pc, #172]	; (8002048 <HAL_DMA_IRQHandler+0x1bc>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d040      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a2a      	ldr	r2, [pc, #168]	; (800204c <HAL_DMA_IRQHandler+0x1c0>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d03b      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a28      	ldr	r2, [pc, #160]	; (8002050 <HAL_DMA_IRQHandler+0x1c4>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d036      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a27      	ldr	r2, [pc, #156]	; (8002054 <HAL_DMA_IRQHandler+0x1c8>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d031      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a25      	ldr	r2, [pc, #148]	; (8002058 <HAL_DMA_IRQHandler+0x1cc>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d02c      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a24      	ldr	r2, [pc, #144]	; (800205c <HAL_DMA_IRQHandler+0x1d0>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d027      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a22      	ldr	r2, [pc, #136]	; (8002060 <HAL_DMA_IRQHandler+0x1d4>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d022      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a21      	ldr	r2, [pc, #132]	; (8002064 <HAL_DMA_IRQHandler+0x1d8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d01d      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1f      	ldr	r2, [pc, #124]	; (8002068 <HAL_DMA_IRQHandler+0x1dc>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d018      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a1e      	ldr	r2, [pc, #120]	; (800206c <HAL_DMA_IRQHandler+0x1e0>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d013      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a1c      	ldr	r2, [pc, #112]	; (8002070 <HAL_DMA_IRQHandler+0x1e4>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d00e      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1b      	ldr	r2, [pc, #108]	; (8002074 <HAL_DMA_IRQHandler+0x1e8>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d009      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a19      	ldr	r2, [pc, #100]	; (8002078 <HAL_DMA_IRQHandler+0x1ec>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d004      	beq.n	8002020 <HAL_DMA_IRQHandler+0x194>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a18      	ldr	r2, [pc, #96]	; (800207c <HAL_DMA_IRQHandler+0x1f0>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d12f      	bne.n	8002080 <HAL_DMA_IRQHandler+0x1f4>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	2b00      	cmp	r3, #0
 800202c:	bf14      	ite	ne
 800202e:	2301      	movne	r3, #1
 8002030:	2300      	moveq	r3, #0
 8002032:	b2db      	uxtb	r3, r3
 8002034:	e02e      	b.n	8002094 <HAL_DMA_IRQHandler+0x208>
 8002036:	bf00      	nop
 8002038:	24000028 	.word	0x24000028
 800203c:	1b4e81b5 	.word	0x1b4e81b5
 8002040:	40020010 	.word	0x40020010
 8002044:	40020028 	.word	0x40020028
 8002048:	40020040 	.word	0x40020040
 800204c:	40020058 	.word	0x40020058
 8002050:	40020070 	.word	0x40020070
 8002054:	40020088 	.word	0x40020088
 8002058:	400200a0 	.word	0x400200a0
 800205c:	400200b8 	.word	0x400200b8
 8002060:	40020410 	.word	0x40020410
 8002064:	40020428 	.word	0x40020428
 8002068:	40020440 	.word	0x40020440
 800206c:	40020458 	.word	0x40020458
 8002070:	40020470 	.word	0x40020470
 8002074:	40020488 	.word	0x40020488
 8002078:	400204a0 	.word	0x400204a0
 800207c:	400204b8 	.word	0x400204b8
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	2b00      	cmp	r3, #0
 800208c:	bf14      	ite	ne
 800208e:	2301      	movne	r3, #1
 8002090:	2300      	moveq	r3, #0
 8002092:	b2db      	uxtb	r3, r3
 8002094:	2b00      	cmp	r3, #0
 8002096:	d015      	beq.n	80020c4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f022 0204 	bic.w	r2, r2, #4
 80020a6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	2208      	movs	r2, #8
 80020b2:	409a      	lsls	r2, r3
 80020b4:	6a3b      	ldr	r3, [r7, #32]
 80020b6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020bc:	f043 0201 	orr.w	r2, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c8:	f003 031f 	and.w	r3, r3, #31
 80020cc:	69ba      	ldr	r2, [r7, #24]
 80020ce:	fa22 f303 	lsr.w	r3, r2, r3
 80020d2:	f003 0301 	and.w	r3, r3, #1
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d06e      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a69      	ldr	r2, [pc, #420]	; (8002284 <HAL_DMA_IRQHandler+0x3f8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d04a      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a67      	ldr	r2, [pc, #412]	; (8002288 <HAL_DMA_IRQHandler+0x3fc>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d045      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a66      	ldr	r2, [pc, #408]	; (800228c <HAL_DMA_IRQHandler+0x400>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d040      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a64      	ldr	r2, [pc, #400]	; (8002290 <HAL_DMA_IRQHandler+0x404>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d03b      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a63      	ldr	r2, [pc, #396]	; (8002294 <HAL_DMA_IRQHandler+0x408>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d036      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a61      	ldr	r2, [pc, #388]	; (8002298 <HAL_DMA_IRQHandler+0x40c>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d031      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a60      	ldr	r2, [pc, #384]	; (800229c <HAL_DMA_IRQHandler+0x410>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d02c      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a5e      	ldr	r2, [pc, #376]	; (80022a0 <HAL_DMA_IRQHandler+0x414>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d027      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a5d      	ldr	r2, [pc, #372]	; (80022a4 <HAL_DMA_IRQHandler+0x418>)
 8002130:	4293      	cmp	r3, r2
 8002132:	d022      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a5b      	ldr	r2, [pc, #364]	; (80022a8 <HAL_DMA_IRQHandler+0x41c>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d01d      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a5a      	ldr	r2, [pc, #360]	; (80022ac <HAL_DMA_IRQHandler+0x420>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d018      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a58      	ldr	r2, [pc, #352]	; (80022b0 <HAL_DMA_IRQHandler+0x424>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d013      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	4a57      	ldr	r2, [pc, #348]	; (80022b4 <HAL_DMA_IRQHandler+0x428>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d00e      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a55      	ldr	r2, [pc, #340]	; (80022b8 <HAL_DMA_IRQHandler+0x42c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d009      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a54      	ldr	r2, [pc, #336]	; (80022bc <HAL_DMA_IRQHandler+0x430>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d004      	beq.n	800217a <HAL_DMA_IRQHandler+0x2ee>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a52      	ldr	r2, [pc, #328]	; (80022c0 <HAL_DMA_IRQHandler+0x434>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d10a      	bne.n	8002190 <HAL_DMA_IRQHandler+0x304>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	695b      	ldr	r3, [r3, #20]
 8002180:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002184:	2b00      	cmp	r3, #0
 8002186:	bf14      	ite	ne
 8002188:	2301      	movne	r3, #1
 800218a:	2300      	moveq	r3, #0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	e003      	b.n	8002198 <HAL_DMA_IRQHandler+0x30c>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2300      	movs	r3, #0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d00d      	beq.n	80021b8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021a0:	f003 031f 	and.w	r3, r3, #31
 80021a4:	2201      	movs	r2, #1
 80021a6:	409a      	lsls	r2, r3
 80021a8:	6a3b      	ldr	r3, [r7, #32]
 80021aa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b0:	f043 0202 	orr.w	r2, r3, #2
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021bc:	f003 031f 	and.w	r3, r3, #31
 80021c0:	2204      	movs	r2, #4
 80021c2:	409a      	lsls	r2, r3
 80021c4:	69bb      	ldr	r3, [r7, #24]
 80021c6:	4013      	ands	r3, r2
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	f000 808f 	beq.w	80022ec <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a2c      	ldr	r2, [pc, #176]	; (8002284 <HAL_DMA_IRQHandler+0x3f8>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d04a      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a2a      	ldr	r2, [pc, #168]	; (8002288 <HAL_DMA_IRQHandler+0x3fc>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d045      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a29      	ldr	r2, [pc, #164]	; (800228c <HAL_DMA_IRQHandler+0x400>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d040      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a27      	ldr	r2, [pc, #156]	; (8002290 <HAL_DMA_IRQHandler+0x404>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d03b      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a26      	ldr	r2, [pc, #152]	; (8002294 <HAL_DMA_IRQHandler+0x408>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d036      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a24      	ldr	r2, [pc, #144]	; (8002298 <HAL_DMA_IRQHandler+0x40c>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d031      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a23      	ldr	r2, [pc, #140]	; (800229c <HAL_DMA_IRQHandler+0x410>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d02c      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a21      	ldr	r2, [pc, #132]	; (80022a0 <HAL_DMA_IRQHandler+0x414>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d027      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a20      	ldr	r2, [pc, #128]	; (80022a4 <HAL_DMA_IRQHandler+0x418>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d022      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a1e      	ldr	r2, [pc, #120]	; (80022a8 <HAL_DMA_IRQHandler+0x41c>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d01d      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a1d      	ldr	r2, [pc, #116]	; (80022ac <HAL_DMA_IRQHandler+0x420>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d018      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a1b      	ldr	r2, [pc, #108]	; (80022b0 <HAL_DMA_IRQHandler+0x424>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d013      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a1a      	ldr	r2, [pc, #104]	; (80022b4 <HAL_DMA_IRQHandler+0x428>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d00e      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a18      	ldr	r2, [pc, #96]	; (80022b8 <HAL_DMA_IRQHandler+0x42c>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d009      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a17      	ldr	r2, [pc, #92]	; (80022bc <HAL_DMA_IRQHandler+0x430>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d004      	beq.n	800226e <HAL_DMA_IRQHandler+0x3e2>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a15      	ldr	r2, [pc, #84]	; (80022c0 <HAL_DMA_IRQHandler+0x434>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d12a      	bne.n	80022c4 <HAL_DMA_IRQHandler+0x438>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	bf14      	ite	ne
 800227c:	2301      	movne	r3, #1
 800227e:	2300      	moveq	r3, #0
 8002280:	b2db      	uxtb	r3, r3
 8002282:	e023      	b.n	80022cc <HAL_DMA_IRQHandler+0x440>
 8002284:	40020010 	.word	0x40020010
 8002288:	40020028 	.word	0x40020028
 800228c:	40020040 	.word	0x40020040
 8002290:	40020058 	.word	0x40020058
 8002294:	40020070 	.word	0x40020070
 8002298:	40020088 	.word	0x40020088
 800229c:	400200a0 	.word	0x400200a0
 80022a0:	400200b8 	.word	0x400200b8
 80022a4:	40020410 	.word	0x40020410
 80022a8:	40020428 	.word	0x40020428
 80022ac:	40020440 	.word	0x40020440
 80022b0:	40020458 	.word	0x40020458
 80022b4:	40020470 	.word	0x40020470
 80022b8:	40020488 	.word	0x40020488
 80022bc:	400204a0 	.word	0x400204a0
 80022c0:	400204b8 	.word	0x400204b8
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2300      	movs	r3, #0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d00d      	beq.n	80022ec <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	2204      	movs	r2, #4
 80022da:	409a      	lsls	r2, r3
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022e4:	f043 0204 	orr.w	r2, r3, #4
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	2210      	movs	r2, #16
 80022f6:	409a      	lsls	r2, r3
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	f000 80a6 	beq.w	800244e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a85      	ldr	r2, [pc, #532]	; (800251c <HAL_DMA_IRQHandler+0x690>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04a      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a83      	ldr	r2, [pc, #524]	; (8002520 <HAL_DMA_IRQHandler+0x694>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d045      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a82      	ldr	r2, [pc, #520]	; (8002524 <HAL_DMA_IRQHandler+0x698>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d040      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a80      	ldr	r2, [pc, #512]	; (8002528 <HAL_DMA_IRQHandler+0x69c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d03b      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a7f      	ldr	r2, [pc, #508]	; (800252c <HAL_DMA_IRQHandler+0x6a0>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d036      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a7d      	ldr	r2, [pc, #500]	; (8002530 <HAL_DMA_IRQHandler+0x6a4>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d031      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a7c      	ldr	r2, [pc, #496]	; (8002534 <HAL_DMA_IRQHandler+0x6a8>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d02c      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a7a      	ldr	r2, [pc, #488]	; (8002538 <HAL_DMA_IRQHandler+0x6ac>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d027      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a79      	ldr	r2, [pc, #484]	; (800253c <HAL_DMA_IRQHandler+0x6b0>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d022      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a77      	ldr	r2, [pc, #476]	; (8002540 <HAL_DMA_IRQHandler+0x6b4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01d      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a76      	ldr	r2, [pc, #472]	; (8002544 <HAL_DMA_IRQHandler+0x6b8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a74      	ldr	r2, [pc, #464]	; (8002548 <HAL_DMA_IRQHandler+0x6bc>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a73      	ldr	r2, [pc, #460]	; (800254c <HAL_DMA_IRQHandler+0x6c0>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a71      	ldr	r2, [pc, #452]	; (8002550 <HAL_DMA_IRQHandler+0x6c4>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a70      	ldr	r2, [pc, #448]	; (8002554 <HAL_DMA_IRQHandler+0x6c8>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x516>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a6e      	ldr	r2, [pc, #440]	; (8002558 <HAL_DMA_IRQHandler+0x6cc>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10a      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x52c>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0308 	and.w	r3, r3, #8
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf14      	ite	ne
 80023b0:	2301      	movne	r3, #1
 80023b2:	2300      	moveq	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	e009      	b.n	80023cc <HAL_DMA_IRQHandler+0x540>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0304 	and.w	r3, r3, #4
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	bf14      	ite	ne
 80023c6:	2301      	movne	r3, #1
 80023c8:	2300      	moveq	r3, #0
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d03e      	beq.n	800244e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023d4:	f003 031f 	and.w	r3, r3, #31
 80023d8:	2210      	movs	r2, #16
 80023da:	409a      	lsls	r2, r3
 80023dc:	6a3b      	ldr	r3, [r7, #32]
 80023de:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d018      	beq.n	8002420 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d108      	bne.n	800240e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002400:	2b00      	cmp	r3, #0
 8002402:	d024      	beq.n	800244e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	4798      	blx	r3
 800240c:	e01f      	b.n	800244e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002412:	2b00      	cmp	r3, #0
 8002414:	d01b      	beq.n	800244e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	4798      	blx	r3
 800241e:	e016      	b.n	800244e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242a:	2b00      	cmp	r3, #0
 800242c:	d107      	bne.n	800243e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 0208 	bic.w	r2, r2, #8
 800243c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	2b00      	cmp	r3, #0
 8002444:	d003      	beq.n	800244e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002452:	f003 031f 	and.w	r3, r3, #31
 8002456:	2220      	movs	r2, #32
 8002458:	409a      	lsls	r2, r3
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	4013      	ands	r3, r2
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8110 	beq.w	8002684 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a2c      	ldr	r2, [pc, #176]	; (800251c <HAL_DMA_IRQHandler+0x690>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d04a      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a2b      	ldr	r2, [pc, #172]	; (8002520 <HAL_DMA_IRQHandler+0x694>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d045      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a29      	ldr	r2, [pc, #164]	; (8002524 <HAL_DMA_IRQHandler+0x698>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d040      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a28      	ldr	r2, [pc, #160]	; (8002528 <HAL_DMA_IRQHandler+0x69c>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d03b      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a26      	ldr	r2, [pc, #152]	; (800252c <HAL_DMA_IRQHandler+0x6a0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d036      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a25      	ldr	r2, [pc, #148]	; (8002530 <HAL_DMA_IRQHandler+0x6a4>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d031      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a23      	ldr	r2, [pc, #140]	; (8002534 <HAL_DMA_IRQHandler+0x6a8>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d02c      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a22      	ldr	r2, [pc, #136]	; (8002538 <HAL_DMA_IRQHandler+0x6ac>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d027      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a20      	ldr	r2, [pc, #128]	; (800253c <HAL_DMA_IRQHandler+0x6b0>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d022      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a1f      	ldr	r2, [pc, #124]	; (8002540 <HAL_DMA_IRQHandler+0x6b4>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d01d      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a1d      	ldr	r2, [pc, #116]	; (8002544 <HAL_DMA_IRQHandler+0x6b8>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d018      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a1c      	ldr	r2, [pc, #112]	; (8002548 <HAL_DMA_IRQHandler+0x6bc>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d013      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a1a      	ldr	r2, [pc, #104]	; (800254c <HAL_DMA_IRQHandler+0x6c0>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d00e      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a19      	ldr	r2, [pc, #100]	; (8002550 <HAL_DMA_IRQHandler+0x6c4>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d009      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a17      	ldr	r2, [pc, #92]	; (8002554 <HAL_DMA_IRQHandler+0x6c8>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d004      	beq.n	8002504 <HAL_DMA_IRQHandler+0x678>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4a16      	ldr	r2, [pc, #88]	; (8002558 <HAL_DMA_IRQHandler+0x6cc>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d12b      	bne.n	800255c <HAL_DMA_IRQHandler+0x6d0>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0310 	and.w	r3, r3, #16
 800250e:	2b00      	cmp	r3, #0
 8002510:	bf14      	ite	ne
 8002512:	2301      	movne	r3, #1
 8002514:	2300      	moveq	r3, #0
 8002516:	b2db      	uxtb	r3, r3
 8002518:	e02a      	b.n	8002570 <HAL_DMA_IRQHandler+0x6e4>
 800251a:	bf00      	nop
 800251c:	40020010 	.word	0x40020010
 8002520:	40020028 	.word	0x40020028
 8002524:	40020040 	.word	0x40020040
 8002528:	40020058 	.word	0x40020058
 800252c:	40020070 	.word	0x40020070
 8002530:	40020088 	.word	0x40020088
 8002534:	400200a0 	.word	0x400200a0
 8002538:	400200b8 	.word	0x400200b8
 800253c:	40020410 	.word	0x40020410
 8002540:	40020428 	.word	0x40020428
 8002544:	40020440 	.word	0x40020440
 8002548:	40020458 	.word	0x40020458
 800254c:	40020470 	.word	0x40020470
 8002550:	40020488 	.word	0x40020488
 8002554:	400204a0 	.word	0x400204a0
 8002558:	400204b8 	.word	0x400204b8
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b00      	cmp	r3, #0
 8002568:	bf14      	ite	ne
 800256a:	2301      	movne	r3, #1
 800256c:	2300      	moveq	r3, #0
 800256e:	b2db      	uxtb	r3, r3
 8002570:	2b00      	cmp	r3, #0
 8002572:	f000 8087 	beq.w	8002684 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800257a:	f003 031f 	and.w	r3, r3, #31
 800257e:	2220      	movs	r2, #32
 8002580:	409a      	lsls	r2, r3
 8002582:	6a3b      	ldr	r3, [r7, #32]
 8002584:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b04      	cmp	r3, #4
 8002590:	d139      	bne.n	8002606 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f022 0216 	bic.w	r2, r2, #22
 80025a0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	695a      	ldr	r2, [r3, #20]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025b0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d103      	bne.n	80025c2 <HAL_DMA_IRQHandler+0x736>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d007      	beq.n	80025d2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f022 0208 	bic.w	r2, r2, #8
 80025d0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025d6:	f003 031f 	and.w	r3, r3, #31
 80025da:	223f      	movs	r2, #63	; 0x3f
 80025dc:	409a      	lsls	r2, r3
 80025de:	6a3b      	ldr	r3, [r7, #32]
 80025e0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2201      	movs	r2, #1
 80025e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	f000 834a 	beq.w	8002c90 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	4798      	blx	r3
          }
          return;
 8002604:	e344      	b.n	8002c90 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d018      	beq.n	8002646 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d108      	bne.n	8002634 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002626:	2b00      	cmp	r3, #0
 8002628:	d02c      	beq.n	8002684 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	4798      	blx	r3
 8002632:	e027      	b.n	8002684 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002638:	2b00      	cmp	r3, #0
 800263a:	d023      	beq.n	8002684 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002640:	6878      	ldr	r0, [r7, #4]
 8002642:	4798      	blx	r3
 8002644:	e01e      	b.n	8002684 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002650:	2b00      	cmp	r3, #0
 8002652:	d10f      	bne.n	8002674 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 0210 	bic.w	r2, r2, #16
 8002662:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002688:	2b00      	cmp	r3, #0
 800268a:	f000 8306 	beq.w	8002c9a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	f000 8088 	beq.w	80027ac <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2204      	movs	r2, #4
 80026a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a7a      	ldr	r2, [pc, #488]	; (8002894 <HAL_DMA_IRQHandler+0xa08>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d04a      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a79      	ldr	r2, [pc, #484]	; (8002898 <HAL_DMA_IRQHandler+0xa0c>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d045      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a77      	ldr	r2, [pc, #476]	; (800289c <HAL_DMA_IRQHandler+0xa10>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d040      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a76      	ldr	r2, [pc, #472]	; (80028a0 <HAL_DMA_IRQHandler+0xa14>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d03b      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a74      	ldr	r2, [pc, #464]	; (80028a4 <HAL_DMA_IRQHandler+0xa18>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d036      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4a73      	ldr	r2, [pc, #460]	; (80028a8 <HAL_DMA_IRQHandler+0xa1c>)
 80026dc:	4293      	cmp	r3, r2
 80026de:	d031      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a71      	ldr	r2, [pc, #452]	; (80028ac <HAL_DMA_IRQHandler+0xa20>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d02c      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a70      	ldr	r2, [pc, #448]	; (80028b0 <HAL_DMA_IRQHandler+0xa24>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d027      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a6e      	ldr	r2, [pc, #440]	; (80028b4 <HAL_DMA_IRQHandler+0xa28>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d022      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a6d      	ldr	r2, [pc, #436]	; (80028b8 <HAL_DMA_IRQHandler+0xa2c>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d01d      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a6b      	ldr	r2, [pc, #428]	; (80028bc <HAL_DMA_IRQHandler+0xa30>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d018      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a6a      	ldr	r2, [pc, #424]	; (80028c0 <HAL_DMA_IRQHandler+0xa34>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d013      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a68      	ldr	r2, [pc, #416]	; (80028c4 <HAL_DMA_IRQHandler+0xa38>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d00e      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a67      	ldr	r2, [pc, #412]	; (80028c8 <HAL_DMA_IRQHandler+0xa3c>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d009      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a65      	ldr	r2, [pc, #404]	; (80028cc <HAL_DMA_IRQHandler+0xa40>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d004      	beq.n	8002744 <HAL_DMA_IRQHandler+0x8b8>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a64      	ldr	r2, [pc, #400]	; (80028d0 <HAL_DMA_IRQHandler+0xa44>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d108      	bne.n	8002756 <HAL_DMA_IRQHandler+0x8ca>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0201 	bic.w	r2, r2, #1
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	e007      	b.n	8002766 <HAL_DMA_IRQHandler+0x8da>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0201 	bic.w	r2, r2, #1
 8002764:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	3301      	adds	r3, #1
 800276a:	60fb      	str	r3, [r7, #12]
 800276c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800276e:	429a      	cmp	r2, r3
 8002770:	d307      	bcc.n	8002782 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0301 	and.w	r3, r3, #1
 800277c:	2b00      	cmp	r3, #0
 800277e:	d1f2      	bne.n	8002766 <HAL_DMA_IRQHandler+0x8da>
 8002780:	e000      	b.n	8002784 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8002782:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0301 	and.w	r3, r3, #1
 800278e:	2b00      	cmp	r3, #0
 8002790:	d004      	beq.n	800279c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2203      	movs	r2, #3
 8002796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800279a:	e003      	b.n	80027a4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2201      	movs	r2, #1
 80027a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f000 8272 	beq.w	8002c9a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	4798      	blx	r3
 80027be:	e26c      	b.n	8002c9a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a43      	ldr	r2, [pc, #268]	; (80028d4 <HAL_DMA_IRQHandler+0xa48>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d022      	beq.n	8002810 <HAL_DMA_IRQHandler+0x984>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a42      	ldr	r2, [pc, #264]	; (80028d8 <HAL_DMA_IRQHandler+0xa4c>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d01d      	beq.n	8002810 <HAL_DMA_IRQHandler+0x984>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a40      	ldr	r2, [pc, #256]	; (80028dc <HAL_DMA_IRQHandler+0xa50>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d018      	beq.n	8002810 <HAL_DMA_IRQHandler+0x984>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a3f      	ldr	r2, [pc, #252]	; (80028e0 <HAL_DMA_IRQHandler+0xa54>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d013      	beq.n	8002810 <HAL_DMA_IRQHandler+0x984>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a3d      	ldr	r2, [pc, #244]	; (80028e4 <HAL_DMA_IRQHandler+0xa58>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d00e      	beq.n	8002810 <HAL_DMA_IRQHandler+0x984>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a3c      	ldr	r2, [pc, #240]	; (80028e8 <HAL_DMA_IRQHandler+0xa5c>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d009      	beq.n	8002810 <HAL_DMA_IRQHandler+0x984>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a3a      	ldr	r2, [pc, #232]	; (80028ec <HAL_DMA_IRQHandler+0xa60>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d004      	beq.n	8002810 <HAL_DMA_IRQHandler+0x984>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a39      	ldr	r2, [pc, #228]	; (80028f0 <HAL_DMA_IRQHandler+0xa64>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d101      	bne.n	8002814 <HAL_DMA_IRQHandler+0x988>
 8002810:	2301      	movs	r3, #1
 8002812:	e000      	b.n	8002816 <HAL_DMA_IRQHandler+0x98a>
 8002814:	2300      	movs	r3, #0
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 823f 	beq.w	8002c9a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002828:	f003 031f 	and.w	r3, r3, #31
 800282c:	2204      	movs	r2, #4
 800282e:	409a      	lsls	r2, r3
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	4013      	ands	r3, r2
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 80cd 	beq.w	80029d4 <HAL_DMA_IRQHandler+0xb48>
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80c7 	beq.w	80029d4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800284a:	f003 031f 	and.w	r3, r3, #31
 800284e:	2204      	movs	r2, #4
 8002850:	409a      	lsls	r2, r3
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d049      	beq.n	80028f4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002866:	2b00      	cmp	r3, #0
 8002868:	d109      	bne.n	800287e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800286e:	2b00      	cmp	r3, #0
 8002870:	f000 8210 	beq.w	8002c94 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800287c:	e20a      	b.n	8002c94 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002882:	2b00      	cmp	r3, #0
 8002884:	f000 8206 	beq.w	8002c94 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002890:	e200      	b.n	8002c94 <HAL_DMA_IRQHandler+0xe08>
 8002892:	bf00      	nop
 8002894:	40020010 	.word	0x40020010
 8002898:	40020028 	.word	0x40020028
 800289c:	40020040 	.word	0x40020040
 80028a0:	40020058 	.word	0x40020058
 80028a4:	40020070 	.word	0x40020070
 80028a8:	40020088 	.word	0x40020088
 80028ac:	400200a0 	.word	0x400200a0
 80028b0:	400200b8 	.word	0x400200b8
 80028b4:	40020410 	.word	0x40020410
 80028b8:	40020428 	.word	0x40020428
 80028bc:	40020440 	.word	0x40020440
 80028c0:	40020458 	.word	0x40020458
 80028c4:	40020470 	.word	0x40020470
 80028c8:	40020488 	.word	0x40020488
 80028cc:	400204a0 	.word	0x400204a0
 80028d0:	400204b8 	.word	0x400204b8
 80028d4:	58025408 	.word	0x58025408
 80028d8:	5802541c 	.word	0x5802541c
 80028dc:	58025430 	.word	0x58025430
 80028e0:	58025444 	.word	0x58025444
 80028e4:	58025458 	.word	0x58025458
 80028e8:	5802546c 	.word	0x5802546c
 80028ec:	58025480 	.word	0x58025480
 80028f0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	f003 0320 	and.w	r3, r3, #32
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d160      	bne.n	80029c0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a7f      	ldr	r2, [pc, #508]	; (8002b00 <HAL_DMA_IRQHandler+0xc74>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d04a      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a7d      	ldr	r2, [pc, #500]	; (8002b04 <HAL_DMA_IRQHandler+0xc78>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d045      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a7c      	ldr	r2, [pc, #496]	; (8002b08 <HAL_DMA_IRQHandler+0xc7c>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d040      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a7a      	ldr	r2, [pc, #488]	; (8002b0c <HAL_DMA_IRQHandler+0xc80>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d03b      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a79      	ldr	r2, [pc, #484]	; (8002b10 <HAL_DMA_IRQHandler+0xc84>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d036      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a77      	ldr	r2, [pc, #476]	; (8002b14 <HAL_DMA_IRQHandler+0xc88>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d031      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a76      	ldr	r2, [pc, #472]	; (8002b18 <HAL_DMA_IRQHandler+0xc8c>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d02c      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a74      	ldr	r2, [pc, #464]	; (8002b1c <HAL_DMA_IRQHandler+0xc90>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d027      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a73      	ldr	r2, [pc, #460]	; (8002b20 <HAL_DMA_IRQHandler+0xc94>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d022      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a71      	ldr	r2, [pc, #452]	; (8002b24 <HAL_DMA_IRQHandler+0xc98>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d01d      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a70      	ldr	r2, [pc, #448]	; (8002b28 <HAL_DMA_IRQHandler+0xc9c>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d018      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a6e      	ldr	r2, [pc, #440]	; (8002b2c <HAL_DMA_IRQHandler+0xca0>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d013      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a6d      	ldr	r2, [pc, #436]	; (8002b30 <HAL_DMA_IRQHandler+0xca4>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d00e      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a6b      	ldr	r2, [pc, #428]	; (8002b34 <HAL_DMA_IRQHandler+0xca8>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d009      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a6a      	ldr	r2, [pc, #424]	; (8002b38 <HAL_DMA_IRQHandler+0xcac>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d004      	beq.n	800299e <HAL_DMA_IRQHandler+0xb12>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a68      	ldr	r2, [pc, #416]	; (8002b3c <HAL_DMA_IRQHandler+0xcb0>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d108      	bne.n	80029b0 <HAL_DMA_IRQHandler+0xb24>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0208 	bic.w	r2, r2, #8
 80029ac:	601a      	str	r2, [r3, #0]
 80029ae:	e007      	b.n	80029c0 <HAL_DMA_IRQHandler+0xb34>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f022 0204 	bic.w	r2, r2, #4
 80029be:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	f000 8165 	beq.w	8002c94 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80029d2:	e15f      	b.n	8002c94 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d8:	f003 031f 	and.w	r3, r3, #31
 80029dc:	2202      	movs	r2, #2
 80029de:	409a      	lsls	r2, r3
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	4013      	ands	r3, r2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	f000 80c5 	beq.w	8002b74 <HAL_DMA_IRQHandler+0xce8>
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	f003 0302 	and.w	r3, r3, #2
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	f000 80bf 	beq.w	8002b74 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029fa:	f003 031f 	and.w	r3, r3, #31
 80029fe:	2202      	movs	r2, #2
 8002a00:	409a      	lsls	r2, r3
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d018      	beq.n	8002a42 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d109      	bne.n	8002a2e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f000 813a 	beq.w	8002c98 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a28:	6878      	ldr	r0, [r7, #4]
 8002a2a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a2c:	e134      	b.n	8002c98 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	f000 8130 	beq.w	8002c98 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a40:	e12a      	b.n	8002c98 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002a42:	693b      	ldr	r3, [r7, #16]
 8002a44:	f003 0320 	and.w	r3, r3, #32
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f040 8089 	bne.w	8002b60 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a2b      	ldr	r2, [pc, #172]	; (8002b00 <HAL_DMA_IRQHandler+0xc74>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d04a      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4a29      	ldr	r2, [pc, #164]	; (8002b04 <HAL_DMA_IRQHandler+0xc78>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d045      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a28      	ldr	r2, [pc, #160]	; (8002b08 <HAL_DMA_IRQHandler+0xc7c>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d040      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a26      	ldr	r2, [pc, #152]	; (8002b0c <HAL_DMA_IRQHandler+0xc80>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d03b      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a25      	ldr	r2, [pc, #148]	; (8002b10 <HAL_DMA_IRQHandler+0xc84>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d036      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a23      	ldr	r2, [pc, #140]	; (8002b14 <HAL_DMA_IRQHandler+0xc88>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d031      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4a22      	ldr	r2, [pc, #136]	; (8002b18 <HAL_DMA_IRQHandler+0xc8c>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d02c      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a20      	ldr	r2, [pc, #128]	; (8002b1c <HAL_DMA_IRQHandler+0xc90>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d027      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a1f      	ldr	r2, [pc, #124]	; (8002b20 <HAL_DMA_IRQHandler+0xc94>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d022      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a1d      	ldr	r2, [pc, #116]	; (8002b24 <HAL_DMA_IRQHandler+0xc98>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d01d      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1c      	ldr	r2, [pc, #112]	; (8002b28 <HAL_DMA_IRQHandler+0xc9c>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d018      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a1a      	ldr	r2, [pc, #104]	; (8002b2c <HAL_DMA_IRQHandler+0xca0>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d013      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a19      	ldr	r2, [pc, #100]	; (8002b30 <HAL_DMA_IRQHandler+0xca4>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d00e      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a17      	ldr	r2, [pc, #92]	; (8002b34 <HAL_DMA_IRQHandler+0xca8>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d009      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	4a16      	ldr	r2, [pc, #88]	; (8002b38 <HAL_DMA_IRQHandler+0xcac>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d004      	beq.n	8002aee <HAL_DMA_IRQHandler+0xc62>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a14      	ldr	r2, [pc, #80]	; (8002b3c <HAL_DMA_IRQHandler+0xcb0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d128      	bne.n	8002b40 <HAL_DMA_IRQHandler+0xcb4>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681a      	ldr	r2, [r3, #0]
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f022 0214 	bic.w	r2, r2, #20
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	e027      	b.n	8002b50 <HAL_DMA_IRQHandler+0xcc4>
 8002b00:	40020010 	.word	0x40020010
 8002b04:	40020028 	.word	0x40020028
 8002b08:	40020040 	.word	0x40020040
 8002b0c:	40020058 	.word	0x40020058
 8002b10:	40020070 	.word	0x40020070
 8002b14:	40020088 	.word	0x40020088
 8002b18:	400200a0 	.word	0x400200a0
 8002b1c:	400200b8 	.word	0x400200b8
 8002b20:	40020410 	.word	0x40020410
 8002b24:	40020428 	.word	0x40020428
 8002b28:	40020440 	.word	0x40020440
 8002b2c:	40020458 	.word	0x40020458
 8002b30:	40020470 	.word	0x40020470
 8002b34:	40020488 	.word	0x40020488
 8002b38:	400204a0 	.word	0x400204a0
 8002b3c:	400204b8 	.word	0x400204b8
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 020a 	bic.w	r2, r2, #10
 8002b4e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f000 8097 	beq.w	8002c98 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002b72:	e091      	b.n	8002c98 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b78:	f003 031f 	and.w	r3, r3, #31
 8002b7c:	2208      	movs	r2, #8
 8002b7e:	409a      	lsls	r2, r3
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	4013      	ands	r3, r2
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 8088 	beq.w	8002c9a <HAL_DMA_IRQHandler+0xe0e>
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 8082 	beq.w	8002c9a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a41      	ldr	r2, [pc, #260]	; (8002ca0 <HAL_DMA_IRQHandler+0xe14>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d04a      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a3f      	ldr	r2, [pc, #252]	; (8002ca4 <HAL_DMA_IRQHandler+0xe18>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d045      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a3e      	ldr	r2, [pc, #248]	; (8002ca8 <HAL_DMA_IRQHandler+0xe1c>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d040      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a3c      	ldr	r2, [pc, #240]	; (8002cac <HAL_DMA_IRQHandler+0xe20>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d03b      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a3b      	ldr	r2, [pc, #236]	; (8002cb0 <HAL_DMA_IRQHandler+0xe24>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d036      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a39      	ldr	r2, [pc, #228]	; (8002cb4 <HAL_DMA_IRQHandler+0xe28>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d031      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	4a38      	ldr	r2, [pc, #224]	; (8002cb8 <HAL_DMA_IRQHandler+0xe2c>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d02c      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a36      	ldr	r2, [pc, #216]	; (8002cbc <HAL_DMA_IRQHandler+0xe30>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d027      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a35      	ldr	r2, [pc, #212]	; (8002cc0 <HAL_DMA_IRQHandler+0xe34>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d022      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a33      	ldr	r2, [pc, #204]	; (8002cc4 <HAL_DMA_IRQHandler+0xe38>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d01d      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a32      	ldr	r2, [pc, #200]	; (8002cc8 <HAL_DMA_IRQHandler+0xe3c>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d018      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a30      	ldr	r2, [pc, #192]	; (8002ccc <HAL_DMA_IRQHandler+0xe40>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d013      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a2f      	ldr	r2, [pc, #188]	; (8002cd0 <HAL_DMA_IRQHandler+0xe44>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d00e      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a2d      	ldr	r2, [pc, #180]	; (8002cd4 <HAL_DMA_IRQHandler+0xe48>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d009      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a2c      	ldr	r2, [pc, #176]	; (8002cd8 <HAL_DMA_IRQHandler+0xe4c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d004      	beq.n	8002c36 <HAL_DMA_IRQHandler+0xdaa>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a2a      	ldr	r2, [pc, #168]	; (8002cdc <HAL_DMA_IRQHandler+0xe50>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d108      	bne.n	8002c48 <HAL_DMA_IRQHandler+0xdbc>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 021c 	bic.w	r2, r2, #28
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	e007      	b.n	8002c58 <HAL_DMA_IRQHandler+0xdcc>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681a      	ldr	r2, [r3, #0]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 020e 	bic.w	r2, r2, #14
 8002c56:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c5c:	f003 031f 	and.w	r3, r3, #31
 8002c60:	2201      	movs	r2, #1
 8002c62:	409a      	lsls	r2, r3
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	4798      	blx	r3
 8002c8e:	e004      	b.n	8002c9a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002c90:	bf00      	nop
 8002c92:	e002      	b.n	8002c9a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c94:	bf00      	nop
 8002c96:	e000      	b.n	8002c9a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c98:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002c9a:	3728      	adds	r7, #40	; 0x28
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	40020010 	.word	0x40020010
 8002ca4:	40020028 	.word	0x40020028
 8002ca8:	40020040 	.word	0x40020040
 8002cac:	40020058 	.word	0x40020058
 8002cb0:	40020070 	.word	0x40020070
 8002cb4:	40020088 	.word	0x40020088
 8002cb8:	400200a0 	.word	0x400200a0
 8002cbc:	400200b8 	.word	0x400200b8
 8002cc0:	40020410 	.word	0x40020410
 8002cc4:	40020428 	.word	0x40020428
 8002cc8:	40020440 	.word	0x40020440
 8002ccc:	40020458 	.word	0x40020458
 8002cd0:	40020470 	.word	0x40020470
 8002cd4:	40020488 	.word	0x40020488
 8002cd8:	400204a0 	.word	0x400204a0
 8002cdc:	400204b8 	.word	0x400204b8

08002ce0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b087      	sub	sp, #28
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	60f8      	str	r0, [r7, #12]
 8002ce8:	60b9      	str	r1, [r7, #8]
 8002cea:	607a      	str	r2, [r7, #4]
 8002cec:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a7f      	ldr	r2, [pc, #508]	; (8002efc <DMA_SetConfig+0x21c>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d072      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a7d      	ldr	r2, [pc, #500]	; (8002f00 <DMA_SetConfig+0x220>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d06d      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a7c      	ldr	r2, [pc, #496]	; (8002f04 <DMA_SetConfig+0x224>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d068      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a7a      	ldr	r2, [pc, #488]	; (8002f08 <DMA_SetConfig+0x228>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d063      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a79      	ldr	r2, [pc, #484]	; (8002f0c <DMA_SetConfig+0x22c>)
 8002d28:	4293      	cmp	r3, r2
 8002d2a:	d05e      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a77      	ldr	r2, [pc, #476]	; (8002f10 <DMA_SetConfig+0x230>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d059      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a76      	ldr	r2, [pc, #472]	; (8002f14 <DMA_SetConfig+0x234>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d054      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a74      	ldr	r2, [pc, #464]	; (8002f18 <DMA_SetConfig+0x238>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d04f      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a73      	ldr	r2, [pc, #460]	; (8002f1c <DMA_SetConfig+0x23c>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d04a      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a71      	ldr	r2, [pc, #452]	; (8002f20 <DMA_SetConfig+0x240>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d045      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a70      	ldr	r2, [pc, #448]	; (8002f24 <DMA_SetConfig+0x244>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d040      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a6e      	ldr	r2, [pc, #440]	; (8002f28 <DMA_SetConfig+0x248>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d03b      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a6d      	ldr	r2, [pc, #436]	; (8002f2c <DMA_SetConfig+0x24c>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d036      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a6b      	ldr	r2, [pc, #428]	; (8002f30 <DMA_SetConfig+0x250>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d031      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a6a      	ldr	r2, [pc, #424]	; (8002f34 <DMA_SetConfig+0x254>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d02c      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a68      	ldr	r2, [pc, #416]	; (8002f38 <DMA_SetConfig+0x258>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d027      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a67      	ldr	r2, [pc, #412]	; (8002f3c <DMA_SetConfig+0x25c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d022      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a65      	ldr	r2, [pc, #404]	; (8002f40 <DMA_SetConfig+0x260>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d01d      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a64      	ldr	r2, [pc, #400]	; (8002f44 <DMA_SetConfig+0x264>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d018      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a62      	ldr	r2, [pc, #392]	; (8002f48 <DMA_SetConfig+0x268>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d013      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a61      	ldr	r2, [pc, #388]	; (8002f4c <DMA_SetConfig+0x26c>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00e      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a5f      	ldr	r2, [pc, #380]	; (8002f50 <DMA_SetConfig+0x270>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d009      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4a5e      	ldr	r2, [pc, #376]	; (8002f54 <DMA_SetConfig+0x274>)
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d004      	beq.n	8002dea <DMA_SetConfig+0x10a>
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a5c      	ldr	r2, [pc, #368]	; (8002f58 <DMA_SetConfig+0x278>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d101      	bne.n	8002dee <DMA_SetConfig+0x10e>
 8002dea:	2301      	movs	r3, #1
 8002dec:	e000      	b.n	8002df0 <DMA_SetConfig+0x110>
 8002dee:	2300      	movs	r3, #0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00d      	beq.n	8002e10 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002dfc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d004      	beq.n	8002e10 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002e0e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a39      	ldr	r2, [pc, #228]	; (8002efc <DMA_SetConfig+0x21c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d04a      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a38      	ldr	r2, [pc, #224]	; (8002f00 <DMA_SetConfig+0x220>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d045      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a36      	ldr	r2, [pc, #216]	; (8002f04 <DMA_SetConfig+0x224>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d040      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a35      	ldr	r2, [pc, #212]	; (8002f08 <DMA_SetConfig+0x228>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d03b      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a33      	ldr	r2, [pc, #204]	; (8002f0c <DMA_SetConfig+0x22c>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d036      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a32      	ldr	r2, [pc, #200]	; (8002f10 <DMA_SetConfig+0x230>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d031      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a30      	ldr	r2, [pc, #192]	; (8002f14 <DMA_SetConfig+0x234>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d02c      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a2f      	ldr	r2, [pc, #188]	; (8002f18 <DMA_SetConfig+0x238>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d027      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a2d      	ldr	r2, [pc, #180]	; (8002f1c <DMA_SetConfig+0x23c>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d022      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a2c      	ldr	r2, [pc, #176]	; (8002f20 <DMA_SetConfig+0x240>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d01d      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a2a      	ldr	r2, [pc, #168]	; (8002f24 <DMA_SetConfig+0x244>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d018      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a29      	ldr	r2, [pc, #164]	; (8002f28 <DMA_SetConfig+0x248>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d013      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a27      	ldr	r2, [pc, #156]	; (8002f2c <DMA_SetConfig+0x24c>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d00e      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a26      	ldr	r2, [pc, #152]	; (8002f30 <DMA_SetConfig+0x250>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d009      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a24      	ldr	r2, [pc, #144]	; (8002f34 <DMA_SetConfig+0x254>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d004      	beq.n	8002eb0 <DMA_SetConfig+0x1d0>
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a23      	ldr	r2, [pc, #140]	; (8002f38 <DMA_SetConfig+0x258>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d101      	bne.n	8002eb4 <DMA_SetConfig+0x1d4>
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e000      	b.n	8002eb6 <DMA_SetConfig+0x1d6>
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d059      	beq.n	8002f6e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebe:	f003 031f 	and.w	r3, r3, #31
 8002ec2:	223f      	movs	r2, #63	; 0x3f
 8002ec4:	409a      	lsls	r2, r3
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ed8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	2b40      	cmp	r3, #64	; 0x40
 8002ee8:	d138      	bne.n	8002f5c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002efa:	e086      	b.n	800300a <DMA_SetConfig+0x32a>
 8002efc:	40020010 	.word	0x40020010
 8002f00:	40020028 	.word	0x40020028
 8002f04:	40020040 	.word	0x40020040
 8002f08:	40020058 	.word	0x40020058
 8002f0c:	40020070 	.word	0x40020070
 8002f10:	40020088 	.word	0x40020088
 8002f14:	400200a0 	.word	0x400200a0
 8002f18:	400200b8 	.word	0x400200b8
 8002f1c:	40020410 	.word	0x40020410
 8002f20:	40020428 	.word	0x40020428
 8002f24:	40020440 	.word	0x40020440
 8002f28:	40020458 	.word	0x40020458
 8002f2c:	40020470 	.word	0x40020470
 8002f30:	40020488 	.word	0x40020488
 8002f34:	400204a0 	.word	0x400204a0
 8002f38:	400204b8 	.word	0x400204b8
 8002f3c:	58025408 	.word	0x58025408
 8002f40:	5802541c 	.word	0x5802541c
 8002f44:	58025430 	.word	0x58025430
 8002f48:	58025444 	.word	0x58025444
 8002f4c:	58025458 	.word	0x58025458
 8002f50:	5802546c 	.word	0x5802546c
 8002f54:	58025480 	.word	0x58025480
 8002f58:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	68ba      	ldr	r2, [r7, #8]
 8002f62:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	60da      	str	r2, [r3, #12]
}
 8002f6c:	e04d      	b.n	800300a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a29      	ldr	r2, [pc, #164]	; (8003018 <DMA_SetConfig+0x338>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d022      	beq.n	8002fbe <DMA_SetConfig+0x2de>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a27      	ldr	r2, [pc, #156]	; (800301c <DMA_SetConfig+0x33c>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d01d      	beq.n	8002fbe <DMA_SetConfig+0x2de>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a26      	ldr	r2, [pc, #152]	; (8003020 <DMA_SetConfig+0x340>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d018      	beq.n	8002fbe <DMA_SetConfig+0x2de>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a24      	ldr	r2, [pc, #144]	; (8003024 <DMA_SetConfig+0x344>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d013      	beq.n	8002fbe <DMA_SetConfig+0x2de>
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a23      	ldr	r2, [pc, #140]	; (8003028 <DMA_SetConfig+0x348>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d00e      	beq.n	8002fbe <DMA_SetConfig+0x2de>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a21      	ldr	r2, [pc, #132]	; (800302c <DMA_SetConfig+0x34c>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d009      	beq.n	8002fbe <DMA_SetConfig+0x2de>
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a20      	ldr	r2, [pc, #128]	; (8003030 <DMA_SetConfig+0x350>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d004      	beq.n	8002fbe <DMA_SetConfig+0x2de>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a1e      	ldr	r2, [pc, #120]	; (8003034 <DMA_SetConfig+0x354>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d101      	bne.n	8002fc2 <DMA_SetConfig+0x2e2>
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e000      	b.n	8002fc4 <DMA_SetConfig+0x2e4>
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d020      	beq.n	800300a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fcc:	f003 031f 	and.w	r3, r3, #31
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	409a      	lsls	r2, r3
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	683a      	ldr	r2, [r7, #0]
 8002fde:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	2b40      	cmp	r3, #64	; 0x40
 8002fe6:	d108      	bne.n	8002ffa <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	60da      	str	r2, [r3, #12]
}
 8002ff8:	e007      	b.n	800300a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	60da      	str	r2, [r3, #12]
}
 800300a:	bf00      	nop
 800300c:	371c      	adds	r7, #28
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	58025408 	.word	0x58025408
 800301c:	5802541c 	.word	0x5802541c
 8003020:	58025430 	.word	0x58025430
 8003024:	58025444 	.word	0x58025444
 8003028:	58025458 	.word	0x58025458
 800302c:	5802546c 	.word	0x5802546c
 8003030:	58025480 	.word	0x58025480
 8003034:	58025494 	.word	0x58025494

08003038 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a42      	ldr	r2, [pc, #264]	; (8003150 <DMA_CalcBaseAndBitshift+0x118>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d04a      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a41      	ldr	r2, [pc, #260]	; (8003154 <DMA_CalcBaseAndBitshift+0x11c>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d045      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a3f      	ldr	r2, [pc, #252]	; (8003158 <DMA_CalcBaseAndBitshift+0x120>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d040      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a3e      	ldr	r2, [pc, #248]	; (800315c <DMA_CalcBaseAndBitshift+0x124>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d03b      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a3c      	ldr	r2, [pc, #240]	; (8003160 <DMA_CalcBaseAndBitshift+0x128>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d036      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a3b      	ldr	r2, [pc, #236]	; (8003164 <DMA_CalcBaseAndBitshift+0x12c>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d031      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a39      	ldr	r2, [pc, #228]	; (8003168 <DMA_CalcBaseAndBitshift+0x130>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d02c      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a38      	ldr	r2, [pc, #224]	; (800316c <DMA_CalcBaseAndBitshift+0x134>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d027      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a36      	ldr	r2, [pc, #216]	; (8003170 <DMA_CalcBaseAndBitshift+0x138>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d022      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a35      	ldr	r2, [pc, #212]	; (8003174 <DMA_CalcBaseAndBitshift+0x13c>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d01d      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a33      	ldr	r2, [pc, #204]	; (8003178 <DMA_CalcBaseAndBitshift+0x140>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d018      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a32      	ldr	r2, [pc, #200]	; (800317c <DMA_CalcBaseAndBitshift+0x144>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d013      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a30      	ldr	r2, [pc, #192]	; (8003180 <DMA_CalcBaseAndBitshift+0x148>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d00e      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4a2f      	ldr	r2, [pc, #188]	; (8003184 <DMA_CalcBaseAndBitshift+0x14c>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d009      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a2d      	ldr	r2, [pc, #180]	; (8003188 <DMA_CalcBaseAndBitshift+0x150>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d004      	beq.n	80030e0 <DMA_CalcBaseAndBitshift+0xa8>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4a2c      	ldr	r2, [pc, #176]	; (800318c <DMA_CalcBaseAndBitshift+0x154>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d101      	bne.n	80030e4 <DMA_CalcBaseAndBitshift+0xac>
 80030e0:	2301      	movs	r3, #1
 80030e2:	e000      	b.n	80030e6 <DMA_CalcBaseAndBitshift+0xae>
 80030e4:	2300      	movs	r3, #0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d024      	beq.n	8003134 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	3b10      	subs	r3, #16
 80030f2:	4a27      	ldr	r2, [pc, #156]	; (8003190 <DMA_CalcBaseAndBitshift+0x158>)
 80030f4:	fba2 2303 	umull	r2, r3, r2, r3
 80030f8:	091b      	lsrs	r3, r3, #4
 80030fa:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	4a24      	ldr	r2, [pc, #144]	; (8003194 <DMA_CalcBaseAndBitshift+0x15c>)
 8003104:	5cd3      	ldrb	r3, [r2, r3]
 8003106:	461a      	mov	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2b03      	cmp	r3, #3
 8003110:	d908      	bls.n	8003124 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	461a      	mov	r2, r3
 8003118:	4b1f      	ldr	r3, [pc, #124]	; (8003198 <DMA_CalcBaseAndBitshift+0x160>)
 800311a:	4013      	ands	r3, r2
 800311c:	1d1a      	adds	r2, r3, #4
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	659a      	str	r2, [r3, #88]	; 0x58
 8003122:	e00d      	b.n	8003140 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	4b1b      	ldr	r3, [pc, #108]	; (8003198 <DMA_CalcBaseAndBitshift+0x160>)
 800312c:	4013      	ands	r3, r2
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6593      	str	r3, [r2, #88]	; 0x58
 8003132:	e005      	b.n	8003140 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003144:	4618      	mov	r0, r3
 8003146:	3714      	adds	r7, #20
 8003148:	46bd      	mov	sp, r7
 800314a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314e:	4770      	bx	lr
 8003150:	40020010 	.word	0x40020010
 8003154:	40020028 	.word	0x40020028
 8003158:	40020040 	.word	0x40020040
 800315c:	40020058 	.word	0x40020058
 8003160:	40020070 	.word	0x40020070
 8003164:	40020088 	.word	0x40020088
 8003168:	400200a0 	.word	0x400200a0
 800316c:	400200b8 	.word	0x400200b8
 8003170:	40020410 	.word	0x40020410
 8003174:	40020428 	.word	0x40020428
 8003178:	40020440 	.word	0x40020440
 800317c:	40020458 	.word	0x40020458
 8003180:	40020470 	.word	0x40020470
 8003184:	40020488 	.word	0x40020488
 8003188:	400204a0 	.word	0x400204a0
 800318c:	400204b8 	.word	0x400204b8
 8003190:	aaaaaaab 	.word	0xaaaaaaab
 8003194:	080051ec 	.word	0x080051ec
 8003198:	fffffc00 	.word	0xfffffc00

0800319c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031a4:	2300      	movs	r3, #0
 80031a6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d120      	bne.n	80031f2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d858      	bhi.n	800326a <DMA_CheckFifoParam+0xce>
 80031b8:	a201      	add	r2, pc, #4	; (adr r2, 80031c0 <DMA_CheckFifoParam+0x24>)
 80031ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031be:	bf00      	nop
 80031c0:	080031d1 	.word	0x080031d1
 80031c4:	080031e3 	.word	0x080031e3
 80031c8:	080031d1 	.word	0x080031d1
 80031cc:	0800326b 	.word	0x0800326b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d048      	beq.n	800326e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80031e0:	e045      	b.n	800326e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80031ea:	d142      	bne.n	8003272 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80031f0:	e03f      	b.n	8003272 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80031fa:	d123      	bne.n	8003244 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003200:	2b03      	cmp	r3, #3
 8003202:	d838      	bhi.n	8003276 <DMA_CheckFifoParam+0xda>
 8003204:	a201      	add	r2, pc, #4	; (adr r2, 800320c <DMA_CheckFifoParam+0x70>)
 8003206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800320a:	bf00      	nop
 800320c:	0800321d 	.word	0x0800321d
 8003210:	08003223 	.word	0x08003223
 8003214:	0800321d 	.word	0x0800321d
 8003218:	08003235 	.word	0x08003235
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	73fb      	strb	r3, [r7, #15]
        break;
 8003220:	e030      	b.n	8003284 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003226:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d025      	beq.n	800327a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003232:	e022      	b.n	800327a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003238:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800323c:	d11f      	bne.n	800327e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003242:	e01c      	b.n	800327e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003248:	2b02      	cmp	r3, #2
 800324a:	d902      	bls.n	8003252 <DMA_CheckFifoParam+0xb6>
 800324c:	2b03      	cmp	r3, #3
 800324e:	d003      	beq.n	8003258 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003250:	e018      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	73fb      	strb	r3, [r7, #15]
        break;
 8003256:	e015      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d00e      	beq.n	8003282 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	73fb      	strb	r3, [r7, #15]
    break;
 8003268:	e00b      	b.n	8003282 <DMA_CheckFifoParam+0xe6>
        break;
 800326a:	bf00      	nop
 800326c:	e00a      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
        break;
 800326e:	bf00      	nop
 8003270:	e008      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
        break;
 8003272:	bf00      	nop
 8003274:	e006      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
        break;
 8003276:	bf00      	nop
 8003278:	e004      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
        break;
 800327a:	bf00      	nop
 800327c:	e002      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
        break;
 800327e:	bf00      	nop
 8003280:	e000      	b.n	8003284 <DMA_CheckFifoParam+0xe8>
    break;
 8003282:	bf00      	nop
    }
  }

  return status;
 8003284:	7bfb      	ldrb	r3, [r7, #15]
}
 8003286:	4618      	mov	r0, r3
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003294:	b480      	push	{r7}
 8003296:	b085      	sub	sp, #20
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a38      	ldr	r2, [pc, #224]	; (8003388 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d022      	beq.n	80032f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a36      	ldr	r2, [pc, #216]	; (800338c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d01d      	beq.n	80032f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a35      	ldr	r2, [pc, #212]	; (8003390 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d018      	beq.n	80032f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a33      	ldr	r2, [pc, #204]	; (8003394 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d013      	beq.n	80032f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a32      	ldr	r2, [pc, #200]	; (8003398 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d00e      	beq.n	80032f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a30      	ldr	r2, [pc, #192]	; (800339c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d009      	beq.n	80032f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a2f      	ldr	r2, [pc, #188]	; (80033a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d004      	beq.n	80032f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a2d      	ldr	r2, [pc, #180]	; (80033a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d101      	bne.n	80032f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80032f2:	2301      	movs	r3, #1
 80032f4:	e000      	b.n	80032f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80032f6:	2300      	movs	r3, #0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d01a      	beq.n	8003332 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	b2db      	uxtb	r3, r3
 8003302:	3b08      	subs	r3, #8
 8003304:	4a28      	ldr	r2, [pc, #160]	; (80033a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	091b      	lsrs	r3, r3, #4
 800330c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	4b26      	ldr	r3, [pc, #152]	; (80033ac <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003312:	4413      	add	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	461a      	mov	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4a24      	ldr	r2, [pc, #144]	; (80033b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003320:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f003 031f 	and.w	r3, r3, #31
 8003328:	2201      	movs	r2, #1
 800332a:	409a      	lsls	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003330:	e024      	b.n	800337c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	b2db      	uxtb	r3, r3
 8003338:	3b10      	subs	r3, #16
 800333a:	4a1e      	ldr	r2, [pc, #120]	; (80033b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800333c:	fba2 2303 	umull	r2, r3, r2, r3
 8003340:	091b      	lsrs	r3, r3, #4
 8003342:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	4a1c      	ldr	r2, [pc, #112]	; (80033b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d806      	bhi.n	800335a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	4a1b      	ldr	r2, [pc, #108]	; (80033bc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d902      	bls.n	800335a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	3308      	adds	r3, #8
 8003358:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	4b18      	ldr	r3, [pc, #96]	; (80033c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800335e:	4413      	add	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	461a      	mov	r2, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a16      	ldr	r2, [pc, #88]	; (80033c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800336c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f003 031f 	and.w	r3, r3, #31
 8003374:	2201      	movs	r2, #1
 8003376:	409a      	lsls	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800337c:	bf00      	nop
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr
 8003388:	58025408 	.word	0x58025408
 800338c:	5802541c 	.word	0x5802541c
 8003390:	58025430 	.word	0x58025430
 8003394:	58025444 	.word	0x58025444
 8003398:	58025458 	.word	0x58025458
 800339c:	5802546c 	.word	0x5802546c
 80033a0:	58025480 	.word	0x58025480
 80033a4:	58025494 	.word	0x58025494
 80033a8:	cccccccd 	.word	0xcccccccd
 80033ac:	16009600 	.word	0x16009600
 80033b0:	58025880 	.word	0x58025880
 80033b4:	aaaaaaab 	.word	0xaaaaaaab
 80033b8:	400204b8 	.word	0x400204b8
 80033bc:	4002040f 	.word	0x4002040f
 80033c0:	10008200 	.word	0x10008200
 80033c4:	40020880 	.word	0x40020880

080033c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d04a      	beq.n	8003474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d847      	bhi.n	8003474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a25      	ldr	r2, [pc, #148]	; (8003480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d022      	beq.n	8003434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a24      	ldr	r2, [pc, #144]	; (8003484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d01d      	beq.n	8003434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a22      	ldr	r2, [pc, #136]	; (8003488 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d018      	beq.n	8003434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a21      	ldr	r2, [pc, #132]	; (800348c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003408:	4293      	cmp	r3, r2
 800340a:	d013      	beq.n	8003434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a1f      	ldr	r2, [pc, #124]	; (8003490 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d00e      	beq.n	8003434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1e      	ldr	r2, [pc, #120]	; (8003494 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d009      	beq.n	8003434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d004      	beq.n	8003434 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1b      	ldr	r2, [pc, #108]	; (800349c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d101      	bne.n	8003438 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003438:	2300      	movs	r3, #0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00a      	beq.n	8003454 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	4b17      	ldr	r3, [pc, #92]	; (80034a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003442:	4413      	add	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	461a      	mov	r2, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a15      	ldr	r2, [pc, #84]	; (80034a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003450:	671a      	str	r2, [r3, #112]	; 0x70
 8003452:	e009      	b.n	8003468 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003458:	4413      	add	r3, r2
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	461a      	mov	r2, r3
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a11      	ldr	r2, [pc, #68]	; (80034ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8003466:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	3b01      	subs	r3, #1
 800346c:	2201      	movs	r2, #1
 800346e:	409a      	lsls	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8003474:	bf00      	nop
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	58025408 	.word	0x58025408
 8003484:	5802541c 	.word	0x5802541c
 8003488:	58025430 	.word	0x58025430
 800348c:	58025444 	.word	0x58025444
 8003490:	58025458 	.word	0x58025458
 8003494:	5802546c 	.word	0x5802546c
 8003498:	58025480 	.word	0x58025480
 800349c:	58025494 	.word	0x58025494
 80034a0:	1600963f 	.word	0x1600963f
 80034a4:	58025940 	.word	0x58025940
 80034a8:	1000823f 	.word	0x1000823f
 80034ac:	40020940 	.word	0x40020940

080034b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b089      	sub	sp, #36	; 0x24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80034be:	4b89      	ldr	r3, [pc, #548]	; (80036e4 <HAL_GPIO_Init+0x234>)
 80034c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80034c2:	e194      	b.n	80037ee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	2101      	movs	r1, #1
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	fa01 f303 	lsl.w	r3, r1, r3
 80034d0:	4013      	ands	r3, r2
 80034d2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f000 8186 	beq.w	80037e8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 0303 	and.w	r3, r3, #3
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d005      	beq.n	80034f4 <HAL_GPIO_Init+0x44>
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	2b02      	cmp	r3, #2
 80034f2:	d130      	bne.n	8003556 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	2203      	movs	r2, #3
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	68da      	ldr	r2, [r3, #12]
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4313      	orrs	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800352a:	2201      	movs	r2, #1
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43db      	mvns	r3, r3
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	4013      	ands	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	091b      	lsrs	r3, r3, #4
 8003540:	f003 0201 	and.w	r2, r3, #1
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	69ba      	ldr	r2, [r7, #24]
 800354c:	4313      	orrs	r3, r2
 800354e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	69ba      	ldr	r2, [r7, #24]
 8003554:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f003 0303 	and.w	r3, r3, #3
 800355e:	2b03      	cmp	r3, #3
 8003560:	d017      	beq.n	8003592 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	2203      	movs	r2, #3
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4313      	orrs	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d123      	bne.n	80035e6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	08da      	lsrs	r2, r3, #3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	3208      	adds	r2, #8
 80035a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	f003 0307 	and.w	r3, r3, #7
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	220f      	movs	r2, #15
 80035b6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ba:	43db      	mvns	r3, r3
 80035bc:	69ba      	ldr	r2, [r7, #24]
 80035be:	4013      	ands	r3, r2
 80035c0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	691a      	ldr	r2, [r3, #16]
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	f003 0307 	and.w	r3, r3, #7
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	fa02 f303 	lsl.w	r3, r2, r3
 80035d2:	69ba      	ldr	r2, [r7, #24]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	08da      	lsrs	r2, r3, #3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3208      	adds	r2, #8
 80035e0:	69b9      	ldr	r1, [r7, #24]
 80035e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	2203      	movs	r2, #3
 80035f2:	fa02 f303 	lsl.w	r3, r2, r3
 80035f6:	43db      	mvns	r3, r3
 80035f8:	69ba      	ldr	r2, [r7, #24]
 80035fa:	4013      	ands	r3, r2
 80035fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f003 0203 	and.w	r2, r3, #3
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	005b      	lsls	r3, r3, #1
 800360a:	fa02 f303 	lsl.w	r3, r2, r3
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	4313      	orrs	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 80e0 	beq.w	80037e8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003628:	4b2f      	ldr	r3, [pc, #188]	; (80036e8 <HAL_GPIO_Init+0x238>)
 800362a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800362e:	4a2e      	ldr	r2, [pc, #184]	; (80036e8 <HAL_GPIO_Init+0x238>)
 8003630:	f043 0302 	orr.w	r3, r3, #2
 8003634:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8003638:	4b2b      	ldr	r3, [pc, #172]	; (80036e8 <HAL_GPIO_Init+0x238>)
 800363a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	60fb      	str	r3, [r7, #12]
 8003644:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003646:	4a29      	ldr	r2, [pc, #164]	; (80036ec <HAL_GPIO_Init+0x23c>)
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	089b      	lsrs	r3, r3, #2
 800364c:	3302      	adds	r3, #2
 800364e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	f003 0303 	and.w	r3, r3, #3
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	220f      	movs	r2, #15
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	43db      	mvns	r3, r3
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	4013      	ands	r3, r2
 8003668:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a20      	ldr	r2, [pc, #128]	; (80036f0 <HAL_GPIO_Init+0x240>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d052      	beq.n	8003718 <HAL_GPIO_Init+0x268>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	4a1f      	ldr	r2, [pc, #124]	; (80036f4 <HAL_GPIO_Init+0x244>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d031      	beq.n	80036de <HAL_GPIO_Init+0x22e>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	4a1e      	ldr	r2, [pc, #120]	; (80036f8 <HAL_GPIO_Init+0x248>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d02b      	beq.n	80036da <HAL_GPIO_Init+0x22a>
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a1d      	ldr	r2, [pc, #116]	; (80036fc <HAL_GPIO_Init+0x24c>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d025      	beq.n	80036d6 <HAL_GPIO_Init+0x226>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	4a1c      	ldr	r2, [pc, #112]	; (8003700 <HAL_GPIO_Init+0x250>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d01f      	beq.n	80036d2 <HAL_GPIO_Init+0x222>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a1b      	ldr	r2, [pc, #108]	; (8003704 <HAL_GPIO_Init+0x254>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d019      	beq.n	80036ce <HAL_GPIO_Init+0x21e>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a1a      	ldr	r2, [pc, #104]	; (8003708 <HAL_GPIO_Init+0x258>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d013      	beq.n	80036ca <HAL_GPIO_Init+0x21a>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a19      	ldr	r2, [pc, #100]	; (800370c <HAL_GPIO_Init+0x25c>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d00d      	beq.n	80036c6 <HAL_GPIO_Init+0x216>
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4a18      	ldr	r2, [pc, #96]	; (8003710 <HAL_GPIO_Init+0x260>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d007      	beq.n	80036c2 <HAL_GPIO_Init+0x212>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a17      	ldr	r2, [pc, #92]	; (8003714 <HAL_GPIO_Init+0x264>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d101      	bne.n	80036be <HAL_GPIO_Init+0x20e>
 80036ba:	2309      	movs	r3, #9
 80036bc:	e02d      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036be:	230a      	movs	r3, #10
 80036c0:	e02b      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036c2:	2308      	movs	r3, #8
 80036c4:	e029      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036c6:	2307      	movs	r3, #7
 80036c8:	e027      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036ca:	2306      	movs	r3, #6
 80036cc:	e025      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036ce:	2305      	movs	r3, #5
 80036d0:	e023      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036d2:	2304      	movs	r3, #4
 80036d4:	e021      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036d6:	2303      	movs	r3, #3
 80036d8:	e01f      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036da:	2302      	movs	r3, #2
 80036dc:	e01d      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036de:	2301      	movs	r3, #1
 80036e0:	e01b      	b.n	800371a <HAL_GPIO_Init+0x26a>
 80036e2:	bf00      	nop
 80036e4:	58000080 	.word	0x58000080
 80036e8:	58024400 	.word	0x58024400
 80036ec:	58000400 	.word	0x58000400
 80036f0:	58020000 	.word	0x58020000
 80036f4:	58020400 	.word	0x58020400
 80036f8:	58020800 	.word	0x58020800
 80036fc:	58020c00 	.word	0x58020c00
 8003700:	58021000 	.word	0x58021000
 8003704:	58021400 	.word	0x58021400
 8003708:	58021800 	.word	0x58021800
 800370c:	58021c00 	.word	0x58021c00
 8003710:	58022000 	.word	0x58022000
 8003714:	58022400 	.word	0x58022400
 8003718:	2300      	movs	r3, #0
 800371a:	69fa      	ldr	r2, [r7, #28]
 800371c:	f002 0203 	and.w	r2, r2, #3
 8003720:	0092      	lsls	r2, r2, #2
 8003722:	4093      	lsls	r3, r2
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	4313      	orrs	r3, r2
 8003728:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800372a:	4938      	ldr	r1, [pc, #224]	; (800380c <HAL_GPIO_Init+0x35c>)
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	089b      	lsrs	r3, r3, #2
 8003730:	3302      	adds	r3, #2
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003738:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	43db      	mvns	r3, r3
 8003744:	69ba      	ldr	r2, [r7, #24]
 8003746:	4013      	ands	r3, r2
 8003748:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d003      	beq.n	800375e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800375e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003766:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	43db      	mvns	r3, r3
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003784:	69ba      	ldr	r2, [r7, #24]
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	4313      	orrs	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800378c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	43db      	mvns	r3, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4013      	ands	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d003      	beq.n	80037b8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	69ba      	ldr	r2, [r7, #24]
 80037bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	43db      	mvns	r3, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4013      	ands	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80037da:	69ba      	ldr	r2, [r7, #24]
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	69ba      	ldr	r2, [r7, #24]
 80037e6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80037e8:	69fb      	ldr	r3, [r7, #28]
 80037ea:	3301      	adds	r3, #1
 80037ec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	fa22 f303 	lsr.w	r3, r2, r3
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f47f ae63 	bne.w	80034c4 <HAL_GPIO_Init+0x14>
  }
}
 80037fe:	bf00      	nop
 8003800:	bf00      	nop
 8003802:	3724      	adds	r7, #36	; 0x24
 8003804:	46bd      	mov	sp, r7
 8003806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380a:	4770      	bx	lr
 800380c:	58000400 	.word	0x58000400

08003810 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003818:	4b19      	ldr	r3, [pc, #100]	; (8003880 <HAL_PWREx_ConfigSupply+0x70>)
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	f003 0304 	and.w	r3, r3, #4
 8003820:	2b04      	cmp	r3, #4
 8003822:	d00a      	beq.n	800383a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003824:	4b16      	ldr	r3, [pc, #88]	; (8003880 <HAL_PWREx_ConfigSupply+0x70>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	687a      	ldr	r2, [r7, #4]
 800382e:	429a      	cmp	r2, r3
 8003830:	d001      	beq.n	8003836 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e01f      	b.n	8003876 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003836:	2300      	movs	r3, #0
 8003838:	e01d      	b.n	8003876 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800383a:	4b11      	ldr	r3, [pc, #68]	; (8003880 <HAL_PWREx_ConfigSupply+0x70>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f023 0207 	bic.w	r2, r3, #7
 8003842:	490f      	ldr	r1, [pc, #60]	; (8003880 <HAL_PWREx_ConfigSupply+0x70>)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4313      	orrs	r3, r2
 8003848:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800384a:	f7fd f8ed 	bl	8000a28 <HAL_GetTick>
 800384e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003850:	e009      	b.n	8003866 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003852:	f7fd f8e9 	bl	8000a28 <HAL_GetTick>
 8003856:	4602      	mov	r2, r0
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003860:	d901      	bls.n	8003866 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e007      	b.n	8003876 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003866:	4b06      	ldr	r3, [pc, #24]	; (8003880 <HAL_PWREx_ConfigSupply+0x70>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800386e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003872:	d1ee      	bne.n	8003852 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	58024800 	.word	0x58024800

08003884 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b08c      	sub	sp, #48	; 0x30
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d102      	bne.n	8003898 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	f000 bc48 	b.w	8004128 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 8088 	beq.w	80039b6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038a6:	4b99      	ldr	r3, [pc, #612]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80038a8:	691b      	ldr	r3, [r3, #16]
 80038aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80038b0:	4b96      	ldr	r3, [pc, #600]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80038b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038b4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80038b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b8:	2b10      	cmp	r3, #16
 80038ba:	d007      	beq.n	80038cc <HAL_RCC_OscConfig+0x48>
 80038bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038be:	2b18      	cmp	r3, #24
 80038c0:	d111      	bne.n	80038e6 <HAL_RCC_OscConfig+0x62>
 80038c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	2b02      	cmp	r3, #2
 80038ca:	d10c      	bne.n	80038e6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038cc:	4b8f      	ldr	r3, [pc, #572]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d06d      	beq.n	80039b4 <HAL_RCC_OscConfig+0x130>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d169      	bne.n	80039b4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	f000 bc21 	b.w	8004128 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ee:	d106      	bne.n	80038fe <HAL_RCC_OscConfig+0x7a>
 80038f0:	4b86      	ldr	r3, [pc, #536]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4a85      	ldr	r2, [pc, #532]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80038f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038fa:	6013      	str	r3, [r2, #0]
 80038fc:	e02e      	b.n	800395c <HAL_RCC_OscConfig+0xd8>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d10c      	bne.n	8003920 <HAL_RCC_OscConfig+0x9c>
 8003906:	4b81      	ldr	r3, [pc, #516]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a80      	ldr	r2, [pc, #512]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 800390c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003910:	6013      	str	r3, [r2, #0]
 8003912:	4b7e      	ldr	r3, [pc, #504]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a7d      	ldr	r2, [pc, #500]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003918:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800391c:	6013      	str	r3, [r2, #0]
 800391e:	e01d      	b.n	800395c <HAL_RCC_OscConfig+0xd8>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003928:	d10c      	bne.n	8003944 <HAL_RCC_OscConfig+0xc0>
 800392a:	4b78      	ldr	r3, [pc, #480]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a77      	ldr	r2, [pc, #476]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003930:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003934:	6013      	str	r3, [r2, #0]
 8003936:	4b75      	ldr	r3, [pc, #468]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a74      	ldr	r2, [pc, #464]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 800393c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003940:	6013      	str	r3, [r2, #0]
 8003942:	e00b      	b.n	800395c <HAL_RCC_OscConfig+0xd8>
 8003944:	4b71      	ldr	r3, [pc, #452]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a70      	ldr	r2, [pc, #448]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 800394a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800394e:	6013      	str	r3, [r2, #0]
 8003950:	4b6e      	ldr	r3, [pc, #440]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a6d      	ldr	r2, [pc, #436]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003956:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800395a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d013      	beq.n	800398c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003964:	f7fd f860 	bl	8000a28 <HAL_GetTick>
 8003968:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800396a:	e008      	b.n	800397e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800396c:	f7fd f85c 	bl	8000a28 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	2b64      	cmp	r3, #100	; 0x64
 8003978:	d901      	bls.n	800397e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800397a:	2303      	movs	r3, #3
 800397c:	e3d4      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800397e:	4b63      	ldr	r3, [pc, #396]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d0f0      	beq.n	800396c <HAL_RCC_OscConfig+0xe8>
 800398a:	e014      	b.n	80039b6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800398c:	f7fd f84c 	bl	8000a28 <HAL_GetTick>
 8003990:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003992:	e008      	b.n	80039a6 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003994:	f7fd f848 	bl	8000a28 <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	2b64      	cmp	r3, #100	; 0x64
 80039a0:	d901      	bls.n	80039a6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e3c0      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039a6:	4b59      	ldr	r3, [pc, #356]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f0      	bne.n	8003994 <HAL_RCC_OscConfig+0x110>
 80039b2:	e000      	b.n	80039b6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	f000 80ca 	beq.w	8003b58 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039c4:	4b51      	ldr	r3, [pc, #324]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80039cc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80039ce:	4b4f      	ldr	r3, [pc, #316]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80039d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80039d4:	6a3b      	ldr	r3, [r7, #32]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d007      	beq.n	80039ea <HAL_RCC_OscConfig+0x166>
 80039da:	6a3b      	ldr	r3, [r7, #32]
 80039dc:	2b18      	cmp	r3, #24
 80039de:	d156      	bne.n	8003a8e <HAL_RCC_OscConfig+0x20a>
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f003 0303 	and.w	r3, r3, #3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d151      	bne.n	8003a8e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039ea:	4b48      	ldr	r3, [pc, #288]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d005      	beq.n	8003a02 <HAL_RCC_OscConfig+0x17e>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	68db      	ldr	r3, [r3, #12]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d101      	bne.n	8003a02 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e392      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003a02:	4b42      	ldr	r3, [pc, #264]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f023 0219 	bic.w	r2, r3, #25
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	493f      	ldr	r1, [pc, #252]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a14:	f7fd f808 	bl	8000a28 <HAL_GetTick>
 8003a18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a1a:	e008      	b.n	8003a2e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a1c:	f7fd f804 	bl	8000a28 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	2b02      	cmp	r3, #2
 8003a28:	d901      	bls.n	8003a2e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	e37c      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a2e:	4b37      	ldr	r3, [pc, #220]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0304 	and.w	r3, r3, #4
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d0f0      	beq.n	8003a1c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3a:	f7fd f801 	bl	8000a40 <HAL_GetREVID>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	f241 0203 	movw	r2, #4099	; 0x1003
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d817      	bhi.n	8003a78 <HAL_RCC_OscConfig+0x1f4>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	2b40      	cmp	r3, #64	; 0x40
 8003a4e:	d108      	bne.n	8003a62 <HAL_RCC_OscConfig+0x1de>
 8003a50:	4b2e      	ldr	r3, [pc, #184]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003a58:	4a2c      	ldr	r2, [pc, #176]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a5e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a60:	e07a      	b.n	8003b58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a62:	4b2a      	ldr	r3, [pc, #168]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	031b      	lsls	r3, r3, #12
 8003a70:	4926      	ldr	r1, [pc, #152]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a72:	4313      	orrs	r3, r2
 8003a74:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a76:	e06f      	b.n	8003b58 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a78:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	061b      	lsls	r3, r3, #24
 8003a86:	4921      	ldr	r1, [pc, #132]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a8c:	e064      	b.n	8003b58 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d047      	beq.n	8003b26 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003a96:	4b1d      	ldr	r3, [pc, #116]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f023 0219 	bic.w	r2, r3, #25
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	491a      	ldr	r1, [pc, #104]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa8:	f7fc ffbe 	bl	8000a28 <HAL_GetTick>
 8003aac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003aae:	e008      	b.n	8003ac2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ab0:	f7fc ffba 	bl	8000a28 <HAL_GetTick>
 8003ab4:	4602      	mov	r2, r0
 8003ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab8:	1ad3      	subs	r3, r2, r3
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d901      	bls.n	8003ac2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	e332      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ac2:	4b12      	ldr	r3, [pc, #72]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0304 	and.w	r3, r3, #4
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d0f0      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ace:	f7fc ffb7 	bl	8000a40 <HAL_GetREVID>
 8003ad2:	4603      	mov	r3, r0
 8003ad4:	f241 0203 	movw	r2, #4099	; 0x1003
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d819      	bhi.n	8003b10 <HAL_RCC_OscConfig+0x28c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	2b40      	cmp	r3, #64	; 0x40
 8003ae2:	d108      	bne.n	8003af6 <HAL_RCC_OscConfig+0x272>
 8003ae4:	4b09      	ldr	r3, [pc, #36]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003aec:	4a07      	ldr	r2, [pc, #28]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003aee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003af2:	6053      	str	r3, [r2, #4]
 8003af4:	e030      	b.n	8003b58 <HAL_RCC_OscConfig+0x2d4>
 8003af6:	4b05      	ldr	r3, [pc, #20]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	031b      	lsls	r3, r3, #12
 8003b04:	4901      	ldr	r1, [pc, #4]	; (8003b0c <HAL_RCC_OscConfig+0x288>)
 8003b06:	4313      	orrs	r3, r2
 8003b08:	604b      	str	r3, [r1, #4]
 8003b0a:	e025      	b.n	8003b58 <HAL_RCC_OscConfig+0x2d4>
 8003b0c:	58024400 	.word	0x58024400
 8003b10:	4b9a      	ldr	r3, [pc, #616]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	061b      	lsls	r3, r3, #24
 8003b1e:	4997      	ldr	r1, [pc, #604]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	604b      	str	r3, [r1, #4]
 8003b24:	e018      	b.n	8003b58 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b26:	4b95      	ldr	r3, [pc, #596]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a94      	ldr	r2, [pc, #592]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b2c:	f023 0301 	bic.w	r3, r3, #1
 8003b30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b32:	f7fc ff79 	bl	8000a28 <HAL_GetTick>
 8003b36:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b3a:	f7fc ff75 	bl	8000a28 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e2ed      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b4c:	4b8b      	ldr	r3, [pc, #556]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f003 0304 	and.w	r3, r3, #4
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1f0      	bne.n	8003b3a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f000 80a9 	beq.w	8003cb8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b66:	4b85      	ldr	r3, [pc, #532]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b68:	691b      	ldr	r3, [r3, #16]
 8003b6a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003b6e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b70:	4b82      	ldr	r3, [pc, #520]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b74:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d007      	beq.n	8003b8c <HAL_RCC_OscConfig+0x308>
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	2b18      	cmp	r3, #24
 8003b80:	d13a      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x374>
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d135      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003b8c:	4b7b      	ldr	r3, [pc, #492]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d005      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x320>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	69db      	ldr	r3, [r3, #28]
 8003b9c:	2b80      	cmp	r3, #128	; 0x80
 8003b9e:	d001      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e2c1      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ba4:	f7fc ff4c 	bl	8000a40 <HAL_GetREVID>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	f241 0203 	movw	r2, #4099	; 0x1003
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d817      	bhi.n	8003be2 <HAL_RCC_OscConfig+0x35e>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a1b      	ldr	r3, [r3, #32]
 8003bb6:	2b20      	cmp	r3, #32
 8003bb8:	d108      	bne.n	8003bcc <HAL_RCC_OscConfig+0x348>
 8003bba:	4b70      	ldr	r3, [pc, #448]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003bc2:	4a6e      	ldr	r2, [pc, #440]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003bc4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003bc8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003bca:	e075      	b.n	8003cb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003bcc:	4b6b      	ldr	r3, [pc, #428]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	069b      	lsls	r3, r3, #26
 8003bda:	4968      	ldr	r1, [pc, #416]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003be0:	e06a      	b.n	8003cb8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003be2:	4b66      	ldr	r3, [pc, #408]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	061b      	lsls	r3, r3, #24
 8003bf0:	4962      	ldr	r1, [pc, #392]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003bf6:	e05f      	b.n	8003cb8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d042      	beq.n	8003c86 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003c00:	4b5e      	ldr	r3, [pc, #376]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	4a5d      	ldr	r2, [pc, #372]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0c:	f7fc ff0c 	bl	8000a28 <HAL_GetTick>
 8003c10:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003c14:	f7fc ff08 	bl	8000a28 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e280      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c26:	4b55      	ldr	r3, [pc, #340]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0f0      	beq.n	8003c14 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c32:	f7fc ff05 	bl	8000a40 <HAL_GetREVID>
 8003c36:	4603      	mov	r3, r0
 8003c38:	f241 0203 	movw	r2, #4099	; 0x1003
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d817      	bhi.n	8003c70 <HAL_RCC_OscConfig+0x3ec>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	2b20      	cmp	r3, #32
 8003c46:	d108      	bne.n	8003c5a <HAL_RCC_OscConfig+0x3d6>
 8003c48:	4b4c      	ldr	r3, [pc, #304]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003c50:	4a4a      	ldr	r2, [pc, #296]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c52:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c56:	6053      	str	r3, [r2, #4]
 8003c58:	e02e      	b.n	8003cb8 <HAL_RCC_OscConfig+0x434>
 8003c5a:	4b48      	ldr	r3, [pc, #288]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	069b      	lsls	r3, r3, #26
 8003c68:	4944      	ldr	r1, [pc, #272]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	604b      	str	r3, [r1, #4]
 8003c6e:	e023      	b.n	8003cb8 <HAL_RCC_OscConfig+0x434>
 8003c70:	4b42      	ldr	r3, [pc, #264]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	061b      	lsls	r3, r3, #24
 8003c7e:	493f      	ldr	r1, [pc, #252]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	60cb      	str	r3, [r1, #12]
 8003c84:	e018      	b.n	8003cb8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003c86:	4b3d      	ldr	r3, [pc, #244]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a3c      	ldr	r2, [pc, #240]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003c8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c92:	f7fc fec9 	bl	8000a28 <HAL_GetTick>
 8003c96:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003c98:	e008      	b.n	8003cac <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003c9a:	f7fc fec5 	bl	8000a28 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d901      	bls.n	8003cac <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ca8:	2303      	movs	r3, #3
 8003caa:	e23d      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003cac:	4b33      	ldr	r3, [pc, #204]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f0      	bne.n	8003c9a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0308 	and.w	r3, r3, #8
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d036      	beq.n	8003d32 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	695b      	ldr	r3, [r3, #20]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d019      	beq.n	8003d00 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ccc:	4b2b      	ldr	r3, [pc, #172]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003cce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cd0:	4a2a      	ldr	r2, [pc, #168]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd8:	f7fc fea6 	bl	8000a28 <HAL_GetTick>
 8003cdc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ce0:	f7fc fea2 	bl	8000a28 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e21a      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003cf2:	4b22      	ldr	r3, [pc, #136]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003cf4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf6:	f003 0302 	and.w	r3, r3, #2
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d0f0      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x45c>
 8003cfe:	e018      	b.n	8003d32 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d00:	4b1e      	ldr	r3, [pc, #120]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003d02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d04:	4a1d      	ldr	r2, [pc, #116]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003d06:	f023 0301 	bic.w	r3, r3, #1
 8003d0a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d0c:	f7fc fe8c 	bl	8000a28 <HAL_GetTick>
 8003d10:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d14:	f7fc fe88 	bl	8000a28 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e200      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d26:	4b15      	ldr	r3, [pc, #84]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003d28:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d2a:	f003 0302 	and.w	r3, r3, #2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1f0      	bne.n	8003d14 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0320 	and.w	r3, r3, #32
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d039      	beq.n	8003db2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d01c      	beq.n	8003d80 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d46:	4b0d      	ldr	r3, [pc, #52]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a0c      	ldr	r2, [pc, #48]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003d4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d50:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003d52:	f7fc fe69 	bl	8000a28 <HAL_GetTick>
 8003d56:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d5a:	f7fc fe65 	bl	8000a28 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e1dd      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003d6c:	4b03      	ldr	r3, [pc, #12]	; (8003d7c <HAL_RCC_OscConfig+0x4f8>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0f0      	beq.n	8003d5a <HAL_RCC_OscConfig+0x4d6>
 8003d78:	e01b      	b.n	8003db2 <HAL_RCC_OscConfig+0x52e>
 8003d7a:	bf00      	nop
 8003d7c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d80:	4b9b      	ldr	r3, [pc, #620]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4a9a      	ldr	r2, [pc, #616]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003d86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003d8a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003d8c:	f7fc fe4c 	bl	8000a28 <HAL_GetTick>
 8003d90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003d92:	e008      	b.n	8003da6 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d94:	f7fc fe48 	bl	8000a28 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d901      	bls.n	8003da6 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003da2:	2303      	movs	r3, #3
 8003da4:	e1c0      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003da6:	4b92      	ldr	r3, [pc, #584]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1f0      	bne.n	8003d94 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 8081 	beq.w	8003ec2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003dc0:	4b8c      	ldr	r3, [pc, #560]	; (8003ff4 <HAL_RCC_OscConfig+0x770>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a8b      	ldr	r2, [pc, #556]	; (8003ff4 <HAL_RCC_OscConfig+0x770>)
 8003dc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003dcc:	f7fc fe2c 	bl	8000a28 <HAL_GetTick>
 8003dd0:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003dd2:	e008      	b.n	8003de6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003dd4:	f7fc fe28 	bl	8000a28 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b64      	cmp	r3, #100	; 0x64
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e1a0      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003de6:	4b83      	ldr	r3, [pc, #524]	; (8003ff4 <HAL_RCC_OscConfig+0x770>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0f0      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d106      	bne.n	8003e08 <HAL_RCC_OscConfig+0x584>
 8003dfa:	4b7d      	ldr	r3, [pc, #500]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dfe:	4a7c      	ldr	r2, [pc, #496]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e00:	f043 0301 	orr.w	r3, r3, #1
 8003e04:	6713      	str	r3, [r2, #112]	; 0x70
 8003e06:	e02d      	b.n	8003e64 <HAL_RCC_OscConfig+0x5e0>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d10c      	bne.n	8003e2a <HAL_RCC_OscConfig+0x5a6>
 8003e10:	4b77      	ldr	r3, [pc, #476]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e14:	4a76      	ldr	r2, [pc, #472]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e16:	f023 0301 	bic.w	r3, r3, #1
 8003e1a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e1c:	4b74      	ldr	r3, [pc, #464]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e20:	4a73      	ldr	r2, [pc, #460]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e22:	f023 0304 	bic.w	r3, r3, #4
 8003e26:	6713      	str	r3, [r2, #112]	; 0x70
 8003e28:	e01c      	b.n	8003e64 <HAL_RCC_OscConfig+0x5e0>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	2b05      	cmp	r3, #5
 8003e30:	d10c      	bne.n	8003e4c <HAL_RCC_OscConfig+0x5c8>
 8003e32:	4b6f      	ldr	r3, [pc, #444]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e36:	4a6e      	ldr	r2, [pc, #440]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e38:	f043 0304 	orr.w	r3, r3, #4
 8003e3c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e3e:	4b6c      	ldr	r3, [pc, #432]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e42:	4a6b      	ldr	r2, [pc, #428]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e44:	f043 0301 	orr.w	r3, r3, #1
 8003e48:	6713      	str	r3, [r2, #112]	; 0x70
 8003e4a:	e00b      	b.n	8003e64 <HAL_RCC_OscConfig+0x5e0>
 8003e4c:	4b68      	ldr	r3, [pc, #416]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e50:	4a67      	ldr	r2, [pc, #412]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e52:	f023 0301 	bic.w	r3, r3, #1
 8003e56:	6713      	str	r3, [r2, #112]	; 0x70
 8003e58:	4b65      	ldr	r3, [pc, #404]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5c:	4a64      	ldr	r2, [pc, #400]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e5e:	f023 0304 	bic.w	r3, r3, #4
 8003e62:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d015      	beq.n	8003e98 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e6c:	f7fc fddc 	bl	8000a28 <HAL_GetTick>
 8003e70:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e72:	e00a      	b.n	8003e8a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e74:	f7fc fdd8 	bl	8000a28 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e14e      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e8a:	4b59      	ldr	r3, [pc, #356]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0ee      	beq.n	8003e74 <HAL_RCC_OscConfig+0x5f0>
 8003e96:	e014      	b.n	8003ec2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e98:	f7fc fdc6 	bl	8000a28 <HAL_GetTick>
 8003e9c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e9e:	e00a      	b.n	8003eb6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ea0:	f7fc fdc2 	bl	8000a28 <HAL_GetTick>
 8003ea4:	4602      	mov	r2, r0
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d901      	bls.n	8003eb6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003eb2:	2303      	movs	r3, #3
 8003eb4:	e138      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003eb6:	4b4e      	ldr	r3, [pc, #312]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003eb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eba:	f003 0302 	and.w	r3, r3, #2
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d1ee      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 812d 	beq.w	8004126 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003ecc:	4b48      	ldr	r3, [pc, #288]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ed4:	2b18      	cmp	r3, #24
 8003ed6:	f000 80bd 	beq.w	8004054 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	f040 809e 	bne.w	8004020 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ee4:	4b42      	ldr	r3, [pc, #264]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a41      	ldr	r2, [pc, #260]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003eea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003eee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ef0:	f7fc fd9a 	bl	8000a28 <HAL_GetTick>
 8003ef4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ef6:	e008      	b.n	8003f0a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ef8:	f7fc fd96 	bl	8000a28 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d901      	bls.n	8003f0a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003f06:	2303      	movs	r3, #3
 8003f08:	e10e      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f0a:	4b39      	ldr	r3, [pc, #228]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d1f0      	bne.n	8003ef8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f16:	4b36      	ldr	r3, [pc, #216]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f1a:	4b37      	ldr	r3, [pc, #220]	; (8003ff8 <HAL_RCC_OscConfig+0x774>)
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003f22:	687a      	ldr	r2, [r7, #4]
 8003f24:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003f26:	0112      	lsls	r2, r2, #4
 8003f28:	430a      	orrs	r2, r1
 8003f2a:	4931      	ldr	r1, [pc, #196]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	628b      	str	r3, [r1, #40]	; 0x28
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f34:	3b01      	subs	r3, #1
 8003f36:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	025b      	lsls	r3, r3, #9
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	431a      	orrs	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f4a:	3b01      	subs	r3, #1
 8003f4c:	041b      	lsls	r3, r3, #16
 8003f4e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003f52:	431a      	orrs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f58:	3b01      	subs	r3, #1
 8003f5a:	061b      	lsls	r3, r3, #24
 8003f5c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003f60:	4923      	ldr	r1, [pc, #140]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003f66:	4b22      	ldr	r3, [pc, #136]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f6a:	4a21      	ldr	r2, [pc, #132]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f6c:	f023 0301 	bic.w	r3, r3, #1
 8003f70:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003f72:	4b1f      	ldr	r3, [pc, #124]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f76:	4b21      	ldr	r3, [pc, #132]	; (8003ffc <HAL_RCC_OscConfig+0x778>)
 8003f78:	4013      	ands	r3, r2
 8003f7a:	687a      	ldr	r2, [r7, #4]
 8003f7c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003f7e:	00d2      	lsls	r2, r2, #3
 8003f80:	491b      	ldr	r1, [pc, #108]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003f86:	4b1a      	ldr	r3, [pc, #104]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	f023 020c 	bic.w	r2, r3, #12
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f92:	4917      	ldr	r1, [pc, #92]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003f98:	4b15      	ldr	r3, [pc, #84]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f9c:	f023 0202 	bic.w	r2, r3, #2
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fa4:	4912      	ldr	r1, [pc, #72]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003faa:	4b11      	ldr	r3, [pc, #68]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fae:	4a10      	ldr	r2, [pc, #64]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fb6:	4b0e      	ldr	r3, [pc, #56]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fba:	4a0d      	ldr	r2, [pc, #52]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fc0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003fc2:	4b0b      	ldr	r3, [pc, #44]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc6:	4a0a      	ldr	r2, [pc, #40]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fcc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003fce:	4b08      	ldr	r3, [pc, #32]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd2:	4a07      	ldr	r2, [pc, #28]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fd4:	f043 0301 	orr.w	r3, r3, #1
 8003fd8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fda:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a04      	ldr	r2, [pc, #16]	; (8003ff0 <HAL_RCC_OscConfig+0x76c>)
 8003fe0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe6:	f7fc fd1f 	bl	8000a28 <HAL_GetTick>
 8003fea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fec:	e011      	b.n	8004012 <HAL_RCC_OscConfig+0x78e>
 8003fee:	bf00      	nop
 8003ff0:	58024400 	.word	0x58024400
 8003ff4:	58024800 	.word	0x58024800
 8003ff8:	fffffc0c 	.word	0xfffffc0c
 8003ffc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004000:	f7fc fd12 	bl	8000a28 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e08a      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004012:	4b47      	ldr	r3, [pc, #284]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d0f0      	beq.n	8004000 <HAL_RCC_OscConfig+0x77c>
 800401e:	e082      	b.n	8004126 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004020:	4b43      	ldr	r3, [pc, #268]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a42      	ldr	r2, [pc, #264]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004026:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800402a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800402c:	f7fc fcfc 	bl	8000a28 <HAL_GetTick>
 8004030:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004032:	e008      	b.n	8004046 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004034:	f7fc fcf8 	bl	8000a28 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d901      	bls.n	8004046 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	e070      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004046:	4b3a      	ldr	r3, [pc, #232]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d1f0      	bne.n	8004034 <HAL_RCC_OscConfig+0x7b0>
 8004052:	e068      	b.n	8004126 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004054:	4b36      	ldr	r3, [pc, #216]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004056:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004058:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800405a:	4b35      	ldr	r3, [pc, #212]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 800405c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004064:	2b01      	cmp	r3, #1
 8004066:	d031      	beq.n	80040cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	f003 0203 	and.w	r2, r3, #3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004072:	429a      	cmp	r2, r3
 8004074:	d12a      	bne.n	80040cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	091b      	lsrs	r3, r3, #4
 800407a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004082:	429a      	cmp	r2, r3
 8004084:	d122      	bne.n	80040cc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004090:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004092:	429a      	cmp	r2, r3
 8004094:	d11a      	bne.n	80040cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	0a5b      	lsrs	r3, r3, #9
 800409a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80040a4:	429a      	cmp	r2, r3
 80040a6:	d111      	bne.n	80040cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	0c1b      	lsrs	r3, r3, #16
 80040ac:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d108      	bne.n	80040cc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	0e1b      	lsrs	r3, r3, #24
 80040be:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040c6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d001      	beq.n	80040d0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e02b      	b.n	8004128 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80040d0:	4b17      	ldr	r3, [pc, #92]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 80040d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d4:	08db      	lsrs	r3, r3, #3
 80040d6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80040da:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d01f      	beq.n	8004126 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80040e6:	4b12      	ldr	r3, [pc, #72]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 80040e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ea:	4a11      	ldr	r2, [pc, #68]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 80040ec:	f023 0301 	bic.w	r3, r3, #1
 80040f0:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80040f2:	f7fc fc99 	bl	8000a28 <HAL_GetTick>
 80040f6:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80040f8:	bf00      	nop
 80040fa:	f7fc fc95 	bl	8000a28 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004102:	4293      	cmp	r3, r2
 8004104:	d0f9      	beq.n	80040fa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004106:	4b0a      	ldr	r3, [pc, #40]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004108:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800410a:	4b0a      	ldr	r3, [pc, #40]	; (8004134 <HAL_RCC_OscConfig+0x8b0>)
 800410c:	4013      	ands	r3, r2
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004112:	00d2      	lsls	r2, r2, #3
 8004114:	4906      	ldr	r1, [pc, #24]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004116:	4313      	orrs	r3, r2
 8004118:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800411a:	4b05      	ldr	r3, [pc, #20]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 800411c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411e:	4a04      	ldr	r2, [pc, #16]	; (8004130 <HAL_RCC_OscConfig+0x8ac>)
 8004120:	f043 0301 	orr.w	r3, r3, #1
 8004124:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3730      	adds	r7, #48	; 0x30
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	58024400 	.word	0x58024400
 8004134:	ffff0007 	.word	0xffff0007

08004138 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
 8004140:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d101      	bne.n	800414c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e19c      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800414c:	4b8a      	ldr	r3, [pc, #552]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 030f 	and.w	r3, r3, #15
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	429a      	cmp	r2, r3
 8004158:	d910      	bls.n	800417c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800415a:	4b87      	ldr	r3, [pc, #540]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f023 020f 	bic.w	r2, r3, #15
 8004162:	4985      	ldr	r1, [pc, #532]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	4313      	orrs	r3, r2
 8004168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800416a:	4b83      	ldr	r3, [pc, #524]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	683a      	ldr	r2, [r7, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d001      	beq.n	800417c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e184      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	d010      	beq.n	80041aa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	691a      	ldr	r2, [r3, #16]
 800418c:	4b7b      	ldr	r3, [pc, #492]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 800418e:	699b      	ldr	r3, [r3, #24]
 8004190:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004194:	429a      	cmp	r2, r3
 8004196:	d908      	bls.n	80041aa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004198:	4b78      	ldr	r3, [pc, #480]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	4975      	ldr	r1, [pc, #468]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0308 	and.w	r3, r3, #8
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d010      	beq.n	80041d8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	695a      	ldr	r2, [r3, #20]
 80041ba:	4b70      	ldr	r3, [pc, #448]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80041bc:	69db      	ldr	r3, [r3, #28]
 80041be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d908      	bls.n	80041d8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80041c6:	4b6d      	ldr	r3, [pc, #436]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80041c8:	69db      	ldr	r3, [r3, #28]
 80041ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	695b      	ldr	r3, [r3, #20]
 80041d2:	496a      	ldr	r1, [pc, #424]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0310 	and.w	r3, r3, #16
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d010      	beq.n	8004206 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	699a      	ldr	r2, [r3, #24]
 80041e8:	4b64      	ldr	r3, [pc, #400]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80041ea:	69db      	ldr	r3, [r3, #28]
 80041ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d908      	bls.n	8004206 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041f4:	4b61      	ldr	r3, [pc, #388]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80041f6:	69db      	ldr	r3, [r3, #28]
 80041f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	495e      	ldr	r1, [pc, #376]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004202:	4313      	orrs	r3, r2
 8004204:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0320 	and.w	r3, r3, #32
 800420e:	2b00      	cmp	r3, #0
 8004210:	d010      	beq.n	8004234 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69da      	ldr	r2, [r3, #28]
 8004216:	4b59      	ldr	r3, [pc, #356]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800421e:	429a      	cmp	r2, r3
 8004220:	d908      	bls.n	8004234 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004222:	4b56      	ldr	r3, [pc, #344]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	4953      	ldr	r1, [pc, #332]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004230:	4313      	orrs	r3, r2
 8004232:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d010      	beq.n	8004262 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	68da      	ldr	r2, [r3, #12]
 8004244:	4b4d      	ldr	r3, [pc, #308]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	f003 030f 	and.w	r3, r3, #15
 800424c:	429a      	cmp	r2, r3
 800424e:	d908      	bls.n	8004262 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004250:	4b4a      	ldr	r3, [pc, #296]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004252:	699b      	ldr	r3, [r3, #24]
 8004254:	f023 020f 	bic.w	r2, r3, #15
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	68db      	ldr	r3, [r3, #12]
 800425c:	4947      	ldr	r1, [pc, #284]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 800425e:	4313      	orrs	r3, r2
 8004260:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b00      	cmp	r3, #0
 800426c:	d055      	beq.n	800431a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800426e:	4b43      	ldr	r3, [pc, #268]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	4940      	ldr	r1, [pc, #256]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 800427c:	4313      	orrs	r3, r2
 800427e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	2b02      	cmp	r3, #2
 8004286:	d107      	bne.n	8004298 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004288:	4b3c      	ldr	r3, [pc, #240]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d121      	bne.n	80042d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e0f6      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	2b03      	cmp	r3, #3
 800429e:	d107      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80042a0:	4b36      	ldr	r3, [pc, #216]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d115      	bne.n	80042d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0ea      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d107      	bne.n	80042c8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80042b8:	4b30      	ldr	r3, [pc, #192]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d109      	bne.n	80042d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e0de      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042c8:	4b2c      	ldr	r3, [pc, #176]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d101      	bne.n	80042d8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
 80042d6:	e0d6      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042d8:	4b28      	ldr	r3, [pc, #160]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80042da:	691b      	ldr	r3, [r3, #16]
 80042dc:	f023 0207 	bic.w	r2, r3, #7
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	4925      	ldr	r1, [pc, #148]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ea:	f7fc fb9d 	bl	8000a28 <HAL_GetTick>
 80042ee:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f0:	e00a      	b.n	8004308 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042f2:	f7fc fb99 	bl	8000a28 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004300:	4293      	cmp	r3, r2
 8004302:	d901      	bls.n	8004308 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e0be      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004308:	4b1c      	ldr	r3, [pc, #112]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	00db      	lsls	r3, r3, #3
 8004316:	429a      	cmp	r2, r3
 8004318:	d1eb      	bne.n	80042f2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0302 	and.w	r3, r3, #2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d010      	beq.n	8004348 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	4b14      	ldr	r3, [pc, #80]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 800432c:	699b      	ldr	r3, [r3, #24]
 800432e:	f003 030f 	and.w	r3, r3, #15
 8004332:	429a      	cmp	r2, r3
 8004334:	d208      	bcs.n	8004348 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004336:	4b11      	ldr	r3, [pc, #68]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	f023 020f 	bic.w	r2, r3, #15
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	490e      	ldr	r1, [pc, #56]	; (800437c <HAL_RCC_ClockConfig+0x244>)
 8004344:	4313      	orrs	r3, r2
 8004346:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004348:	4b0b      	ldr	r3, [pc, #44]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 030f 	and.w	r3, r3, #15
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	429a      	cmp	r2, r3
 8004354:	d214      	bcs.n	8004380 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004356:	4b08      	ldr	r3, [pc, #32]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f023 020f 	bic.w	r2, r3, #15
 800435e:	4906      	ldr	r1, [pc, #24]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	4313      	orrs	r3, r2
 8004364:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004366:	4b04      	ldr	r3, [pc, #16]	; (8004378 <HAL_RCC_ClockConfig+0x240>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 030f 	and.w	r3, r3, #15
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	429a      	cmp	r2, r3
 8004372:	d005      	beq.n	8004380 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e086      	b.n	8004486 <HAL_RCC_ClockConfig+0x34e>
 8004378:	52002000 	.word	0x52002000
 800437c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f003 0304 	and.w	r3, r3, #4
 8004388:	2b00      	cmp	r3, #0
 800438a:	d010      	beq.n	80043ae <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691a      	ldr	r2, [r3, #16]
 8004390:	4b3f      	ldr	r3, [pc, #252]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 8004392:	699b      	ldr	r3, [r3, #24]
 8004394:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004398:	429a      	cmp	r2, r3
 800439a:	d208      	bcs.n	80043ae <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800439c:	4b3c      	ldr	r3, [pc, #240]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	4939      	ldr	r1, [pc, #228]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0308 	and.w	r3, r3, #8
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d010      	beq.n	80043dc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	695a      	ldr	r2, [r3, #20]
 80043be:	4b34      	ldr	r3, [pc, #208]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d208      	bcs.n	80043dc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80043ca:	4b31      	ldr	r3, [pc, #196]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 80043cc:	69db      	ldr	r3, [r3, #28]
 80043ce:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	492e      	ldr	r1, [pc, #184]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0310 	and.w	r3, r3, #16
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d010      	beq.n	800440a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699a      	ldr	r2, [r3, #24]
 80043ec:	4b28      	ldr	r3, [pc, #160]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d208      	bcs.n	800440a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043f8:	4b25      	ldr	r3, [pc, #148]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	699b      	ldr	r3, [r3, #24]
 8004404:	4922      	ldr	r1, [pc, #136]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 8004406:	4313      	orrs	r3, r2
 8004408:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b00      	cmp	r3, #0
 8004414:	d010      	beq.n	8004438 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	69da      	ldr	r2, [r3, #28]
 800441a:	4b1d      	ldr	r3, [pc, #116]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 800441c:	6a1b      	ldr	r3, [r3, #32]
 800441e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004422:	429a      	cmp	r2, r3
 8004424:	d208      	bcs.n	8004438 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004426:	4b1a      	ldr	r3, [pc, #104]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 8004428:	6a1b      	ldr	r3, [r3, #32]
 800442a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	69db      	ldr	r3, [r3, #28]
 8004432:	4917      	ldr	r1, [pc, #92]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 8004434:	4313      	orrs	r3, r2
 8004436:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004438:	f000 f834 	bl	80044a4 <HAL_RCC_GetSysClockFreq>
 800443c:	4602      	mov	r2, r0
 800443e:	4b14      	ldr	r3, [pc, #80]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	0a1b      	lsrs	r3, r3, #8
 8004444:	f003 030f 	and.w	r3, r3, #15
 8004448:	4912      	ldr	r1, [pc, #72]	; (8004494 <HAL_RCC_ClockConfig+0x35c>)
 800444a:	5ccb      	ldrb	r3, [r1, r3]
 800444c:	f003 031f 	and.w	r3, r3, #31
 8004450:	fa22 f303 	lsr.w	r3, r2, r3
 8004454:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004456:	4b0e      	ldr	r3, [pc, #56]	; (8004490 <HAL_RCC_ClockConfig+0x358>)
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	f003 030f 	and.w	r3, r3, #15
 800445e:	4a0d      	ldr	r2, [pc, #52]	; (8004494 <HAL_RCC_ClockConfig+0x35c>)
 8004460:	5cd3      	ldrb	r3, [r2, r3]
 8004462:	f003 031f 	and.w	r3, r3, #31
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	fa22 f303 	lsr.w	r3, r2, r3
 800446c:	4a0a      	ldr	r2, [pc, #40]	; (8004498 <HAL_RCC_ClockConfig+0x360>)
 800446e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004470:	4a0a      	ldr	r2, [pc, #40]	; (800449c <HAL_RCC_ClockConfig+0x364>)
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004476:	4b0a      	ldr	r3, [pc, #40]	; (80044a0 <HAL_RCC_ClockConfig+0x368>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4618      	mov	r0, r3
 800447c:	f7fc fa8a 	bl	8000994 <HAL_InitTick>
 8004480:	4603      	mov	r3, r0
 8004482:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004484:	7bfb      	ldrb	r3, [r7, #15]
}
 8004486:	4618      	mov	r0, r3
 8004488:	3718      	adds	r7, #24
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	58024400 	.word	0x58024400
 8004494:	080051dc 	.word	0x080051dc
 8004498:	2400002c 	.word	0x2400002c
 800449c:	24000028 	.word	0x24000028
 80044a0:	24000030 	.word	0x24000030

080044a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b089      	sub	sp, #36	; 0x24
 80044a8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80044aa:	4bb3      	ldr	r3, [pc, #716]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044b2:	2b18      	cmp	r3, #24
 80044b4:	f200 8155 	bhi.w	8004762 <HAL_RCC_GetSysClockFreq+0x2be>
 80044b8:	a201      	add	r2, pc, #4	; (adr r2, 80044c0 <HAL_RCC_GetSysClockFreq+0x1c>)
 80044ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044be:	bf00      	nop
 80044c0:	08004525 	.word	0x08004525
 80044c4:	08004763 	.word	0x08004763
 80044c8:	08004763 	.word	0x08004763
 80044cc:	08004763 	.word	0x08004763
 80044d0:	08004763 	.word	0x08004763
 80044d4:	08004763 	.word	0x08004763
 80044d8:	08004763 	.word	0x08004763
 80044dc:	08004763 	.word	0x08004763
 80044e0:	0800454b 	.word	0x0800454b
 80044e4:	08004763 	.word	0x08004763
 80044e8:	08004763 	.word	0x08004763
 80044ec:	08004763 	.word	0x08004763
 80044f0:	08004763 	.word	0x08004763
 80044f4:	08004763 	.word	0x08004763
 80044f8:	08004763 	.word	0x08004763
 80044fc:	08004763 	.word	0x08004763
 8004500:	08004551 	.word	0x08004551
 8004504:	08004763 	.word	0x08004763
 8004508:	08004763 	.word	0x08004763
 800450c:	08004763 	.word	0x08004763
 8004510:	08004763 	.word	0x08004763
 8004514:	08004763 	.word	0x08004763
 8004518:	08004763 	.word	0x08004763
 800451c:	08004763 	.word	0x08004763
 8004520:	08004557 	.word	0x08004557
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004524:	4b94      	ldr	r3, [pc, #592]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0320 	and.w	r3, r3, #32
 800452c:	2b00      	cmp	r3, #0
 800452e:	d009      	beq.n	8004544 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004530:	4b91      	ldr	r3, [pc, #580]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	08db      	lsrs	r3, r3, #3
 8004536:	f003 0303 	and.w	r3, r3, #3
 800453a:	4a90      	ldr	r2, [pc, #576]	; (800477c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800453c:	fa22 f303 	lsr.w	r3, r2, r3
 8004540:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004542:	e111      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004544:	4b8d      	ldr	r3, [pc, #564]	; (800477c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004546:	61bb      	str	r3, [r7, #24]
      break;
 8004548:	e10e      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800454a:	4b8d      	ldr	r3, [pc, #564]	; (8004780 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800454c:	61bb      	str	r3, [r7, #24]
      break;
 800454e:	e10b      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004550:	4b8c      	ldr	r3, [pc, #560]	; (8004784 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004552:	61bb      	str	r3, [r7, #24]
      break;
 8004554:	e108      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004556:	4b88      	ldr	r3, [pc, #544]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800455a:	f003 0303 	and.w	r3, r3, #3
 800455e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004560:	4b85      	ldr	r3, [pc, #532]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004564:	091b      	lsrs	r3, r3, #4
 8004566:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800456a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800456c:	4b82      	ldr	r3, [pc, #520]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800456e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004576:	4b80      	ldr	r3, [pc, #512]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800457a:	08db      	lsrs	r3, r3, #3
 800457c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	fb02 f303 	mul.w	r3, r2, r3
 8004586:	ee07 3a90 	vmov	s15, r3
 800458a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800458e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	2b00      	cmp	r3, #0
 8004596:	f000 80e1 	beq.w	800475c <HAL_RCC_GetSysClockFreq+0x2b8>
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	2b02      	cmp	r3, #2
 800459e:	f000 8083 	beq.w	80046a8 <HAL_RCC_GetSysClockFreq+0x204>
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	f200 80a1 	bhi.w	80046ec <HAL_RCC_GetSysClockFreq+0x248>
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d003      	beq.n	80045b8 <HAL_RCC_GetSysClockFreq+0x114>
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d056      	beq.n	8004664 <HAL_RCC_GetSysClockFreq+0x1c0>
 80045b6:	e099      	b.n	80046ec <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045b8:	4b6f      	ldr	r3, [pc, #444]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0320 	and.w	r3, r3, #32
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d02d      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80045c4:	4b6c      	ldr	r3, [pc, #432]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	08db      	lsrs	r3, r3, #3
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	4a6b      	ldr	r2, [pc, #428]	; (800477c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80045d0:	fa22 f303 	lsr.w	r3, r2, r3
 80045d4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	ee07 3a90 	vmov	s15, r3
 80045dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	ee07 3a90 	vmov	s15, r3
 80045e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ee:	4b62      	ldr	r3, [pc, #392]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045f6:	ee07 3a90 	vmov	s15, r3
 80045fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004602:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004788 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004606:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800460a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800460e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004612:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004616:	ee67 7a27 	vmul.f32	s15, s14, s15
 800461a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800461e:	e087      	b.n	8004730 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	ee07 3a90 	vmov	s15, r3
 8004626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800462a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800478c <HAL_RCC_GetSysClockFreq+0x2e8>
 800462e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004632:	4b51      	ldr	r3, [pc, #324]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800463a:	ee07 3a90 	vmov	s15, r3
 800463e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004642:	ed97 6a02 	vldr	s12, [r7, #8]
 8004646:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004788 <HAL_RCC_GetSysClockFreq+0x2e4>
 800464a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800464e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004652:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004656:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800465a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004662:	e065      	b.n	8004730 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	ee07 3a90 	vmov	s15, r3
 800466a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800466e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004790 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004676:	4b40      	ldr	r3, [pc, #256]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800467a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800467e:	ee07 3a90 	vmov	s15, r3
 8004682:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004686:	ed97 6a02 	vldr	s12, [r7, #8]
 800468a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004788 <HAL_RCC_GetSysClockFreq+0x2e4>
 800468e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004692:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004696:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800469a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800469e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80046a6:	e043      	b.n	8004730 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	ee07 3a90 	vmov	s15, r3
 80046ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046b2:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004794 <HAL_RCC_GetSysClockFreq+0x2f0>
 80046b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046ba:	4b2f      	ldr	r3, [pc, #188]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046c2:	ee07 3a90 	vmov	s15, r3
 80046c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80046ce:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004788 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80046ea:	e021      	b.n	8004730 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	ee07 3a90 	vmov	s15, r3
 80046f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046f6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004790 <HAL_RCC_GetSysClockFreq+0x2ec>
 80046fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046fe:	4b1e      	ldr	r3, [pc, #120]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004702:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004706:	ee07 3a90 	vmov	s15, r3
 800470a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800470e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004712:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004788 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004716:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800471a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800471e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004722:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004726:	ee67 7a27 	vmul.f32	s15, s14, s15
 800472a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800472e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004730:	4b11      	ldr	r3, [pc, #68]	; (8004778 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004734:	0a5b      	lsrs	r3, r3, #9
 8004736:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800473a:	3301      	adds	r3, #1
 800473c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	ee07 3a90 	vmov	s15, r3
 8004744:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004748:	edd7 6a07 	vldr	s13, [r7, #28]
 800474c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004750:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004754:	ee17 3a90 	vmov	r3, s15
 8004758:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800475a:	e005      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800475c:	2300      	movs	r3, #0
 800475e:	61bb      	str	r3, [r7, #24]
      break;
 8004760:	e002      	b.n	8004768 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004762:	4b07      	ldr	r3, [pc, #28]	; (8004780 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004764:	61bb      	str	r3, [r7, #24]
      break;
 8004766:	bf00      	nop
  }

  return sysclockfreq;
 8004768:	69bb      	ldr	r3, [r7, #24]
}
 800476a:	4618      	mov	r0, r3
 800476c:	3724      	adds	r7, #36	; 0x24
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	58024400 	.word	0x58024400
 800477c:	03d09000 	.word	0x03d09000
 8004780:	003d0900 	.word	0x003d0900
 8004784:	017d7840 	.word	0x017d7840
 8004788:	46000000 	.word	0x46000000
 800478c:	4c742400 	.word	0x4c742400
 8004790:	4a742400 	.word	0x4a742400
 8004794:	4bbebc20 	.word	0x4bbebc20

08004798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e049      	b.n	800483e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d106      	bne.n	80047c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7fb ff96 	bl	80006f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	3304      	adds	r3, #4
 80047d4:	4619      	mov	r1, r3
 80047d6:	4610      	mov	r0, r2
 80047d8:	f000 fad8 	bl	8004d8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2201      	movs	r2, #1
 80047f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2201      	movs	r2, #1
 8004810:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3708      	adds	r7, #8
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
	...

08004848 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b01      	cmp	r3, #1
 800485a:	d001      	beq.n	8004860 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	e04c      	b.n	80048fa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a26      	ldr	r2, [pc, #152]	; (8004908 <HAL_TIM_Base_Start+0xc0>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d022      	beq.n	80048b8 <HAL_TIM_Base_Start+0x70>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800487a:	d01d      	beq.n	80048b8 <HAL_TIM_Base_Start+0x70>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a22      	ldr	r2, [pc, #136]	; (800490c <HAL_TIM_Base_Start+0xc4>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d018      	beq.n	80048b8 <HAL_TIM_Base_Start+0x70>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a21      	ldr	r2, [pc, #132]	; (8004910 <HAL_TIM_Base_Start+0xc8>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d013      	beq.n	80048b8 <HAL_TIM_Base_Start+0x70>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a1f      	ldr	r2, [pc, #124]	; (8004914 <HAL_TIM_Base_Start+0xcc>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d00e      	beq.n	80048b8 <HAL_TIM_Base_Start+0x70>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a1e      	ldr	r2, [pc, #120]	; (8004918 <HAL_TIM_Base_Start+0xd0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d009      	beq.n	80048b8 <HAL_TIM_Base_Start+0x70>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a1c      	ldr	r2, [pc, #112]	; (800491c <HAL_TIM_Base_Start+0xd4>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d004      	beq.n	80048b8 <HAL_TIM_Base_Start+0x70>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a1b      	ldr	r2, [pc, #108]	; (8004920 <HAL_TIM_Base_Start+0xd8>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d115      	bne.n	80048e4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689a      	ldr	r2, [r3, #8]
 80048be:	4b19      	ldr	r3, [pc, #100]	; (8004924 <HAL_TIM_Base_Start+0xdc>)
 80048c0:	4013      	ands	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2b06      	cmp	r3, #6
 80048c8:	d015      	beq.n	80048f6 <HAL_TIM_Base_Start+0xae>
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048d0:	d011      	beq.n	80048f6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f042 0201 	orr.w	r2, r2, #1
 80048e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e2:	e008      	b.n	80048f6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f042 0201 	orr.w	r2, r2, #1
 80048f2:	601a      	str	r2, [r3, #0]
 80048f4:	e000      	b.n	80048f8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3714      	adds	r7, #20
 80048fe:	46bd      	mov	sp, r7
 8004900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004904:	4770      	bx	lr
 8004906:	bf00      	nop
 8004908:	40010000 	.word	0x40010000
 800490c:	40000400 	.word	0x40000400
 8004910:	40000800 	.word	0x40000800
 8004914:	40000c00 	.word	0x40000c00
 8004918:	40010400 	.word	0x40010400
 800491c:	40001800 	.word	0x40001800
 8004920:	40014000 	.word	0x40014000
 8004924:	00010007 	.word	0x00010007

08004928 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	f003 0302 	and.w	r3, r3, #2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d020      	beq.n	800498c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d01b      	beq.n	800498c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f06f 0202 	mvn.w	r2, #2
 800495c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699b      	ldr	r3, [r3, #24]
 800496a:	f003 0303 	and.w	r3, r3, #3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d003      	beq.n	800497a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	f000 f9ec 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 8004978:	e005      	b.n	8004986 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f000 f9de 	bl	8004d3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004980:	6878      	ldr	r0, [r7, #4]
 8004982:	f000 f9ef 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f003 0304 	and.w	r3, r3, #4
 8004992:	2b00      	cmp	r3, #0
 8004994:	d020      	beq.n	80049d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d01b      	beq.n	80049d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f06f 0204 	mvn.w	r2, #4
 80049a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2202      	movs	r2, #2
 80049ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f9c6 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 80049c4:	e005      	b.n	80049d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f9b8 	bl	8004d3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f000 f9c9 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	f003 0308 	and.w	r3, r3, #8
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d020      	beq.n	8004a24 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f003 0308 	and.w	r3, r3, #8
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d01b      	beq.n	8004a24 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0208 	mvn.w	r2, #8
 80049f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2204      	movs	r2, #4
 80049fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	f003 0303 	and.w	r3, r3, #3
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d003      	beq.n	8004a12 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f000 f9a0 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 8004a10:	e005      	b.n	8004a1e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a12:	6878      	ldr	r0, [r7, #4]
 8004a14:	f000 f992 	bl	8004d3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 f9a3 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f003 0310 	and.w	r3, r3, #16
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d020      	beq.n	8004a70 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f003 0310 	and.w	r3, r3, #16
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d01b      	beq.n	8004a70 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f06f 0210 	mvn.w	r2, #16
 8004a40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2208      	movs	r2, #8
 8004a46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f000 f97a 	bl	8004d50 <HAL_TIM_IC_CaptureCallback>
 8004a5c:	e005      	b.n	8004a6a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	f000 f96c 	bl	8004d3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f000 f97d 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00c      	beq.n	8004a94 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f003 0301 	and.w	r3, r3, #1
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d007      	beq.n	8004a94 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f06f 0201 	mvn.w	r2, #1
 8004a8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f94a 	bl	8004d28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d104      	bne.n	8004aa8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00c      	beq.n	8004ac2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d007      	beq.n	8004ac2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8004aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 fb41 	bl	8005144 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00c      	beq.n	8004ae6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d007      	beq.n	8004ae6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f000 fb39 	bl	8005158 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00c      	beq.n	8004b0a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d007      	beq.n	8004b0a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f937 	bl	8004d78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	f003 0320 	and.w	r3, r3, #32
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00c      	beq.n	8004b2e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f003 0320 	and.w	r3, r3, #32
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d007      	beq.n	8004b2e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f06f 0220 	mvn.w	r2, #32
 8004b26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 fb01 	bl	8005130 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b2e:	bf00      	nop
 8004b30:	3710      	adds	r7, #16
 8004b32:	46bd      	mov	sp, r7
 8004b34:	bd80      	pop	{r7, pc}
	...

08004b38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b084      	sub	sp, #16
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d101      	bne.n	8004b54 <HAL_TIM_ConfigClockSource+0x1c>
 8004b50:	2302      	movs	r3, #2
 8004b52:	e0dc      	b.n	8004d0e <HAL_TIM_ConfigClockSource+0x1d6>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	4b6a      	ldr	r3, [pc, #424]	; (8004d18 <HAL_TIM_ConfigClockSource+0x1e0>)
 8004b70:	4013      	ands	r3, r2
 8004b72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a64      	ldr	r2, [pc, #400]	; (8004d1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	f000 80a9 	beq.w	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004b90:	4a62      	ldr	r2, [pc, #392]	; (8004d1c <HAL_TIM_ConfigClockSource+0x1e4>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	f200 80ae 	bhi.w	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004b98:	4a61      	ldr	r2, [pc, #388]	; (8004d20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	f000 80a1 	beq.w	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004ba0:	4a5f      	ldr	r2, [pc, #380]	; (8004d20 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	f200 80a6 	bhi.w	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004ba8:	4a5e      	ldr	r2, [pc, #376]	; (8004d24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	f000 8099 	beq.w	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004bb0:	4a5c      	ldr	r2, [pc, #368]	; (8004d24 <HAL_TIM_ConfigClockSource+0x1ec>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	f200 809e 	bhi.w	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004bb8:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004bbc:	f000 8091 	beq.w	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004bc0:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8004bc4:	f200 8096 	bhi.w	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004bc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bcc:	f000 8089 	beq.w	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004bd0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004bd4:	f200 808e 	bhi.w	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004bd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bdc:	d03e      	beq.n	8004c5c <HAL_TIM_ConfigClockSource+0x124>
 8004bde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004be2:	f200 8087 	bhi.w	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004be6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bea:	f000 8086 	beq.w	8004cfa <HAL_TIM_ConfigClockSource+0x1c2>
 8004bee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bf2:	d87f      	bhi.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004bf4:	2b70      	cmp	r3, #112	; 0x70
 8004bf6:	d01a      	beq.n	8004c2e <HAL_TIM_ConfigClockSource+0xf6>
 8004bf8:	2b70      	cmp	r3, #112	; 0x70
 8004bfa:	d87b      	bhi.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004bfc:	2b60      	cmp	r3, #96	; 0x60
 8004bfe:	d050      	beq.n	8004ca2 <HAL_TIM_ConfigClockSource+0x16a>
 8004c00:	2b60      	cmp	r3, #96	; 0x60
 8004c02:	d877      	bhi.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004c04:	2b50      	cmp	r3, #80	; 0x50
 8004c06:	d03c      	beq.n	8004c82 <HAL_TIM_ConfigClockSource+0x14a>
 8004c08:	2b50      	cmp	r3, #80	; 0x50
 8004c0a:	d873      	bhi.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004c0c:	2b40      	cmp	r3, #64	; 0x40
 8004c0e:	d058      	beq.n	8004cc2 <HAL_TIM_ConfigClockSource+0x18a>
 8004c10:	2b40      	cmp	r3, #64	; 0x40
 8004c12:	d86f      	bhi.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004c14:	2b30      	cmp	r3, #48	; 0x30
 8004c16:	d064      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004c18:	2b30      	cmp	r3, #48	; 0x30
 8004c1a:	d86b      	bhi.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004c1c:	2b20      	cmp	r3, #32
 8004c1e:	d060      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d867      	bhi.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d05c      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004c28:	2b10      	cmp	r3, #16
 8004c2a:	d05a      	beq.n	8004ce2 <HAL_TIM_ConfigClockSource+0x1aa>
 8004c2c:	e062      	b.n	8004cf4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c3e:	f000 f9c9 	bl	8004fd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	609a      	str	r2, [r3, #8]
      break;
 8004c5a:	e04f      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c6c:	f000 f9b2 	bl	8004fd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689a      	ldr	r2, [r3, #8]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c7e:	609a      	str	r2, [r3, #8]
      break;
 8004c80:	e03c      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c8e:	461a      	mov	r2, r3
 8004c90:	f000 f922 	bl	8004ed8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2150      	movs	r1, #80	; 0x50
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 f97c 	bl	8004f98 <TIM_ITRx_SetConfig>
      break;
 8004ca0:	e02c      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cae:	461a      	mov	r2, r3
 8004cb0:	f000 f941 	bl	8004f36 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2160      	movs	r1, #96	; 0x60
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f000 f96c 	bl	8004f98 <TIM_ITRx_SetConfig>
      break;
 8004cc0:	e01c      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cce:	461a      	mov	r2, r3
 8004cd0:	f000 f902 	bl	8004ed8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	2140      	movs	r1, #64	; 0x40
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f000 f95c 	bl	8004f98 <TIM_ITRx_SetConfig>
      break;
 8004ce0:	e00c      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681a      	ldr	r2, [r3, #0]
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4619      	mov	r1, r3
 8004cec:	4610      	mov	r0, r2
 8004cee:	f000 f953 	bl	8004f98 <TIM_ITRx_SetConfig>
      break;
 8004cf2:	e003      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	73fb      	strb	r3, [r7, #15]
      break;
 8004cf8:	e000      	b.n	8004cfc <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8004cfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3710      	adds	r7, #16
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	ffceff88 	.word	0xffceff88
 8004d1c:	00100040 	.word	0x00100040
 8004d20:	00100030 	.word	0x00100030
 8004d24:	00100020 	.word	0x00100020

08004d28 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b083      	sub	sp, #12
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d80:	bf00      	nop
 8004d82:	370c      	adds	r7, #12
 8004d84:	46bd      	mov	sp, r7
 8004d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8a:	4770      	bx	lr

08004d8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d8c:	b480      	push	{r7}
 8004d8e:	b085      	sub	sp, #20
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a46      	ldr	r2, [pc, #280]	; (8004eb8 <TIM_Base_SetConfig+0x12c>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d013      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004daa:	d00f      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a43      	ldr	r2, [pc, #268]	; (8004ebc <TIM_Base_SetConfig+0x130>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d00b      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a42      	ldr	r2, [pc, #264]	; (8004ec0 <TIM_Base_SetConfig+0x134>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d007      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a41      	ldr	r2, [pc, #260]	; (8004ec4 <TIM_Base_SetConfig+0x138>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d003      	beq.n	8004dcc <TIM_Base_SetConfig+0x40>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	4a40      	ldr	r2, [pc, #256]	; (8004ec8 <TIM_Base_SetConfig+0x13c>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d108      	bne.n	8004dde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	4a35      	ldr	r2, [pc, #212]	; (8004eb8 <TIM_Base_SetConfig+0x12c>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d01f      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dec:	d01b      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a32      	ldr	r2, [pc, #200]	; (8004ebc <TIM_Base_SetConfig+0x130>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d017      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4a31      	ldr	r2, [pc, #196]	; (8004ec0 <TIM_Base_SetConfig+0x134>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d013      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a30      	ldr	r2, [pc, #192]	; (8004ec4 <TIM_Base_SetConfig+0x138>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d00f      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	4a2f      	ldr	r2, [pc, #188]	; (8004ec8 <TIM_Base_SetConfig+0x13c>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d00b      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	4a2e      	ldr	r2, [pc, #184]	; (8004ecc <TIM_Base_SetConfig+0x140>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d007      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	4a2d      	ldr	r2, [pc, #180]	; (8004ed0 <TIM_Base_SetConfig+0x144>)
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	d003      	beq.n	8004e26 <TIM_Base_SetConfig+0x9a>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a2c      	ldr	r2, [pc, #176]	; (8004ed4 <TIM_Base_SetConfig+0x148>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d108      	bne.n	8004e38 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a16      	ldr	r2, [pc, #88]	; (8004eb8 <TIM_Base_SetConfig+0x12c>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d00f      	beq.n	8004e84 <TIM_Base_SetConfig+0xf8>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a18      	ldr	r2, [pc, #96]	; (8004ec8 <TIM_Base_SetConfig+0x13c>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d00b      	beq.n	8004e84 <TIM_Base_SetConfig+0xf8>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a17      	ldr	r2, [pc, #92]	; (8004ecc <TIM_Base_SetConfig+0x140>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d007      	beq.n	8004e84 <TIM_Base_SetConfig+0xf8>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a16      	ldr	r2, [pc, #88]	; (8004ed0 <TIM_Base_SetConfig+0x144>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d003      	beq.n	8004e84 <TIM_Base_SetConfig+0xf8>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a15      	ldr	r2, [pc, #84]	; (8004ed4 <TIM_Base_SetConfig+0x148>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d103      	bne.n	8004e8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	691a      	ldr	r2, [r3, #16]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	f003 0301 	and.w	r3, r3, #1
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d105      	bne.n	8004eaa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	f023 0201 	bic.w	r2, r3, #1
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	611a      	str	r2, [r3, #16]
  }
}
 8004eaa:	bf00      	nop
 8004eac:	3714      	adds	r7, #20
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb4:	4770      	bx	lr
 8004eb6:	bf00      	nop
 8004eb8:	40010000 	.word	0x40010000
 8004ebc:	40000400 	.word	0x40000400
 8004ec0:	40000800 	.word	0x40000800
 8004ec4:	40000c00 	.word	0x40000c00
 8004ec8:	40010400 	.word	0x40010400
 8004ecc:	40014000 	.word	0x40014000
 8004ed0:	40014400 	.word	0x40014400
 8004ed4:	40014800 	.word	0x40014800

08004ed8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b087      	sub	sp, #28
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	6a1b      	ldr	r3, [r3, #32]
 8004ee8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	f023 0201 	bic.w	r2, r3, #1
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	011b      	lsls	r3, r3, #4
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	f023 030a 	bic.w	r3, r3, #10
 8004f14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	621a      	str	r2, [r3, #32]
}
 8004f2a:	bf00      	nop
 8004f2c:	371c      	adds	r7, #28
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b087      	sub	sp, #28
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	60f8      	str	r0, [r7, #12]
 8004f3e:	60b9      	str	r1, [r7, #8]
 8004f40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	f023 0210 	bic.w	r2, r3, #16
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	699b      	ldr	r3, [r3, #24]
 8004f58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	031b      	lsls	r3, r3, #12
 8004f66:	693a      	ldr	r2, [r7, #16]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004f72:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	011b      	lsls	r3, r3, #4
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	621a      	str	r2, [r3, #32]
}
 8004f8a:	bf00      	nop
 8004f8c:	371c      	adds	r7, #28
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
	...

08004f98 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	4b09      	ldr	r3, [pc, #36]	; (8004fd0 <TIM_ITRx_SetConfig+0x38>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004fb0:	683a      	ldr	r2, [r7, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	f043 0307 	orr.w	r3, r3, #7
 8004fba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	609a      	str	r2, [r3, #8]
}
 8004fc2:	bf00      	nop
 8004fc4:	3714      	adds	r7, #20
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	ffcfff8f 	.word	0xffcfff8f

08004fd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]
 8004fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004fee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	021a      	lsls	r2, r3, #8
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	431a      	orrs	r2, r3
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	4313      	orrs	r3, r2
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	697a      	ldr	r2, [r7, #20]
 8005006:	609a      	str	r2, [r3, #8]
}
 8005008:	bf00      	nop
 800500a:	371c      	adds	r7, #28
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005014:	b480      	push	{r7}
 8005016:	b085      	sub	sp, #20
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005024:	2b01      	cmp	r3, #1
 8005026:	d101      	bne.n	800502c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005028:	2302      	movs	r3, #2
 800502a:	e06d      	b.n	8005108 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2202      	movs	r2, #2
 8005038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a30      	ldr	r2, [pc, #192]	; (8005114 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d004      	beq.n	8005060 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a2f      	ldr	r2, [pc, #188]	; (8005118 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d108      	bne.n	8005072 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005066:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	68fa      	ldr	r2, [r7, #12]
 800506e:	4313      	orrs	r3, r2
 8005070:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005078:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	4313      	orrs	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68fa      	ldr	r2, [r7, #12]
 800508a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a20      	ldr	r2, [pc, #128]	; (8005114 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d022      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800509e:	d01d      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a1d      	ldr	r2, [pc, #116]	; (800511c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d018      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4a1c      	ldr	r2, [pc, #112]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d013      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a1a      	ldr	r2, [pc, #104]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d00e      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4a15      	ldr	r2, [pc, #84]	; (8005118 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d009      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a16      	ldr	r2, [pc, #88]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d004      	beq.n	80050dc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a15      	ldr	r2, [pc, #84]	; (800512c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d10c      	bne.n	80050f6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050e2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	689b      	ldr	r3, [r3, #8]
 80050e8:	68ba      	ldr	r2, [r7, #8]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005106:	2300      	movs	r3, #0
}
 8005108:	4618      	mov	r0, r3
 800510a:	3714      	adds	r7, #20
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr
 8005114:	40010000 	.word	0x40010000
 8005118:	40010400 	.word	0x40010400
 800511c:	40000400 	.word	0x40000400
 8005120:	40000800 	.word	0x40000800
 8005124:	40000c00 	.word	0x40000c00
 8005128:	40001800 	.word	0x40001800
 800512c:	40014000 	.word	0x40014000

08005130 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <memset>:
 800516c:	4402      	add	r2, r0
 800516e:	4603      	mov	r3, r0
 8005170:	4293      	cmp	r3, r2
 8005172:	d100      	bne.n	8005176 <memset+0xa>
 8005174:	4770      	bx	lr
 8005176:	f803 1b01 	strb.w	r1, [r3], #1
 800517a:	e7f9      	b.n	8005170 <memset+0x4>

0800517c <__libc_init_array>:
 800517c:	b570      	push	{r4, r5, r6, lr}
 800517e:	4d0d      	ldr	r5, [pc, #52]	; (80051b4 <__libc_init_array+0x38>)
 8005180:	4c0d      	ldr	r4, [pc, #52]	; (80051b8 <__libc_init_array+0x3c>)
 8005182:	1b64      	subs	r4, r4, r5
 8005184:	10a4      	asrs	r4, r4, #2
 8005186:	2600      	movs	r6, #0
 8005188:	42a6      	cmp	r6, r4
 800518a:	d109      	bne.n	80051a0 <__libc_init_array+0x24>
 800518c:	4d0b      	ldr	r5, [pc, #44]	; (80051bc <__libc_init_array+0x40>)
 800518e:	4c0c      	ldr	r4, [pc, #48]	; (80051c0 <__libc_init_array+0x44>)
 8005190:	f000 f818 	bl	80051c4 <_init>
 8005194:	1b64      	subs	r4, r4, r5
 8005196:	10a4      	asrs	r4, r4, #2
 8005198:	2600      	movs	r6, #0
 800519a:	42a6      	cmp	r6, r4
 800519c:	d105      	bne.n	80051aa <__libc_init_array+0x2e>
 800519e:	bd70      	pop	{r4, r5, r6, pc}
 80051a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80051a4:	4798      	blx	r3
 80051a6:	3601      	adds	r6, #1
 80051a8:	e7ee      	b.n	8005188 <__libc_init_array+0xc>
 80051aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ae:	4798      	blx	r3
 80051b0:	3601      	adds	r6, #1
 80051b2:	e7f2      	b.n	800519a <__libc_init_array+0x1e>
 80051b4:	080051f4 	.word	0x080051f4
 80051b8:	080051f4 	.word	0x080051f4
 80051bc:	080051f4 	.word	0x080051f4
 80051c0:	080051f8 	.word	0x080051f8

080051c4 <_init>:
 80051c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051c6:	bf00      	nop
 80051c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051ca:	bc08      	pop	{r3}
 80051cc:	469e      	mov	lr, r3
 80051ce:	4770      	bx	lr

080051d0 <_fini>:
 80051d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051d2:	bf00      	nop
 80051d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051d6:	bc08      	pop	{r3}
 80051d8:	469e      	mov	lr, r3
 80051da:	4770      	bx	lr
