Info: constraining clock net 'clk25' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      7787/24288    32%
Info:         logic LUTs:   6151/24288    25%
Info:         carry LUTs:   1018/24288     4%
Info:           RAM LUTs:    412/12144     3%
Info:          RAMW LUTs:    206/ 6072     3%

Info:      Total DFFs:      8536/24288    35%

Info: Packing IOs..
Info: $sdram_dq[15]$iobuf_i: sdram_dq_$_TBUF__Y_15.Y
Info: pin 'sdram_dq[15]$tr_io' constrained to Bel 'X72/Y26/PIOB'.
Info: $sdram_dq[14]$iobuf_i: sdram_dq_$_TBUF__Y_14.Y
Info: pin 'sdram_dq[14]$tr_io' constrained to Bel 'X72/Y26/PIOD'.
Info: $sdram_dq[13]$iobuf_i: sdram_dq_$_TBUF__Y_13.Y
Info: pin 'sdram_dq[13]$tr_io' constrained to Bel 'X72/Y26/PIOC'.
Info: $sdram_dq[12]$iobuf_i: sdram_dq_$_TBUF__Y_12.Y
Info: pin 'sdram_dq[12]$tr_io' constrained to Bel 'X72/Y35/PIOD'.
Info: $sdram_dq[11]$iobuf_i: sdram_dq_$_TBUF__Y_11.Y
Info: pin 'sdram_dq[11]$tr_io' constrained to Bel 'X72/Y32/PIOA'.
Info: $sdram_dq[10]$iobuf_i: sdram_dq_$_TBUF__Y_10.Y
Info: pin 'sdram_dq[10]$tr_io' constrained to Bel 'X72/Y32/PIOB'.
Info: $sdram_dq[9]$iobuf_i: sdram_dq_$_TBUF__Y_9.Y
Info: pin 'sdram_dq[9]$tr_io' constrained to Bel 'X72/Y35/PIOA'.
Info: $sdram_dq[8]$iobuf_i: sdram_dq_$_TBUF__Y_8.Y
Info: pin 'sdram_dq[8]$tr_io' constrained to Bel 'X72/Y35/PIOB'.
Info: $sdram_dq[7]$iobuf_i: sdram_dq_$_TBUF__Y_7.Y
Info: pin 'sdram_dq[7]$tr_io' constrained to Bel 'X72/Y2/PIOB'.
Info: $sdram_dq[6]$iobuf_i: sdram_dq_$_TBUF__Y_6.Y
Info: pin 'sdram_dq[6]$tr_io' constrained to Bel 'X72/Y8/PIOA'.
Info: $sdram_dq[5]$iobuf_i: sdram_dq_$_TBUF__Y_5.Y
Info: pin 'sdram_dq[5]$tr_io' constrained to Bel 'X72/Y5/PIOB'.
Info: $sdram_dq[4]$iobuf_i: sdram_dq_$_TBUF__Y_4.Y
Info: pin 'sdram_dq[4]$tr_io' constrained to Bel 'X72/Y11/PIOD'.
Info: $sdram_dq[3]$iobuf_i: sdram_dq_$_TBUF__Y_3.Y
Info: pin 'sdram_dq[3]$tr_io' constrained to Bel 'X72/Y2/PIOD'.
Info: $sdram_dq[2]$iobuf_i: sdram_dq_$_TBUF__Y_2.Y
Info: pin 'sdram_dq[2]$tr_io' constrained to Bel 'X72/Y11/PIOC'.
Info: $sdram_dq[1]$iobuf_i: sdram_dq_$_TBUF__Y_1.Y
Info: pin 'sdram_dq[1]$tr_io' constrained to Bel 'X72/Y8/PIOB'.
Info: $sdram_dq[0]$iobuf_i: sdram_dq_$_TBUF__Y.Y
Info: pin 'sdram_dq[0]$tr_io' constrained to Bel 'X72/Y14/PIOA'.
Info: $led[2]$iobuf_i: led_$_TBUF__Y_2.Y
Info: pin 'led[2]$tr_io' constrained to Bel 'X53/Y0/PIOB'.
Info: $led[1]$iobuf_i: led_$_TBUF__Y_1.Y
Info: pin 'led[1]$tr_io' constrained to Bel 'X53/Y0/PIOA'.
Info: $led[0]$iobuf_i: led_$_TBUF__Y.Y
Info: pin 'led[0]$tr_io' constrained to Bel 'X49/Y0/PIOA'.
Info: pin 'serial_tx$tr_io' constrained to Bel 'X38/Y0/PIOA'.
Info: pin 'serial_rx$tr_io' constrained to Bel 'X42/Y0/PIOA'.
Info: pin 'sdram_we_n$tr_io' constrained to Bel 'X67/Y0/PIOB'.
Info: pin 'sdram_ras_n$tr_io' constrained to Bel 'X72/Y2/PIOA'.
Info: pin 'sdram_dm[1]$tr_io' constrained to Bel 'X72/Y38/PIOD'.
Info: pin 'sdram_dm[0]$tr_io' constrained to Bel 'X72/Y5/PIOA'.
Info: pin 'sdram_cs_n$tr_io' constrained to Bel 'X65/Y0/PIOB'.
Info: pin 'sdram_clock$tr_io' constrained to Bel 'X72/Y38/PIOC'.
Info: pin 'sdram_cke$tr_io' constrained to Bel 'X72/Y26/PIOA'.
Info: pin 'sdram_cas_n$tr_io' constrained to Bel 'X72/Y20/PIOA'.
Info: pin 'sdram_ba[1]$tr_io' constrained to Bel 'X67/Y0/PIOA'.
Info: pin 'sdram_ba[0]$tr_io' constrained to Bel 'X72/Y14/PIOB'.
Info: pin 'sdram_a[12]$tr_io' constrained to Bel 'X72/Y41/PIOD'.
Info: pin 'sdram_a[11]$tr_io' constrained to Bel 'X72/Y41/PIOB'.
Info: pin 'sdram_a[10]$tr_io' constrained to Bel 'X65/Y0/PIOA'.
Info: pin 'sdram_a[9]$tr_io' constrained to Bel 'X72/Y23/PIOD'.
Info: pin 'sdram_a[8]$tr_io' constrained to Bel 'X72/Y44/PIOB'.
Info: pin 'sdram_a[7]$tr_io' constrained to Bel 'X72/Y41/PIOC'.
Info: pin 'sdram_a[6]$tr_io' constrained to Bel 'X72/Y23/PIOC'.
Info: pin 'sdram_a[5]$tr_io' constrained to Bel 'X72/Y44/PIOA'.
Info: pin 'sdram_a[4]$tr_io' constrained to Bel 'X72/Y23/PIOB'.
Info: pin 'sdram_a[3]$tr_io' constrained to Bel 'X72/Y23/PIOA'.
Info: pin 'sdram_a[2]$tr_io' constrained to Bel 'X56/Y0/PIOA'.
Info: pin 'sdram_a[1]$tr_io' constrained to Bel 'X60/Y0/PIOA'.
Info: pin 'sdram_a[0]$tr_io' constrained to Bel 'X72/Y20/PIOB'.
Info: pin 'io_jtag_tms$tr_io' constrained to Bel 'X0/Y17/PIOA'.
Info: pin 'io_jtag_tdo$tr_io' constrained to Bel 'X0/Y17/PIOD'.
Info: pin 'io_jtag_tdi$tr_io' constrained to Bel 'X0/Y38/PIOA'.
Info: pin 'io_jtag_tck$tr_io' constrained to Bel 'X0/Y8/PIOD'.
Info: pin 'gpdi_dp[3]$tr_io' constrained to Bel 'X0/Y8/PIOB'.
Info: pin 'gpdi_dp[2]$tr_io' constrained to Bel 'X0/Y26/PIOA'.
Info: pin 'gpdi_dp[1]$tr_io' constrained to Bel 'X0/Y23/PIOA'.
Info: pin 'gpdi_dp[0]$tr_io' constrained to Bel 'X0/Y20/PIOA'.
Info: pin 'gpdi_dn[3]$tr_io' constrained to Bel 'X0/Y2/PIOD'.
Info: pin 'gpdi_dn[2]$tr_io' constrained to Bel 'X0/Y23/PIOD'.
Info: pin 'gpdi_dn[1]$tr_io' constrained to Bel 'X0/Y20/PIOB'.
Info: pin 'gpdi_dn[0]$tr_io' constrained to Bel 'X0/Y14/PIOA'.
Info: pin 'cpu_reset_n$tr_io' constrained to Bel 'X72/Y32/PIOC'.
Info: pin 'clk25$tr_io' constrained to Bel 'X0/Y47/PIOC'.
Info: pin 'LCD_VSYNC$tr_io' constrained to Bel 'X0/Y26/PIOC'.
Info: pin 'LCD_R[4]$tr_io' constrained to Bel 'X0/Y38/PIOC'.
Info: pin 'LCD_R[3]$tr_io' constrained to Bel 'X0/Y41/PIOB'.
Info: pin 'LCD_R[2]$tr_io' constrained to Bel 'X0/Y41/PIOC'.
Info: pin 'LCD_R[1]$tr_io' constrained to Bel 'X0/Y44/PIOA'.
Info: pin 'LCD_R[0]$tr_io' constrained to Bel 'X4/Y50/PIOA'.
Info: pin 'LCD_HSYNC$tr_io' constrained to Bel 'X0/Y32/PIOA'.
Info: pin 'LCD_G[5]$tr_io' constrained to Bel 'X0/Y35/PIOB'.
Info: pin 'LCD_G[4]$tr_io' constrained to Bel 'X0/Y38/PIOD'.
Info: pin 'LCD_G[3]$tr_io' constrained to Bel 'X0/Y41/PIOD'.
Info: pin 'LCD_G[2]$tr_io' constrained to Bel 'X0/Y44/PIOB'.
Info: pin 'LCD_G[1]$tr_io' constrained to Bel 'X4/Y50/PIOB'.
Info: pin 'LCD_G[0]$tr_io' constrained to Bel 'X6/Y50/PIOB'.
Info: pin 'LCD_DEN$tr_io' constrained to Bel 'X0/Y23/PIOC'.
Info: pin 'LCD_CLK$tr_io' constrained to Bel 'X0/Y35/PIOA'.
Info: pin 'LCD_B[4]$tr_io' constrained to Bel 'X0/Y14/PIOB'.
Info: pin 'LCD_B[3]$tr_io' constrained to Bel 'X0/Y26/PIOB'.
Info: pin 'LCD_B[2]$tr_io' constrained to Bel 'X0/Y26/PIOD'.
Info: pin 'LCD_B[1]$tr_io' constrained to Bel 'X0/Y35/PIOD'.
Info: pin 'LCD_B[0]$tr_io' constrained to Bel 'X0/Y32/PIOB'.
Info: IOLOGIC component u_saxon.system_phyA_logic.WEn_gears_0 connected to PIO Bel X67/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.RASn_gears_0 connected to PIO Bel X72/Y2/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_9 connected to PIO Bel X72/Y35/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_8 connected to PIO Bel X72/Y35/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_7 connected to PIO Bel X72/Y2/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_6 connected to PIO Bel X72/Y8/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_5 connected to PIO Bel X72/Y5/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_4 connected to PIO Bel X72/Y11/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_3 connected to PIO Bel X72/Y2/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_2 connected to PIO Bel X72/Y11/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_15 connected to PIO Bel X72/Y26/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_14 connected to PIO Bel X72/Y26/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_13 connected to PIO Bel X72/Y26/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_12 connected to PIO Bel X72/Y35/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_11 connected to PIO Bel X72/Y32/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_10 connected to PIO Bel X72/Y32/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_1 connected to PIO Bel X72/Y8/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.DQw_gears_0 connected to PIO Bel X72/Y14/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_1 connected to PIO Bel X72/Y38/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.DM_gears_0 connected to PIO Bel X72/Y5/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CSn_gears_0 connected to PIO Bel X65/Y0/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.CKE_gears_0 connected to PIO Bel X72/Y26/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.CASn_gears_0 connected to PIO Bel X72/Y20/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_1 connected to PIO Bel X67/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.BA_gears_0 connected to PIO Bel X72/Y14/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_9 connected to PIO Bel X72/Y23/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_8 connected to PIO Bel X72/Y44/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_7 connected to PIO Bel X72/Y41/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_6 connected to PIO Bel X72/Y23/PIOC
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_5 connected to PIO Bel X72/Y44/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_4 connected to PIO Bel X72/Y23/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_3 connected to PIO Bel X72/Y23/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_2 connected to PIO Bel X56/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_12 connected to PIO Bel X72/Y41/PIOD
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_11 connected to PIO Bel X72/Y41/PIOB
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_10 connected to PIO Bel X65/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_1 connected to PIO Bel X60/Y0/PIOA
Info: IOLOGIC component u_saxon.system_phyA_logic.ADDR_gears_0 connected to PIO Bel X72/Y20/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr3p connected to PIO Bel X0/Y8/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr3n connected to PIO Bel X0/Y2/PIOD
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr2p connected to PIO Bel X0/Y26/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr2n connected to PIO Bel X0/Y23/PIOD
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr1p connected to PIO Bel X0/Y23/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr1n connected to PIO Bel X0/Y20/PIOB
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr0p connected to PIO Bel X0/Y20/PIOA
Info: IOLOGIC component u_saxon.system_hdmiPhy_bridge.ddr0n connected to PIO Bel X0/Y14/PIOA
Info: IOLOGIC component u_saxon.clocking_bb connected to PIO Bel X72/Y38/PIOC
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'u_saxon.clocking_pll.EHXPLLL' is constrained to 25.0 MHz
Info:     Derived frequency constraint of 50.0 MHz for net u_saxon.clocking_pll_clkout_system
Info:     Derived frequency constraint of 100.0 MHz for net u_saxon.clocking_pll_clkout_sdram
Info:     Derived frequency constraint of 25.0 MHz for net LCD_CLK$TRELLIS_IO_OUT
Info:     Derived frequency constraint of 125.0 MHz for net u_saxon.clocking_pll_clkout_hdmi
Info: Promoting globals...
Info:     promoting clock net u_saxon.clocking_pll_clkout_system to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_hdmi to global network
Info:     promoting clock net LCD_CLK$TRELLIS_IO_OUT to global network
Info:     promoting clock net io_jtag_tck$TRELLIS_IO_IN to global network
Info:     promoting clock net clk25$TRELLIS_IO_IN to global network
Info:     promoting clock net u_saxon.clocking_pll_clkout_sdram to global network
Info: Checksum: 0xa95872e2

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xd013d833

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:  6676/12144    54%
Info: 	          TRELLIS_IO:    78/  197    39%
Info: 	                DCCA:     6/   56    10%
Info: 	              DP16KD:    43/   56    76%
Info: 	          MULT18X18D:     4/   28    14%
Info: 	              ALU54B:     0/   14     0%
Info: 	             EHXPLLL:     1/    2    50%
Info: 	             EXTREFB:     0/    1     0%
Info: 	                DCUA:     0/    1     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:    41/  128    32%
Info: 	            SIOLOGIC:     6/   69     8%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/    8     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 126 cells based on constraints.
Info: Creating initial analytic placement for 5696 cells, random placement wirelen = 436452.
Info:     at initial placer iter 0, wirelen = 10881
Info:     at initial placer iter 1, wirelen = 10240
Info:     at initial placer iter 2, wirelen = 10100
Info:     at initial placer iter 3, wirelen = 10097
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 9990, spread = 109833, legal = 114982; time = 0.23s
Info:     at iteration #2, type ALL: wirelen solved = 15075, spread = 101919, legal = 110171; time = 0.21s
Info:     at iteration #3, type ALL: wirelen solved = 18633, spread = 83661, legal = 89024; time = 0.20s
Info:     at iteration #4, type ALL: wirelen solved = 22512, spread = 76803, legal = 85438; time = 0.20s
Info:     at iteration #5, type ALL: wirelen solved = 26851, spread = 73435, legal = 80457; time = 0.20s
Info:     at iteration #6, type ALL: wirelen solved = 28525, spread = 71601, legal = 79306; time = 0.19s
Info:     at iteration #7, type ALL: wirelen solved = 33305, spread = 64923, legal = 73071; time = 0.19s
Info:     at iteration #8, type ALL: wirelen solved = 33685, spread = 63594, legal = 71699; time = 0.19s
Info:     at iteration #9, type ALL: wirelen solved = 35462, spread = 63935, legal = 71644; time = 0.19s
Info:     at iteration #10, type ALL: wirelen solved = 36921, spread = 63085, legal = 71262; time = 0.20s
Info:     at iteration #11, type ALL: wirelen solved = 38019, spread = 62143, legal = 70764; time = 0.19s
Info:     at iteration #12, type ALL: wirelen solved = 38832, spread = 61798, legal = 69901; time = 0.19s
Info:     at iteration #13, type ALL: wirelen solved = 39327, spread = 61536, legal = 70516; time = 0.18s
Info:     at iteration #14, type ALL: wirelen solved = 39773, spread = 62326, legal = 69217; time = 0.19s
Info:     at iteration #15, type ALL: wirelen solved = 41267, spread = 61519, legal = 70455; time = 0.19s
Info:     at iteration #16, type ALL: wirelen solved = 41499, spread = 61958, legal = 70605; time = 0.19s
Info:     at iteration #17, type ALL: wirelen solved = 42875, spread = 61915, legal = 71567; time = 0.19s
Info:     at iteration #18, type ALL: wirelen solved = 43128, spread = 61979, legal = 72236; time = 0.18s
Info:     at iteration #19, type ALL: wirelen solved = 43841, spread = 61400, legal = 70359; time = 0.18s
Info: HeAP Placer Time: 6.18s
Info:   of which solving equations: 3.48s
Info:   of which spreading cells: 0.49s
Info:   of which strict legalisation: 0.27s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 2063, wirelen = 69217
Info:   at iteration #5: temp = 0.000000, timing cost = 2089, wirelen = 56399
Info:   at iteration #10: temp = 0.000000, timing cost = 1822, wirelen = 54782
Info:   at iteration #15: temp = 0.000000, timing cost = 1846, wirelen = 53567
Info:   at iteration #20: temp = 0.000000, timing cost = 1889, wirelen = 53131
Info:   at iteration #25: temp = 0.000000, timing cost = 1873, wirelen = 53036
Info:   at iteration #25: temp = 0.000000, timing cost = 1866, wirelen = 53042 
Info: SA placement time 21.73s

Info: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 36.92 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock   '$glbnet$u_saxon.clocking_pll_clkout_hdmi': 202.35 MHz (PASS at 125.00 MHz)
Info: Max frequency for clock             '$glbnet$LCD_CLK$TRELLIS_IO_OUT': 58.16 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 57.57 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 234.08 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 4.62 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 11.04 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.16 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT             -> <async>                                           : 15.09 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT             -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 3.16 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT             -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.49 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.87 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 5.32 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.49 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 5.57 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 25.28 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT            : 6.74 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 2.44 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 1.91 ns

Info: Slack histogram:
Info:  legend: * represents 43 endpoint(s)
Info:          + represents [1,43) endpoint(s)
Info: [ -7088,  -2629) |*+
Info: [ -2629,   1830) |******************+
Info: [  1830,   6289) |**************************************+
Info: [  6289,  10748) |*********************************+
Info: [ 10748,  15207) |************************************************************ 
Info: [ 15207,  19666) |********************************************************+
Info: [ 19666,  24125) |+
Info: [ 24125,  28584) |*+
Info: [ 28584,  33043) |*+
Info: [ 33043,  37502) |****+
Info: [ 37502,  41961) |+
Info: [ 41961,  46420) | 
Info: [ 46420,  50879) | 
Info: [ 50879,  55338) | 
Info: [ 55338,  59797) |+
Info: [ 59797,  64256) |***+
Info: [ 64256,  68715) |***+
Info: [ 68715,  73174) |**+
Info: [ 73174,  77633) |******+
Info: [ 77633,  82092) |*********+
Info: Checksum: 0x2f0aaf83
Info: Routing globals...
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_sdram using global 0
Info:     routing clock net $glbnet$clk25$TRELLIS_IO_IN using global 1
Info:     routing clock net $glbnet$io_jtag_tck$TRELLIS_IO_IN using global 2
Info:     routing clock net $glbnet$LCD_CLK$TRELLIS_IO_OUT using global 3
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_hdmi using global 4
Info:     routing clock net $glbnet$u_saxon.clocking_pll_clkout_system using global 5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 33846 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       14        985 |   14   985 |     32880|       0.22       0.22|
Info:       2000 |       45       1954 |   31   969 |     31933|       0.17       0.39|
Info:       3000 |       68       2931 |   23   977 |     30977|       0.13       0.53|
Info:       4000 |       93       3906 |   25   975 |     30074|       0.17       0.70|
Info:       5000 |      103       4896 |   10   990 |     29171|       0.17       0.87|
Info:       6000 |      120       5879 |   17   983 |     28213|       0.14       1.01|
Info:       7000 |      143       6856 |   23   977 |     27247|       0.19       1.20|
Info:       8000 |      158       7841 |   15   985 |     26272|       0.21       1.41|
Info:       9000 |      197       8802 |   39   961 |     25366|       0.21       1.62|
Info:      10000 |      236       9763 |   39   961 |     24416|       0.23       1.84|
Info:      11000 |      270      10729 |   34   966 |     23463|       0.20       2.04|
Info:      12000 |      311      11688 |   41   959 |     22537|       0.23       2.27|
Info:      13000 |      361      12638 |   50   950 |     21667|       0.26       2.53|
Info:      14000 |      413      13586 |   52   948 |     20738|       0.29       2.82|
Info:      15000 |      446      14553 |   33   967 |     19799|       0.25       3.07|
Info:      16000 |      471      15528 |   25   975 |     18868|       0.28       3.35|
Info:      17000 |      507      16492 |   36   964 |     17945|       0.31       3.66|
Info:      18000 |      550      17449 |   43   957 |     16999|       0.30       3.95|
Info:      19000 |      623      18376 |   73   927 |     16257|       0.27       4.22|
Info:      20000 |      697      19302 |   74   926 |     15413|       0.37       4.59|
Info:      21000 |      846      20153 |  149   851 |     14683|       0.42       5.00|
Info:      22000 |      955      21044 |  109   891 |     14100|       0.39       5.39|
Info:      23000 |     1045      21954 |   90   910 |     13259|       0.39       5.78|
Info:      24000 |     1162      22837 |  117   883 |     12433|       0.46       6.24|
Info:      25000 |     1254      23745 |   92   908 |     11676|       0.43       6.67|
Info:      26000 |     1347      24652 |   93   907 |     10850|       0.46       7.13|
Info:      27000 |     1403      25596 |   56   944 |      9973|       0.33       7.45|
Info:      28000 |     1451      26548 |   48   952 |      9084|       0.30       7.75|
Info:      29000 |     1563      27436 |  112   888 |      8340|       0.44       8.18|
Info:      30000 |     1711      28288 |  148   852 |      7597|       0.49       8.67|
Info:      31000 |     1877      29122 |  166   834 |      6954|       0.60       9.27|
Info:      32000 |     2068      29931 |  191   809 |      6465|       0.62       9.89|
Info:      33000 |     2218      30781 |  150   850 |      5756|       0.62      10.50|
Info:      34000 |     2323      31676 |  105   895 |      4898|       0.51      11.02|
Info:      35000 |     2414      32585 |   91   909 |      4111|       0.50      11.51|
Info:      36000 |     2532      33467 |  118   882 |      3296|       0.43      11.95|
Info:      37000 |     2755      34244 |  223   777 |      2680|       0.89      12.83|
Info:      38000 |     3027      34972 |  272   728 |      2221|       0.79      13.63|
Info:      39000 |     3295      35704 |  268   732 |      1721|       0.75      14.38|
Info:      40000 |     3433      36566 |  138   862 |       972|       0.46      14.84|
Info:      40977 |     3438      37539 |    5   973 |         0|       0.10      14.94|
Info: Routing complete.
Info: Router1 time 14.94s
Info: Checksum: 0x4eb4b1cf

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_system' (posedge -> posedge):
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA13
Info:  2.7  8.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO24[3] budget 38.419998 ns (28,25) -> (28,5)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  8.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  8.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 budget 0.000000 ns (28,5) -> (28,5)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2  8.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  8.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1 budget 0.000000 ns (28,5) -> (28,5)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2  9.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.9 10.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z[4] budget 38.418999 ns (28,5) -> (27,6)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3 10.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 10.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (27,6) -> (27,6)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 10.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 10.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1 budget 0.000000 ns (27,6) -> (27,6)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 10.8  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.5 12.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[3] budget 1.294000 ns (27,6) -> (18,8)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 12.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 12.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (18,8) -> (18,8)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 12.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 12.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1 budget 0.000000 ns (18,8) -> (18,8)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 13.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.5 14.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z[4] budget 37.606998 ns (18,8) -> (14,10)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_54_Z_PFUMX_ALUT_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3 14.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_54_Z_PFUMX_ALUT_SLICE.OFX0
Info:  0.0 14.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_54_Z_PFUMX_ALUT_Z budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_54_Z_PFUMX_ALUT_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 15.1  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_54_Z_PFUMX_ALUT_SLICE.OFX1
Info:  0.0 15.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_56_Z_PFUMX_ALUT_Z_L6MUX21_D0_Z budget 0.000000 ns (14,10) -> (14,10)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_56_Z_PFUMX_ALUT_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 15.4  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_56_Z_PFUMX_ALUT_SLICE.OFX1
Info:  1.3 16.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_58_Z_PFUMX_ALUT_Z_L6MUX21_D1_Z_L6MUX21_D0_Z[0] budget 1.408000 ns (14,10) -> (13,12)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_1_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 17.1  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_1_SLICE.OFX0
Info:  1.6 18.7    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z_B_LUT4_Z_C_LUT4_B_1_Z_LUT4_Z_2_A[2] budget 1.589000 ns (13,12) -> (14,15)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_LUT4_Z_1_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 19.0  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_LUT4_Z_1_SLICE.F0
Info:  1.1 20.1    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z[1] budget 1.589000 ns (14,15) -> (13,16)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.B1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 20.5  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_LUT4_A_Z_PFUMX_ALUT_SLICE.OFX0
Info:  0.0 20.5    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_1_D0 budget 0.000000 ns (13,16) -> (13,16)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.50-158.52
Info:  0.2 20.7  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_1_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 20.7    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_1_Z budget 0.000000 ns (13,16) -> (13,16)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2 21.0  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_SLICE.OFX1
Info:  0.1 21.1    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_Z_L6MUX21_D1_Z budget 1.134000 ns (13,16) -> (13,16)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_SLICE.DI1
Info:  0.0 21.1  Setup u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l264_LUT4_D_Z_L6MUX21_SD_D0_PFUMX_Z_SLICE.DI1
Info: 10.4 ns logic, 10.7 ns routing

Info: Critical path report for clock '$glbnet$u_saxon.clocking_pll_clkout_hdmi' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_hdmiPhy_bridge.shift_ld_TRELLIS_FF_Q_DI_LUT4_Z_SLICE.Q0
Info:  1.6  2.1    Net u_saxon.system_hdmiPhy_bridge.shift_ld budget 3.408000 ns (3,20) -> (5,28)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_1_LSR_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6950.23-6950.31
Info:                  ./ICESugarProMinimal.v:1190.17-1203.4
Info:  0.2  2.4  Source u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_1_LSR_LUT4_Z_SLICE.F1
Info:  0.3  2.7    Net u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_1_LSR budget 3.407000 ns (5,28) -> (5,28)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_1_SLICE.LSR
Info:  0.4  3.1  Setup u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_1_SLICE.LSR
Info: 1.2 ns logic, 1.9 ns routing

Info: Critical path report for clock '$glbnet$LCD_CLK$TRELLIS_IO_OUT' (posedge -> posedge):
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_dma_logic_io_outputs_0_queue.ram.0.0.0.DOA16
Info:  1.6  7.2    Net u_saxon.system_dma_logic_io_outputs_0_queue_io_pop_payload_data[16] budget 1.982000 ns (4,25) -> (4,19)
Info:                Sink u_saxon.system_vga_logic._zz_vga_input_ready_1_LUT4_Z_SLICE.C1
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:3352.23-3352.49
Info:                  ./ICESugarProMinimal.v:1741.14-1776.4
Info:  0.2  7.4  Source u_saxon.system_vga_logic._zz_vga_input_ready_1_LUT4_Z_SLICE.F1
Info:  0.9  8.4    Net LCD_B[0]$TRELLIS_IO_OUT budget 1.982000 ns (4,19) -> (4,18)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_Z_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:376.23-376.54
Info:  0.2  8.6  Source u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_Z_SLICE.F1
Info:  0.8  9.4    Net u_saxon.system_hdmiPhy_bridge.encode_B._zz_ones_21_LUT4_D_Z[2] budget 1.982000 ns (4,18) -> (4,18)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_Z_SLICE.B0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  9.7  Source u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_Z_SLICE.F0
Info:  0.6 10.3    Net u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_8_DI_LUT4_Z_B[3] budget 1.981000 ns (4,18) -> (3,18)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_9_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 10.5  Source u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_9_DI_LUT4_Z_SLICE.F1
Info:  0.7 11.2    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_C[3] budget 1.981000 ns (3,18) -> (3,18)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_C_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 11.5  Source u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS_TRELLIS_FF_Q_8_DI_LUT4_Z_B_LUT4_C_SLICE.F1
Info:  1.2 12.7    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_1_B[1] budget 1.981000 ns (3,18) -> (3,17)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 13.1  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 13.1    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 13.3  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 13.3    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1 budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 13.6  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.6 14.2    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_B[0] budget 11.889000 ns (3,17) -> (3,19)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 14.5  Source u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.F0
Info:  0.1 14.6    Net u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d[3] budget 7.926000 ns (3,19) -> (3,19)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6981.15-6988.4
Info:                  ./ICESugarProMinimal.v:15894.23-15894.32
Info:                  ./ICESugarProMinimal.v:1190.17-1203.4
Info:  0.0 14.6  Setup u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d_LUT4_Z_SLICE.DI0
Info: 7.9 ns logic, 6.7 ns routing

Info: Critical path report for clock '$glbnet$io_jtag_tck$TRELLIS_IO_IN' (posedge -> negedge):
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_1_SLICE.Q0
Info:  0.9  1.4    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state[2] budget 8.322000 ns (15,3) -> (15,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_Z_1_SLICE.B0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6624.23-6624.41
Info:                  ./ICESugarProMinimal.v:1204.14-1219.4
Info:  0.2  1.6  Source u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_Z_1_SLICE.F0
Info:  1.0  2.6    Net u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B[0] budget 8.321000 ns (15,3) -> (19,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_D_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.8  Source u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_D_SLICE.F1
Info:  0.9  3.7    Net u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_C_Z[4] budget 27.445000 ns (19,3) -> (14,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_A_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3  4.0  Source u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_A_PFUMX_Z_SLICE.OFX0
Info:  0.2  4.2    Net u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_A[0] budget 6.657000 ns (14,3) -> (14,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_A_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.4  Source u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_A_LUT4_Z_SLICE.F1
Info:  0.7  5.1    Net u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z[3] budget 6.657000 ns (14,3) -> (12,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  5.3  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.F0
Info:  0.1  5.4    Net u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd budget 6.656000 ns (12,3) -> (12,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6629.23-6629.44
Info:                  ./ICESugarProMinimal.v:1204.14-1219.4
Info:  0.0  5.4  Setup u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.DI0
Info: 1.7 ns logic, 3.7 ns routing

Info: Critical path report for clock '$glbnet$clk25$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source counter_TRELLIS_FF_Q_14_SLICE.Q0
Info:  1.1  1.6    Net counter[1] budget 19.063999 ns (64,29) -> (64,31)
Info:                Sink counter_CCU2C_B0_7$CCU2_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:51.11-51.18
Info:  0.4  2.1  Source counter_CCU2C_B0_7$CCU2_SLICE.FCO
Info:  0.0  2.1    Net counter_CCU2C_B0_COUT[2] budget 0.000000 ns (64,31) -> (64,31)
Info:                Sink counter_CCU2C_B0_3$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.1  Source counter_CCU2C_B0_3$CCU2_SLICE.FCO
Info:  0.0  2.1    Net counter_CCU2C_B0_COUT[4] budget 0.000000 ns (64,31) -> (64,31)
Info:                Sink counter_CCU2C_B0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.2  Source counter_CCU2C_B0_2$CCU2_SLICE.FCO
Info:  0.0  2.2    Net counter_CCU2C_B0_COUT[6] budget 0.000000 ns (64,31) -> (65,31)
Info:                Sink counter_CCU2C_B0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.3  Source counter_CCU2C_B0_1$CCU2_SLICE.FCO
Info:  0.0  2.3    Net counter_CCU2C_B0_COUT[8] budget 0.000000 ns (65,31) -> (65,31)
Info:                Sink counter_CCU2C_B0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.3  Source counter_CCU2C_B0$CCU2_SLICE.FCO
Info:  0.0  2.3    Net counter_CCU2C_B0_COUT[10] budget 0.000000 ns (65,31) -> (65,31)
Info:                Sink counter_CCU2C_B0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source counter_CCU2C_B0_6$CCU2_SLICE.FCO
Info:  0.0  2.4    Net counter_CCU2C_B0_COUT[12] budget 0.000000 ns (65,31) -> (65,31)
Info:                Sink counter_CCU2C_B0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.5  Source counter_CCU2C_B0_5$CCU2_SLICE.FCO
Info:  0.0  2.5    Net counter_CCU2C_B0_COUT[14] budget 0.000000 ns (65,31) -> (66,31)
Info:                Sink counter_CCU2C_B0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.5  3.0  Source counter_CCU2C_B0_4$CCU2_SLICE.F1
Info:  0.7  3.7    Net counter_TRELLIS_FF_Q_DI[15] budget 19.063999 ns (66,31) -> (66,29)
Info:                Sink counter_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:60.18-60.32
Info:                  /usr/local/bin/../share/yosys/ecp5/arith_map.v:34.26-34.27
Info:  0.0  3.7  Setup counter_TRELLIS_FF_Q_SLICE.M0
Info: 1.9 ns logic, 1.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk25$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source cpu_reset_n$tr_io.O
Info:  1.6  1.6    Net cpu_reset_n$TRELLIS_IO_IN budget 19.670000 ns (72,32) -> (64,29)
Info:                Sink reset_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:3.13-3.24
Info:  0.2  1.9  Source reset_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.F1
Info:  0.6  2.5    Net reset_TRELLIS_FF_Q_LSR budget 19.670000 ns (64,29) -> (64,28)
Info:                Sink reset_TRELLIS_FF_Q_SLICE.LSR
Info:  0.4  2.9  Setup reset_TRELLIS_FF_Q_SLICE.LSR
Info: 0.7 ns logic, 2.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source io_jtag_tdi$tr_io.O
Info:  4.2  4.2    Net io_jtag_tdi$TRELLIS_IO_IN budget 41.549000 ns (0,38) -> (33,3)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.B1
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:13.23-13.42
Info:  0.2  4.5  Source u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.F1
Info:  0.0  4.5    Net u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_1_DI budget 20.525000 ns (33,3) -> (33,3)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info:  0.0  4.5  Setup u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_2_DI_LUT4_Z_SLICE.DI1
Info: 0.2 ns logic, 4.3 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.0  0.0  Source serial_rx$tr_io.O
Info:  1.4  1.4    Net serial_rx$TRELLIS_IO_IN budget 20.000000 ns (42,0) -> (41,5)
Info:                Sink u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:25.23-25.44
Info:  0.0  1.4  Setup u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0_TRELLIS_FF_Q_SLICE.M0
Info: 0.0 ns logic, 1.4 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT' -> '<async>':
Info: curr total
Info:  5.8  5.8  Source u_saxon.system_dma_logic_io_outputs_0_queue.ram.0.0.0.DOB6
Info:  1.1  6.9    Net u_saxon.system_dma_logic_io_outputs_0_queue_io_pop_payload_data[24] budget 2.312000 ns (4,25) -> (4,24)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_16_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:3352.23-3352.49
Info:                  ./ICESugarProMinimal.v:1741.14-1776.4
Info:  0.2  7.1  Source u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_16_LUT4_Z_SLICE.F0
Info:  1.0  8.2    Net LCD_G[3]$TRELLIS_IO_OUT budget 2.312000 ns (4,24) -> (4,23)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_8_PFUMX_C0_SLICE.C1
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:375.23-375.54
Info:  0.4  8.6  Source u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_8_PFUMX_C0_SLICE.OFX0
Info:  0.0  8.6    Net u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_8_PFUMX_C0_Z budget 0.000000 ns (4,23) -> (4,23)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_8_PFUMX_C0_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:142.38-142.40
Info:  0.2  8.8  Source u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_8_PFUMX_C0_SLICE.OFX1
Info:  0.7  9.5    Net u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_10_LUT4_D_Z[3] budget 2.312000 ns (4,23) -> (3,24)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_10_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_1_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  9.8  Source u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_10_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_Z_1_SLICE.F0
Info:  0.4 10.2    Net u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_10_PFUMX_C0_Z_L6MUX21_D1_Z[0] budget 2.312000 ns (3,24) -> (3,24)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_D_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 10.4  Source u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_D_LUT4_Z_SLICE.F0
Info:  0.4 10.9    Net u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_D[2] budget 2.312000 ns (3,24) -> (4,24)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2 11.1  Source u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw_LUT4_Z_SLICE.F0
Info:  1.0 12.1    Net u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data[0] budget 4.621000 ns (4,24) -> (3,23)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6973.15-6980.4
Info:                  ./ICESugarProMinimal.v:15893.23-15893.29
Info:                  ./ICESugarProMinimal.v:1190.17-1203.4
Info:  0.2 12.3  Source u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_LUT4_Z_SLICE.F1
Info:  0.7 13.0    Net u_saxon.system_hdmiPhy_bridge.encode_G._zz_ones_10_PFUMX_C0_Z_L6MUX21_D1_Z_LUT4_C_Z[4] budget 10.811000 ns (3,23) -> (2,23)
Info:                Sink u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0 13.0  Setup u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d_L6MUX21_Z_D0_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info: 7.7 ns logic, 5.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi':
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_hdmiPhy_bridge.encode_R.io_TMDS_TRELLIS_FF_Q_5_LSR_LUT4_Z_SLICE.Q1
Info:  1.0  1.5    Net u_saxon.system_hdmiPhy_bridge.TMDS_red[3] budget 3.621000 ns (6,29) -> (3,28)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6925.23-6925.39
Info:                  ./ICESugarProMinimal.v:1190.17-1203.4
Info:  0.2  1.8  Source u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.F0
Info:  0.1  1.9    Net u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI budget 3.619000 ns (3,28) -> (3,28)
Info:                Sink u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.DI0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:7079.3-7086.6
Info:                  ./ICESugarProMinimal.v:1190.17-1203.4
Info:  0.0  1.9  Setup u_saxon.system_hdmiPhy_bridge.shift_R_TRELLIS_FF_Q_6_DI_LUT4_Z_SLICE.DI0
Info: 0.8 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray_TRELLIS_FF_Q_5_DI_LUT4_Z_SLICE.Q0
Info:  1.0  1.5    Net u_saxon.system_dma_logic_io_outputs_0_queue.popCC_popPtrGray[2] budget 19.475000 ns (2,9) -> (2,8)
Info:                Sink u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0_TRELLIS_FF_Q_5_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:3141.14-3146.4
Info:                  ./ICESugarProMinimal.v:14310.23-14310.32
Info:                  ./ICESugarProMinimal.v:1805.16-1822.4
Info:  0.0  1.5  Setup u_saxon.system_dma_logic_io_outputs_0_queue.popToPushGray_buffercc.buffers_0_TRELLIS_FF_Q_5_SLICE.M0
Info: 0.5 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk25$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source reset_TRELLIS_FF_Q_SLICE.Q0
Info:  0.5  1.0    Net reset budget 9.408000 ns (64,28) -> (64,28)
Info:                Sink reset_LUT4_D_1_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:8.23-8.38
Info:  0.2  1.3  Source reset_LUT4_D_1_SLICE.F0
Info:  0.5  1.8    Net u_saxon.bufferCC_10.buffers_0_TRELLIS_FF_Q_LSR budget 9.407000 ns (64,28) -> (63,28)
Info:                Sink u_saxon.bufferCC_10.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info:  0.4  2.2  Setup u_saxon.bufferCC_10.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info: 1.2 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_fsm_state_TRELLIS_FF_Q_3_DI_PFUMX_Z_1_SLICE.Q0
Info:  0.9  1.4    Net u_saxon.jtagBridge_1.jtag_tap_fsm_state[2] budget 8.322000 ns (15,3) -> (15,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_Z_1_SLICE.B0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6624.23-6624.41
Info:                  ./ICESugarProMinimal.v:1204.14-1219.4
Info:  0.2  1.6  Source u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_Z_1_SLICE.F0
Info:  1.0  2.6    Net u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B[0] budget 8.321000 ns (15,3) -> (19,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_D_SLICE.D1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.8  Source u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_D_SLICE.F1
Info:  0.9  3.7    Net u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_Z_LUT4_Z_1_B_LUT4_C_Z[4] budget 27.445000 ns (19,3) -> (14,3)
Info:                Sink u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_A_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0  3.7  Setup u_saxon.jtagBridge_1.jtag_tap_tdoIr_LUT4_C_A_PFUMX_Z_SLICE.M0
Info: 1.0 ns logic, 2.7 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_system':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last_LUT4_Z_SLICE.Q1
Info:  1.0  1.5    Net u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last budget 19.478001 ns (15,4) -> (15,5)
Info:                Sink u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6654.18-6664.4
Info:                  ./ICESugarProMinimal.v:15768.23-15768.51
Info:                  ./ICESugarProMinimal.v:1204.14-1219.4
Info:  0.0  1.5  Setup u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last_TRELLIS_FF_Q_SLICE.M0
Info: 0.5 ns logic, 1.0 ns routing

Info: Critical path report for cross-domain path 'negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.jtag_tap_tdoUnbufferd_LUT4_Z_SLICE.Q0
Info:  2.5  3.0    Net io_jtag_tdo$TRELLIS_IO_OUT budget 41.140999 ns (12,3) -> (0,17)
Info:                Sink io_jtag_tdo$tr_io.I
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:14.23-14.42
Info: 0.5 ns logic, 2.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> '<async>':
Info: curr total
Info:  5.6  5.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0.DOA13
Info:  2.7  8.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO24[3] budget 38.419998 ns (28,25) -> (28,5)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4  8.7  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0  8.7    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 budget 0.000000 ns (28,5) -> (28,5)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2  8.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0  8.9    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1 budget 0.000000 ns (28,5) -> (28,5)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2  9.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.9 10.1    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO27_LUT4_B_Z[4] budget 38.418999 ns (28,5) -> (27,6)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3 10.3  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 10.3    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1 budget 0.000000 ns (27,6) -> (27,6)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 10.6  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 10.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1 budget 0.000000 ns (27,6) -> (27,6)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 10.8  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0_DO26_LUT4_A_1_Z_LUT4_A_Z_PFUMX_BLUT_Z_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.8 12.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg_LUT4_C_Z[3] budget 0.449000 ns (27,6) -> (17,9)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.C1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 13.0  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 13.0    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1 budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.62-158.64
Info:  0.2 13.2  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 13.2    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1 budget 0.000000 ns (17,9) -> (17,9)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 13.5  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  1.1 14.6    Net u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValidLatch_L6MUX21_SD_Z[5] budget 37.606998 ns (17,9) -> (14,8)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_6_Z_PFUMX_ALUT_SLICE.M1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.3 14.9  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_6_Z_PFUMX_ALUT_SLICE.OFX1
Info:  0.0 14.9    Net u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l260_LUT4_D_Z_LUT4_Z_B_L6MUX21_Z_1_D1 budget 0.000000 ns (14,8) -> (14,8)
Info:                Sink u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_8_Z_PFUMX_ALUT_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.70-158.72
Info:  0.2 15.1  Source u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData_LUT4_D_8_Z_PFUMX_ALUT_SLICE.OFX1
Info:  1.5 16.6    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z_B_LUT4_Z_C_LUT4_B_Z_PFUMX_Z_C0_LUT4_C_D_LUT4_B_Z_LUT4_Z_2_C[3] budget 1.408000 ns (14,8) -> (13,11)
Info:                Sink u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 17.0  Source u_saxon.system_cpu_logic_cpu.when_DebugPlugin_l261_LUT4_D_Z_L6MUX21_Z_D0_PFUMX_Z_C0_LUT4_D_Z_PFUMX_Z_SLICE.OFX0
Info:  0.9 17.9    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_DI_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z_B_LUT4_Z_C_LUT4_B_1_Z_LUT4_Z_2_A[3] budget 1.822000 ns (13,11) -> (8,10)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.4 18.3  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX0
Info:  0.0 18.3    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1 budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.FXB
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.54-158.56
Info:  0.2 18.6  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0_L6MUX21_Z_D1_PFUMX_Z_SLICE.OFX1
Info:  0.0 18.6    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D0 budget 0.000000 ns (8,10) -> (8,10)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.FXA
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:158.66-158.68
Info:  0.2 18.8  Source u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0_L6MUX21_Z_D1_L6MUX21_Z_D0_PFUMX_Z_SLICE.OFX1
Info:  0.9 19.7    Net u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_C0[4] budget 18.263000 ns (8,10) -> (8,11)
Info:                Sink u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.0 19.7  Setup u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst_TRELLIS_FF_Q_18_DI_L6MUX21_Z_D0_PFUMX_Z_SLICE.M0
Info: 9.9 ns logic, 9.8 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT':
Info: curr total
Info:  0.5  0.5  Source u_saxon.system_vga_logic._zz_io_timings_v_syncEnd_TRELLIS_FF_Q_6_SLICE.Q0
Info:  1.0  1.5    Net u_saxon.system_vga_logic._zz_io_timings_v_syncEnd[5] budget 7.589000 ns (7,6) -> (7,5)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_C_LUT4_Z_SLICE.C0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:3411.11-3440.4
Info:                  ./ICESugarProMinimal.v:14341.23-14341.43
Info:                  ./ICESugarProMinimal.v:1741.14-1776.4
Info:  0.2  1.7  Source u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_C_LUT4_Z_SLICE.F0
Info:  0.2  1.9    Net u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_C[3] budget 7.589000 ns (7,5) -> (7,5)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  2.2  Source u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_A_LUT4_Z_2_SLICE.F0
Info:  1.0  3.2    Net u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C_LUT4_Z_A[1] budget 7.588000 ns (7,5) -> (6,5)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.A1
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  3.4  Source u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.F1
Info:  0.5  3.9    Net u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_C[0] budget 7.588000 ns (6,5) -> (6,5)
Info:                Sink u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ecp5/cells_map.v:109.23-109.24
Info:  0.2  4.1  Source u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR_LUT4_Z_SLICE.F0
Info:  0.9  5.0    Net u_saxon.system_vga_logic.vga_ctrl.v_sync_TRELLIS_FF_Q_LSR budget 7.588000 ns (6,5) -> (6,7)
Info:                Sink $PACKER_VCC_SLICE.LSR
Info:  0.4  5.4  Setup $PACKER_VCC_SLICE.LSR
Info: 1.9 ns logic, 3.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN':
Info: curr total
Info:  0.5  0.5  Source u_saxon.jtagBridge_1.system_rsp_payload_data_TRELLIS_FF_Q_21_SLICE.Q0
Info:  1.0  1.5    Net u_saxon.jtagBridge_1.system_rsp_payload_data[10] budget 41.285999 ns (21,5) -> (20,5)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_22_DI_LUT4_Z_SLICE.D0
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:6621.48-6621.71
Info:                  ./ICESugarProMinimal.v:1204.14-1219.4
Info:  0.2  1.8  Source u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_22_DI_LUT4_Z_SLICE.F0
Info:  0.1  1.9    Net u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_22_DI budget 20.525000 ns (20,5) -> (20,5)
Info:                Sink u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_22_DI_LUT4_Z_SLICE.DI0
Info:  0.0  1.9  Setup u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1_TRELLIS_FF_Q_22_DI_LUT4_Z_SLICE.DI0
Info: 0.8 ns logic, 1.1 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$u_saxon.clocking_pll_clkout_system' -> 'posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi':
Info: curr total
Info:  0.5  0.5  Source u_saxon.systemDebugger_1.dispatcher_dataLoaded_LUT4_B_SLICE.Q1
Info:  0.7  1.2    Net u_saxon.debugCdCtrl_logic_outputReset budget 7.054000 ns (3,5) -> (3,4)
Info:                Sink u_saxon.bufferCC_12.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info:                Defined in:
Info:                  ./top.v:84.20-119.2
Info:                  ./ICESugarProMinimal.v:7124.23-7124.52
Info:                  ./ICESugarProMinimal.v:1155.12-1189.4
Info:  0.4  1.6  Setup u_saxon.bufferCC_12.buffers_0_TRELLIS_FF_Q_SLICE.LSR
Info: 0.9 ns logic, 0.7 ns routing

Warning: Max frequency for clock '$glbnet$u_saxon.clocking_pll_clkout_system': 47.46 MHz (FAIL at 50.00 MHz)
Info: Max frequency for clock   '$glbnet$u_saxon.clocking_pll_clkout_hdmi': 320.00 MHz (PASS at 125.00 MHz)
Info: Max frequency for clock             '$glbnet$LCD_CLK$TRELLIS_IO_OUT': 68.58 MHz (PASS at 25.00 MHz)
Info: Max frequency for clock          '$glbnet$io_jtag_tck$TRELLIS_IO_IN': 92.03 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                '$glbnet$clk25$TRELLIS_IO_IN': 271.15 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                                            -> posedge $glbnet$clk25$TRELLIS_IO_IN               : 2.91 ns
Info: Max delay <async>                                            -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 4.52 ns
Info: Max delay <async>                                            -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.36 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT             -> <async>                                           : 13.00 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT             -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 1.88 ns
Info: Max delay posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT             -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.53 ns
Info: Max delay posedge $glbnet$clk25$TRELLIS_IO_IN                -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 2.19 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 3.73 ns
Info: Max delay posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> posedge $glbnet$u_saxon.clocking_pll_clkout_system: 1.48 ns
Info: Max delay negedge $glbnet$io_jtag_tck$TRELLIS_IO_IN          -> <async>                                           : 2.97 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> <async>                                           : 19.73 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$LCD_CLK$TRELLIS_IO_OUT            : 5.42 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$io_jtag_tck$TRELLIS_IO_IN         : 1.89 ns
Info: Max delay posedge $glbnet$u_saxon.clocking_pll_clkout_system -> posedge $glbnet$u_saxon.clocking_pll_clkout_hdmi  : 1.60 ns

Info: Slack histogram:
Info:  legend: * represents 65 endpoint(s)
Info:          + represents [1,65) endpoint(s)
Info: [ -1071,   3102) |+
Info: [  3102,   7275) |*******+
Info: [  7275,  11448) |***************************+
Info: [ 11448,  15621) |******************************************+
Info: [ 15621,  19794) |************************************************************ 
Info: [ 19794,  23967) | 
Info: [ 23967,  28140) |+
Info: [ 28140,  32313) |+
Info: [ 32313,  36486) |**+
Info: [ 36486,  40659) |**+
Info: [ 40659,  44832) | 
Info: [ 44832,  49005) | 
Info: [ 49005,  53178) | 
Info: [ 53178,  57351) | 
Info: [ 57351,  61524) | 
Info: [ 61524,  65697) |+
Info: [ 65697,  69870) |***+
Info: [ 69870,  74043) |*+
Info: [ 74043,  78216) |**+
Info: [ 78216,  82389) |*********+
1 warning, 0 errors

Info: Program finished normally.
