--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml aula3_parte2.twx aula3_parte2.ncd -o aula3_parte2.twr
aula3_parte2.pcf -ucf aula3_parte2.ucf

Design file:              aula3_parte2.ncd
Physical constraint file: aula3_parte2.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clkEnable   |    0.988(F)|    1.364(F)|clk_BUFGP         |   0.000|
inValue<0>  |    0.666(F)|    0.716(F)|clk_BUFGP         |   0.000|
inValue<1>  |    1.188(F)|    0.318(F)|clk_BUFGP         |   0.000|
inValue<2>  |    1.238(F)|    0.232(F)|clk_BUFGP         |   0.000|
inValue<3>  |    2.068(F)|   -0.406(F)|clk_BUFGP         |   0.000|
inValue<4>  |    1.946(F)|   -0.308(F)|clk_BUFGP         |   0.000|
inValue<5>  |    2.363(F)|   -0.622(F)|clk_BUFGP         |   0.000|
inValue<6>  |    2.269(F)|   -0.545(F)|clk_BUFGP         |   0.000|
inValue<7>  |    2.588(F)|   -0.821(F)|clk_BUFGP         |   0.000|
load_n      |    2.790(F)|    0.199(F)|clk_BUFGP         |   0.000|
upDown_n    |    2.394(F)|    0.435(F)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
nOutValue<0>|    7.827(F)|clk_BUFGP         |   0.000|
nOutValue<1>|    8.578(F)|clk_BUFGP         |   0.000|
outValue<0> |   10.577(F)|clk_BUFGP         |   0.000|
outValue<1> |   11.496(F)|clk_BUFGP         |   0.000|
outValue<2> |   11.170(F)|clk_BUFGP         |   0.000|
outValue<3> |   11.118(F)|clk_BUFGP         |   0.000|
outValue<4> |   10.584(F)|clk_BUFGP         |   0.000|
outValue<5> |   10.903(F)|clk_BUFGP         |   0.000|
outValue<6> |   10.004(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |         |    6.192|
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 28 14:07:48 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 129 MB



