Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Wed Nov 12 12:47:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_HLS_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[32]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.333ns (22.361%)  route 4.628ns (77.639%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.974     6.004    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[32]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[32])
                                                     -0.412     9.608    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.333ns (22.521%)  route 4.586ns (77.479%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.932     5.962    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[39]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[39])
                                                     -0.413     9.607    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[35]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 1.333ns (22.584%)  route 4.569ns (77.416%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.915     5.945    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[35]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[35]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[35])
                                                     -0.393     9.627    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST/C[42]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 1.040ns (17.581%)  route 4.875ns (82.419%))
  Logic Levels:           6  (CARRY8=3 LUT2=1 LUT6=2)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X2Y132         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y132         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     0.161 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep/Q
                         net (fo=155, routed)         1.911     2.072    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[3]_rep_0[3]
    SLICE_X5Y182         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.135     2.207 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_341_reg_i_54/O
                         net (fo=1, routed)           0.052     2.259    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_341_reg_i_54_n_0
    SLICE_X5Y182         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.138     2.397 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_341_reg_i_49/O
                         net (fo=17, routed)          2.080     4.477    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_1_out[3]
    SLICE_X4Y91          LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.187     4.664 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_35/O
                         net (fo=1, routed)           0.018     4.682    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_35_n_0
    SLICE_X4Y91          CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.918 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_15/CO[7]
                         net (fo=1, routed)           0.030     4.948    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_15_n_0
    SLICE_X4Y92          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     5.013 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_14/CO[7]
                         net (fo=1, routed)           0.030     5.043    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_14_n_0
    SLICE_X4Y93          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     5.204 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg_i_13/O[5]
                         net (fo=17, routed)          0.754     5.958    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/C[42]
    DSP48E2_X1Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/CLK
    DSP48E2_X1Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X1Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[42])
                                                     -0.360     9.660    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_341_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[33]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 1.333ns (22.748%)  route 4.527ns (77.252%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.872     5.903    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[33]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[33])
                                                     -0.411     9.609    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[37]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.852ns  (logic 1.333ns (22.779%)  route 4.519ns (77.221%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.865     5.895    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[37]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[37])
                                                     -0.407     9.613    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.613    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[45]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 1.333ns (22.683%)  route 4.544ns (77.317%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.889     5.920    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[45]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[45])
                                                     -0.370     9.650    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.650    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[31]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 1.333ns (22.808%)  route 4.511ns (77.192%))
  Logic Levels:           5  (CARRY8=3 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X5Y182         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     0.156 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[10]/Q
                         net (fo=136, routed)         2.510     2.666    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[15]_0[10]
    SLICE_X6Y74          LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.225     2.891 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70/O
                         net (fo=1, routed)           0.014     2.905    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_70_n_0
    SLICE_X6Y74          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.331     3.236 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_348_reg_i_56/O[5]
                         net (fo=4, routed)           1.084     4.319    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_16_fu_1658_p2[12]
    SLICE_X12Y83         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.226     4.545 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39/O
                         net (fo=1, routed)           0.017     4.562    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_39_n_0
    SLICE_X12Y83         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.843 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20/CO[7]
                         net (fo=1, routed)           0.030     4.873    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_20_n_0
    SLICE_X12Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     5.030 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg_i_19/O[6]
                         net (fo=17, routed)          0.857     5.887    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/C[31]
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/CLK
    DSP48E2_X2Y36        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y36        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[31])
                                                     -0.396     9.624    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_348_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.624    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST/C[36]
                            (rising edge-triggered cell DSP_C_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 1.258ns (21.587%)  route 4.570ns (78.413%))
  Logic Levels:           7  (CARRY8=5 LUT2=1 LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X7Y132         FDRE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     0.159 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep/Q
                         net (fo=143, routed)         2.395     2.554    bd_0_i/hls_inst/inst/regslice_both_input_r_U/data_p1_reg[8]_rep_0
    SLICE_X8Y91          LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     2.780 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_69/O
                         net (fo=1, routed)           0.021     2.801    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_69_n_0
    SLICE_X8Y91          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     2.976 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_47/CO[7]
                         net (fo=1, routed)           0.030     3.006    bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_47_n_0
    SLICE_X8Y92          CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     3.120 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_61_reg_i_46/O[3]
                         net (fo=4, routed)           0.950     4.070    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/FIR_delays3_13_fu_1568_p2[11]
    SLICE_X5Y52          LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.296 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_20/O
                         net (fo=1, routed)           0.021     4.317    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_20_n_0
    SLICE_X5Y52          CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     4.492 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_3/CO[7]
                         net (fo=1, routed)           0.030     4.522    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_3_n_0
    SLICE_X5Y53          CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     4.587 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_2/CO[7]
                         net (fo=1, routed)           0.030     4.617    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_2_n_0
    SLICE_X5Y54          CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.778 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg_i_1/O[5]
                         net (fo=17, routed)          1.093     5.871    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/C[36]
    DSP48E2_X2Y18        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/CLK
    DSP48E2_X2Y18        DSP_C_DATA                                   r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y18        DSP_C_DATA (Setup_DSP_C_DATA_DSP48E2_CLK_C[36])
                                                     -0.411     9.609    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_11_reg/DSP_C_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.609    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.250ns (4.382%)  route 5.455ns (95.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.042     0.042    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X6Y69          FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.115     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=148, routed)         1.813     1.970    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X5Y110         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     2.105 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL11H_accu_FIR1_192_reg_i_1/O
                         net (fo=29, routed)          3.642     5.747    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/A[9]
    DSP48E2_X2Y76        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=5128, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/CLK
    DSP48E2_X2Y76        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X2Y76        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.530     9.490    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL11H_accu_FIR1_245_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.490    
                         arrival time                          -5.747    
  -------------------------------------------------------------------
                         slack                                  3.742    




