Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May  7 10:50:51 2018
| Host         : PC-iubi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dvi_tx_timing_summary_routed.rpt -rpx dvi_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : dvi_tx
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.174        0.000                      0                  167        0.065        0.000                      0                  167        2.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
sys_clk_pin      {0.000 4.000}        8.000           125.000         
  CLKFBIN        {0.000 8.000}        16.000          62.500          
  pixel_clk_x_1  {0.000 20.000}       40.000          25.000          
  sclk_x5_x_2    {0.000 4.000}        8.000           125.000         
    sclk_x       {0.000 16.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin            5.174        0.000                      0                    6        0.160        0.000                      0                    6        2.000        0.000                       0                    10  
  CLKFBIN                                                                                                                                                         14.751        0.000                       0                     2  
  pixel_clk_x_1       35.405        0.000                      0                  108        0.163        0.000                      0                  108       19.500        0.000                       0                    62  
  sclk_x5_x_2                                                                                                                                                      6.333        0.000                       0                    11  
    sclk_x            36.626        0.000                      0                   12        0.121        0.000                      0                   12       15.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pixel_clk_x_1  sclk_x              36.293        0.000                      0                   30        0.065        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sclk_x                   5.279        0.000                      0                    8        0.671        0.000                      0                    8  
**async_default**  sys_clk_pin        sys_clk_pin              6.404        0.000                      0                    3        0.435        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/locked_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.642ns (22.385%)  route 2.226ns (77.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 12.904 - 8.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720     5.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518     5.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226     8.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.124     8.222 r  dvi_tx_clkgen_inst/locked_o_i_1/O
                         net (fo=1, routed)           0.000     8.222    dvi_tx_clkgen_inst/locked_o_i_1_n_0
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.546    12.904    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
                         clock pessimism              0.451    13.354    
                         clock uncertainty           -0.035    13.319    
    SLICE_X42Y75         FDCE (Setup_fdce_C_D)        0.077    13.396    dvi_tx_clkgen_inst/locked_o_reg
  -------------------------------------------------------------------
                         required time                         13.396    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/bufr_rst_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.773ns (53.108%)  route 0.683ns (46.892%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.728     5.362    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.478     5.840 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/Q
                         net (fo=3, routed)           0.683     6.523    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.295     6.818 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/bufr_rst_r_i_1/O
                         net (fo=1, routed)           0.000     6.818    dvi_tx_clkgen_inst/sync_mmcm_locked_inst_n_2
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/bufr_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.552    12.910    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/bufr_rst_r_reg/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)        0.077    13.380    dvi_tx_clkgen_inst/bufr_rst_r_reg
  -------------------------------------------------------------------
                         required time                         13.380    
                         arrival time                          -6.818    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/mmcm_rst_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.773ns (53.181%)  route 0.681ns (46.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.728     5.362    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.478     5.840 f  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/Q
                         net (fo=3, routed)           0.681     6.521    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r
    SLICE_X42Y70         LUT2 (Prop_lut2_I1_O)        0.295     6.816 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/mmcm_rst_r_i_1/O
                         net (fo=1, routed)           0.000     6.816    dvi_tx_clkgen_inst/sync_mmcm_locked_inst_n_1
    SLICE_X42Y70         FDPE                                         r  dvi_tx_clkgen_inst/mmcm_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.552    12.910    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDPE                                         r  dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y70         FDPE (Setup_fdpe_C_D)        0.081    13.384    dvi_tx_clkgen_inst/mmcm_rst_r_reg
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.924ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/state_mmcm_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.478ns (57.623%)  route 0.352ns (42.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.728     5.362    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.478     5.840 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/Q
                         net (fo=3, routed)           0.352     6.192    dvi_tx_clkgen_inst/mmcm_locked_sync_x
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.552    12.910    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y70         FDCE (Setup_fdce_C_D)       -0.187    13.116    dvi_tx_clkgen_inst/state_mmcm_rst_reg
  -------------------------------------------------------------------
                         required time                         13.116    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  6.924    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 12.907 - 8.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.723     5.357    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.518     5.875 r  dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.190     6.065    dvi_tx_clkgen_inst/refrst_inst/srst_d0_r
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.549    12.907    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                         clock pessimism              0.451    13.357    
                         clock uncertainty           -0.035    13.322    
    SLICE_X42Y72         FDPE (Setup_fdpe_C_D)       -0.016    13.306    dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  7.241    

Slack (MET) :             7.241ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.728     5.362    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.880 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/Q
                         net (fo=1, routed)           0.190     6.070    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.552    12.910    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
                         clock pessimism              0.453    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)       -0.016    13.311    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg
  -------------------------------------------------------------------
                         required time                         13.311    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  7.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.578     1.456    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.164     1.620 r  dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.056     1.676    dvi_tx_clkgen_inst/refrst_inst/srst_d0_r
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.845     1.970    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.514     1.456    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.060     1.516    dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.580     1.458    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/Q
                         net (fo=1, routed)           0.056     1.678    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.848     1.973    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
                         clock pessimism             -0.515     1.458    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.060     1.518    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/mmcm_rst_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.579     1.457    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.148     1.605 r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/Q
                         net (fo=2, routed)           0.072     1.677    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/state_mmcm_rst
    SLICE_X42Y70         LUT2 (Prop_lut2_I0_O)        0.098     1.775 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/mmcm_rst_r_i_1/O
                         net (fo=1, routed)           0.000     1.775    dvi_tx_clkgen_inst/sync_mmcm_locked_inst_n_1
    SLICE_X42Y70         FDPE                                         r  dvi_tx_clkgen_inst/mmcm_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.847     1.972    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDPE                                         r  dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X42Y70         FDPE (Hold_fdpe_C_D)         0.121     1.578    dvi_tx_clkgen_inst/mmcm_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/bufr_rst_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.579     1.457    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.148     1.605 f  dvi_tx_clkgen_inst/state_mmcm_rst_reg/Q
                         net (fo=2, routed)           0.074     1.679    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/state_mmcm_rst
    SLICE_X42Y70         LUT2 (Prop_lut2_I1_O)        0.098     1.777 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/bufr_rst_r_i_1/O
                         net (fo=1, routed)           0.000     1.777    dvi_tx_clkgen_inst/sync_mmcm_locked_inst_n_2
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/bufr_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.847     1.972    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/bufr_rst_r_reg/C
                         clock pessimism             -0.515     1.457    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.120     1.577    dvi_tx_clkgen_inst/bufr_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/state_mmcm_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.947%)  route 0.132ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.580     1.458    dvi_tx_clkgen_inst/sync_mmcm_locked_inst/clk_i_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.148     1.606 r  dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/Q
                         net (fo=3, routed)           0.132     1.738    dvi_tx_clkgen_inst/mmcm_locked_sync_x
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.847     1.972    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
                         clock pessimism             -0.501     1.471    
    SLICE_X42Y70         FDCE (Hold_fdce_C_D)         0.007     1.478    dvi_tx_clkgen_inst/state_mmcm_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/bufr_rst_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/locked_o_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.885%)  route 0.343ns (62.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.579     1.457    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/bufr_rst_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDCE (Prop_fdce_C_Q)         0.164     1.621 r  dvi_tx_clkgen_inst/bufr_rst_r_reg/Q
                         net (fo=2, routed)           0.343     1.964    dvi_tx_clkgen_inst/CLR
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.045     2.009 r  dvi_tx_clkgen_inst/locked_o_i_1/O
                         net (fo=1, routed)           0.000     2.009    dvi_tx_clkgen_inst/locked_o_i_1_n_0
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.842     1.967    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
                         clock pessimism             -0.481     1.486    
    SLICE_X42Y75         FDCE (Hold_fdce_C_D)         0.120     1.606    dvi_tx_clkgen_inst/locked_o_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         8.000       7.000      SLICE_X42Y70     dvi_tx_clkgen_inst/bufr_rst_r_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         8.000       7.000      SLICE_X42Y75     dvi_tx_clkgen_inst/locked_o_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X42Y70     dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         8.000       7.000      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         8.000       7.000      SLICE_X42Y70     dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X42Y69     dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X42Y69     dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70     dvi_tx_clkgen_inst/bufr_rst_r_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70     dvi_tx_clkgen_inst/bufr_rst_r_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70     dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70     dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKIN1
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X42Y75     dvi_tx_clkgen_inst/locked_o_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y69     dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d0_r_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y69     dvi_tx_clkgen_inst/sync_mmcm_locked_inst/sync_d1_r_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70     dvi_tx_clkgen_inst/bufr_rst_r_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70     dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d0_r_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72     dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         4.000       3.500      SLICE_X42Y70     dvi_tx_clkgen_inst/state_mmcm_rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_x_1
  To Clock:  pixel_clk_x_1

Setup :            0  Failing Endpoints,  Worst Slack       35.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.080ns (27.741%)  route 2.813ns (72.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 48.151 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.707    12.862    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.547    48.151    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[5]/C
                         clock pessimism              0.756    48.907    
                         clock uncertainty           -0.116    48.791    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.524    48.267    rgb_timing_inst/y_reg[5]
  -------------------------------------------------------------------
                         required time                         48.267    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.080ns (27.741%)  route 2.813ns (72.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 48.151 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.707    12.862    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.547    48.151    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[6]/C
                         clock pessimism              0.756    48.907    
                         clock uncertainty           -0.116    48.791    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.524    48.267    rgb_timing_inst/y_reg[6]
  -------------------------------------------------------------------
                         required time                         48.267    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.080ns (27.741%)  route 2.813ns (72.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 48.151 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.707    12.862    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.547    48.151    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[7]/C
                         clock pessimism              0.756    48.907    
                         clock uncertainty           -0.116    48.791    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.524    48.267    rgb_timing_inst/y_reg[7]
  -------------------------------------------------------------------
                         required time                         48.267    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.080ns (27.741%)  route 2.813ns (72.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 48.151 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.707    12.862    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.547    48.151    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y76         FDRE                                         r  rgb_timing_inst/y_reg[8]/C
                         clock pessimism              0.756    48.907    
                         clock uncertainty           -0.116    48.791    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.524    48.267    rgb_timing_inst/y_reg[8]
  -------------------------------------------------------------------
                         required time                         48.267    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.500ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.080ns (27.741%)  route 2.813ns (72.259%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns = ( 48.151 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.707    12.862    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X39Y76         FDRE                                         r  rgb_timing_inst/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.547    48.151    rgb_timing_inst/pixel_clk_x
    SLICE_X39Y76         FDRE                                         r  rgb_timing_inst/y_reg[0]/C
                         clock pessimism              0.756    48.907    
                         clock uncertainty           -0.116    48.791    
    SLICE_X39Y76         FDRE (Setup_fdre_C_R)       -0.429    48.362    rgb_timing_inst/y_reg[0]
  -------------------------------------------------------------------
                         required time                         48.362    
                         arrival time                         -12.862    
  -------------------------------------------------------------------
                         slack                                 35.500    

Slack (MET) :             35.549ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.080ns (28.820%)  route 2.667ns (71.180%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 48.149 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.561    12.717    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.545    48.149    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[1]/C
                         clock pessimism              0.756    48.905    
                         clock uncertainty           -0.116    48.789    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.524    48.265    rgb_timing_inst/y_reg[1]
  -------------------------------------------------------------------
                         required time                         48.265    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 35.549    

Slack (MET) :             35.549ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.080ns (28.820%)  route 2.667ns (71.180%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 48.149 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.561    12.717    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.545    48.149    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[2]/C
                         clock pessimism              0.756    48.905    
                         clock uncertainty           -0.116    48.789    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.524    48.265    rgb_timing_inst/y_reg[2]
  -------------------------------------------------------------------
                         required time                         48.265    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 35.549    

Slack (MET) :             35.549ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.080ns (28.820%)  route 2.667ns (71.180%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 48.149 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.561    12.717    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.545    48.149    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[3]/C
                         clock pessimism              0.756    48.905    
                         clock uncertainty           -0.116    48.789    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.524    48.265    rgb_timing_inst/y_reg[3]
  -------------------------------------------------------------------
                         required time                         48.265    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 35.549    

Slack (MET) :             35.549ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 1.080ns (28.820%)  route 2.667ns (71.180%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 48.149 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          0.625    12.031    rgb_timing_inst/y
    SLICE_X39Y76         LUT5 (Prop_lut5_I4_O)        0.124    12.155 r  rgb_timing_inst/y[11]_i_1/O
                         net (fo=12, routed)          0.561    12.717    rgb_timing_inst/y[11]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.545    48.149    rgb_timing_inst/pixel_clk_x
    SLICE_X38Y75         FDRE                                         r  rgb_timing_inst/y_reg[4]/C
                         clock pessimism              0.756    48.905    
                         clock uncertainty           -0.116    48.789    
    SLICE_X38Y75         FDRE (Setup_fdre_C_R)       -0.524    48.265    rgb_timing_inst/y_reg[4]
  -------------------------------------------------------------------
                         required time                         48.265    
                         arrival time                         -12.717    
  -------------------------------------------------------------------
                         slack                                 35.549    

Slack (MET) :             35.716ns  (required time - arrival time)
  Source:                 rgb_timing_inst/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pixel_clk_x_1 rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.956ns (25.699%)  route 2.764ns (74.301%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 48.156 - 40.000 ) 
    Source Clock Delay      (SCD):    8.969ns
    Clock Pessimism Removal (CPR):    0.794ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.723     8.969    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y77         FDRE                                         r  rgb_timing_inst/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y77         FDRE (Prop_fdre_C_Q)         0.456     9.425 r  rgb_timing_inst/x_reg[3]/Q
                         net (fo=4, routed)           0.975    10.401    rgb_timing_inst/x_reg_n_0_[3]
    SLICE_X42Y75         LUT4 (Prop_lut4_I2_O)        0.152    10.553 r  rgb_timing_inst/x[11]_i_2/O
                         net (fo=2, routed)           0.506    11.058    rgb_timing_inst/x[11]_i_2_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I0_O)        0.348    11.406 r  rgb_timing_inst/x[11]_i_1/O
                         net (fo=25, routed)          1.283    12.689    rgb_timing_inst/y
    SLICE_X41Y79         FDRE                                         r  rgb_timing_inst/x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    46.514    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.605 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.552    48.156    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y79         FDRE                                         r  rgb_timing_inst/x_reg[10]/C
                         clock pessimism              0.794    48.950    
                         clock uncertainty           -0.116    48.834    
    SLICE_X41Y79         FDRE (Setup_fdre_C_R)       -0.429    48.405    rgb_timing_inst/x_reg[10]
  -------------------------------------------------------------------
                         required time                         48.405    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                 35.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_1_inst/bias_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.579     2.557    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X43Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/bias_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     2.698 f  rgb_to_dvi_inst/tmds_1_inst/bias_r_reg[1]/Q
                         net (fo=6, routed)           0.110     2.808    rgb_to_dvi_inst/tmds_1_inst/bias_r_reg_n_0_[1]
    SLICE_X42Y79         LUT6 (Prop_lut6_I2_O)        0.045     2.853 r  rgb_to_dvi_inst/tmds_1_inst/tmds_r[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.853    rgb_to_dvi_inst/tmds_1_inst/tmds_r[0]_i_1__1_n_0
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.847     3.391    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/C
                         clock pessimism             -0.821     2.570    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.120     2.690    rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb_pattern_inst/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/tmds_0_inst/de_r_reg/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.575     2.553    rgb_pattern_inst/pixel_clk_x
    SLICE_X40Y75         FDRE                                         r  rgb_pattern_inst/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     2.694 f  rgb_pattern_inst/blank_o_reg/Q
                         net (fo=1, routed)           0.086     2.779    rgb_pattern_inst/blank_o_reg_n_0
    SLICE_X41Y75         LUT1 (Prop_lut1_I0_O)        0.045     2.824 r  rgb_pattern_inst/de_r_i_1/O
                         net (fo=1, routed)           0.000     2.824    rgb_to_dvi_inst/tmds_0_inst/de
    SLICE_X41Y75         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/de_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.842     3.386    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X41Y75         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/de_r_reg/C
                         clock pessimism             -0.820     2.566    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.091     2.657    rgb_to_dvi_inst/tmds_0_inst/de_r_reg
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb_timing_inst/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_pattern_inst/vsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.446%)  route 0.128ns (47.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    0.800ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.573     2.551    rgb_timing_inst/pixel_clk_x
    SLICE_X39Y75         FDRE                                         r  rgb_timing_inst/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.141     2.692 r  rgb_timing_inst/vsync_o_reg/Q
                         net (fo=2, routed)           0.128     2.820    rgb_pattern_inst/vsync_o
    SLICE_X40Y75         FDRE                                         r  rgb_pattern_inst/vsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.842     3.386    rgb_pattern_inst/pixel_clk_x
    SLICE_X40Y75         FDRE                                         r  rgb_pattern_inst/vsync_o_reg/C
                         clock pessimism             -0.800     2.586    
    SLICE_X40Y75         FDRE (Hold_fdre_C_D)         0.066     2.652    rgb_pattern_inst/vsync_o_reg
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb_timing_inst/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_pattern_inst/hsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_timing_inst/pixel_clk_x
    SLICE_X42Y78         FDRE                                         r  rgb_timing_inst/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y78         FDRE (Prop_fdre_C_Q)         0.164     2.720 r  rgb_timing_inst/hsync_o_reg/Q
                         net (fo=2, routed)           0.121     2.841    rgb_pattern_inst/hsync_o
    SLICE_X42Y77         FDRE                                         r  rgb_pattern_inst/hsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.845     3.389    rgb_pattern_inst/pixel_clk_x
    SLICE_X42Y77         FDRE                                         r  rgb_pattern_inst/hsync_o_reg/C
                         clock pessimism             -0.820     2.569    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.059     2.628    rgb_pattern_inst/hsync_o_reg
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb_timing_inst/x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_timing_inst/hsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.113%)  route 0.185ns (49.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.820ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_timing_inst/pixel_clk_x
    SLICE_X41Y78         FDRE                                         r  rgb_timing_inst/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y78         FDRE (Prop_fdre_C_Q)         0.141     2.697 f  rgb_timing_inst/x_reg[8]/Q
                         net (fo=4, routed)           0.185     2.882    rgb_timing_inst/x_reg_n_0_[8]
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.045     2.927 r  rgb_timing_inst/hsync_o_i_1/O
                         net (fo=1, routed)           0.000     2.927    rgb_timing_inst/hsync_o_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  rgb_timing_inst/hsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.846     3.390    rgb_timing_inst/pixel_clk_x
    SLICE_X42Y78         FDRE                                         r  rgb_timing_inst/hsync_o_reg/C
                         clock pessimism             -0.820     2.570    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.120     2.690    rgb_timing_inst/hsync_o_reg
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.080%)  route 0.115ns (31.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.579     2.557    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.148     2.705 r  rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[8]/Q
                         net (fo=13, routed)          0.115     2.820    rgb_to_dvi_inst/tmds_0_inst/p_0_in_0
    SLICE_X42Y79         LUT2 (Prop_lut2_I0_O)        0.098     2.918 r  rgb_to_dvi_inst/tmds_0_inst/tmds_r[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.918    rgb_to_dvi_inst/tmds_1_inst/D[0]
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.847     3.391    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[8]/C
                         clock pessimism             -0.834     2.557    
    SLICE_X42Y79         FDRE (Hold_fdre_C_D)         0.121     2.678    rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.395%)  route 0.165ns (46.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.576     2.554    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X43Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141     2.695 r  rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[4]/Q
                         net (fo=5, routed)           0.165     2.860    rgb_to_dvi_inst/tmds_0_inst/bias_r_reg_n_0_[4]
    SLICE_X43Y76         LUT5 (Prop_lut5_I2_O)        0.048     2.908 r  rgb_to_dvi_inst/tmds_0_inst/bias_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.908    rgb_to_dvi_inst/tmds_0_inst/bias_r[3]_i_1_n_0
    SLICE_X43Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.843     3.387    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X43Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[3]/C
                         clock pessimism             -0.833     2.554    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.107     2.661    rgb_to_dvi_inst/tmds_0_inst/bias_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.908    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.886%)  route 0.112ns (33.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.128     2.684 r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[1]/Q
                         net (fo=7, routed)           0.112     2.796    rgb_to_dvi_inst/tmds_2_inst/bias_r_reg_n_0_[1]
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.099     2.895 r  rgb_to_dvi_inst/tmds_2_inst/bias_r[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.895    rgb_to_dvi_inst/tmds_2_inst/bias_r[4]_i_1__1_n_0
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.845     3.389    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[4]/C
                         clock pessimism             -0.833     2.556    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     2.648    rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.690%)  route 0.113ns (33.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.128     2.684 r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[1]/Q
                         net (fo=7, routed)           0.113     2.797    rgb_to_dvi_inst/tmds_2_inst/bias_r_reg_n_0_[1]
    SLICE_X43Y72         LUT6 (Prop_lut6_I0_O)        0.099     2.896 r  rgb_to_dvi_inst/tmds_2_inst/bias_r[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.896    rgb_to_dvi_inst/tmds_2_inst/bias_r[3]_i_1__1_n_0
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.845     3.389    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[3]/C
                         clock pessimism             -0.833     2.556    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.091     2.647    rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.647    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pixel_clk_x_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk_x_1 rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.833ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[2]/Q
                         net (fo=6, routed)           0.156     2.853    rgb_to_dvi_inst/tmds_2_inst/bias_r_reg_n_0_[2]
    SLICE_X43Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.898 r  rgb_to_dvi_inst/tmds_2_inst/bias_r[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.898    rgb_to_dvi_inst/tmds_2_inst/bias_r[2]_i_1__1_n_0
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528     2.515    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.544 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.845     3.389    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y72         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[2]/C
                         clock pessimism             -0.833     2.556    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.092     2.648    rgb_to_dvi_inst/tmds_2_inst/bias_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_x_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   dvi_tx_clkgen_inst/bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y75     rgb_pattern_inst/blank_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y77     rgb_pattern_inst/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y75     rgb_pattern_inst/red_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y75     rgb_pattern_inst/vsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y75     rgb_timing_inst/blank_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y78     rgb_timing_inst/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y75     rgb_timing_inst/vsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y75     rgb_timing_inst/x_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y78     rgb_timing_inst/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y79     rgb_timing_inst/x_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y79     rgb_timing_inst/x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y78     rgb_timing_inst/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y78     rgb_timing_inst/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y78     rgb_timing_inst/x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y78     rgb_timing_inst/x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y79     rgb_timing_inst/x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y79     rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y79     rgb_to_dvi_inst/tmds_1_inst/bias_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75     rgb_pattern_inst/blank_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y75     rgb_pattern_inst/red_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75     rgb_pattern_inst/vsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y75     rgb_timing_inst/blank_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y75     rgb_timing_inst/x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y79     rgb_timing_inst/x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y79     rgb_timing_inst/x_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y79     rgb_timing_inst/x_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y75     rgb_to_dvi_inst/tmds_0_inst/de_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y79     rgb_to_dvi_inst/tmds_0_inst/qm_r_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk_x5_x_2
  To Clock:  sclk_x5_x_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk_x5_x_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y78     rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y77     rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y76     rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y75     rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y80     rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y79     rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y72     rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y71     rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X0Y5       dvi_tx_clkgen_inst/bufio_inst/I
Min Period  n/a     BUFR/I              n/a            1.666         8.000       6.334      BUFR_X0Y5        dvi_tx_clkgen_inst/bufr_inst/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  sclk_x
  To Clock:  sclk_x

Setup :            0  Failing Endpoints,  Worst Slack       36.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.626ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.419ns (18.490%)  route 1.847ns (81.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.573ns = ( 47.573 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.847    10.547    rgb_to_dvi_inst/oserdes_tx0_inst/rst_x
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.780    47.573    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.711    48.284    
                         clock uncertainty           -0.089    48.195    
    OLOGIC_X0Y76         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.021    47.174    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.174    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                 36.626    

Slack (MET) :             36.676ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.419ns (18.876%)  route 1.801ns (81.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 47.577 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.801    10.501    rgb_to_dvi_inst/oserdes_tx1_inst/rst_x
    OLOGIC_X0Y79         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.784    47.577    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y79         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism              0.711    48.288    
                         clock uncertainty           -0.089    48.199    
    OLOGIC_X0Y79         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.022    47.177    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         47.177    
                         arrival time                         -10.501    
  -------------------------------------------------------------------
                         slack                                 36.676    

Slack (MET) :             36.765ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.419ns (19.692%)  route 1.709ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.573ns = ( 47.573 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.709    10.409    rgb_to_dvi_inst/oserdes_tx0_inst/rst_x
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.780    47.573    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism              0.711    48.284    
                         clock uncertainty           -0.089    48.195    
    OLOGIC_X0Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.021    47.174    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         47.174    
                         arrival time                         -10.409    
  -------------------------------------------------------------------
                         slack                                 36.765    

Slack (MET) :             36.796ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.419ns (19.993%)  route 1.677ns (80.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.677    10.377    rgb_to_dvi_inst/oserdes_tx2_inst/rst_x
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism              0.711    48.286    
                         clock uncertainty           -0.089    48.197    
    OLOGIC_X0Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    47.173    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                 36.796    

Slack (MET) :             36.870ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 0.419ns (20.725%)  route 1.603ns (79.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.603    10.303    rgb_to_dvi_inst/oserdes_clk_inst/rst_x
    OLOGIC_X0Y78         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_clk_inst/sclk_x
    OLOGIC_X0Y78         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.711    48.286    
                         clock uncertainty           -0.089    48.197    
    OLOGIC_X0Y78         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    47.173    rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                 36.870    

Slack (MET) :             36.963ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.419ns (21.678%)  route 1.514ns (78.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 47.577 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.514    10.214    rgb_to_dvi_inst/oserdes_tx1_inst/rst_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.784    47.577    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.711    48.288    
                         clock uncertainty           -0.089    48.199    
    OLOGIC_X0Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.022    47.177    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.177    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                 36.963    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.419ns (22.248%)  route 1.464ns (77.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.464    10.165    rgb_to_dvi_inst/oserdes_clk_inst/rst_x
    OLOGIC_X0Y77         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_clk_inst/sclk_x
    OLOGIC_X0Y77         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism              0.711    48.286    
                         clock uncertainty           -0.089    48.197    
    OLOGIC_X0Y77         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    47.173    rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.083ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.419ns (23.164%)  route 1.390ns (76.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.419     8.700 r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           1.390    10.090    rgb_to_dvi_inst/oserdes_tx2_inst/rst_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.711    48.286    
                         clock uncertainty           -0.089    48.197    
    OLOGIC_X0Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    47.173    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.173    
                         arrival time                         -10.090    
  -------------------------------------------------------------------
                         slack                                 37.083    

Slack (MET) :             39.203ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.456     8.737 r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.190     8.927    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism              0.744    48.281    
                         clock uncertainty           -0.089    48.192    
    SLICE_X43Y75         FDPE (Setup_fdpe_C_D)       -0.062    48.130    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         48.130    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 39.203    

Slack (MET) :             39.218ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    8.281ns
    Clock Pessimism Removal (CPR):    0.744ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.063     6.448    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     7.479 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.802     8.281    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.456     8.737 r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.190     8.927    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism              0.744    48.281    
                         clock uncertainty           -0.089    48.192    
    SLICE_X43Y75         FDPE (Setup_fdpe_C_D)       -0.047    48.145    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         48.145    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                 39.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.494 r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.056     2.550    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.751     2.353    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.076     2.429    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.494 r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.056     2.550    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.751     2.353    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.075     2.428    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.141     2.494 r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.056     2.550    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.751     2.353    
    SLICE_X43Y74         FDPE (Hold_fdpe_C_D)         0.075     2.428    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/D
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.751ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.141     2.494 r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/Q
                         net (fo=1, routed)           0.056     2.550    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.751     2.353    
    SLICE_X43Y75         FDPE (Hold_fdpe_C_D)         0.071     2.424    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.957%)  route 0.627ns (83.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.128     2.481 r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           0.627     3.108    rgb_to_dvi_inst/oserdes_tx2_inst/rst_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.309     3.129    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism             -0.731     2.398    
    OLOGIC_X0Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.903    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.128ns (16.434%)  route 0.651ns (83.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.481 r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           0.651     3.132    rgb_to_dvi_inst/oserdes_tx1_inst/rst_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.311     3.131    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism             -0.731     2.400    
    OLOGIC_X0Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.906    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         -2.906    
                         arrival time                           3.132    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.467%)  route 0.649ns (83.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.481 r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           0.649     3.130    rgb_to_dvi_inst/oserdes_clk_inst/rst_x
    OLOGIC_X0Y77         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.309     3.129    rgb_to_dvi_inst/oserdes_clk_inst/sclk_x
    OLOGIC_X0Y77         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.731     2.398    
    OLOGIC_X0Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.903    rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.128ns (15.408%)  route 0.703ns (84.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.481 r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           0.703     3.184    rgb_to_dvi_inst/oserdes_clk_inst/rst_x
    OLOGIC_X0Y78         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.309     3.129    rgb_to_dvi_inst/oserdes_clk_inst/sclk_x
    OLOGIC_X0Y78         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism             -0.731     2.398    
    OLOGIC_X0Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.903    rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.128ns (15.389%)  route 0.704ns (84.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128     2.481 r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           0.704     3.185    rgb_to_dvi_inst/oserdes_tx0_inst/rst_x
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.308     3.128    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.731     2.397    
    OLOGIC_X0Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.903    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sclk_x rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.889%)  route 0.732ns (85.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.353ns
    Clock Pessimism Removal (CPR):    0.731ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.363     1.833    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     2.103 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.250     2.353    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDPE (Prop_fdpe_C_Q)         0.128     2.481 r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/Q
                         net (fo=2, routed)           0.732     3.213    rgb_to_dvi_inst/oserdes_tx2_inst/rst_x
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.309     3.129    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.731     2.398    
    OLOGIC_X0Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.903    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.903    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk_x
Waveform(ns):       { 0.000 16.000 }
Period(ns):         40.000
Sources:            { dvi_tx_clkgen_inst/bufr_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y78  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_master_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y77  rgb_to_dvi_inst/oserdes_clk_inst/oserdes2_slave_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y76  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y75  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y80  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y79  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y72  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         40.000      38.333     OLOGIC_X0Y71  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/CLKDIV
Min Period        n/a     FDPE/C            n/a            1.000         40.000      39.000     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
Min Period        n/a     FDPE/C            n/a            1.000         40.000      39.000     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y74  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y74  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         24.000      23.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y74  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y74  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         16.000      15.500     SLICE_X43Y75  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_x_1
  To Clock:  sclk_x

Setup :            0  Failing Endpoints,  Worst Slack       36.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.293ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.456ns (23.757%)  route 1.463ns (76.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.726     8.972    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y71         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     9.428 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           1.463    10.892    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[0]
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.046    
                         clock uncertainty           -0.236    47.810    
    OLOGIC_X0Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    47.185    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                 36.293    

Slack (MET) :             36.476ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.456ns (26.258%)  route 1.281ns (73.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.726     8.972    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y71         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     9.428 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           1.281    10.709    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[0]
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.046    
                         clock uncertainty           -0.236    47.810    
    OLOGIC_X0Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    47.185    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                 36.476    

Slack (MET) :             36.523ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.456ns (26.967%)  route 1.235ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 47.577 - 40.000 ) 
    Source Clock Delay      (SCD):    8.973ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.727     8.973    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X43Y79         FDSE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDSE (Prop_fdse_C_Q)         0.456     9.429 r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/Q
                         net (fo=4, routed)           1.235    10.664    rgb_to_dvi_inst/oserdes_tx1_inst/tmds_x[1]_1[1]
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.784    47.577    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.048    
                         clock uncertainty           -0.236    47.812    
    OLOGIC_X0Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    47.187    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.187    
                         arrival time                         -10.664    
  -------------------------------------------------------------------
                         slack                                 36.523    

Slack (MET) :             36.528ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.456ns (27.077%)  route 1.228ns (72.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.726     8.972    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y71         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     9.428 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           1.228    10.656    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[0]
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.046    
                         clock uncertainty           -0.236    47.810    
    OLOGIC_X0Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    47.185    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 36.528    

Slack (MET) :             36.528ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.456ns (27.077%)  route 1.228ns (72.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.726     8.972    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y71         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     9.428 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           1.228    10.656    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[0]
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.046    
                         clock uncertainty           -0.236    47.810    
    OLOGIC_X0Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    47.185    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 36.528    

Slack (MET) :             36.542ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.518ns (30.969%)  route 1.155ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.573ns = ( 47.573 - 40.000 ) 
    Source Clock Delay      (SCD):    8.968ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.722     8.968    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X42Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     9.486 r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           1.155    10.641    rgb_to_dvi_inst/oserdes_tx0_inst/Q[0]
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.780    47.573    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.044    
                         clock uncertainty           -0.236    47.808    
    OLOGIC_X0Y76         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    47.183    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.183    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 36.542    

Slack (MET) :             36.542ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D6
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.518ns (30.969%)  route 1.155ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.573ns = ( 47.573 - 40.000 ) 
    Source Clock Delay      (SCD):    8.968ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.722     8.968    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X42Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     9.486 r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           1.155    10.641    rgb_to_dvi_inst/oserdes_tx0_inst/Q[0]
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D6
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.780    47.573    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.044    
                         clock uncertainty           -0.236    47.808    
    OLOGIC_X0Y76         OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.625    47.183    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.183    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                 36.542    

Slack (MET) :             36.676ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.688%)  route 1.080ns (70.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.575ns = ( 47.575 - 40.000 ) 
    Source Clock Delay      (SCD):    8.972ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.726     8.972    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y71         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     9.428 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           1.080    10.508    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[0]
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.782    47.575    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.046    
                         clock uncertainty           -0.236    47.810    
    OLOGIC_X0Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    47.185    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.185    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                 36.676    

Slack (MET) :             36.712ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.456ns (30.371%)  route 1.045ns (69.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.577ns = ( 47.577 - 40.000 ) 
    Source Clock Delay      (SCD):    8.973ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.727     8.973    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X43Y79         FDSE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDSE (Prop_fdse_C_Q)         0.456     9.429 r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/Q
                         net (fo=4, routed)           1.045    10.475    rgb_to_dvi_inst/oserdes_tx1_inst/tmds_x[1]_1[1]
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.784    47.577    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.048    
                         clock uncertainty           -0.236    47.812    
    OLOGIC_X0Y80         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    47.187    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.187    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                 36.712    

Slack (MET) :             36.731ns  (required time - arrival time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sclk_x rise@40.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.518ns (34.925%)  route 0.965ns (65.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.573ns = ( 47.573 - 40.000 ) 
    Source Clock Delay      (SCD):    8.968ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.663     5.297    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.385 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     7.145    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.246 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          1.722     8.968    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X42Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.518     9.486 r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           0.965    10.451    rgb_to_dvi_inst/oserdes_tx0_inst/Q[0]
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.780    47.573    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism              0.471    48.044    
                         clock uncertainty           -0.236    47.808    
    OLOGIC_X0Y76         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    47.183    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         47.183    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                 36.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.514%)  route 0.235ns (62.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y72         FDSE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDSE (Prop_fdse_C_Q)         0.141     2.697 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[2]/Q
                         net (fo=3, routed)           0.235     2.932    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[1]
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.309     3.129    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y72         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism             -0.517     2.612    
                         clock uncertainty            0.236     2.848    
    OLOGIC_X0Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.867    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y71         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[8]/Q
                         net (fo=1, routed)           0.240     2.936    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[2]
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.309     3.129    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.517     2.612    
                         clock uncertainty            0.236     2.848    
    OLOGIC_X0Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.867    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.578     2.556    rgb_to_dvi_inst/tmds_2_inst/pixel_clk_x
    SLICE_X43Y71         FDRE                                         r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     2.697 r  rgb_to_dvi_inst/tmds_2_inst/tmds_r_reg[9]/Q
                         net (fo=1, routed)           0.240     2.936    rgb_to_dvi_inst/oserdes_tx2_inst/tmds_x[2]_2[3]
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.309     3.129    rgb_to_dvi_inst/oserdes_tx2_inst/sclk_x
    OLOGIC_X0Y71         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.517     2.612    
                         clock uncertainty            0.236     2.848    
    OLOGIC_X0Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.867    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.722%)  route 0.254ns (64.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.579     2.557    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X43Y79         FDSE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDSE (Prop_fdse_C_Q)         0.141     2.698 r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[2]/Q
                         net (fo=4, routed)           0.254     2.951    rgb_to_dvi_inst/oserdes_tx1_inst/tmds_x[1]_1[1]
    OLOGIC_X0Y79         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.311     3.131    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y79         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.517     2.614    
                         clock uncertainty            0.236     2.850    
    OLOGIC_X0Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.869    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.117%)  route 0.235ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.576     2.554    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X42Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     2.718 r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[2]/Q
                         net (fo=3, routed)           0.235     2.953    rgb_to_dvi_inst/oserdes_tx0_inst/Q[1]
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.308     3.128    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y76         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism             -0.517     2.611    
                         clock uncertainty            0.236     2.847    
    OLOGIC_X0Y76         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.866    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.616%)  route 0.240ns (59.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.579     2.557    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     2.721 r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[8]/Q
                         net (fo=1, routed)           0.240     2.960    rgb_to_dvi_inst/oserdes_tx1_inst/tmds_x[1]_1[2]
    OLOGIC_X0Y79         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.311     3.131    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y79         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.517     2.614    
                         clock uncertainty            0.236     2.850    
    OLOGIC_X0Y79         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.869    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D1
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.203%)  route 0.254ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.579     2.557    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     2.721 r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           0.254     2.975    rgb_to_dvi_inst/oserdes_tx1_inst/tmds_x[1]_1[0]
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.311     3.131    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism             -0.517     2.614    
                         clock uncertainty            0.236     2.850    
    OLOGIC_X0Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.869    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.203%)  route 0.254ns (60.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.579     2.557    rgb_to_dvi_inst/tmds_1_inst/pixel_clk_x
    SLICE_X42Y79         FDRE                                         r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDRE (Prop_fdre_C_Q)         0.164     2.721 r  rgb_to_dvi_inst/tmds_1_inst/tmds_r_reg[0]/Q
                         net (fo=5, routed)           0.254     2.975    rgb_to_dvi_inst/oserdes_tx1_inst/tmds_x[1]_1[0]
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.311     3.131    rgb_to_dvi_inst/oserdes_tx1_inst/sclk_x
    OLOGIC_X0Y80         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst/CLKDIV
                         clock pessimism             -0.517     2.614    
                         clock uncertainty            0.236     2.850    
    OLOGIC_X0Y80         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.869    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes2_master_inst
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.148ns (39.500%)  route 0.227ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.576     2.554    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X42Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.148     2.702 r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[9]/Q
                         net (fo=1, routed)           0.227     2.928    rgb_to_dvi_inst/oserdes_tx0_inst/Q[3]
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.308     3.128    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.517     2.611    
                         clock uncertainty            0.236     2.847    
    OLOGIC_X0Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.813    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.813    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk_x_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             sclk_x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - pixel_clk_x_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.336%)  route 0.228ns (60.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_x_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.542     1.420    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.470 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.952    dvi_tx_clkgen_inst/pixel_clk_x_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.978 r  dvi_tx_clkgen_inst/bufg_inst/O
                         net (fo=60, routed)          0.576     2.554    rgb_to_dvi_inst/tmds_0_inst/pixel_clk_x
    SLICE_X42Y76         FDRE                                         r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.148     2.702 r  rgb_to_dvi_inst/tmds_0_inst/tmds_r_reg[8]/Q
                         net (fo=1, routed)           0.228     2.930    rgb_to_dvi_inst/oserdes_tx0_inst/Q[2]
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.308     3.128    rgb_to_dvi_inst/oserdes_tx0_inst/sclk_x
    OLOGIC_X0Y75         OSERDESE2                                    r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst/CLKDIV
                         clock pessimism             -0.517     2.611    
                         clock uncertainty            0.236     2.847    
    OLOGIC_X0Y75         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.035     2.812    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes2_slave_inst
  -------------------------------------------------------------------
                         required time                         -2.812    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sclk_x

Setup :            0  Failing Endpoints,  Worst Slack        5.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.401ns  (logic 0.634ns (14.407%)  route 3.767ns (85.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.541    41.755    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.755    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.401ns  (logic 0.634ns (14.407%)  route 3.767ns (85.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.541    41.755    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.755    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.401ns  (logic 0.634ns (14.407%)  route 3.767ns (85.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.541    41.755    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.755    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.401ns  (logic 0.634ns (14.407%)  route 3.767ns (85.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.541    41.755    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.755    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.401ns  (logic 0.634ns (14.407%)  route 3.767ns (85.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.541    41.755    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.755    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.401ns  (logic 0.634ns (14.407%)  route 3.767ns (85.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.541    41.755    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y75         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.755    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.333ns  (logic 0.634ns (14.632%)  route 3.699ns (85.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.473    41.687    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y74         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y74         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.687    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (recovery check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk_x rise@40.000ns - sys_clk_pin rise@32.000ns)
  Data Path Delay:        4.333ns  (logic 0.634ns (14.632%)  route 3.699ns (85.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.538ns = ( 47.538 - 40.000 ) 
    Source Clock Delay      (SCD):    5.354ns = ( 37.354 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  clk_i (IN)
                         net (fo=0)                   0.000    32.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457    33.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    35.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.720    37.354    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.518    37.872 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           2.226    40.098    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.116    40.214 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           1.473    41.687    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y74         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)    40.000    40.000 r  
    H16                                               0.000    40.000 r  clk_i (IN)
                         net (fo=0)                   0.000    40.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.474    44.832    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.915 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.960    45.875    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    46.793 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.745    47.538    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism              0.276    47.814    
                         clock uncertainty           -0.217    47.597    
    SLICE_X43Y74         FDPE (Recov_fdpe_C_PRE)     -0.563    47.034    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         47.034    
                         arrival time                         -41.687    
  -------------------------------------------------------------------
                         slack                                  5.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.212ns (9.946%)  route 1.920ns (90.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.712     3.585    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y75         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.212ns (9.946%)  route 1.920ns (90.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.712     3.585    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y75         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_clk_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.212ns (9.946%)  route 1.920ns (90.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.712     3.585    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y75         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.212ns (9.946%)  route 1.920ns (90.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.712     3.585    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y75         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_tx0_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.212ns (9.946%)  route 1.920ns (90.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.712     3.585    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y75         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.212ns (9.946%)  route 1.920ns (90.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.712     3.585    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y75         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y75         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y75         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_tx1_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.212ns (9.672%)  route 1.980ns (90.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.772     3.645    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y74         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y74         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d0_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/locked_o_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
                            (removal check against rising-edge clock sclk_x  {rise@0.000ns fall@16.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk_x rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.212ns (9.672%)  route 1.980ns (90.328%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.104ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.575     1.453    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y75         FDCE                                         r  dvi_tx_clkgen_inst/locked_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDCE (Prop_fdce_C_Q)         0.164     1.617 r  dvi_tx_clkgen_inst/locked_o_reg/Q
                         net (fo=2, routed)           1.208     2.825    dvi_tx_clkgen_inst/mmcm_locked_x
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.048     2.873 f  dvi_tx_clkgen_inst/srst_d0_r_i_1/O
                         net (fo=8, routed)           0.772     3.645    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/rst_no_lock
    SLICE_X43Y74         FDPE                                         f  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk_x rise edge)     0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.809     1.934    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.987 r  dvi_tx_clkgen_inst/mmcme2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.402     2.389    dvi_tx_clkgen_inst/sclk_x5_x_2
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     2.820 r  dvi_tx_clkgen_inst/bufr_inst/O
                         net (fo=16, routed)          0.284     3.104    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/sclk_x
    SLICE_X43Y74         FDPE                                         r  rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg/C
                         clock pessimism             -0.247     2.857    
                         clock uncertainty            0.217     3.074    
    SLICE_X43Y74         FDPE (Remov_fdpe_C_PRE)     -0.161     2.913    rgb_to_dvi_inst/oserdes_tx2_inst/oserdes_arst_inst/srst_d1_r_reg
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.435ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/mmcm_rst_r_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.723     5.357    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.478     5.835 f  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/Q
                         net (fo=3, routed)           0.532     6.367    dvi_tx_clkgen_inst/refrst_x
    SLICE_X42Y70         FDPE                                         f  dvi_tx_clkgen_inst/mmcm_rst_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.552    12.910    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDPE                                         r  dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y70         FDPE (Recov_fdpe_C_PRE)     -0.532    12.771    dvi_tx_clkgen_inst/mmcm_rst_r_reg
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/state_mmcm_rst_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.723     5.357    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.478     5.835 f  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/Q
                         net (fo=3, routed)           0.532     6.367    dvi_tx_clkgen_inst/refrst_x
    SLICE_X42Y70         FDCE                                         f  dvi_tx_clkgen_inst/state_mmcm_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.552    12.910    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y70         FDCE (Recov_fdce_C_CLR)     -0.532    12.771    dvi_tx_clkgen_inst/state_mmcm_rst_reg
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.446ns  (required time - arrival time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/bufr_rst_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.478ns (47.321%)  route 0.532ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 12.910 - 8.000 ) 
    Source Clock Delay      (SCD):    5.357ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.723     5.357    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.478     5.835 f  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/Q
                         net (fo=3, routed)           0.532     6.367    dvi_tx_clkgen_inst/refrst_x
    SLICE_X42Y70         FDCE                                         f  dvi_tx_clkgen_inst/bufr_rst_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.552    12.910    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/bufr_rst_r_reg/C
                         clock pessimism              0.429    13.338    
                         clock uncertainty           -0.035    13.303    
    SLICE_X42Y70         FDCE (Recov_fdce_C_CLR)     -0.490    12.813    dvi_tx_clkgen_inst/bufr_rst_r_reg
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -6.367    
  -------------------------------------------------------------------
                         slack                                  6.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/bufr_rst_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.578     1.456    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.604 f  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/Q
                         net (fo=3, routed)           0.182     1.786    dvi_tx_clkgen_inst/refrst_x
    SLICE_X42Y70         FDCE                                         f  dvi_tx_clkgen_inst/bufr_rst_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.847     1.972    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/bufr_rst_r_reg/C
                         clock pessimism             -0.501     1.471    
    SLICE_X42Y70         FDCE (Remov_fdce_C_CLR)     -0.120     1.351    dvi_tx_clkgen_inst/bufr_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/state_mmcm_rst_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.578     1.456    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.604 f  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/Q
                         net (fo=3, routed)           0.182     1.786    dvi_tx_clkgen_inst/refrst_x
    SLICE_X42Y70         FDCE                                         f  dvi_tx_clkgen_inst/state_mmcm_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.847     1.972    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDCE                                         r  dvi_tx_clkgen_inst/state_mmcm_rst_reg/C
                         clock pessimism             -0.501     1.471    
    SLICE_X42Y70         FDCE (Remov_fdce_C_CLR)     -0.120     1.351    dvi_tx_clkgen_inst/state_mmcm_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvi_tx_clkgen_inst/mmcm_rst_r_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.832%)  route 0.182ns (55.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.578     1.456    dvi_tx_clkgen_inst/refrst_inst/clk_i_IBUF_BUFG
    SLICE_X42Y72         FDPE                                         r  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148     1.604 f  dvi_tx_clkgen_inst/refrst_inst/srst_d1_r_reg/Q
                         net (fo=3, routed)           0.182     1.786    dvi_tx_clkgen_inst/refrst_x
    SLICE_X42Y70         FDPE                                         f  dvi_tx_clkgen_inst/mmcm_rst_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.847     1.972    dvi_tx_clkgen_inst/clk_i_IBUF_BUFG
    SLICE_X42Y70         FDPE                                         r  dvi_tx_clkgen_inst/mmcm_rst_r_reg/C
                         clock pessimism             -0.501     1.471    
    SLICE_X42Y70         FDPE (Remov_fdpe_C_PRE)     -0.124     1.347    dvi_tx_clkgen_inst/mmcm_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.439    





