HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:MARS_MB_rev1_top
Implementation;Synthesis|| CD434 ||@W:Signal hit_flag in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||MARS_MB_rev1_top.srr(34);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/34||TX_Interface.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\hdl\TX_Interface.vhd'/linenumber/103
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 25 of SPI_REG(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||MARS_MB_rev1_top.srr(38);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/38||SPI_Interface.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\hdl\SPI_Interface.vhd'/linenumber/78
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Clock_Divider|clk_100Khz_inferred_clock which controls 41 sequential elements including TX_Interface_0.TX_cntr[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MARS_MB_rev1_top.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/134||tx_interface.vhd(82);liberoaction://cross_probe/hdl/file/'c:\users\johnk\onedrive\ncsr_demokritos\esa\test\mars_daq\firmware_mb_fpga\hdl\tx_interface.vhd'/linenumber/82
Implementation;Synthesis|| MT530 ||@W:Found inferred clock MARS_MB_rev1_top|Clk_USB which controls 89 sequential elements including ADC_Interface_0.ADC_sreg[23:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MARS_MB_rev1_top.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/135||adc_interface.vhd(60);liberoaction://cross_probe/hdl/file/'c:\users\johnk\onedrive\ncsr_demokritos\esa\test\mars_daq\firmware_mb_fpga\hdl\adc_interface.vhd'/linenumber/60
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SPI_Interface|SPI_SCLK_buf_inferred_clock which controls 25 sequential elements including SPI_Interface_0.SPI_REG[24:0]. This clock has no specified timing constraint which may adversely impact design performance. ||MARS_MB_rev1_top.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/136||spi_interface.vhd(78);liberoaction://cross_probe/hdl/file/'c:\users\johnk\onedrive\ncsr_demokritos\esa\test\mars_daq\firmware_mb_fpga\hdl\spi_interface.vhd'/linenumber/78
Implementation;Synthesis|| MT420 ||@W:Found inferred clock MARS_MB_rev1_top|Clk_USB with period 10.00ns. Please declare a user-defined clock on object "p:Clk_USB"||MARS_MB_rev1_top.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/286||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SPI_Interface|SPI_SCLK_buf_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:SPI_Interface_0.SPI_SCLK_buf"||MARS_MB_rev1_top.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/287||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Clock_Divider|clk_100Khz_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:Clock_Divider_0.clk_100Khz"||MARS_MB_rev1_top.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/288||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||MARS_MB_rev1_top.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/304||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||MARS_MB_rev1_top.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/306||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||MARS_MB_rev1_top.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\johnk\OneDrive\NCSR_Demokritos\ESA\Test\MARS_DAQ\Firmware_MB_FPGA\synthesis\MARS_MB_rev1_top.srr'/linenumber/323||null;null
Implementation;Compile;RootName:MARS_MB_rev1_top
Implementation;Compile||(null)||Please refer to the log file for details about 1 Info(s)||MARS_MB_rev1_top_compile_log.rpt;liberoaction://open_report/file/MARS_MB_rev1_top_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:MARS_MB_rev1_top
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||MARS_MB_rev1_top_placeroute_log.rpt;liberoaction://open_report/file/MARS_MB_rev1_top_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:MARS_MB_rev1_top
