# EECS 151/251A ASIC Project Specification: RISC-V Processor Design


- [Project Overview](overview.md) : Introduction, Project setup and Grading
- [Checkpoint 1](checkpoint1.md) :  ALU design and Pipeline diagram 
    - Oct 27 (Wednesday), Oct 29 (Friday), Nov 1 (Monday), 2021
- [Checkpoint 2](checkpoint2.md) : Fully functioning core
    - Nov 10 (Wednesday), Nov 12 (Friday), Nov 15 (Monday), 2021
- [Checkpoint 3](checkpoint3.md) : Cache
    - Nov 17 (Wednesday), Nov 19 (Friday), Nov 22 (Monday), 2021
- [Checkpoint 4](checkpoint4.md) : Synthesis, PAR & Power
    - Included in final checkoff
- [Final Deliverables](final.md): 
    - Checkoff: Dec 7, 2021
    - Report: Dec 12, 2021
# Resources:
[RISC-V Instruction Set Manual](https://riscv.org/technical/specifications/) (Volume 1, Unprivileged Spec)
