Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx1/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot add_4_bits_tb_behav xil_defaultlib.add_4_bits_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ci' [C:/Users/kahra/four_bit_adder/four_bit_adder.srcs/sim_1/new/add_4_bits_tb.v:40]
WARNING: [VRFC 10-3705] select index 3 into 'c' is out of bounds [C:/Users/kahra/four_bit_adder/four_bit_adder.srcs/sources_1/new/add_4_bits.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_3
Compiling module xil_defaultlib.add_4_bits
Compiling module xil_defaultlib.add_4_bits_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot add_4_bits_tb_behav
