
Pila_Tasmowa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec4c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000694  0800edf0  0800edf0  0000fdf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f484  0800f484  000111ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800f484  0800f484  00010484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f48c  0800f48c  000111ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f48c  0800f48c  0001048c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f490  0800f490  00010490  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800f494  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004970  200001ec  0800f680  000111ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004b5c  0800f680  00011b5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cddf  00000000  00000000  0001121c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004598  00000000  00000000  0002dffb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c8  00000000  00000000  00032598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001347  00000000  00000000  00033e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c4cc  00000000  00000000  000351a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f1f0  00000000  00000000  00051673  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a90ac  00000000  00000000  00070863  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011990f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c14  00000000  00000000  00119954  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00121568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800edd4 	.word	0x0800edd4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800edd4 	.word	0x0800edd4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <LCD_Set_Cursor>:
#include "UART_LCD.h"
#include <stdlib.h>
#include <stdio.h>

void LCD_Set_Cursor(uint8_t x, uint8_t y)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	460a      	mov	r2, r1
 800103a:	71fb      	strb	r3, [r7, #7]
 800103c:	4613      	mov	r3, r2
 800103e:	71bb      	strb	r3, [r7, #6]
	x--;
 8001040:	79fb      	ldrb	r3, [r7, #7]
 8001042:	3b01      	subs	r3, #1
 8001044:	71fb      	strb	r3, [r7, #7]
	y--;
 8001046:	79bb      	ldrb	r3, [r7, #6]
 8001048:	3b01      	subs	r3, #1
 800104a:	71bb      	strb	r3, [r7, #6]
	if (x > 15 || x <0)
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	2b0f      	cmp	r3, #15
 8001050:	d901      	bls.n	8001056 <LCD_Set_Cursor+0x26>
		{
			x = 15;
 8001052:	230f      	movs	r3, #15
 8001054:	71fb      	strb	r3, [r7, #7]
		}
	if (y > 1 || y < 0)
 8001056:	79bb      	ldrb	r3, [r7, #6]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d901      	bls.n	8001060 <LCD_Set_Cursor+0x30>
		{
			y = 1;
 800105c:	2301      	movs	r3, #1
 800105e:	71bb      	strb	r3, [r7, #6]
		}

	uint8_t CursorPosition = 128 + y*64 + x; //Change the position (128) of the cursor to (y) row (1,2), position x (1-16)
 8001060:	79bb      	ldrb	r3, [r7, #6]
 8001062:	3302      	adds	r3, #2
 8001064:	b2db      	uxtb	r3, r3
 8001066:	019b      	lsls	r3, r3, #6
 8001068:	b2da      	uxtb	r2, r3
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4413      	add	r3, r2
 800106e:	b2db      	uxtb	r3, r3
 8001070:	73fb      	strb	r3, [r7, #15]
	uint8_t Command = COMMAND;
 8001072:	23fe      	movs	r3, #254	@ 0xfe
 8001074:	73bb      	strb	r3, [r7, #14]
	HAL_UART_Transmit(&huart2, &Command, 1, UART_TIMEOUT);
 8001076:	f107 010e 	add.w	r1, r7, #14
 800107a:	2364      	movs	r3, #100	@ 0x64
 800107c:	2201      	movs	r2, #1
 800107e:	4807      	ldr	r0, [pc, #28]	@ (800109c <LCD_Set_Cursor+0x6c>)
 8001080:	f005 fabe 	bl	8006600 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &CursorPosition, 1, UART_TIMEOUT);
 8001084:	f107 010f 	add.w	r1, r7, #15
 8001088:	2364      	movs	r3, #100	@ 0x64
 800108a:	2201      	movs	r2, #1
 800108c:	4803      	ldr	r0, [pc, #12]	@ (800109c <LCD_Set_Cursor+0x6c>)
 800108e:	f005 fab7 	bl	8006600 <HAL_UART_Transmit>
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000ad4 	.word	0x20000ad4

080010a0 <LCD_Write>:

void LCD_Write(const uint8_t *pData, uint8_t Size)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&huart2, pData, Size, UART_TIMEOUT);
 80010ac:	78fb      	ldrb	r3, [r7, #3]
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	2364      	movs	r3, #100	@ 0x64
 80010b2:	6879      	ldr	r1, [r7, #4]
 80010b4:	4803      	ldr	r0, [pc, #12]	@ (80010c4 <LCD_Write+0x24>)
 80010b6:	f005 faa3 	bl	8006600 <HAL_UART_Transmit>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000ad4 	.word	0x20000ad4

080010c8 <LCD_Setting>:

void LCD_Setting(uint8_t Data)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
	uint8_t SettingMode = SETTING_MODE;
 80010d2:	237c      	movs	r3, #124	@ 0x7c
 80010d4:	72fb      	strb	r3, [r7, #11]
	uint8_t *pData = &Data;
 80010d6:	1dfb      	adds	r3, r7, #7
 80010d8:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, &SettingMode, 1, UART_TIMEOUT);
 80010da:	f107 010b 	add.w	r1, r7, #11
 80010de:	2364      	movs	r3, #100	@ 0x64
 80010e0:	2201      	movs	r2, #1
 80010e2:	4806      	ldr	r0, [pc, #24]	@ (80010fc <LCD_Setting+0x34>)
 80010e4:	f005 fa8c 	bl	8006600 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, pData, 1, UART_TIMEOUT);
 80010e8:	2364      	movs	r3, #100	@ 0x64
 80010ea:	2201      	movs	r2, #1
 80010ec:	68f9      	ldr	r1, [r7, #12]
 80010ee:	4803      	ldr	r0, [pc, #12]	@ (80010fc <LCD_Setting+0x34>)
 80010f0:	f005 fa86 	bl	8006600 <HAL_UART_Transmit>
}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000ad4 	.word	0x20000ad4

08001100 <LCD_SetRGB>:

void LCD_SetRGB(uint8_t r, uint8_t g, uint8_t b)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b086      	sub	sp, #24
 8001104:	af00      	add	r7, sp, #0
 8001106:	4603      	mov	r3, r0
 8001108:	71fb      	strb	r3, [r7, #7]
 800110a:	460b      	mov	r3, r1
 800110c:	71bb      	strb	r3, [r7, #6]
 800110e:	4613      	mov	r3, r2
 8001110:	717b      	strb	r3, [r7, #5]
	uint8_t SettingMode = SETTING_MODE;
 8001112:	237c      	movs	r3, #124	@ 0x7c
 8001114:	72fb      	strb	r3, [r7, #11]
	if (r > 29) r = 29;
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b1d      	cmp	r3, #29
 800111a:	d901      	bls.n	8001120 <LCD_SetRGB+0x20>
 800111c:	231d      	movs	r3, #29
 800111e:	71fb      	strb	r3, [r7, #7]
	if (g > 29) g = 29;
 8001120:	79bb      	ldrb	r3, [r7, #6]
 8001122:	2b1d      	cmp	r3, #29
 8001124:	d901      	bls.n	800112a <LCD_SetRGB+0x2a>
 8001126:	231d      	movs	r3, #29
 8001128:	71bb      	strb	r3, [r7, #6]
	if (b > 29) b = 29;
 800112a:	797b      	ldrb	r3, [r7, #5]
 800112c:	2b1d      	cmp	r3, #29
 800112e:	d901      	bls.n	8001134 <LCD_SetRGB+0x34>
 8001130:	231d      	movs	r3, #29
 8001132:	717b      	strb	r3, [r7, #5]
	r = RGB_RED + r;
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	3b80      	subs	r3, #128	@ 0x80
 8001138:	b2db      	uxtb	r3, r3
 800113a:	71fb      	strb	r3, [r7, #7]
	g = RGB_GREEN + g;
 800113c:	79bb      	ldrb	r3, [r7, #6]
 800113e:	3b62      	subs	r3, #98	@ 0x62
 8001140:	b2db      	uxtb	r3, r3
 8001142:	71bb      	strb	r3, [r7, #6]
	b = RGB_BLUE + b;
 8001144:	797b      	ldrb	r3, [r7, #5]
 8001146:	3b44      	subs	r3, #68	@ 0x44
 8001148:	b2db      	uxtb	r3, r3
 800114a:	717b      	strb	r3, [r7, #5]
	uint8_t *pR = &r;
 800114c:	1dfb      	adds	r3, r7, #7
 800114e:	617b      	str	r3, [r7, #20]
	uint8_t *pG = &g;
 8001150:	1dbb      	adds	r3, r7, #6
 8001152:	613b      	str	r3, [r7, #16]
	uint8_t *pB = &b;
 8001154:	1d7b      	adds	r3, r7, #5
 8001156:	60fb      	str	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, &SettingMode, 1, UART_TIMEOUT);
 8001158:	f107 010b 	add.w	r1, r7, #11
 800115c:	2364      	movs	r3, #100	@ 0x64
 800115e:	2201      	movs	r2, #1
 8001160:	4813      	ldr	r0, [pc, #76]	@ (80011b0 <LCD_SetRGB+0xb0>)
 8001162:	f005 fa4d 	bl	8006600 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, pR, 1, UART_TIMEOUT);
 8001166:	2364      	movs	r3, #100	@ 0x64
 8001168:	2201      	movs	r2, #1
 800116a:	6979      	ldr	r1, [r7, #20]
 800116c:	4810      	ldr	r0, [pc, #64]	@ (80011b0 <LCD_SetRGB+0xb0>)
 800116e:	f005 fa47 	bl	8006600 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, &SettingMode, 1, UART_TIMEOUT);
 8001172:	f107 010b 	add.w	r1, r7, #11
 8001176:	2364      	movs	r3, #100	@ 0x64
 8001178:	2201      	movs	r2, #1
 800117a:	480d      	ldr	r0, [pc, #52]	@ (80011b0 <LCD_SetRGB+0xb0>)
 800117c:	f005 fa40 	bl	8006600 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, pG, 1, UART_TIMEOUT);
 8001180:	2364      	movs	r3, #100	@ 0x64
 8001182:	2201      	movs	r2, #1
 8001184:	6939      	ldr	r1, [r7, #16]
 8001186:	480a      	ldr	r0, [pc, #40]	@ (80011b0 <LCD_SetRGB+0xb0>)
 8001188:	f005 fa3a 	bl	8006600 <HAL_UART_Transmit>

	HAL_UART_Transmit(&huart2, &SettingMode, 1, UART_TIMEOUT);
 800118c:	f107 010b 	add.w	r1, r7, #11
 8001190:	2364      	movs	r3, #100	@ 0x64
 8001192:	2201      	movs	r2, #1
 8001194:	4806      	ldr	r0, [pc, #24]	@ (80011b0 <LCD_SetRGB+0xb0>)
 8001196:	f005 fa33 	bl	8006600 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, pB, 1, UART_TIMEOUT);
 800119a:	2364      	movs	r3, #100	@ 0x64
 800119c:	2201      	movs	r2, #1
 800119e:	68f9      	ldr	r1, [r7, #12]
 80011a0:	4803      	ldr	r0, [pc, #12]	@ (80011b0 <LCD_SetRGB+0xb0>)
 80011a2:	f005 fa2d 	bl	8006600 <HAL_UART_Transmit>
}
 80011a6:	bf00      	nop
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20000ad4 	.word	0x20000ad4

080011b4 <LCD_SetContrast>:

void LCD_SetContrast (uint8_t Contrast)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	4603      	mov	r3, r0
 80011bc:	71fb      	strb	r3, [r7, #7]
	  LCD_Setting(CONTRAST);
 80011be:	2018      	movs	r0, #24
 80011c0:	f7ff ff82 	bl	80010c8 <LCD_Setting>
	  LCD_Write(&Contrast, 1);
 80011c4:	1dfb      	adds	r3, r7, #7
 80011c6:	2101      	movs	r1, #1
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff69 	bl	80010a0 <LCD_Write>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
	...

080011d8 <LCD_Init>:

void LCD_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LCD_Reset_GPIO_Port, LCD_Reset_Pin, 0);
	//HAL_Delay(500);
	//HAL_GPIO_WritePin(LCD_Reset_GPIO_Port, LCD_Reset_Pin, 1);
	HAL_Delay(1000);
 80011dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011e0:	f002 f962 	bl	80034a8 <HAL_Delay>
	LCD_Setting(BAUD8);			//Set BAUD rate to 115200 b/s
 80011e4:	2012      	movs	r0, #18
 80011e6:	f7ff ff6f 	bl	80010c8 <LCD_Setting>
	HAL_Delay(100);
 80011ea:	2064      	movs	r0, #100	@ 0x64
 80011ec:	f002 f95c 	bl	80034a8 <HAL_Delay>
	HAL_UART_DeInit(&huart2);
 80011f0:	480c      	ldr	r0, [pc, #48]	@ (8001224 <LCD_Init+0x4c>)
 80011f2:	f005 f9d3 	bl	800659c <HAL_UART_DeInit>
	huart2.Init.BaudRate = 115200;
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <LCD_Init+0x4c>)
 80011f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011fc:	605a      	str	r2, [r3, #4]
	HAL_UART_Init(&huart2);
 80011fe:	4809      	ldr	r0, [pc, #36]	@ (8001224 <LCD_Init+0x4c>)
 8001200:	f005 f97c 	bl	80064fc <HAL_UART_Init>
	LCD_Setting(CLR_DISP);		//Clear Display
 8001204:	202d      	movs	r0, #45	@ 0x2d
 8001206:	f7ff ff5f 	bl	80010c8 <LCD_Setting>
	LCD_Setting(SYS_MSG_OFF);		//Disable system messages
 800120a:	202f      	movs	r0, #47	@ 0x2f
 800120c:	f7ff ff5c 	bl	80010c8 <LCD_Setting>
	LCD_SetContrast(0);			//Set contrast to max
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff ffcf 	bl	80011b4 <LCD_SetContrast>
	LCD_SetRGB(29, 29, 29);		//Set backlight RGB to white (values 0-29)
 8001216:	221d      	movs	r2, #29
 8001218:	211d      	movs	r1, #29
 800121a:	201d      	movs	r0, #29
 800121c:	f7ff ff70 	bl	8001100 <LCD_SetRGB>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000ad4 	.word	0x20000ad4

08001228 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800122e:	463b      	mov	r3, r7
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800123a:	4b21      	ldr	r3, [pc, #132]	@ (80012c0 <MX_ADC1_Init+0x98>)
 800123c:	4a21      	ldr	r2, [pc, #132]	@ (80012c4 <MX_ADC1_Init+0x9c>)
 800123e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001240:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <MX_ADC1_Init+0x98>)
 8001242:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001246:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001248:	4b1d      	ldr	r3, [pc, #116]	@ (80012c0 <MX_ADC1_Init+0x98>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800124e:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <MX_ADC1_Init+0x98>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001254:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <MX_ADC1_Init+0x98>)
 8001256:	2200      	movs	r2, #0
 8001258:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800125a:	4b19      	ldr	r3, [pc, #100]	@ (80012c0 <MX_ADC1_Init+0x98>)
 800125c:	2200      	movs	r2, #0
 800125e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <MX_ADC1_Init+0x98>)
 8001264:	2200      	movs	r2, #0
 8001266:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001268:	4b15      	ldr	r3, [pc, #84]	@ (80012c0 <MX_ADC1_Init+0x98>)
 800126a:	4a17      	ldr	r2, [pc, #92]	@ (80012c8 <MX_ADC1_Init+0xa0>)
 800126c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800126e:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <MX_ADC1_Init+0x98>)
 8001270:	2200      	movs	r2, #0
 8001272:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001274:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <MX_ADC1_Init+0x98>)
 8001276:	2201      	movs	r2, #1
 8001278:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800127a:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <MX_ADC1_Init+0x98>)
 800127c:	2200      	movs	r2, #0
 800127e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001282:	4b0f      	ldr	r3, [pc, #60]	@ (80012c0 <MX_ADC1_Init+0x98>)
 8001284:	2201      	movs	r2, #1
 8001286:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001288:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <MX_ADC1_Init+0x98>)
 800128a:	f002 f931 	bl	80034f0 <HAL_ADC_Init>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001294:	f001 fe28 	bl	8002ee8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001298:	2300      	movs	r3, #0
 800129a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800129c:	2301      	movs	r3, #1
 800129e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	4619      	mov	r1, r3
 80012a8:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <MX_ADC1_Init+0x98>)
 80012aa:	f002 f965 	bl	8003578 <HAL_ADC_ConfigChannel>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80012b4:	f001 fe18 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	3710      	adds	r7, #16
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000208 	.word	0x20000208
 80012c4:	40012000 	.word	0x40012000
 80012c8:	0f000001 	.word	0x0f000001

080012cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b08a      	sub	sp, #40	@ 0x28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a17      	ldr	r2, [pc, #92]	@ (8001348 <HAL_ADC_MspInit+0x7c>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d127      	bne.n	800133e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012ee:	2300      	movs	r3, #0
 80012f0:	613b      	str	r3, [r7, #16]
 80012f2:	4b16      	ldr	r3, [pc, #88]	@ (800134c <HAL_ADC_MspInit+0x80>)
 80012f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f6:	4a15      	ldr	r2, [pc, #84]	@ (800134c <HAL_ADC_MspInit+0x80>)
 80012f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012fe:	4b13      	ldr	r3, [pc, #76]	@ (800134c <HAL_ADC_MspInit+0x80>)
 8001300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001306:	613b      	str	r3, [r7, #16]
 8001308:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b0f      	ldr	r3, [pc, #60]	@ (800134c <HAL_ADC_MspInit+0x80>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	4a0e      	ldr	r2, [pc, #56]	@ (800134c <HAL_ADC_MspInit+0x80>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6313      	str	r3, [r2, #48]	@ 0x30
 800131a:	4b0c      	ldr	r3, [pc, #48]	@ (800134c <HAL_ADC_MspInit+0x80>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001326:	2301      	movs	r3, #1
 8001328:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800132a:	2303      	movs	r3, #3
 800132c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132e:	2300      	movs	r3, #0
 8001330:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001332:	f107 0314 	add.w	r3, r7, #20
 8001336:	4619      	mov	r1, r3
 8001338:	4805      	ldr	r0, [pc, #20]	@ (8001350 <HAL_ADC_MspInit+0x84>)
 800133a:	f002 ff65 	bl	8004208 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800133e:	bf00      	nop
 8001340:	3728      	adds	r7, #40	@ 0x28
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40012000 	.word	0x40012000
 800134c:	40023800 	.word	0x40023800
 8001350:	40020000 	.word	0x40020000

08001354 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b082      	sub	sp, #8
 8001358:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	607b      	str	r3, [r7, #4]
 800135e:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <MX_DMA_Init+0x3c>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a0b      	ldr	r2, [pc, #44]	@ (8001390 <MX_DMA_Init+0x3c>)
 8001364:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <MX_DMA_Init+0x3c>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001372:	607b      	str	r3, [r7, #4]
 8001374:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	2105      	movs	r1, #5
 800137a:	2011      	movs	r0, #17
 800137c:	f002 fbd2 	bl	8003b24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001380:	2011      	movs	r0, #17
 8001382:	f002 fbeb 	bl	8003b5c <HAL_NVIC_EnableIRQ>

}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40023800 	.word	0x40023800

08001394 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4a07      	ldr	r2, [pc, #28]	@ (80013c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80013a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	4a06      	ldr	r2, [pc, #24]	@ (80013c4 <vApplicationGetIdleTaskMemory+0x30>)
 80013aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2280      	movs	r2, #128	@ 0x80
 80013b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013b2:	bf00      	nop
 80013b4:	3714      	adds	r7, #20
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	200002f4 	.word	0x200002f4
 80013c4:	20000394 	.word	0x20000394

080013c8 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	4a07      	ldr	r2, [pc, #28]	@ (80013f4 <vApplicationGetTimerTaskMemory+0x2c>)
 80013d8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	4a06      	ldr	r2, [pc, #24]	@ (80013f8 <vApplicationGetTimerTaskMemory+0x30>)
 80013de:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013e6:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	20000594 	.word	0x20000594
 80013f8:	20000634 	.word	0x20000634

080013fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80013fc:	b5b0      	push	{r4, r5, r7, lr}
 80013fe:	b0c0      	sub	sp, #256	@ 0x100
 8001400:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of InOutSem */
  osSemaphoreDef(InOutSem);
 8001402:	2300      	movs	r3, #0
 8001404:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001408:	2300      	movs	r3, #0
 800140a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  InOutSemHandle = osSemaphoreCreate(osSemaphore(InOutSem), 1);
 800140e:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 8001412:	2101      	movs	r1, #1
 8001414:	4618      	mov	r0, r3
 8001416:	f005 fdf5 	bl	8007004 <osSemaphoreCreate>
 800141a:	4603      	mov	r3, r0
 800141c:	4a8d      	ldr	r2, [pc, #564]	@ (8001654 <MX_FREERTOS_Init+0x258>)
 800141e:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of OTimer1 */
  osTimerDef(OTimer1, OTimer1Callback);
 8001420:	4b8d      	ldr	r3, [pc, #564]	@ (8001658 <MX_FREERTOS_Init+0x25c>)
 8001422:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001426:	2300      	movs	r3, #0
 8001428:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  OTimer1Handle = osTimerCreate(osTimer(OTimer1), osTimerOnce, NULL);
 800142c:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8001430:	2200      	movs	r2, #0
 8001432:	2100      	movs	r1, #0
 8001434:	4618      	mov	r0, r3
 8001436:	f005 fd31 	bl	8006e9c <osTimerCreate>
 800143a:	4603      	mov	r3, r0
 800143c:	4a87      	ldr	r2, [pc, #540]	@ (800165c <MX_FREERTOS_Init+0x260>)
 800143e:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer2 */
  osTimerDef(OTimer2, OTimer2Callback);
 8001440:	4b87      	ldr	r3, [pc, #540]	@ (8001660 <MX_FREERTOS_Init+0x264>)
 8001442:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001446:	2300      	movs	r3, #0
 8001448:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  OTimer2Handle = osTimerCreate(osTimer(OTimer2), osTimerOnce, NULL);
 800144c:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 8001450:	2200      	movs	r2, #0
 8001452:	2100      	movs	r1, #0
 8001454:	4618      	mov	r0, r3
 8001456:	f005 fd21 	bl	8006e9c <osTimerCreate>
 800145a:	4603      	mov	r3, r0
 800145c:	4a81      	ldr	r2, [pc, #516]	@ (8001664 <MX_FREERTOS_Init+0x268>)
 800145e:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer3 */
  osTimerDef(OTimer3, OTimer3Callback);
 8001460:	4b81      	ldr	r3, [pc, #516]	@ (8001668 <MX_FREERTOS_Init+0x26c>)
 8001462:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  OTimer3Handle = osTimerCreate(osTimer(OTimer3), osTimerOnce, NULL);
 800146c:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001470:	2200      	movs	r2, #0
 8001472:	2100      	movs	r1, #0
 8001474:	4618      	mov	r0, r3
 8001476:	f005 fd11 	bl	8006e9c <osTimerCreate>
 800147a:	4603      	mov	r3, r0
 800147c:	4a7b      	ldr	r2, [pc, #492]	@ (800166c <MX_FREERTOS_Init+0x270>)
 800147e:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer4 */
  osTimerDef(OTimer4, OTimer4Callback);
 8001480:	4b7b      	ldr	r3, [pc, #492]	@ (8001670 <MX_FREERTOS_Init+0x274>)
 8001482:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001486:	2300      	movs	r3, #0
 8001488:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  OTimer4Handle = osTimerCreate(osTimer(OTimer4), osTimerOnce, NULL);
 800148c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001490:	2200      	movs	r2, #0
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f005 fd01 	bl	8006e9c <osTimerCreate>
 800149a:	4603      	mov	r3, r0
 800149c:	4a75      	ldr	r2, [pc, #468]	@ (8001674 <MX_FREERTOS_Init+0x278>)
 800149e:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer5 */
  osTimerDef(OTimer5, OTimer5Callback);
 80014a0:	4b75      	ldr	r3, [pc, #468]	@ (8001678 <MX_FREERTOS_Init+0x27c>)
 80014a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80014a6:	2300      	movs	r3, #0
 80014a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  OTimer5Handle = osTimerCreate(osTimer(OTimer5), osTimerOnce, NULL);
 80014ac:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80014b0:	2200      	movs	r2, #0
 80014b2:	2100      	movs	r1, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f005 fcf1 	bl	8006e9c <osTimerCreate>
 80014ba:	4603      	mov	r3, r0
 80014bc:	4a6f      	ldr	r2, [pc, #444]	@ (800167c <MX_FREERTOS_Init+0x280>)
 80014be:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer6 */
  osTimerDef(OTimer6, OTimer6Callback);
 80014c0:	4b6f      	ldr	r3, [pc, #444]	@ (8001680 <MX_FREERTOS_Init+0x284>)
 80014c2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80014c6:	2300      	movs	r3, #0
 80014c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  OTimer6Handle = osTimerCreate(osTimer(OTimer6), osTimerOnce, NULL);
 80014cc:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80014d0:	2200      	movs	r2, #0
 80014d2:	2100      	movs	r1, #0
 80014d4:	4618      	mov	r0, r3
 80014d6:	f005 fce1 	bl	8006e9c <osTimerCreate>
 80014da:	4603      	mov	r3, r0
 80014dc:	4a69      	ldr	r2, [pc, #420]	@ (8001684 <MX_FREERTOS_Init+0x288>)
 80014de:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer7 */
  osTimerDef(OTimer7, OTimer7Callback);
 80014e0:	4b69      	ldr	r3, [pc, #420]	@ (8001688 <MX_FREERTOS_Init+0x28c>)
 80014e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80014e6:	2300      	movs	r3, #0
 80014e8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  OTimer7Handle = osTimerCreate(osTimer(OTimer7), osTimerOnce, NULL);
 80014ec:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80014f0:	2200      	movs	r2, #0
 80014f2:	2100      	movs	r1, #0
 80014f4:	4618      	mov	r0, r3
 80014f6:	f005 fcd1 	bl	8006e9c <osTimerCreate>
 80014fa:	4603      	mov	r3, r0
 80014fc:	4a63      	ldr	r2, [pc, #396]	@ (800168c <MX_FREERTOS_Init+0x290>)
 80014fe:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer8 */
  osTimerDef(OTimer8, OTimer8Callback);
 8001500:	4b63      	ldr	r3, [pc, #396]	@ (8001690 <MX_FREERTOS_Init+0x294>)
 8001502:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001506:	2300      	movs	r3, #0
 8001508:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  OTimer8Handle = osTimerCreate(osTimer(OTimer8), osTimerOnce, NULL);
 800150c:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 8001510:	2200      	movs	r2, #0
 8001512:	2100      	movs	r1, #0
 8001514:	4618      	mov	r0, r3
 8001516:	f005 fcc1 	bl	8006e9c <osTimerCreate>
 800151a:	4603      	mov	r3, r0
 800151c:	4a5d      	ldr	r2, [pc, #372]	@ (8001694 <MX_FREERTOS_Init+0x298>)
 800151e:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer9 */
  osTimerDef(OTimer9, OTimer9Callback);
 8001520:	4b5d      	ldr	r3, [pc, #372]	@ (8001698 <MX_FREERTOS_Init+0x29c>)
 8001522:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001526:	2300      	movs	r3, #0
 8001528:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  OTimer9Handle = osTimerCreate(osTimer(OTimer9), osTimerOnce, NULL);
 800152c:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 8001530:	2200      	movs	r2, #0
 8001532:	2100      	movs	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f005 fcb1 	bl	8006e9c <osTimerCreate>
 800153a:	4603      	mov	r3, r0
 800153c:	4a57      	ldr	r2, [pc, #348]	@ (800169c <MX_FREERTOS_Init+0x2a0>)
 800153e:	6013      	str	r3, [r2, #0]

  /* definition and creation of OTimer10 */
  osTimerDef(OTimer10, OTimer10Callback);
 8001540:	4b57      	ldr	r3, [pc, #348]	@ (80016a0 <MX_FREERTOS_Init+0x2a4>)
 8001542:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001546:	2300      	movs	r3, #0
 8001548:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  OTimer10Handle = osTimerCreate(osTimer(OTimer10), osTimerOnce, NULL);
 800154c:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 8001550:	2200      	movs	r2, #0
 8001552:	2100      	movs	r1, #0
 8001554:	4618      	mov	r0, r3
 8001556:	f005 fca1 	bl	8006e9c <osTimerCreate>
 800155a:	4603      	mov	r3, r0
 800155c:	4a51      	ldr	r2, [pc, #324]	@ (80016a4 <MX_FREERTOS_Init+0x2a8>)
 800155e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Input */
  osThreadDef(Input, StartInput, osPriorityRealtime, 0, 128);
 8001560:	4b51      	ldr	r3, [pc, #324]	@ (80016a8 <MX_FREERTOS_Init+0x2ac>)
 8001562:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 8001566:	461d      	mov	r5, r3
 8001568:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800156a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800156c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001570:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  InputHandle = osThreadCreate(osThread(Input), NULL);
 8001574:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8001578:	2100      	movs	r1, #0
 800157a:	4618      	mov	r0, r3
 800157c:	f005 fc2d 	bl	8006dda <osThreadCreate>
 8001580:	4603      	mov	r3, r0
 8001582:	4a4a      	ldr	r2, [pc, #296]	@ (80016ac <MX_FREERTOS_Init+0x2b0>)
 8001584:	6013      	str	r3, [r2, #0]

  /* definition and creation of Compute */
  osThreadDef(Compute, StartCompute, osPriorityNormal, 0, 128);
 8001586:	4b4a      	ldr	r3, [pc, #296]	@ (80016b0 <MX_FREERTOS_Init+0x2b4>)
 8001588:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 800158c:	461d      	mov	r5, r3
 800158e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001590:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001592:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001596:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ComputeHandle = osThreadCreate(osThread(Compute), NULL);
 800159a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f005 fc1a 	bl	8006dda <osThreadCreate>
 80015a6:	4603      	mov	r3, r0
 80015a8:	4a42      	ldr	r2, [pc, #264]	@ (80016b4 <MX_FREERTOS_Init+0x2b8>)
 80015aa:	6013      	str	r3, [r2, #0]

  /* definition and creation of Output */
  osThreadDef(Output, StartOutput, osPriorityNormal, 0, 128);
 80015ac:	4b42      	ldr	r3, [pc, #264]	@ (80016b8 <MX_FREERTOS_Init+0x2bc>)
 80015ae:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80015b2:	461d      	mov	r5, r3
 80015b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  OutputHandle = osThreadCreate(osThread(Output), NULL);
 80015c0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f005 fc07 	bl	8006dda <osThreadCreate>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4a3b      	ldr	r2, [pc, #236]	@ (80016bc <MX_FREERTOS_Init+0x2c0>)
 80015d0:	6013      	str	r3, [r2, #0]

  /* definition and creation of Auto */
  osThreadDef(Auto, StartAuto, osPriorityNormal, 0, 128);
 80015d2:	4b3b      	ldr	r3, [pc, #236]	@ (80016c0 <MX_FREERTOS_Init+0x2c4>)
 80015d4:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80015d8:	461d      	mov	r5, r3
 80015da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AutoHandle = osThreadCreate(osThread(Auto), NULL);
 80015e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80015ea:	2100      	movs	r1, #0
 80015ec:	4618      	mov	r0, r3
 80015ee:	f005 fbf4 	bl	8006dda <osThreadCreate>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4a33      	ldr	r2, [pc, #204]	@ (80016c4 <MX_FREERTOS_Init+0x2c8>)
 80015f6:	6013      	str	r3, [r2, #0]

  /* definition and creation of Manual */
  osThreadDef(Manual, StartManual, osPriorityNormal, 0, 128);
 80015f8:	4b33      	ldr	r3, [pc, #204]	@ (80016c8 <MX_FREERTOS_Init+0x2cc>)
 80015fa:	f107 041c 	add.w	r4, r7, #28
 80015fe:	461d      	mov	r5, r3
 8001600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001604:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001608:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ManualHandle = osThreadCreate(osThread(Manual), NULL);
 800160c:	f107 031c 	add.w	r3, r7, #28
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f005 fbe1 	bl	8006dda <osThreadCreate>
 8001618:	4603      	mov	r3, r0
 800161a:	4a2c      	ldr	r2, [pc, #176]	@ (80016cc <MX_FREERTOS_Init+0x2d0>)
 800161c:	6013      	str	r3, [r2, #0]

  /* definition and creation of LCDUpdate */
  osThreadDef(LCDUpdate, StartLCDUpdate, osPriorityNormal, 0, 128);
 800161e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001622:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001626:	4a2a      	ldr	r2, [pc, #168]	@ (80016d0 <MX_FREERTOS_Init+0x2d4>)
 8001628:	461c      	mov	r4, r3
 800162a:	4615      	mov	r5, r2
 800162c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800162e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001630:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001634:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LCDUpdateHandle = osThreadCreate(osThread(LCDUpdate), NULL);
 8001638:	463b      	mov	r3, r7
 800163a:	2100      	movs	r1, #0
 800163c:	4618      	mov	r0, r3
 800163e:	f005 fbcc 	bl	8006dda <osThreadCreate>
 8001642:	4603      	mov	r3, r0
 8001644:	4a23      	ldr	r2, [pc, #140]	@ (80016d4 <MX_FREERTOS_Init+0x2d8>)
 8001646:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001648:	bf00      	nop
 800164a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800164e:	46bd      	mov	sp, r7
 8001650:	bdb0      	pop	{r4, r5, r7, pc}
 8001652:	bf00      	nop
 8001654:	200002f0 	.word	0x200002f0
 8001658:	080025cd 	.word	0x080025cd
 800165c:	200002c8 	.word	0x200002c8
 8001660:	080025f5 	.word	0x080025f5
 8001664:	200002cc 	.word	0x200002cc
 8001668:	08002649 	.word	0x08002649
 800166c:	200002d0 	.word	0x200002d0
 8001670:	08002705 	.word	0x08002705
 8001674:	200002d4 	.word	0x200002d4
 8001678:	08002741 	.word	0x08002741
 800167c:	200002d8 	.word	0x200002d8
 8001680:	0800277d 	.word	0x0800277d
 8001684:	200002dc 	.word	0x200002dc
 8001688:	080027b9 	.word	0x080027b9
 800168c:	200002e0 	.word	0x200002e0
 8001690:	080027e1 	.word	0x080027e1
 8001694:	200002e4 	.word	0x200002e4
 8001698:	08002809 	.word	0x08002809
 800169c:	200002e8 	.word	0x200002e8
 80016a0:	08002845 	.word	0x08002845
 80016a4:	200002ec 	.word	0x200002ec
 80016a8:	0800edf8 	.word	0x0800edf8
 80016ac:	200002b0 	.word	0x200002b0
 80016b0:	0800ee1c 	.word	0x0800ee1c
 80016b4:	200002b4 	.word	0x200002b4
 80016b8:	0800ee40 	.word	0x0800ee40
 80016bc:	200002b8 	.word	0x200002b8
 80016c0:	0800ee64 	.word	0x0800ee64
 80016c4:	200002bc 	.word	0x200002bc
 80016c8:	0800ee88 	.word	0x0800ee88
 80016cc:	200002c0 	.word	0x200002c0
 80016d0:	0800eeb0 	.word	0x0800eeb0
 80016d4:	200002c4 	.word	0x200002c4

080016d8 <StartInput>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartInput */
void StartInput(void const * argument)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b084      	sub	sp, #16
 80016dc:	af02      	add	r7, sp, #8
 80016de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInput */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(InOutSemHandle, 1000);
 80016e0:	4b2b      	ldr	r3, [pc, #172]	@ (8001790 <StartInput+0xb8>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016e8:	4618      	mov	r0, r3
 80016ea:	f005 fcbd 	bl	8007068 <osSemaphoreWait>
	  HAL_I2C_Master_Receive(&hi2c1, INPUT_MODULE_ADDR_1, Input_1, 2, 10);
 80016ee:	230a      	movs	r3, #10
 80016f0:	9300      	str	r3, [sp, #0]
 80016f2:	2302      	movs	r3, #2
 80016f4:	4a27      	ldr	r2, [pc, #156]	@ (8001794 <StartInput+0xbc>)
 80016f6:	2141      	movs	r1, #65	@ 0x41
 80016f8:	4827      	ldr	r0, [pc, #156]	@ (8001798 <StartInput+0xc0>)
 80016fa:	f003 fa49 	bl	8004b90 <HAL_I2C_Master_Receive>
	  HAL_I2C_Master_Receive(&hi2c1, INPUT_MODULE_ADDR_2, Input_2, 2, 10);
 80016fe:	230a      	movs	r3, #10
 8001700:	9300      	str	r3, [sp, #0]
 8001702:	2302      	movs	r3, #2
 8001704:	4a25      	ldr	r2, [pc, #148]	@ (800179c <StartInput+0xc4>)
 8001706:	2143      	movs	r1, #67	@ 0x43
 8001708:	4823      	ldr	r0, [pc, #140]	@ (8001798 <StartInput+0xc0>)
 800170a:	f003 fa41 	bl	8004b90 <HAL_I2C_Master_Receive>
	  HAL_I2C_Master_Receive(&hi2c1, INPUT_MODULE_ADDR_3, Input_3, 2, 10);
 800170e:	230a      	movs	r3, #10
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2302      	movs	r3, #2
 8001714:	4a22      	ldr	r2, [pc, #136]	@ (80017a0 <StartInput+0xc8>)
 8001716:	2145      	movs	r1, #69	@ 0x45
 8001718:	481f      	ldr	r0, [pc, #124]	@ (8001798 <StartInput+0xc0>)
 800171a:	f003 fa39 	bl	8004b90 <HAL_I2C_Master_Receive>
	  HAL_I2C_Master_Receive(&hi2c1, INPUT_MODULE_ADDR_4, Input_4, 2, 10);
 800171e:	230a      	movs	r3, #10
 8001720:	9300      	str	r3, [sp, #0]
 8001722:	2302      	movs	r3, #2
 8001724:	4a1f      	ldr	r2, [pc, #124]	@ (80017a4 <StartInput+0xcc>)
 8001726:	2147      	movs	r1, #71	@ 0x47
 8001728:	481b      	ldr	r0, [pc, #108]	@ (8001798 <StartInput+0xc0>)
 800172a:	f003 fa31 	bl	8004b90 <HAL_I2C_Master_Receive>
	  Input_1_Sum = (Input_1[1]<<8) | Input_1[0];				//Combine 2 8bit registers to 1 16 bit for the ease of operation
 800172e:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <StartInput+0xbc>)
 8001730:	785b      	ldrb	r3, [r3, #1]
 8001732:	b21b      	sxth	r3, r3
 8001734:	021b      	lsls	r3, r3, #8
 8001736:	b21a      	sxth	r2, r3
 8001738:	4b16      	ldr	r3, [pc, #88]	@ (8001794 <StartInput+0xbc>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	b21b      	sxth	r3, r3
 800173e:	4313      	orrs	r3, r2
 8001740:	b21b      	sxth	r3, r3
 8001742:	b29a      	uxth	r2, r3
 8001744:	4b18      	ldr	r3, [pc, #96]	@ (80017a8 <StartInput+0xd0>)
 8001746:	801a      	strh	r2, [r3, #0]
	  Input_2_Sum = (Input_2[1]<<8) | Input_2[0];				//Combine 2 8bit registers to 1 16 bit for the ease of operation
 8001748:	4b14      	ldr	r3, [pc, #80]	@ (800179c <StartInput+0xc4>)
 800174a:	785b      	ldrb	r3, [r3, #1]
 800174c:	b21b      	sxth	r3, r3
 800174e:	021b      	lsls	r3, r3, #8
 8001750:	b21a      	sxth	r2, r3
 8001752:	4b12      	ldr	r3, [pc, #72]	@ (800179c <StartInput+0xc4>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	b21b      	sxth	r3, r3
 8001758:	4313      	orrs	r3, r2
 800175a:	b21b      	sxth	r3, r3
 800175c:	b29a      	uxth	r2, r3
 800175e:	4b13      	ldr	r3, [pc, #76]	@ (80017ac <StartInput+0xd4>)
 8001760:	801a      	strh	r2, [r3, #0]
	  Input_3_Sum = (Input_3[1]<<8) | Input_3[0];				//Combine 2 8bit registers to 1 16 bit for the ease of operation
 8001762:	4b0f      	ldr	r3, [pc, #60]	@ (80017a0 <StartInput+0xc8>)
 8001764:	785b      	ldrb	r3, [r3, #1]
 8001766:	b21b      	sxth	r3, r3
 8001768:	021b      	lsls	r3, r3, #8
 800176a:	b21a      	sxth	r2, r3
 800176c:	4b0c      	ldr	r3, [pc, #48]	@ (80017a0 <StartInput+0xc8>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	b21b      	sxth	r3, r3
 8001772:	4313      	orrs	r3, r2
 8001774:	b21b      	sxth	r3, r3
 8001776:	b29a      	uxth	r2, r3
 8001778:	4b0d      	ldr	r3, [pc, #52]	@ (80017b0 <StartInput+0xd8>)
 800177a:	801a      	strh	r2, [r3, #0]
	  osSemaphoreRelease(InOutSemHandle);
 800177c:	4b04      	ldr	r3, [pc, #16]	@ (8001790 <StartInput+0xb8>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4618      	mov	r0, r3
 8001782:	f005 fcbf 	bl	8007104 <osSemaphoreRelease>

	osDelay(OS_DELAY);
 8001786:	2014      	movs	r0, #20
 8001788:	f005 fb73 	bl	8006e72 <osDelay>
	  osSemaphoreWait(InOutSemHandle, 1000);
 800178c:	bf00      	nop
 800178e:	e7a7      	b.n	80016e0 <StartInput+0x8>
 8001790:	200002f0 	.word	0x200002f0
 8001794:	20000250 	.word	0x20000250
 8001798:	20000a34 	.word	0x20000a34
 800179c:	20000254 	.word	0x20000254
 80017a0:	20000258 	.word	0x20000258
 80017a4:	2000025c 	.word	0x2000025c
 80017a8:	2000025e 	.word	0x2000025e
 80017ac:	20000260 	.word	0x20000260
 80017b0:	20000262 	.word	0x20000262

080017b4 <StartCompute>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCompute */
void StartCompute(void const * argument)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCompute */
  /* Infinite loop */
  for(;;)
  {
	  if(IN_0_16_AUTO_MANUAL)
 80017bc:	4b11      	ldr	r3, [pc, #68]	@ (8001804 <StartCompute+0x50>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b21b      	sxth	r3, r3
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	db0d      	blt.n	80017e2 <StartCompute+0x2e>
	  	    {
	  	    	osThreadSuspend(ManualHandle);
 80017c6:	4b10      	ldr	r3, [pc, #64]	@ (8001808 <StartCompute+0x54>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f005 fcd0 	bl	8007170 <osThreadSuspend>
	  	    	osThreadResume(AutoHandle);
 80017d0:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <StartCompute+0x58>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f005 fcd7 	bl	8007188 <osThreadResume>
	  	    	BacklightColor = GREEN;
 80017da:	4b0d      	ldr	r3, [pc, #52]	@ (8001810 <StartCompute+0x5c>)
 80017dc:	2202      	movs	r2, #2
 80017de:	701a      	strb	r2, [r3, #0]
 80017e0:	e00c      	b.n	80017fc <StartCompute+0x48>
	  	    }
	  	    else
	  	    {
	  	    	osThreadSuspend(AutoHandle);
 80017e2:	4b0a      	ldr	r3, [pc, #40]	@ (800180c <StartCompute+0x58>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f005 fcc2 	bl	8007170 <osThreadSuspend>
	  	    	osThreadResume(ManualHandle);
 80017ec:	4b06      	ldr	r3, [pc, #24]	@ (8001808 <StartCompute+0x54>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	4618      	mov	r0, r3
 80017f2:	f005 fcc9 	bl	8007188 <osThreadResume>
	  	    	BacklightColor = WHITE;
 80017f6:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <StartCompute+0x5c>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	701a      	strb	r2, [r3, #0]
	  	    }
	  osDelay(OS_DELAY);
 80017fc:	2014      	movs	r0, #20
 80017fe:	f005 fb38 	bl	8006e72 <osDelay>
	  if(IN_0_16_AUTO_MANUAL)
 8001802:	e7db      	b.n	80017bc <StartCompute+0x8>
 8001804:	2000025e 	.word	0x2000025e
 8001808:	200002c0 	.word	0x200002c0
 800180c:	200002bc 	.word	0x200002bc
 8001810:	2000000b 	.word	0x2000000b

08001814 <StartOutput>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOutput */
void StartOutput(void const * argument)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af02      	add	r7, sp, #8
 800181a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOutput */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(InOutSemHandle, 1000);
 800181c:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <StartOutput+0x7c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001824:	4618      	mov	r0, r3
 8001826:	f005 fc1f 	bl	8007068 <osSemaphoreWait>
	  Output_2[1] = Output_2_Sum>>8;
 800182a:	4b1a      	ldr	r3, [pc, #104]	@ (8001894 <StartOutput+0x80>)
 800182c:	881b      	ldrh	r3, [r3, #0]
 800182e:	0a1b      	lsrs	r3, r3, #8
 8001830:	b29b      	uxth	r3, r3
 8001832:	b2da      	uxtb	r2, r3
 8001834:	4b18      	ldr	r3, [pc, #96]	@ (8001898 <StartOutput+0x84>)
 8001836:	705a      	strb	r2, [r3, #1]
	  Output_2[2] = Output_2_Sum & 0x00ff;
 8001838:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <StartOutput+0x80>)
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4b16      	ldr	r3, [pc, #88]	@ (8001898 <StartOutput+0x84>)
 8001840:	709a      	strb	r2, [r3, #2]
	  Output_1[1] = Output_1_Sum>>8;
 8001842:	4b16      	ldr	r3, [pc, #88]	@ (800189c <StartOutput+0x88>)
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	0a1b      	lsrs	r3, r3, #8
 8001848:	b29b      	uxth	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	4b14      	ldr	r3, [pc, #80]	@ (80018a0 <StartOutput+0x8c>)
 800184e:	705a      	strb	r2, [r3, #1]
	  Output_1[2] = Output_1_Sum & 0x00ff;
 8001850:	4b12      	ldr	r3, [pc, #72]	@ (800189c <StartOutput+0x88>)
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <StartOutput+0x8c>)
 8001858:	709a      	strb	r2, [r3, #2]
	  HAL_I2C_Master_Transmit(&hi2c1, OUTPUT_MODULE_ADDR_1, Output_1, 3, 10);
 800185a:	230a      	movs	r3, #10
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	2303      	movs	r3, #3
 8001860:	4a0f      	ldr	r2, [pc, #60]	@ (80018a0 <StartOutput+0x8c>)
 8001862:	2148      	movs	r1, #72	@ 0x48
 8001864:	480f      	ldr	r0, [pc, #60]	@ (80018a4 <StartOutput+0x90>)
 8001866:	f003 f895 	bl	8004994 <HAL_I2C_Master_Transmit>
	  HAL_I2C_Master_Transmit(&hi2c1, OUTPUT_MODULE_ADDR_2, Output_2, 3, 10);
 800186a:	230a      	movs	r3, #10
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	2303      	movs	r3, #3
 8001870:	4a09      	ldr	r2, [pc, #36]	@ (8001898 <StartOutput+0x84>)
 8001872:	2146      	movs	r1, #70	@ 0x46
 8001874:	480b      	ldr	r0, [pc, #44]	@ (80018a4 <StartOutput+0x90>)
 8001876:	f003 f88d 	bl	8004994 <HAL_I2C_Master_Transmit>
	  //UpdateLCDDisplay();
	  osSemaphoreRelease(InOutSemHandle);
 800187a:	4b05      	ldr	r3, [pc, #20]	@ (8001890 <StartOutput+0x7c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4618      	mov	r0, r3
 8001880:	f005 fc40 	bl	8007104 <osSemaphoreRelease>
	  osDelay(OS_DELAY);
 8001884:	2014      	movs	r0, #20
 8001886:	f005 faf4 	bl	8006e72 <osDelay>
	  osSemaphoreWait(InOutSemHandle, 1000);
 800188a:	bf00      	nop
 800188c:	e7c6      	b.n	800181c <StartOutput+0x8>
 800188e:	bf00      	nop
 8001890:	200002f0 	.word	0x200002f0
 8001894:	200002ac 	.word	0x200002ac
 8001898:	20000008 	.word	0x20000008
 800189c:	200002aa 	.word	0x200002aa
 80018a0:	20000004 	.word	0x20000004
 80018a4:	20000a34 	.word	0x20000a34

080018a8 <StartAuto>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAuto */
void StartAuto(void const * argument)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {

	  	/*Start automatic cycle, hydraulic pump has to be on, stop button NOT pressed, saw position up (up limit switch)*/
	if (IN_0_15_HPUMP && IN_0_14_START && IN_0_13_STOP && IN_1_13_SAFETY && !(/*IN_1_14_SAWUP_LS*/IN_1_9_SAWDOWN_LS))
 80018b0:	4b64      	ldr	r3, [pc, #400]	@ (8001a44 <StartAuto+0x19c>)
 80018b2:	881b      	ldrh	r3, [r3, #0]
 80018b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d124      	bne.n	8001906 <StartAuto+0x5e>
 80018bc:	4b61      	ldr	r3, [pc, #388]	@ (8001a44 <StartAuto+0x19c>)
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d11e      	bne.n	8001906 <StartAuto+0x5e>
 80018c8:	4b5e      	ldr	r3, [pc, #376]	@ (8001a44 <StartAuto+0x19c>)
 80018ca:	881b      	ldrh	r3, [r3, #0]
 80018cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d118      	bne.n	8001906 <StartAuto+0x5e>
 80018d4:	4b5c      	ldr	r3, [pc, #368]	@ (8001a48 <StartAuto+0x1a0>)
 80018d6:	881b      	ldrh	r3, [r3, #0]
 80018d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d112      	bne.n	8001906 <StartAuto+0x5e>
 80018e0:	4b59      	ldr	r3, [pc, #356]	@ (8001a48 <StartAuto+0x1a0>)
 80018e2:	881b      	ldrh	r3, [r3, #0]
 80018e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d00c      	beq.n	8001906 <StartAuto+0x5e>
	{
		/*Set the first step. Steps in increments of 10 for easy code modification and updates*/
		EmergencyStop = 0;
 80018ec:	4b57      	ldr	r3, [pc, #348]	@ (8001a4c <StartAuto+0x1a4>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
		BrokenBlade = 0;
 80018f2:	4b57      	ldr	r3, [pc, #348]	@ (8001a50 <StartAuto+0x1a8>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	701a      	strb	r2, [r3, #0]
		IsRunning = 1;
 80018f8:	4b56      	ldr	r3, [pc, #344]	@ (8001a54 <StartAuto+0x1ac>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	701a      	strb	r2, [r3, #0]
		Step = 10;
 80018fe:	4b56      	ldr	r3, [pc, #344]	@ (8001a58 <StartAuto+0x1b0>)
 8001900:	220a      	movs	r2, #10
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e010      	b.n	8001928 <StartAuto+0x80>
	}

	else if (!IsRunning)
 8001906:	4b53      	ldr	r3, [pc, #332]	@ (8001a54 <StartAuto+0x1ac>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d10c      	bne.n	8001928 <StartAuto+0x80>
	{
		if (IN_1_9_SAWDOWN_LS)
 800190e:	4b4e      	ldr	r3, [pc, #312]	@ (8001a48 <StartAuto+0x1a0>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001916:	2b00      	cmp	r3, #0
 8001918:	d103      	bne.n	8001922 <StartAuto+0x7a>
		{
			EmergencyStop = 1;
 800191a:	4b4c      	ldr	r3, [pc, #304]	@ (8001a4c <StartAuto+0x1a4>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]
 8001920:	e002      	b.n	8001928 <StartAuto+0x80>
		}
		else
		{
			EmergencyStop = 0;
 8001922:	4b4a      	ldr	r3, [pc, #296]	@ (8001a4c <StartAuto+0x1a4>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
		}
	}


		/*Anytime if STOP is pressed, either hood open (safety latch), Hydraulic Pump turned off or either fuses blown (10 and 11), stop AUTO*/
	if(!(IN_0_13_STOP) || !(IN_1_13_SAFETY) || !(IN_0_15_HPUMP) || IN_1_16_FUSE10 || IN_1_15_FUSE11)
 8001928:	4b46      	ldr	r3, [pc, #280]	@ (8001a44 <StartAuto+0x19c>)
 800192a:	881b      	ldrh	r3, [r3, #0]
 800192c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001930:	2b00      	cmp	r3, #0
 8001932:	d116      	bne.n	8001962 <StartAuto+0xba>
 8001934:	4b44      	ldr	r3, [pc, #272]	@ (8001a48 <StartAuto+0x1a0>)
 8001936:	881b      	ldrh	r3, [r3, #0]
 8001938:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d110      	bne.n	8001962 <StartAuto+0xba>
 8001940:	4b40      	ldr	r3, [pc, #256]	@ (8001a44 <StartAuto+0x19c>)
 8001942:	881b      	ldrh	r3, [r3, #0]
 8001944:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d10a      	bne.n	8001962 <StartAuto+0xba>
 800194c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a48 <StartAuto+0x1a0>)
 800194e:	881b      	ldrh	r3, [r3, #0]
 8001950:	b21b      	sxth	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	da05      	bge.n	8001962 <StartAuto+0xba>
 8001956:	4b3c      	ldr	r3, [pc, #240]	@ (8001a48 <StartAuto+0x1a0>)
 8001958:	881b      	ldrh	r3, [r3, #0]
 800195a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d108      	bne.n	8001974 <StartAuto+0xcc>
	{
		/*Step 0 is the stop for all output and the AUTO cycle*/
		BacklightColor = RED;
 8001962:	4b3e      	ldr	r3, [pc, #248]	@ (8001a5c <StartAuto+0x1b4>)
 8001964:	2201      	movs	r2, #1
 8001966:	701a      	strb	r2, [r3, #0]
		EmergencyStop = 1;
 8001968:	4b38      	ldr	r3, [pc, #224]	@ (8001a4c <StartAuto+0x1a4>)
 800196a:	2201      	movs	r2, #1
 800196c:	701a      	strb	r2, [r3, #0]
		Step = 0;
 800196e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a58 <StartAuto+0x1b0>)
 8001970:	2200      	movs	r2, #0
 8001972:	701a      	strb	r2, [r3, #0]
	}
		/*Chip collector spiral ON/OFF. Can be toggled at any time in AUTO or MANUAL*/
	if(IN_0_2_CHIP)
 8001974:	4b33      	ldr	r3, [pc, #204]	@ (8001a44 <StartAuto+0x19c>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d107      	bne.n	8001990 <StartAuto+0xe8>
	{
		OUT_0_7_CHIP_ON;
 8001980:	4b37      	ldr	r3, [pc, #220]	@ (8001a60 <StartAuto+0x1b8>)
 8001982:	881b      	ldrh	r3, [r3, #0]
 8001984:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001988:	b29a      	uxth	r2, r3
 800198a:	4b35      	ldr	r3, [pc, #212]	@ (8001a60 <StartAuto+0x1b8>)
 800198c:	801a      	strh	r2, [r3, #0]
 800198e:	e006      	b.n	800199e <StartAuto+0xf6>
	}
	else
	{
		OUT_0_7_CHIP_OFF;
 8001990:	4b33      	ldr	r3, [pc, #204]	@ (8001a60 <StartAuto+0x1b8>)
 8001992:	881b      	ldrh	r3, [r3, #0]
 8001994:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001998:	b29a      	uxth	r2, r3
 800199a:	4b31      	ldr	r3, [pc, #196]	@ (8001a60 <StartAuto+0x1b8>)
 800199c:	801a      	strh	r2, [r3, #0]
	}
		/*Broken blade detection. Passive wheel stall detection - stall means broken blade. This particular check is for the positive signal*/
	if (IN_1_8_ROTATION && CheckForBrokenSaw)
 800199e:	4b2a      	ldr	r3, [pc, #168]	@ (8001a48 <StartAuto+0x1a0>)
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10a      	bne.n	80019c0 <StartAuto+0x118>
 80019aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001a64 <StartAuto+0x1bc>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d006      	beq.n	80019c0 <StartAuto+0x118>
	{
		osTimerStart(OTimer7Handle, 3000);
 80019b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a68 <StartAuto+0x1c0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 80019ba:	4618      	mov	r0, r3
 80019bc:	f005 faa2 	bl	8006f04 <osTimerStart>
	}
		/*Broken blade detection. Passive wheel stall detection - stall means broken blade. This particular check is for the negative signal*/
	if(!(IN_1_8_ROTATION) && CheckForBrokenSaw)
 80019c0:	4b21      	ldr	r3, [pc, #132]	@ (8001a48 <StartAuto+0x1a0>)
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d00a      	beq.n	80019e2 <StartAuto+0x13a>
 80019cc:	4b25      	ldr	r3, [pc, #148]	@ (8001a64 <StartAuto+0x1bc>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d006      	beq.n	80019e2 <StartAuto+0x13a>
	{
		osTimerStart(OTimer8Handle, 4000);
 80019d4:	4b25      	ldr	r3, [pc, #148]	@ (8001a6c <StartAuto+0x1c4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 fa91 	bl	8006f04 <osTimerStart>
	}
		/*Hydraulic Pump can be turned ON/OFF any time in the cycle. Turning off the HPump will stop the AUTO cycle and return the Step count to 0*/
	if(IN_0_15_HPUMP)
 80019e2:	4b18      	ldr	r3, [pc, #96]	@ (8001a44 <StartAuto+0x19c>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d107      	bne.n	80019fe <StartAuto+0x156>
	{
		OUT_0_12_HPUMP_ON;
 80019ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <StartAuto+0x1b8>)
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019f6:	b29a      	uxth	r2, r3
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <StartAuto+0x1b8>)
 80019fa:	801a      	strh	r2, [r3, #0]
 80019fc:	e006      	b.n	8001a0c <StartAuto+0x164>
	}
	else
	{
		OUT_0_12_HPUMP_OFF;
 80019fe:	4b18      	ldr	r3, [pc, #96]	@ (8001a60 <StartAuto+0x1b8>)
 8001a00:	881b      	ldrh	r3, [r3, #0]
 8001a02:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001a06:	b29a      	uxth	r2, r3
 8001a08:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <StartAuto+0x1b8>)
 8001a0a:	801a      	strh	r2, [r3, #0]
	}

	if(IsRunning)
 8001a0c:	4b11      	ldr	r3, [pc, #68]	@ (8001a54 <StartAuto+0x1ac>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d03d      	beq.n	8001a90 <StartAuto+0x1e8>
	{
		BacklightColor = GREEN;
 8001a14:	4b11      	ldr	r3, [pc, #68]	@ (8001a5c <StartAuto+0x1b4>)
 8001a16:	2202      	movs	r2, #2
 8001a18:	701a      	strb	r2, [r3, #0]
		sprintf(LCDBufferLine1, "AUTO            ");
 8001a1a:	4915      	ldr	r1, [pc, #84]	@ (8001a70 <StartAuto+0x1c8>)
 8001a1c:	4815      	ldr	r0, [pc, #84]	@ (8001a74 <StartAuto+0x1cc>)
 8001a1e:	f009 fd39 	bl	800b494 <siprintf>
		if(!(IN_1_4_SELECT_COUNTER))
 8001a22:	4b09      	ldr	r3, [pc, #36]	@ (8001a48 <StartAuto+0x1a0>)
 8001a24:	881b      	ldrh	r3, [r3, #0]
 8001a26:	f003 0308 	and.w	r3, r3, #8
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d02c      	beq.n	8001a88 <StartAuto+0x1e0>
			sprintf(LCDBufferLine2, "CIECIE %d/%d      ", CompletePartCount, NominalPartCount);
 8001a2e:	4b12      	ldr	r3, [pc, #72]	@ (8001a78 <StartAuto+0x1d0>)
 8001a30:	881b      	ldrh	r3, [r3, #0]
 8001a32:	461a      	mov	r2, r3
 8001a34:	4b11      	ldr	r3, [pc, #68]	@ (8001a7c <StartAuto+0x1d4>)
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	4911      	ldr	r1, [pc, #68]	@ (8001a80 <StartAuto+0x1d8>)
 8001a3a:	4812      	ldr	r0, [pc, #72]	@ (8001a84 <StartAuto+0x1dc>)
 8001a3c:	f009 fd2a 	bl	800b494 <siprintf>
 8001a40:	e026      	b.n	8001a90 <StartAuto+0x1e8>
 8001a42:	bf00      	nop
 8001a44:	2000025e 	.word	0x2000025e
 8001a48:	20000260 	.word	0x20000260
 8001a4c:	2000026b 	.word	0x2000026b
 8001a50:	2000026c 	.word	0x2000026c
 8001a54:	2000026a 	.word	0x2000026a
 8001a58:	20000269 	.word	0x20000269
 8001a5c:	2000000b 	.word	0x2000000b
 8001a60:	200002ac 	.word	0x200002ac
 8001a64:	20000268 	.word	0x20000268
 8001a68:	200002e0 	.word	0x200002e0
 8001a6c:	200002e4 	.word	0x200002e4
 8001a70:	0800eecc 	.word	0x0800eecc
 8001a74:	20000274 	.word	0x20000274
 8001a78:	20000270 	.word	0x20000270
 8001a7c:	20000002 	.word	0x20000002
 8001a80:	0800eee0 	.word	0x0800eee0
 8001a84:	20000290 	.word	0x20000290
		else
			sprintf(LCDBufferLine2, "LICZ MECHANICZNY");
 8001a88:	49c1      	ldr	r1, [pc, #772]	@ (8001d90 <StartAuto+0x4e8>)
 8001a8a:	48c2      	ldr	r0, [pc, #776]	@ (8001d94 <StartAuto+0x4ec>)
 8001a8c:	f009 fd02 	bl	800b494 <siprintf>
	}

	switch (Step)
 8001a90:	4bc1      	ldr	r3, [pc, #772]	@ (8001d98 <StartAuto+0x4f0>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b6e      	cmp	r3, #110	@ 0x6e
 8001a96:	f200 83c8 	bhi.w	800222a <StartAuto+0x982>
 8001a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8001aa0 <StartAuto+0x1f8>)
 8001a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aa0:	08001c5d 	.word	0x08001c5d
 8001aa4:	0800222b 	.word	0x0800222b
 8001aa8:	0800222b 	.word	0x0800222b
 8001aac:	0800222b 	.word	0x0800222b
 8001ab0:	0800222b 	.word	0x0800222b
 8001ab4:	0800222b 	.word	0x0800222b
 8001ab8:	0800222b 	.word	0x0800222b
 8001abc:	0800222b 	.word	0x0800222b
 8001ac0:	0800222b 	.word	0x0800222b
 8001ac4:	0800222b 	.word	0x0800222b
 8001ac8:	08001d47 	.word	0x08001d47
 8001acc:	08001ded 	.word	0x08001ded
 8001ad0:	08001e37 	.word	0x08001e37
 8001ad4:	08001e69 	.word	0x08001e69
 8001ad8:	08001e95 	.word	0x08001e95
 8001adc:	08001ec1 	.word	0x08001ec1
 8001ae0:	0800222b 	.word	0x0800222b
 8001ae4:	0800222b 	.word	0x0800222b
 8001ae8:	0800222b 	.word	0x0800222b
 8001aec:	0800222b 	.word	0x0800222b
 8001af0:	08001ef3 	.word	0x08001ef3
 8001af4:	08001f21 	.word	0x08001f21
 8001af8:	0800222b 	.word	0x0800222b
 8001afc:	0800222b 	.word	0x0800222b
 8001b00:	0800222b 	.word	0x0800222b
 8001b04:	0800222b 	.word	0x0800222b
 8001b08:	0800222b 	.word	0x0800222b
 8001b0c:	0800222b 	.word	0x0800222b
 8001b10:	0800222b 	.word	0x0800222b
 8001b14:	0800222b 	.word	0x0800222b
 8001b18:	08001f79 	.word	0x08001f79
 8001b1c:	0800222b 	.word	0x0800222b
 8001b20:	0800222b 	.word	0x0800222b
 8001b24:	0800222b 	.word	0x0800222b
 8001b28:	0800222b 	.word	0x0800222b
 8001b2c:	0800222b 	.word	0x0800222b
 8001b30:	0800222b 	.word	0x0800222b
 8001b34:	0800222b 	.word	0x0800222b
 8001b38:	0800222b 	.word	0x0800222b
 8001b3c:	0800222b 	.word	0x0800222b
 8001b40:	08001fab 	.word	0x08001fab
 8001b44:	0800222b 	.word	0x0800222b
 8001b48:	0800222b 	.word	0x0800222b
 8001b4c:	0800222b 	.word	0x0800222b
 8001b50:	0800222b 	.word	0x0800222b
 8001b54:	0800222b 	.word	0x0800222b
 8001b58:	0800222b 	.word	0x0800222b
 8001b5c:	0800222b 	.word	0x0800222b
 8001b60:	0800222b 	.word	0x0800222b
 8001b64:	0800222b 	.word	0x0800222b
 8001b68:	08001fd9 	.word	0x08001fd9
 8001b6c:	0800222b 	.word	0x0800222b
 8001b70:	0800222b 	.word	0x0800222b
 8001b74:	0800222b 	.word	0x0800222b
 8001b78:	0800222b 	.word	0x0800222b
 8001b7c:	0800222b 	.word	0x0800222b
 8001b80:	0800222b 	.word	0x0800222b
 8001b84:	0800222b 	.word	0x0800222b
 8001b88:	0800222b 	.word	0x0800222b
 8001b8c:	0800222b 	.word	0x0800222b
 8001b90:	08002011 	.word	0x08002011
 8001b94:	0800222b 	.word	0x0800222b
 8001b98:	0800222b 	.word	0x0800222b
 8001b9c:	0800222b 	.word	0x0800222b
 8001ba0:	0800222b 	.word	0x0800222b
 8001ba4:	0800222b 	.word	0x0800222b
 8001ba8:	0800222b 	.word	0x0800222b
 8001bac:	0800222b 	.word	0x0800222b
 8001bb0:	0800222b 	.word	0x0800222b
 8001bb4:	0800222b 	.word	0x0800222b
 8001bb8:	0800210b 	.word	0x0800210b
 8001bbc:	0800222b 	.word	0x0800222b
 8001bc0:	0800222b 	.word	0x0800222b
 8001bc4:	0800222b 	.word	0x0800222b
 8001bc8:	0800222b 	.word	0x0800222b
 8001bcc:	0800222b 	.word	0x0800222b
 8001bd0:	0800222b 	.word	0x0800222b
 8001bd4:	0800222b 	.word	0x0800222b
 8001bd8:	0800222b 	.word	0x0800222b
 8001bdc:	0800222b 	.word	0x0800222b
 8001be0:	08002151 	.word	0x08002151
 8001be4:	0800222b 	.word	0x0800222b
 8001be8:	0800222b 	.word	0x0800222b
 8001bec:	0800222b 	.word	0x0800222b
 8001bf0:	0800222b 	.word	0x0800222b
 8001bf4:	0800222b 	.word	0x0800222b
 8001bf8:	0800222b 	.word	0x0800222b
 8001bfc:	0800222b 	.word	0x0800222b
 8001c00:	0800222b 	.word	0x0800222b
 8001c04:	0800222b 	.word	0x0800222b
 8001c08:	08002189 	.word	0x08002189
 8001c0c:	0800222b 	.word	0x0800222b
 8001c10:	0800222b 	.word	0x0800222b
 8001c14:	0800222b 	.word	0x0800222b
 8001c18:	0800222b 	.word	0x0800222b
 8001c1c:	0800222b 	.word	0x0800222b
 8001c20:	0800222b 	.word	0x0800222b
 8001c24:	0800222b 	.word	0x0800222b
 8001c28:	0800222b 	.word	0x0800222b
 8001c2c:	0800222b 	.word	0x0800222b
 8001c30:	080021bb 	.word	0x080021bb
 8001c34:	0800222b 	.word	0x0800222b
 8001c38:	0800222b 	.word	0x0800222b
 8001c3c:	0800222b 	.word	0x0800222b
 8001c40:	0800222b 	.word	0x0800222b
 8001c44:	0800222b 	.word	0x0800222b
 8001c48:	0800222b 	.word	0x0800222b
 8001c4c:	0800222b 	.word	0x0800222b
 8001c50:	0800222b 	.word	0x0800222b
 8001c54:	0800222b 	.word	0x0800222b
 8001c58:	080021e7 	.word	0x080021e7
	{
		case 0: /*Stops all output and AUTO cycle*/
			AllOutputsOff();
 8001c5c:	f000 fe0a 	bl	8002874 <AllOutputsOff>
				/*Display information if open hatch limit switch or safety E-STOP*/
			if (EmergencyStop)
 8001c60:	4b4e      	ldr	r3, [pc, #312]	@ (8001d9c <StartAuto+0x4f4>)
 8001c62:	781b      	ldrb	r3, [r3, #0]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d052      	beq.n	8001d0e <StartAuto+0x466>
			{
				if (!(IN_1_13_SAFETY)) 	//Hatch open/E-Stop active
 8001c68:	4b4d      	ldr	r3, [pc, #308]	@ (8001da0 <StartAuto+0x4f8>)
 8001c6a:	881b      	ldrh	r3, [r3, #0]
 8001c6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d008      	beq.n	8001c86 <StartAuto+0x3de>
				{
					//BacklightColor = RED;
					sprintf(LCDBufferLine1, "E-STOP/KRANCOWKA");
 8001c74:	494b      	ldr	r1, [pc, #300]	@ (8001da4 <StartAuto+0x4fc>)
 8001c76:	484c      	ldr	r0, [pc, #304]	@ (8001da8 <StartAuto+0x500>)
 8001c78:	f009 fc0c 	bl	800b494 <siprintf>
					sprintf(LCDBufferLine2, "KLAPA           ");
 8001c7c:	494b      	ldr	r1, [pc, #300]	@ (8001dac <StartAuto+0x504>)
 8001c7e:	4845      	ldr	r0, [pc, #276]	@ (8001d94 <StartAuto+0x4ec>)
 8001c80:	f009 fc08 	bl	800b494 <siprintf>
				sprintf(LCDBufferLine2, "START!          ");
			}

				/*Display if broken blade detection worked*/

		break;
 8001c84:	e2be      	b.n	8002204 <StartAuto+0x95c>
				else if (IN_1_16_FUSE10)		//Blown Resetable fuse 10F1
 8001c86:	4b46      	ldr	r3, [pc, #280]	@ (8001da0 <StartAuto+0x4f8>)
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	b21b      	sxth	r3, r3
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	db08      	blt.n	8001ca2 <StartAuto+0x3fa>
					sprintf(LCDBufferLine1, "BEZPIECZNIK 10F1");
 8001c90:	4947      	ldr	r1, [pc, #284]	@ (8001db0 <StartAuto+0x508>)
 8001c92:	4845      	ldr	r0, [pc, #276]	@ (8001da8 <StartAuto+0x500>)
 8001c94:	f009 fbfe 	bl	800b494 <siprintf>
					sprintf(LCDBufferLine2, "                ");
 8001c98:	4946      	ldr	r1, [pc, #280]	@ (8001db4 <StartAuto+0x50c>)
 8001c9a:	483e      	ldr	r0, [pc, #248]	@ (8001d94 <StartAuto+0x4ec>)
 8001c9c:	f009 fbfa 	bl	800b494 <siprintf>
		break;
 8001ca0:	e2b0      	b.n	8002204 <StartAuto+0x95c>
				else if (IN_1_15_FUSE11)		//Blown Resetable fuse 11F1
 8001ca2:	4b3f      	ldr	r3, [pc, #252]	@ (8001da0 <StartAuto+0x4f8>)
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d108      	bne.n	8001cc0 <StartAuto+0x418>
					sprintf(LCDBufferLine1, "BEZPIECZNIK 11F1");
 8001cae:	4942      	ldr	r1, [pc, #264]	@ (8001db8 <StartAuto+0x510>)
 8001cb0:	483d      	ldr	r0, [pc, #244]	@ (8001da8 <StartAuto+0x500>)
 8001cb2:	f009 fbef 	bl	800b494 <siprintf>
					sprintf(LCDBufferLine2, "                ");
 8001cb6:	493f      	ldr	r1, [pc, #252]	@ (8001db4 <StartAuto+0x50c>)
 8001cb8:	4836      	ldr	r0, [pc, #216]	@ (8001d94 <StartAuto+0x4ec>)
 8001cba:	f009 fbeb 	bl	800b494 <siprintf>
		break;
 8001cbe:	e2a1      	b.n	8002204 <StartAuto+0x95c>
				else if (!(IN_0_15_HPUMP))		//Hydraulic pump turned off
 8001cc0:	4b3e      	ldr	r3, [pc, #248]	@ (8001dbc <StartAuto+0x514>)
 8001cc2:	881b      	ldrh	r3, [r3, #0]
 8001cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d008      	beq.n	8001cde <StartAuto+0x436>
					sprintf(LCDBufferLine1, "POMPA HYDR.     ");
 8001ccc:	493c      	ldr	r1, [pc, #240]	@ (8001dc0 <StartAuto+0x518>)
 8001cce:	4836      	ldr	r0, [pc, #216]	@ (8001da8 <StartAuto+0x500>)
 8001cd0:	f009 fbe0 	bl	800b494 <siprintf>
					sprintf(LCDBufferLine2, "WYLACZONA!      ");
 8001cd4:	493b      	ldr	r1, [pc, #236]	@ (8001dc4 <StartAuto+0x51c>)
 8001cd6:	482f      	ldr	r0, [pc, #188]	@ (8001d94 <StartAuto+0x4ec>)
 8001cd8:	f009 fbdc 	bl	800b494 <siprintf>
		break;
 8001cdc:	e292      	b.n	8002204 <StartAuto+0x95c>
				else if ((!IsRunning) && (IN_1_9_SAWDOWN_LS))
 8001cde:	4b3a      	ldr	r3, [pc, #232]	@ (8001dc8 <StartAuto+0x520>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	f040 828e 	bne.w	8002204 <StartAuto+0x95c>
 8001ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8001da0 <StartAuto+0x4f8>)
 8001cea:	881b      	ldrh	r3, [r3, #0]
 8001cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f040 8287 	bne.w	8002204 <StartAuto+0x95c>
					BacklightColor = RED;
 8001cf6:	4b35      	ldr	r3, [pc, #212]	@ (8001dcc <StartAuto+0x524>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	701a      	strb	r2, [r3, #0]
					sprintf(LCDBufferLine1, "OPUSC PILE      ");
 8001cfc:	4934      	ldr	r1, [pc, #208]	@ (8001dd0 <StartAuto+0x528>)
 8001cfe:	482a      	ldr	r0, [pc, #168]	@ (8001da8 <StartAuto+0x500>)
 8001d00:	f009 fbc8 	bl	800b494 <siprintf>
					sprintf(LCDBufferLine2, "(TRYB RECZNY)   ");
 8001d04:	4933      	ldr	r1, [pc, #204]	@ (8001dd4 <StartAuto+0x52c>)
 8001d06:	4823      	ldr	r0, [pc, #140]	@ (8001d94 <StartAuto+0x4ec>)
 8001d08:	f009 fbc4 	bl	800b494 <siprintf>
		break;
 8001d0c:	e27a      	b.n	8002204 <StartAuto+0x95c>
			else if(BrokenBlade)
 8001d0e:	4b32      	ldr	r3, [pc, #200]	@ (8001dd8 <StartAuto+0x530>)
 8001d10:	781b      	ldrb	r3, [r3, #0]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00b      	beq.n	8001d2e <StartAuto+0x486>
				BacklightColor = RED;
 8001d16:	4b2d      	ldr	r3, [pc, #180]	@ (8001dcc <StartAuto+0x524>)
 8001d18:	2201      	movs	r2, #1
 8001d1a:	701a      	strb	r2, [r3, #0]
				sprintf(LCDBufferLine1, "PILA ZERWANA    ");
 8001d1c:	492f      	ldr	r1, [pc, #188]	@ (8001ddc <StartAuto+0x534>)
 8001d1e:	4822      	ldr	r0, [pc, #136]	@ (8001da8 <StartAuto+0x500>)
 8001d20:	f009 fbb8 	bl	800b494 <siprintf>
				sprintf(LCDBufferLine2, "                ");
 8001d24:	4923      	ldr	r1, [pc, #140]	@ (8001db4 <StartAuto+0x50c>)
 8001d26:	481b      	ldr	r0, [pc, #108]	@ (8001d94 <StartAuto+0x4ec>)
 8001d28:	f009 fbb4 	bl	800b494 <siprintf>
		break;
 8001d2c:	e26a      	b.n	8002204 <StartAuto+0x95c>
				BacklightColor = GREEN;
 8001d2e:	4b27      	ldr	r3, [pc, #156]	@ (8001dcc <StartAuto+0x524>)
 8001d30:	2202      	movs	r2, #2
 8001d32:	701a      	strb	r2, [r3, #0]
				sprintf(LCDBufferLine1, "WCISNIJ         ");
 8001d34:	492a      	ldr	r1, [pc, #168]	@ (8001de0 <StartAuto+0x538>)
 8001d36:	481c      	ldr	r0, [pc, #112]	@ (8001da8 <StartAuto+0x500>)
 8001d38:	f009 fbac 	bl	800b494 <siprintf>
				sprintf(LCDBufferLine2, "START!          ");
 8001d3c:	4929      	ldr	r1, [pc, #164]	@ (8001de4 <StartAuto+0x53c>)
 8001d3e:	4815      	ldr	r0, [pc, #84]	@ (8001d94 <StartAuto+0x4ec>)
 8001d40:	f009 fba8 	bl	800b494 <siprintf>
		break;
 8001d44:	e25e      	b.n	8002204 <StartAuto+0x95c>
		case 10: /*Raises the blade. Redundant action since the blade has to be raised for the cycle to start. Leaving it here. Try and stop me!*/
				/*prepare material for cutting, now the blade starts at the bottom*/
			if(IN_1_7_FEED)
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <StartAuto+0x4f8>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10e      	bne.n	8001d70 <StartAuto+0x4c8>
				{
				if (IN_1_14_SAWUP_LS)
 8001d52:	4b13      	ldr	r3, [pc, #76]	@ (8001da0 <StartAuto+0x4f8>)
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	f040 8254 	bne.w	8002208 <StartAuto+0x960>
					{
						OUT_0_3_SAWUP_ON;
 8001d60:	4b21      	ldr	r3, [pc, #132]	@ (8001de8 <StartAuto+0x540>)
 8001d62:	881b      	ldrh	r3, [r3, #0]
 8001d64:	f043 0304 	orr.w	r3, r3, #4
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001de8 <StartAuto+0x540>)
 8001d6c:	801a      	strh	r2, [r3, #0]
				{
					osDelay(500);
					OUT_0_3_SAW_UP_OFF;
					Step = 11;
				}
		break;
 8001d6e:	e24b      	b.n	8002208 <StartAuto+0x960>
					osDelay(500);
 8001d70:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d74:	f005 f87d 	bl	8006e72 <osDelay>
					OUT_0_3_SAW_UP_OFF;
 8001d78:	4b1b      	ldr	r3, [pc, #108]	@ (8001de8 <StartAuto+0x540>)
 8001d7a:	881b      	ldrh	r3, [r3, #0]
 8001d7c:	f023 0304 	bic.w	r3, r3, #4
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	4b19      	ldr	r3, [pc, #100]	@ (8001de8 <StartAuto+0x540>)
 8001d84:	801a      	strh	r2, [r3, #0]
					Step = 11;
 8001d86:	4b04      	ldr	r3, [pc, #16]	@ (8001d98 <StartAuto+0x4f0>)
 8001d88:	220b      	movs	r2, #11
 8001d8a:	701a      	strb	r2, [r3, #0]
		break;
 8001d8c:	e23c      	b.n	8002208 <StartAuto+0x960>
 8001d8e:	bf00      	nop
 8001d90:	0800eef4 	.word	0x0800eef4
 8001d94:	20000290 	.word	0x20000290
 8001d98:	20000269 	.word	0x20000269
 8001d9c:	2000026b 	.word	0x2000026b
 8001da0:	20000260 	.word	0x20000260
 8001da4:	0800ef08 	.word	0x0800ef08
 8001da8:	20000274 	.word	0x20000274
 8001dac:	0800ef1c 	.word	0x0800ef1c
 8001db0:	0800ef30 	.word	0x0800ef30
 8001db4:	0800ef44 	.word	0x0800ef44
 8001db8:	0800ef58 	.word	0x0800ef58
 8001dbc:	2000025e 	.word	0x2000025e
 8001dc0:	0800ef6c 	.word	0x0800ef6c
 8001dc4:	0800ef80 	.word	0x0800ef80
 8001dc8:	2000026a 	.word	0x2000026a
 8001dcc:	2000000b 	.word	0x2000000b
 8001dd0:	0800ef94 	.word	0x0800ef94
 8001dd4:	0800efa8 	.word	0x0800efa8
 8001dd8:	2000026c 	.word	0x2000026c
 8001ddc:	0800efbc 	.word	0x0800efbc
 8001de0:	0800efd0 	.word	0x0800efd0
 8001de4:	0800efe4 	.word	0x0800efe4
 8001de8:	200002ac 	.word	0x200002ac
		case 11: /*Rear vice unclamp for reposition. Vice opening has no limit switch, timer based.*/
			if (IN_1_12_MAT_REV_LS)
 8001dec:	4b9e      	ldr	r3, [pc, #632]	@ (8002068 <StartAuto+0x7c0>)
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d112      	bne.n	8001e1e <StartAuto+0x576>
			{

				OUT_0_9_MAT_CL_UNCLAMP_ON;
 8001df8:	4b9c      	ldr	r3, [pc, #624]	@ (800206c <StartAuto+0x7c4>)
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	4b9a      	ldr	r3, [pc, #616]	@ (800206c <StartAuto+0x7c4>)
 8001e04:	801a      	strh	r2, [r3, #0]
				osDelay(500);
 8001e06:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e0a:	f005 f832 	bl	8006e72 <osDelay>
				OUT_0_9_MAT_CL_UNCLAMP_OFF;
 8001e0e:	4b97      	ldr	r3, [pc, #604]	@ (800206c <StartAuto+0x7c4>)
 8001e10:	881b      	ldrh	r3, [r3, #0]
 8001e12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	4b94      	ldr	r3, [pc, #592]	@ (800206c <StartAuto+0x7c4>)
 8001e1a:	801a      	strh	r2, [r3, #0]
 8001e1c:	e007      	b.n	8001e2e <StartAuto+0x586>
			}
			else if (!SawMatClamp)
 8001e1e:	4b94      	ldr	r3, [pc, #592]	@ (8002070 <StartAuto+0x7c8>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d103      	bne.n	8001e2e <StartAuto+0x586>
			{

				osDelay(500);
 8001e26:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e2a:	f005 f822 	bl	8006e72 <osDelay>
			}
				Step = 12;
 8001e2e:	4b91      	ldr	r3, [pc, #580]	@ (8002074 <StartAuto+0x7cc>)
 8001e30:	220c      	movs	r2, #12
 8001e32:	701a      	strb	r2, [r3, #0]
		break;
 8001e34:	e1f9      	b.n	800222a <StartAuto+0x982>

		case 12:/*Move the rear vice in to loading position. Limit switch based.*/
			if(IN_1_12_MAT_REV_LS)
 8001e36:	4b8c      	ldr	r3, [pc, #560]	@ (8002068 <StartAuto+0x7c0>)
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d107      	bne.n	8001e52 <StartAuto+0x5aa>
			{
				OUT_0_10_MAT_FWD_ON;
 8001e42:	4b8a      	ldr	r3, [pc, #552]	@ (800206c <StartAuto+0x7c4>)
 8001e44:	881b      	ldrh	r3, [r3, #0]
 8001e46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	4b87      	ldr	r3, [pc, #540]	@ (800206c <StartAuto+0x7c4>)
 8001e4e:	801a      	strh	r2, [r3, #0]
			else
			{
				OUT_0_10_MAT_FWD_OFF;
				Step = 13;
			}
		break;
 8001e50:	e1eb      	b.n	800222a <StartAuto+0x982>
				OUT_0_10_MAT_FWD_OFF;
 8001e52:	4b86      	ldr	r3, [pc, #536]	@ (800206c <StartAuto+0x7c4>)
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	4b83      	ldr	r3, [pc, #524]	@ (800206c <StartAuto+0x7c4>)
 8001e5e:	801a      	strh	r2, [r3, #0]
				Step = 13;
 8001e60:	4b84      	ldr	r3, [pc, #528]	@ (8002074 <StartAuto+0x7cc>)
 8001e62:	220d      	movs	r2, #13
 8001e64:	701a      	strb	r2, [r3, #0]
		break;
 8001e66:	e1e0      	b.n	800222a <StartAuto+0x982>

		case 13: /*Clamp rear vice. Timer based.*/


				OUT_0_8_MAT_CL_CLAMP_ON;
 8001e68:	4b80      	ldr	r3, [pc, #512]	@ (800206c <StartAuto+0x7c4>)
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e70:	b29a      	uxth	r2, r3
 8001e72:	4b7e      	ldr	r3, [pc, #504]	@ (800206c <StartAuto+0x7c4>)
 8001e74:	801a      	strh	r2, [r3, #0]
				osDelay(1500);
 8001e76:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8001e7a:	f004 fffa 	bl	8006e72 <osDelay>
				OUT_0_8_MAT_CL_CLAMP_OFF;
 8001e7e:	4b7b      	ldr	r3, [pc, #492]	@ (800206c <StartAuto+0x7c4>)
 8001e80:	881b      	ldrh	r3, [r3, #0]
 8001e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	4b78      	ldr	r3, [pc, #480]	@ (800206c <StartAuto+0x7c4>)
 8001e8a:	801a      	strh	r2, [r3, #0]
				Step = 14;
 8001e8c:	4b79      	ldr	r3, [pc, #484]	@ (8002074 <StartAuto+0x7cc>)
 8001e8e:	220e      	movs	r2, #14
 8001e90:	701a      	strb	r2, [r3, #0]

		break;
 8001e92:	e1ca      	b.n	800222a <StartAuto+0x982>

		case 14: /*Open the main vice slightly, release the cut material. No limit switches, timer based.*/

				OUT_0_6_SAW_CL_UNCLAMP_ON;
 8001e94:	4b75      	ldr	r3, [pc, #468]	@ (800206c <StartAuto+0x7c4>)
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	f043 0320 	orr.w	r3, r3, #32
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	4b73      	ldr	r3, [pc, #460]	@ (800206c <StartAuto+0x7c4>)
 8001ea0:	801a      	strh	r2, [r3, #0]
				osDelay(700);
 8001ea2:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8001ea6:	f004 ffe4 	bl	8006e72 <osDelay>
				OUT_0_6_SAW_CL_UNCLAMP_OFF;
 8001eaa:	4b70      	ldr	r3, [pc, #448]	@ (800206c <StartAuto+0x7c4>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	f023 0320 	bic.w	r3, r3, #32
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	4b6d      	ldr	r3, [pc, #436]	@ (800206c <StartAuto+0x7c4>)
 8001eb6:	801a      	strh	r2, [r3, #0]
				Step = 15;
 8001eb8:	4b6e      	ldr	r3, [pc, #440]	@ (8002074 <StartAuto+0x7cc>)
 8001eba:	220f      	movs	r2, #15
 8001ebc:	701a      	strb	r2, [r3, #0]
		break;
 8001ebe:	e1b4      	b.n	800222a <StartAuto+0x982>

		case 15: /*Move the material forward, prepare next cut. Limit switch based.*/
			if(IN_1_11_MAT_FWD_LS)
 8001ec0:	4b69      	ldr	r3, [pc, #420]	@ (8002068 <StartAuto+0x7c0>)
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d107      	bne.n	8001edc <StartAuto+0x634>
			{
				OUT_0_11_MAT_REV_ON;
 8001ecc:	4b67      	ldr	r3, [pc, #412]	@ (800206c <StartAuto+0x7c4>)
 8001ece:	881b      	ldrh	r3, [r3, #0]
 8001ed0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	4b65      	ldr	r3, [pc, #404]	@ (800206c <StartAuto+0x7c4>)
 8001ed8:	801a      	strh	r2, [r3, #0]
			else
			{
				OUT_0_11_MAT_REV_OFF;
				Step = 20;
			}
		break;
 8001eda:	e1a6      	b.n	800222a <StartAuto+0x982>
				OUT_0_11_MAT_REV_OFF;
 8001edc:	4b63      	ldr	r3, [pc, #396]	@ (800206c <StartAuto+0x7c4>)
 8001ede:	881b      	ldrh	r3, [r3, #0]
 8001ee0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	4b61      	ldr	r3, [pc, #388]	@ (800206c <StartAuto+0x7c4>)
 8001ee8:	801a      	strh	r2, [r3, #0]
				Step = 20;
 8001eea:	4b62      	ldr	r3, [pc, #392]	@ (8002074 <StartAuto+0x7cc>)
 8001eec:	2214      	movs	r2, #20
 8001eee:	701a      	strb	r2, [r3, #0]
		break;
 8001ef0:	e19b      	b.n	800222a <StartAuto+0x982>

		case 20: /*Clamp the main vice (front). No limit and pressure switch (yet). Clamping lasts 2sec. Manual material positioning requirement. Remove after installing a pressure switch.*/
			if (!SawMatClamp)
 8001ef2:	4b5f      	ldr	r3, [pc, #380]	@ (8002070 <StartAuto+0x7c8>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f040 8188 	bne.w	800220c <StartAuto+0x964>
			{
				SawMatClamp = 1;
 8001efc:	4b5c      	ldr	r3, [pc, #368]	@ (8002070 <StartAuto+0x7c8>)
 8001efe:	2201      	movs	r2, #1
 8001f00:	701a      	strb	r2, [r3, #0]
				OUT_0_5_SAW_CL_CLAMP_ON;
 8001f02:	4b5a      	ldr	r3, [pc, #360]	@ (800206c <StartAuto+0x7c4>)
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	f043 0310 	orr.w	r3, r3, #16
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	4b57      	ldr	r3, [pc, #348]	@ (800206c <StartAuto+0x7c4>)
 8001f0e:	801a      	strh	r2, [r3, #0]
				osTimerStart(OTimer2Handle, 2000);
 8001f10:	4b59      	ldr	r3, [pc, #356]	@ (8002078 <StartAuto+0x7d0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f004 fff3 	bl	8006f04 <osTimerStart>
			}
		break;
 8001f1e:	e175      	b.n	800220c <StartAuto+0x964>

		case 21: /*Rear vice unclamp for reposition. Vice opening has no limit switch, timer based.*/
			if (!(SawMatClamp) && IN_1_12_MAT_REV_LS)
 8001f20:	4b53      	ldr	r3, [pc, #332]	@ (8002070 <StartAuto+0x7c8>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d117      	bne.n	8001f58 <StartAuto+0x6b0>
 8001f28:	4b4f      	ldr	r3, [pc, #316]	@ (8002068 <StartAuto+0x7c0>)
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d111      	bne.n	8001f58 <StartAuto+0x6b0>
			{
				SawMatClamp = 1;
 8001f34:	4b4e      	ldr	r3, [pc, #312]	@ (8002070 <StartAuto+0x7c8>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	701a      	strb	r2, [r3, #0]
				OUT_0_9_MAT_CL_UNCLAMP_ON;
 8001f3a:	4b4c      	ldr	r3, [pc, #304]	@ (800206c <StartAuto+0x7c4>)
 8001f3c:	881b      	ldrh	r3, [r3, #0]
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	4b49      	ldr	r3, [pc, #292]	@ (800206c <StartAuto+0x7c4>)
 8001f46:	801a      	strh	r2, [r3, #0]
				osTimerStart(OTimer6Handle, 500);
 8001f48:	4b4c      	ldr	r3, [pc, #304]	@ (800207c <StartAuto+0x7d4>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001f50:	4618      	mov	r0, r3
 8001f52:	f004 ffd7 	bl	8006f04 <osTimerStart>
			else if (!SawMatClamp)
			{
				SawMatClamp = 1;
				osTimerStart(OTimer6Handle, 500);
			}
		break;
 8001f56:	e15b      	b.n	8002210 <StartAuto+0x968>
			else if (!SawMatClamp)
 8001f58:	4b45      	ldr	r3, [pc, #276]	@ (8002070 <StartAuto+0x7c8>)
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f040 8157 	bne.w	8002210 <StartAuto+0x968>
				SawMatClamp = 1;
 8001f62:	4b43      	ldr	r3, [pc, #268]	@ (8002070 <StartAuto+0x7c8>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	701a      	strb	r2, [r3, #0]
				osTimerStart(OTimer6Handle, 500);
 8001f68:	4b44      	ldr	r3, [pc, #272]	@ (800207c <StartAuto+0x7d4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001f70:	4618      	mov	r0, r3
 8001f72:	f004 ffc7 	bl	8006f04 <osTimerStart>
		break;
 8001f76:	e14b      	b.n	8002210 <StartAuto+0x968>

		case 30: /*Move the rear vice in to loading position. Limit switch based.*/
			if(IN_1_12_MAT_REV_LS)
 8001f78:	4b3b      	ldr	r3, [pc, #236]	@ (8002068 <StartAuto+0x7c0>)
 8001f7a:	881b      	ldrh	r3, [r3, #0]
 8001f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d107      	bne.n	8001f94 <StartAuto+0x6ec>
			{
				OUT_0_10_MAT_FWD_ON;
 8001f84:	4b39      	ldr	r3, [pc, #228]	@ (800206c <StartAuto+0x7c4>)
 8001f86:	881b      	ldrh	r3, [r3, #0]
 8001f88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f8c:	b29a      	uxth	r2, r3
 8001f8e:	4b37      	ldr	r3, [pc, #220]	@ (800206c <StartAuto+0x7c4>)
 8001f90:	801a      	strh	r2, [r3, #0]
			else
			{
				OUT_0_10_MAT_FWD_OFF;
				Step = 40;
			}
		break;
 8001f92:	e14a      	b.n	800222a <StartAuto+0x982>
				OUT_0_10_MAT_FWD_OFF;
 8001f94:	4b35      	ldr	r3, [pc, #212]	@ (800206c <StartAuto+0x7c4>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001f9c:	b29a      	uxth	r2, r3
 8001f9e:	4b33      	ldr	r3, [pc, #204]	@ (800206c <StartAuto+0x7c4>)
 8001fa0:	801a      	strh	r2, [r3, #0]
				Step = 40;
 8001fa2:	4b34      	ldr	r3, [pc, #208]	@ (8002074 <StartAuto+0x7cc>)
 8001fa4:	2228      	movs	r2, #40	@ 0x28
 8001fa6:	701a      	strb	r2, [r3, #0]
		break;
 8001fa8:	e13f      	b.n	800222a <StartAuto+0x982>

		case 40: /*Clamp rear vice. Timer based.*/
			if(!SawMatClamp)
 8001faa:	4b31      	ldr	r3, [pc, #196]	@ (8002070 <StartAuto+0x7c8>)
 8001fac:	781b      	ldrb	r3, [r3, #0]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f040 8130 	bne.w	8002214 <StartAuto+0x96c>
			{
				SawMatClamp = 1;
 8001fb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002070 <StartAuto+0x7c8>)
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	701a      	strb	r2, [r3, #0]
				OUT_0_8_MAT_CL_CLAMP_ON;
 8001fba:	4b2c      	ldr	r3, [pc, #176]	@ (800206c <StartAuto+0x7c4>)
 8001fbc:	881b      	ldrh	r3, [r3, #0]
 8001fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	4b29      	ldr	r3, [pc, #164]	@ (800206c <StartAuto+0x7c4>)
 8001fc6:	801a      	strh	r2, [r3, #0]
				osTimerStart(OTimer9Handle, 1000);
 8001fc8:	4b2d      	ldr	r3, [pc, #180]	@ (8002080 <StartAuto+0x7d8>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f004 ff97 	bl	8006f04 <osTimerStart>
			}

		break;
 8001fd6:	e11d      	b.n	8002214 <StartAuto+0x96c>

		case 50: /*Start the saw and according broken blade detection timers*/
			OUT_0_1_SAW_ON;
 8001fd8:	4b24      	ldr	r3, [pc, #144]	@ (800206c <StartAuto+0x7c4>)
 8001fda:	881b      	ldrh	r3, [r3, #0]
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	4b22      	ldr	r3, [pc, #136]	@ (800206c <StartAuto+0x7c4>)
 8001fe4:	801a      	strh	r2, [r3, #0]
			/*This parameter starts the "Broken blade detection" feature. It starts after the blade is in motion. Otherwise it will stop preemptively.*/
			CheckForBrokenSaw = 1;
 8001fe6:	4b27      	ldr	r3, [pc, #156]	@ (8002084 <StartAuto+0x7dc>)
 8001fe8:	2201      	movs	r2, #1
 8001fea:	701a      	strb	r2, [r3, #0]
			osTimerStart(OTimer7Handle, 1000);
 8001fec:	4b26      	ldr	r3, [pc, #152]	@ (8002088 <StartAuto+0x7e0>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f004 ff85 	bl	8006f04 <osTimerStart>
			osTimerStart(OTimer8Handle, 2000);
 8001ffa:	4b24      	ldr	r3, [pc, #144]	@ (800208c <StartAuto+0x7e4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002002:	4618      	mov	r0, r3
 8002004:	f004 ff7e 	bl	8006f04 <osTimerStart>
			Step = 60;
 8002008:	4b1a      	ldr	r3, [pc, #104]	@ (8002074 <StartAuto+0x7cc>)
 800200a:	223c      	movs	r2, #60	@ 0x3c
 800200c:	701a      	strb	r2, [r3, #0]
		break;
 800200e:	e10c      	b.n	800222a <StartAuto+0x982>

		case 60: /*Lower the saw. Start the cutting process. Limit switch based.*/
			if (IN_1_9_SAWDOWN_LS)
 8002010:	4b15      	ldr	r3, [pc, #84]	@ (8002068 <StartAuto+0x7c0>)
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002018:	2b00      	cmp	r3, #0
 800201a:	d141      	bne.n	80020a0 <StartAuto+0x7f8>
			{
				OUT_0_4_SAWDOWN_ON;
 800201c:	4b13      	ldr	r3, [pc, #76]	@ (800206c <StartAuto+0x7c4>)
 800201e:	881b      	ldrh	r3, [r3, #0]
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	b29a      	uxth	r2, r3
 8002026:	4b11      	ldr	r3, [pc, #68]	@ (800206c <StartAuto+0x7c4>)
 8002028:	801a      	strh	r2, [r3, #0]
				OUT_0_7_CHIP_ON;
 800202a:	4b10      	ldr	r3, [pc, #64]	@ (800206c <StartAuto+0x7c4>)
 800202c:	881b      	ldrh	r3, [r3, #0]
 800202e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002032:	b29a      	uxth	r2, r3
 8002034:	4b0d      	ldr	r3, [pc, #52]	@ (800206c <StartAuto+0x7c4>)
 8002036:	801a      	strh	r2, [r3, #0]
				OUT_0_16_3PHASE_BACK_ON;
 8002038:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <StartAuto+0x7c4>)
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002040:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002044:	b29a      	uxth	r2, r3
 8002046:	4b09      	ldr	r3, [pc, #36]	@ (800206c <StartAuto+0x7c4>)
 8002048:	801a      	strh	r2, [r3, #0]
				if(IN_1_7_FEED)
 800204a:	4b07      	ldr	r3, [pc, #28]	@ (8002068 <StartAuto+0x7c0>)
 800204c:	881b      	ldrh	r3, [r3, #0]
 800204e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002052:	2b00      	cmp	r3, #0
 8002054:	d11c      	bne.n	8002090 <StartAuto+0x7e8>
				{
					OUT_0_13_FAST_FEED_OFF;
 8002056:	4b05      	ldr	r3, [pc, #20]	@ (800206c <StartAuto+0x7c4>)
 8002058:	881b      	ldrh	r3, [r3, #0]
 800205a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800205e:	b29a      	uxth	r2, r3
 8002060:	4b02      	ldr	r3, [pc, #8]	@ (800206c <StartAuto+0x7c4>)
 8002062:	801a      	strh	r2, [r3, #0]
						OUT_0_2_COUNTER_OFF;
					}
					osTimerStart(OTimer3Handle, 1000);
				}
			}
		break;
 8002064:	e0d8      	b.n	8002218 <StartAuto+0x970>
 8002066:	bf00      	nop
 8002068:	20000260 	.word	0x20000260
 800206c:	200002ac 	.word	0x200002ac
 8002070:	20000265 	.word	0x20000265
 8002074:	20000269 	.word	0x20000269
 8002078:	200002cc 	.word	0x200002cc
 800207c:	200002dc 	.word	0x200002dc
 8002080:	200002e8 	.word	0x200002e8
 8002084:	20000268 	.word	0x20000268
 8002088:	200002e0 	.word	0x200002e0
 800208c:	200002e4 	.word	0x200002e4
					OUT_0_13_FAST_FEED_ON;
 8002090:	4b68      	ldr	r3, [pc, #416]	@ (8002234 <StartAuto+0x98c>)
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002098:	b29a      	uxth	r2, r3
 800209a:	4b66      	ldr	r3, [pc, #408]	@ (8002234 <StartAuto+0x98c>)
 800209c:	801a      	strh	r2, [r3, #0]
		break;
 800209e:	e0bb      	b.n	8002218 <StartAuto+0x970>
				OUT_0_13_FAST_FEED_OFF;
 80020a0:	4b64      	ldr	r3, [pc, #400]	@ (8002234 <StartAuto+0x98c>)
 80020a2:	881b      	ldrh	r3, [r3, #0]
 80020a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80020a8:	b29a      	uxth	r2, r3
 80020aa:	4b62      	ldr	r3, [pc, #392]	@ (8002234 <StartAuto+0x98c>)
 80020ac:	801a      	strh	r2, [r3, #0]
				if(!(SawDownDelay))
 80020ae:	4b62      	ldr	r3, [pc, #392]	@ (8002238 <StartAuto+0x990>)
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	f040 80b0 	bne.w	8002218 <StartAuto+0x970>
					SawDownDelay = 1;
 80020b8:	4b5f      	ldr	r3, [pc, #380]	@ (8002238 <StartAuto+0x990>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	701a      	strb	r2, [r3, #0]
					if(!(IN_1_4_SELECT_COUNTER))
 80020be:	4b5f      	ldr	r3, [pc, #380]	@ (800223c <StartAuto+0x994>)
 80020c0:	881b      	ldrh	r3, [r3, #0]
 80020c2:	f003 0308 	and.w	r3, r3, #8
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d006      	beq.n	80020d8 <StartAuto+0x830>
						CompletePartCount++;
 80020ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002240 <StartAuto+0x998>)
 80020cc:	881b      	ldrh	r3, [r3, #0]
 80020ce:	3301      	adds	r3, #1
 80020d0:	b29a      	uxth	r2, r3
 80020d2:	4b5b      	ldr	r3, [pc, #364]	@ (8002240 <StartAuto+0x998>)
 80020d4:	801a      	strh	r2, [r3, #0]
 80020d6:	e010      	b.n	80020fa <StartAuto+0x852>
						OUT_0_2_COUNTER_ON;
 80020d8:	4b56      	ldr	r3, [pc, #344]	@ (8002234 <StartAuto+0x98c>)
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	f043 0302 	orr.w	r3, r3, #2
 80020e0:	b29a      	uxth	r2, r3
 80020e2:	4b54      	ldr	r3, [pc, #336]	@ (8002234 <StartAuto+0x98c>)
 80020e4:	801a      	strh	r2, [r3, #0]
						osDelay(100);
 80020e6:	2064      	movs	r0, #100	@ 0x64
 80020e8:	f004 fec3 	bl	8006e72 <osDelay>
						OUT_0_2_COUNTER_OFF;
 80020ec:	4b51      	ldr	r3, [pc, #324]	@ (8002234 <StartAuto+0x98c>)
 80020ee:	881b      	ldrh	r3, [r3, #0]
 80020f0:	f023 0302 	bic.w	r3, r3, #2
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	4b4f      	ldr	r3, [pc, #316]	@ (8002234 <StartAuto+0x98c>)
 80020f8:	801a      	strh	r2, [r3, #0]
					osTimerStart(OTimer3Handle, 1000);
 80020fa:	4b52      	ldr	r3, [pc, #328]	@ (8002244 <StartAuto+0x99c>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002102:	4618      	mov	r0, r3
 8002104:	f004 fefe 	bl	8006f04 <osTimerStart>
		break;
 8002108:	e086      	b.n	8002218 <StartAuto+0x970>

		case 70: /*Raise the blade again to the feed limit switch. Limit switch based. You know the drill... saw...*/
			if(IN_1_7_FEED)
 800210a:	4b4c      	ldr	r3, [pc, #304]	@ (800223c <StartAuto+0x994>)
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10d      	bne.n	8002132 <StartAuto+0x88a>
				{
				if (IN_1_14_SAWUP_LS)
 8002116:	4b49      	ldr	r3, [pc, #292]	@ (800223c <StartAuto+0x994>)
 8002118:	881b      	ldrh	r3, [r3, #0]
 800211a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d17c      	bne.n	800221c <StartAuto+0x974>
					{
						OUT_0_3_SAWUP_ON;
 8002122:	4b44      	ldr	r3, [pc, #272]	@ (8002234 <StartAuto+0x98c>)
 8002124:	881b      	ldrh	r3, [r3, #0]
 8002126:	f043 0304 	orr.w	r3, r3, #4
 800212a:	b29a      	uxth	r2, r3
 800212c:	4b41      	ldr	r3, [pc, #260]	@ (8002234 <StartAuto+0x98c>)
 800212e:	801a      	strh	r2, [r3, #0]
				{
					osDelay(500);
					OUT_0_3_SAW_UP_OFF;
					Step = 80;
				}
		break;
 8002130:	e074      	b.n	800221c <StartAuto+0x974>
					osDelay(500);
 8002132:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002136:	f004 fe9c 	bl	8006e72 <osDelay>
					OUT_0_3_SAW_UP_OFF;
 800213a:	4b3e      	ldr	r3, [pc, #248]	@ (8002234 <StartAuto+0x98c>)
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	f023 0304 	bic.w	r3, r3, #4
 8002142:	b29a      	uxth	r2, r3
 8002144:	4b3b      	ldr	r3, [pc, #236]	@ (8002234 <StartAuto+0x98c>)
 8002146:	801a      	strh	r2, [r3, #0]
					Step = 80;
 8002148:	4b3f      	ldr	r3, [pc, #252]	@ (8002248 <StartAuto+0x9a0>)
 800214a:	2250      	movs	r2, #80	@ 0x50
 800214c:	701a      	strb	r2, [r3, #0]
		break;
 800214e:	e065      	b.n	800221c <StartAuto+0x974>

		case 80: /*Open the main vice slightly, release the cut material. No limit switches, timer based.*/
			if (!(SawMatClamp) && IN_1_5_SAW_CL_UNCLAMP_LS)
 8002150:	4b3e      	ldr	r3, [pc, #248]	@ (800224c <StartAuto+0x9a4>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d163      	bne.n	8002220 <StartAuto+0x978>
 8002158:	4b38      	ldr	r3, [pc, #224]	@ (800223c <StartAuto+0x994>)
 800215a:	881b      	ldrh	r3, [r3, #0]
 800215c:	f003 0310 	and.w	r3, r3, #16
 8002160:	2b00      	cmp	r3, #0
 8002162:	d15d      	bne.n	8002220 <StartAuto+0x978>
			{
				SawMatClamp = 1;
 8002164:	4b39      	ldr	r3, [pc, #228]	@ (800224c <StartAuto+0x9a4>)
 8002166:	2201      	movs	r2, #1
 8002168:	701a      	strb	r2, [r3, #0]
				OUT_0_6_SAW_CL_UNCLAMP_ON;
 800216a:	4b32      	ldr	r3, [pc, #200]	@ (8002234 <StartAuto+0x98c>)
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	f043 0320 	orr.w	r3, r3, #32
 8002172:	b29a      	uxth	r2, r3
 8002174:	4b2f      	ldr	r3, [pc, #188]	@ (8002234 <StartAuto+0x98c>)
 8002176:	801a      	strh	r2, [r3, #0]
				osTimerStart(OTimer4Handle, 700);
 8002178:	4b35      	ldr	r3, [pc, #212]	@ (8002250 <StartAuto+0x9a8>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 8002180:	4618      	mov	r0, r3
 8002182:	f004 febf 	bl	8006f04 <osTimerStart>
			}
		break;
 8002186:	e04b      	b.n	8002220 <StartAuto+0x978>

		case 90: /*Move the material forward, prepare next cut. Limit switch based.*/
			if(IN_1_11_MAT_FWD_LS)
 8002188:	4b2c      	ldr	r3, [pc, #176]	@ (800223c <StartAuto+0x994>)
 800218a:	881b      	ldrh	r3, [r3, #0]
 800218c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002190:	2b00      	cmp	r3, #0
 8002192:	d107      	bne.n	80021a4 <StartAuto+0x8fc>
			{
				OUT_0_11_MAT_REV_ON;
 8002194:	4b27      	ldr	r3, [pc, #156]	@ (8002234 <StartAuto+0x98c>)
 8002196:	881b      	ldrh	r3, [r3, #0]
 8002198:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800219c:	b29a      	uxth	r2, r3
 800219e:	4b25      	ldr	r3, [pc, #148]	@ (8002234 <StartAuto+0x98c>)
 80021a0:	801a      	strh	r2, [r3, #0]
			else
			{
				OUT_0_11_MAT_REV_OFF;
				Step = 100;
			}
		break;
 80021a2:	e042      	b.n	800222a <StartAuto+0x982>
				OUT_0_11_MAT_REV_OFF;
 80021a4:	4b23      	ldr	r3, [pc, #140]	@ (8002234 <StartAuto+0x98c>)
 80021a6:	881b      	ldrh	r3, [r3, #0]
 80021a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	4b21      	ldr	r3, [pc, #132]	@ (8002234 <StartAuto+0x98c>)
 80021b0:	801a      	strh	r2, [r3, #0]
				Step = 100;
 80021b2:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <StartAuto+0x9a0>)
 80021b4:	2264      	movs	r2, #100	@ 0x64
 80021b6:	701a      	strb	r2, [r3, #0]
		break;
 80021b8:	e037      	b.n	800222a <StartAuto+0x982>

		case 100: /*Reclamp the main vice. No limit switches, timer based.*/
			if (!SawMatClamp)
 80021ba:	4b24      	ldr	r3, [pc, #144]	@ (800224c <StartAuto+0x9a4>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d130      	bne.n	8002224 <StartAuto+0x97c>
			{
				SawMatClamp = 1;
 80021c2:	4b22      	ldr	r3, [pc, #136]	@ (800224c <StartAuto+0x9a4>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]
				OUT_0_5_SAW_CL_CLAMP_ON;
 80021c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <StartAuto+0x98c>)
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	f043 0310 	orr.w	r3, r3, #16
 80021d0:	b29a      	uxth	r2, r3
 80021d2:	4b18      	ldr	r3, [pc, #96]	@ (8002234 <StartAuto+0x98c>)
 80021d4:	801a      	strh	r2, [r3, #0]
				osTimerStart(OTimer5Handle, 2000);
 80021d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002254 <StartAuto+0x9ac>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80021de:	4618      	mov	r0, r3
 80021e0:	f004 fe90 	bl	8006f04 <osTimerStart>
			}
		break;
 80021e4:	e01e      	b.n	8002224 <StartAuto+0x97c>

		case 110: /*Loosen the rear vice slightly. Timer based. Repeat the cutting cycle. Jump to Step 21*/
			if(!(MatClamp))
 80021e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002258 <StartAuto+0x9b0>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d11c      	bne.n	8002228 <StartAuto+0x980>
			{
				MatClamp = 1;
 80021ee:	4b1a      	ldr	r3, [pc, #104]	@ (8002258 <StartAuto+0x9b0>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	701a      	strb	r2, [r3, #0]
				//OUT_0_9_MAT_CL_UNCLAMP_ON;
				osTimerStart(OTimer2Handle, 300);
 80021f4:	4b19      	ldr	r3, [pc, #100]	@ (800225c <StartAuto+0x9b4>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80021fc:	4618      	mov	r0, r3
 80021fe:	f004 fe81 	bl	8006f04 <osTimerStart>
			}
		break;
 8002202:	e011      	b.n	8002228 <StartAuto+0x980>
		break;
 8002204:	bf00      	nop
 8002206:	e010      	b.n	800222a <StartAuto+0x982>
		break;
 8002208:	bf00      	nop
 800220a:	e00e      	b.n	800222a <StartAuto+0x982>
		break;
 800220c:	bf00      	nop
 800220e:	e00c      	b.n	800222a <StartAuto+0x982>
		break;
 8002210:	bf00      	nop
 8002212:	e00a      	b.n	800222a <StartAuto+0x982>
		break;
 8002214:	bf00      	nop
 8002216:	e008      	b.n	800222a <StartAuto+0x982>
		break;
 8002218:	bf00      	nop
 800221a:	e006      	b.n	800222a <StartAuto+0x982>
		break;
 800221c:	bf00      	nop
 800221e:	e004      	b.n	800222a <StartAuto+0x982>
		break;
 8002220:	bf00      	nop
 8002222:	e002      	b.n	800222a <StartAuto+0x982>
		break;
 8002224:	bf00      	nop
 8002226:	e000      	b.n	800222a <StartAuto+0x982>
		break;
 8002228:	bf00      	nop

	}
    osDelay(OS_DELAY);
 800222a:	2014      	movs	r0, #20
 800222c:	f004 fe21 	bl	8006e72 <osDelay>
	if (IN_0_15_HPUMP && IN_0_14_START && IN_0_13_STOP && IN_1_13_SAFETY && !(/*IN_1_14_SAWUP_LS*/IN_1_9_SAWDOWN_LS))
 8002230:	f7ff bb3e 	b.w	80018b0 <StartAuto+0x8>
 8002234:	200002ac 	.word	0x200002ac
 8002238:	20000267 	.word	0x20000267
 800223c:	20000260 	.word	0x20000260
 8002240:	20000270 	.word	0x20000270
 8002244:	200002d0 	.word	0x200002d0
 8002248:	20000269 	.word	0x20000269
 800224c:	20000265 	.word	0x20000265
 8002250:	200002d4 	.word	0x200002d4
 8002254:	200002d8 	.word	0x200002d8
 8002258:	20000266 	.word	0x20000266
 800225c:	200002cc 	.word	0x200002cc

08002260 <StartManual>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartManual */
void StartManual(void const * argument)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]



  for(;;)
  {
	  if (IsRunning == 1)
 8002268:	4b8a      	ldr	r3, [pc, #552]	@ (8002494 <StartManual+0x234>)
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d104      	bne.n	800227a <StartManual+0x1a>
	  {
		  AllOutputsOff();
 8002270:	f000 fb00 	bl	8002874 <AllOutputsOff>
		  IsRunning = 0;
 8002274:	4b87      	ldr	r3, [pc, #540]	@ (8002494 <StartManual+0x234>)
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]
	  }
	  /*Reset the broken saw check, so that it works correctly when the machine is switched back to AUTO.*/
	  CheckForBrokenSaw = 0;
 800227a:	4b87      	ldr	r3, [pc, #540]	@ (8002498 <StartManual+0x238>)
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
	  EmergencyStop = 0;
 8002280:	4b86      	ldr	r3, [pc, #536]	@ (800249c <StartManual+0x23c>)
 8002282:	2200      	movs	r2, #0
 8002284:	701a      	strb	r2, [r3, #0]
	  BrokenBlade = 0;
 8002286:	4b86      	ldr	r3, [pc, #536]	@ (80024a0 <StartManual+0x240>)
 8002288:	2200      	movs	r2, #0
 800228a:	701a      	strb	r2, [r3, #0]

	  /*Use this function to set the status and part counter*/
	  ButtonRoutine();
 800228c:	f000 fb98 	bl	80029c0 <ButtonRoutine>
	  BacklightColor = WHITE;
 8002290:	4b84      	ldr	r3, [pc, #528]	@ (80024a4 <StartManual+0x244>)
 8002292:	2200      	movs	r2, #0
 8002294:	701a      	strb	r2, [r3, #0]
	  sprintf(LCDBufferLine1, "Wprowadz ilosc  ");
 8002296:	4984      	ldr	r1, [pc, #528]	@ (80024a8 <StartManual+0x248>)
 8002298:	4884      	ldr	r0, [pc, #528]	@ (80024ac <StartManual+0x24c>)
 800229a:	f009 f8fb 	bl	800b494 <siprintf>
	  sprintf(LCDBufferLine2, "           %d    ", NominalPartCount);
 800229e:	4b84      	ldr	r3, [pc, #528]	@ (80024b0 <StartManual+0x250>)
 80022a0:	881b      	ldrh	r3, [r3, #0]
 80022a2:	461a      	mov	r2, r3
 80022a4:	4983      	ldr	r1, [pc, #524]	@ (80024b4 <StartManual+0x254>)
 80022a6:	4884      	ldr	r0, [pc, #528]	@ (80024b8 <StartManual+0x258>)
 80022a8:	f009 f8f4 	bl	800b494 <siprintf>

	if (IN_0_15_HPUMP)
 80022ac:	4b83      	ldr	r3, [pc, #524]	@ (80024bc <StartManual+0x25c>)
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d107      	bne.n	80022c8 <StartManual+0x68>
	{
		OUT_0_12_HPUMP_ON;
 80022b8:	4b81      	ldr	r3, [pc, #516]	@ (80024c0 <StartManual+0x260>)
 80022ba:	881b      	ldrh	r3, [r3, #0]
 80022bc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	4b7f      	ldr	r3, [pc, #508]	@ (80024c0 <StartManual+0x260>)
 80022c4:	801a      	strh	r2, [r3, #0]
 80022c6:	e006      	b.n	80022d6 <StartManual+0x76>
	}
	else
	{
		OUT_0_12_HPUMP_OFF;
 80022c8:	4b7d      	ldr	r3, [pc, #500]	@ (80024c0 <StartManual+0x260>)
 80022ca:	881b      	ldrh	r3, [r3, #0]
 80022cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	4b7b      	ldr	r3, [pc, #492]	@ (80024c0 <StartManual+0x260>)
 80022d4:	801a      	strh	r2, [r3, #0]
	}

	if (IN_0_14_START && IN_0_13_STOP)
 80022d6:	4b79      	ldr	r3, [pc, #484]	@ (80024bc <StartManual+0x25c>)
 80022d8:	881b      	ldrh	r3, [r3, #0]
 80022da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10c      	bne.n	80022fc <StartManual+0x9c>
 80022e2:	4b76      	ldr	r3, [pc, #472]	@ (80024bc <StartManual+0x25c>)
 80022e4:	881b      	ldrh	r3, [r3, #0]
 80022e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d106      	bne.n	80022fc <StartManual+0x9c>
		{
			OUT_0_1_SAW_ON;
 80022ee:	4b74      	ldr	r3, [pc, #464]	@ (80024c0 <StartManual+0x260>)
 80022f0:	881b      	ldrh	r3, [r3, #0]
 80022f2:	f043 0301 	orr.w	r3, r3, #1
 80022f6:	b29a      	uxth	r2, r3
 80022f8:	4b71      	ldr	r3, [pc, #452]	@ (80024c0 <StartManual+0x260>)
 80022fa:	801a      	strh	r2, [r3, #0]
		}

	if(!(IN_0_13_STOP))
 80022fc:	4b6f      	ldr	r3, [pc, #444]	@ (80024bc <StartManual+0x25c>)
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d006      	beq.n	8002316 <StartManual+0xb6>
	{
		OUT_0_1_SAW_OFF;
 8002308:	4b6d      	ldr	r3, [pc, #436]	@ (80024c0 <StartManual+0x260>)
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	f023 0301 	bic.w	r3, r3, #1
 8002310:	b29a      	uxth	r2, r3
 8002312:	4b6b      	ldr	r3, [pc, #428]	@ (80024c0 <StartManual+0x260>)
 8002314:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_12_SAWUP && IN_1_14_SAWUP_LS)
 8002316:	4b69      	ldr	r3, [pc, #420]	@ (80024bc <StartManual+0x25c>)
 8002318:	881b      	ldrh	r3, [r3, #0]
 800231a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10d      	bne.n	800233e <StartManual+0xde>
 8002322:	4b68      	ldr	r3, [pc, #416]	@ (80024c4 <StartManual+0x264>)
 8002324:	881b      	ldrh	r3, [r3, #0]
 8002326:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d107      	bne.n	800233e <StartManual+0xde>
	{
		OUT_0_3_SAWUP_ON;
 800232e:	4b64      	ldr	r3, [pc, #400]	@ (80024c0 <StartManual+0x260>)
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	f043 0304 	orr.w	r3, r3, #4
 8002336:	b29a      	uxth	r2, r3
 8002338:	4b61      	ldr	r3, [pc, #388]	@ (80024c0 <StartManual+0x260>)
 800233a:	801a      	strh	r2, [r3, #0]
 800233c:	e006      	b.n	800234c <StartManual+0xec>
	}
	else
	{
		OUT_0_3_SAW_UP_OFF;
 800233e:	4b60      	ldr	r3, [pc, #384]	@ (80024c0 <StartManual+0x260>)
 8002340:	881b      	ldrh	r3, [r3, #0]
 8002342:	f023 0304 	bic.w	r3, r3, #4
 8002346:	b29a      	uxth	r2, r3
 8002348:	4b5d      	ldr	r3, [pc, #372]	@ (80024c0 <StartManual+0x260>)
 800234a:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_11_SDOWN && IN_1_9_SAWDOWN_LS)
 800234c:	4b5b      	ldr	r3, [pc, #364]	@ (80024bc <StartManual+0x25c>)
 800234e:	881b      	ldrh	r3, [r3, #0]
 8002350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10d      	bne.n	8002374 <StartManual+0x114>
 8002358:	4b5a      	ldr	r3, [pc, #360]	@ (80024c4 <StartManual+0x264>)
 800235a:	881b      	ldrh	r3, [r3, #0]
 800235c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002360:	2b00      	cmp	r3, #0
 8002362:	d107      	bne.n	8002374 <StartManual+0x114>
	{
		OUT_0_4_SAWDOWN_ON;
 8002364:	4b56      	ldr	r3, [pc, #344]	@ (80024c0 <StartManual+0x260>)
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	f043 0308 	orr.w	r3, r3, #8
 800236c:	b29a      	uxth	r2, r3
 800236e:	4b54      	ldr	r3, [pc, #336]	@ (80024c0 <StartManual+0x260>)
 8002370:	801a      	strh	r2, [r3, #0]
 8002372:	e006      	b.n	8002382 <StartManual+0x122>
	}
	else
	{
		OUT_0_4_SAW_DOWN_OFF;
 8002374:	4b52      	ldr	r3, [pc, #328]	@ (80024c0 <StartManual+0x260>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	f023 0308 	bic.w	r3, r3, #8
 800237c:	b29a      	uxth	r2, r3
 800237e:	4b50      	ldr	r3, [pc, #320]	@ (80024c0 <StartManual+0x260>)
 8002380:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_10_MAT_CL_UNCLAMP)
 8002382:	4b4e      	ldr	r3, [pc, #312]	@ (80024bc <StartManual+0x25c>)
 8002384:	881b      	ldrh	r3, [r3, #0]
 8002386:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800238a:	2b00      	cmp	r3, #0
 800238c:	d107      	bne.n	800239e <StartManual+0x13e>
	{
		OUT_0_9_MAT_CL_UNCLAMP_ON;
 800238e:	4b4c      	ldr	r3, [pc, #304]	@ (80024c0 <StartManual+0x260>)
 8002390:	881b      	ldrh	r3, [r3, #0]
 8002392:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002396:	b29a      	uxth	r2, r3
 8002398:	4b49      	ldr	r3, [pc, #292]	@ (80024c0 <StartManual+0x260>)
 800239a:	801a      	strh	r2, [r3, #0]
 800239c:	e006      	b.n	80023ac <StartManual+0x14c>
	}
	else
	{
		OUT_0_9_MAT_CL_UNCLAMP_OFF;
 800239e:	4b48      	ldr	r3, [pc, #288]	@ (80024c0 <StartManual+0x260>)
 80023a0:	881b      	ldrh	r3, [r3, #0]
 80023a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	4b45      	ldr	r3, [pc, #276]	@ (80024c0 <StartManual+0x260>)
 80023aa:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_9_MAT_CL_CLAMP)
 80023ac:	4b43      	ldr	r3, [pc, #268]	@ (80024bc <StartManual+0x25c>)
 80023ae:	881b      	ldrh	r3, [r3, #0]
 80023b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d107      	bne.n	80023c8 <StartManual+0x168>
	{
		OUT_0_8_MAT_CL_CLAMP_ON;
 80023b8:	4b41      	ldr	r3, [pc, #260]	@ (80024c0 <StartManual+0x260>)
 80023ba:	881b      	ldrh	r3, [r3, #0]
 80023bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	4b3f      	ldr	r3, [pc, #252]	@ (80024c0 <StartManual+0x260>)
 80023c4:	801a      	strh	r2, [r3, #0]
 80023c6:	e006      	b.n	80023d6 <StartManual+0x176>
	}
	else
	{
		OUT_0_8_MAT_CL_CLAMP_OFF;
 80023c8:	4b3d      	ldr	r3, [pc, #244]	@ (80024c0 <StartManual+0x260>)
 80023ca:	881b      	ldrh	r3, [r3, #0]
 80023cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80023d0:	b29a      	uxth	r2, r3
 80023d2:	4b3b      	ldr	r3, [pc, #236]	@ (80024c0 <StartManual+0x260>)
 80023d4:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_8_MAT_REV && IN_1_11_MAT_FWD_LS)
 80023d6:	4b39      	ldr	r3, [pc, #228]	@ (80024bc <StartManual+0x25c>)
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10d      	bne.n	80023fe <StartManual+0x19e>
 80023e2:	4b38      	ldr	r3, [pc, #224]	@ (80024c4 <StartManual+0x264>)
 80023e4:	881b      	ldrh	r3, [r3, #0]
 80023e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d107      	bne.n	80023fe <StartManual+0x19e>
	{
		OUT_0_11_MAT_REV_ON;
 80023ee:	4b34      	ldr	r3, [pc, #208]	@ (80024c0 <StartManual+0x260>)
 80023f0:	881b      	ldrh	r3, [r3, #0]
 80023f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	4b31      	ldr	r3, [pc, #196]	@ (80024c0 <StartManual+0x260>)
 80023fa:	801a      	strh	r2, [r3, #0]
 80023fc:	e006      	b.n	800240c <StartManual+0x1ac>
	}
	else
	{
		OUT_0_11_MAT_REV_OFF;
 80023fe:	4b30      	ldr	r3, [pc, #192]	@ (80024c0 <StartManual+0x260>)
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002406:	b29a      	uxth	r2, r3
 8002408:	4b2d      	ldr	r3, [pc, #180]	@ (80024c0 <StartManual+0x260>)
 800240a:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_7_MAT_FWD && IN_1_12_MAT_REV_LS)
 800240c:	4b2b      	ldr	r3, [pc, #172]	@ (80024bc <StartManual+0x25c>)
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002414:	2b00      	cmp	r3, #0
 8002416:	d10d      	bne.n	8002434 <StartManual+0x1d4>
 8002418:	4b2a      	ldr	r3, [pc, #168]	@ (80024c4 <StartManual+0x264>)
 800241a:	881b      	ldrh	r3, [r3, #0]
 800241c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002420:	2b00      	cmp	r3, #0
 8002422:	d107      	bne.n	8002434 <StartManual+0x1d4>
	{
		OUT_0_10_MAT_FWD_ON;
 8002424:	4b26      	ldr	r3, [pc, #152]	@ (80024c0 <StartManual+0x260>)
 8002426:	881b      	ldrh	r3, [r3, #0]
 8002428:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800242c:	b29a      	uxth	r2, r3
 800242e:	4b24      	ldr	r3, [pc, #144]	@ (80024c0 <StartManual+0x260>)
 8002430:	801a      	strh	r2, [r3, #0]
 8002432:	e006      	b.n	8002442 <StartManual+0x1e2>
	}
	else
	{
		OUT_0_10_MAT_FWD_OFF;
 8002434:	4b22      	ldr	r3, [pc, #136]	@ (80024c0 <StartManual+0x260>)
 8002436:	881b      	ldrh	r3, [r3, #0]
 8002438:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800243c:	b29a      	uxth	r2, r3
 800243e:	4b20      	ldr	r3, [pc, #128]	@ (80024c0 <StartManual+0x260>)
 8002440:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_6_SAW_CL_UNCLAMP && IN_1_5_SAW_CL_UNCLAMP_LS)
 8002442:	4b1e      	ldr	r3, [pc, #120]	@ (80024bc <StartManual+0x25c>)
 8002444:	881b      	ldrh	r3, [r3, #0]
 8002446:	f003 0320 	and.w	r3, r3, #32
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10d      	bne.n	800246a <StartManual+0x20a>
 800244e:	4b1d      	ldr	r3, [pc, #116]	@ (80024c4 <StartManual+0x264>)
 8002450:	881b      	ldrh	r3, [r3, #0]
 8002452:	f003 0310 	and.w	r3, r3, #16
 8002456:	2b00      	cmp	r3, #0
 8002458:	d107      	bne.n	800246a <StartManual+0x20a>
	{
		OUT_0_6_SAW_CL_UNCLAMP_ON;
 800245a:	4b19      	ldr	r3, [pc, #100]	@ (80024c0 <StartManual+0x260>)
 800245c:	881b      	ldrh	r3, [r3, #0]
 800245e:	f043 0320 	orr.w	r3, r3, #32
 8002462:	b29a      	uxth	r2, r3
 8002464:	4b16      	ldr	r3, [pc, #88]	@ (80024c0 <StartManual+0x260>)
 8002466:	801a      	strh	r2, [r3, #0]
 8002468:	e006      	b.n	8002478 <StartManual+0x218>
	}
	else
	{
		OUT_0_6_SAW_CL_UNCLAMP_OFF;
 800246a:	4b15      	ldr	r3, [pc, #84]	@ (80024c0 <StartManual+0x260>)
 800246c:	881b      	ldrh	r3, [r3, #0]
 800246e:	f023 0320 	bic.w	r3, r3, #32
 8002472:	b29a      	uxth	r2, r3
 8002474:	4b12      	ldr	r3, [pc, #72]	@ (80024c0 <StartManual+0x260>)
 8002476:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_5_SAW_CL_CLAMP)
 8002478:	4b10      	ldr	r3, [pc, #64]	@ (80024bc <StartManual+0x25c>)
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	f003 0310 	and.w	r3, r3, #16
 8002480:	2b00      	cmp	r3, #0
 8002482:	d121      	bne.n	80024c8 <StartManual+0x268>
	{
		OUT_0_5_SAW_CL_CLAMP_ON;
 8002484:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <StartManual+0x260>)
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	f043 0310 	orr.w	r3, r3, #16
 800248c:	b29a      	uxth	r2, r3
 800248e:	4b0c      	ldr	r3, [pc, #48]	@ (80024c0 <StartManual+0x260>)
 8002490:	801a      	strh	r2, [r3, #0]
 8002492:	e020      	b.n	80024d6 <StartManual+0x276>
 8002494:	2000026a 	.word	0x2000026a
 8002498:	20000268 	.word	0x20000268
 800249c:	2000026b 	.word	0x2000026b
 80024a0:	2000026c 	.word	0x2000026c
 80024a4:	2000000b 	.word	0x2000000b
 80024a8:	0800eff8 	.word	0x0800eff8
 80024ac:	20000274 	.word	0x20000274
 80024b0:	20000002 	.word	0x20000002
 80024b4:	0800f00c 	.word	0x0800f00c
 80024b8:	20000290 	.word	0x20000290
 80024bc:	2000025e 	.word	0x2000025e
 80024c0:	200002ac 	.word	0x200002ac
 80024c4:	20000260 	.word	0x20000260
	}
	else
	{
		OUT_0_5_SAW_CL_CLAMP_OFF;
 80024c8:	4b2f      	ldr	r3, [pc, #188]	@ (8002588 <StartManual+0x328>)
 80024ca:	881b      	ldrh	r3, [r3, #0]
 80024cc:	f023 0310 	bic.w	r3, r3, #16
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	4b2d      	ldr	r3, [pc, #180]	@ (8002588 <StartManual+0x328>)
 80024d4:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_4_TENSION_UP)
 80024d6:	4b2d      	ldr	r3, [pc, #180]	@ (800258c <StartManual+0x32c>)
 80024d8:	881b      	ldrh	r3, [r3, #0]
 80024da:	f003 0308 	and.w	r3, r3, #8
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d115      	bne.n	800250e <StartManual+0x2ae>
	{
		if (!(SawTension))
 80024e2:	4b2b      	ldr	r3, [pc, #172]	@ (8002590 <StartManual+0x330>)
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d11d      	bne.n	8002526 <StartManual+0x2c6>
		{
		SawTension = 1;
 80024ea:	4b29      	ldr	r3, [pc, #164]	@ (8002590 <StartManual+0x330>)
 80024ec:	2201      	movs	r2, #1
 80024ee:	701a      	strb	r2, [r3, #0]
		OUT_0_14_TENSION_UP_ON;
 80024f0:	4b25      	ldr	r3, [pc, #148]	@ (8002588 <StartManual+0x328>)
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80024f8:	b29a      	uxth	r2, r3
 80024fa:	4b23      	ldr	r3, [pc, #140]	@ (8002588 <StartManual+0x328>)
 80024fc:	801a      	strh	r2, [r3, #0]
		osTimerStart(OTimer1Handle, 5000);
 80024fe:	4b25      	ldr	r3, [pc, #148]	@ (8002594 <StartManual+0x334>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002506:	4618      	mov	r0, r3
 8002508:	f004 fcfc 	bl	8006f04 <osTimerStart>
 800250c:	e00b      	b.n	8002526 <StartManual+0x2c6>
		}
	}
	else
	{
		OUT_0_14_TENSION_UP_OFF;
 800250e:	4b1e      	ldr	r3, [pc, #120]	@ (8002588 <StartManual+0x328>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002516:	b29a      	uxth	r2, r3
 8002518:	4b1b      	ldr	r3, [pc, #108]	@ (8002588 <StartManual+0x328>)
 800251a:	801a      	strh	r2, [r3, #0]
		osTimerStop(OTimer1Handle);
 800251c:	4b1d      	ldr	r3, [pc, #116]	@ (8002594 <StartManual+0x334>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f004 fd33 	bl	8006f8c <osTimerStop>
	}

	if(IN_0_3_TENSION_DOWN)
 8002526:	4b19      	ldr	r3, [pc, #100]	@ (800258c <StartManual+0x32c>)
 8002528:	881b      	ldrh	r3, [r3, #0]
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10a      	bne.n	8002548 <StartManual+0x2e8>
	{
		SawTension = 0;
 8002532:	4b17      	ldr	r3, [pc, #92]	@ (8002590 <StartManual+0x330>)
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
		OUT_0_15_TENSION_DOWN_ON;
 8002538:	4b13      	ldr	r3, [pc, #76]	@ (8002588 <StartManual+0x328>)
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002540:	b29a      	uxth	r2, r3
 8002542:	4b11      	ldr	r3, [pc, #68]	@ (8002588 <StartManual+0x328>)
 8002544:	801a      	strh	r2, [r3, #0]
 8002546:	e006      	b.n	8002556 <StartManual+0x2f6>
	}
	else
	{
		OUT_0_15_TENSION_DOWN_OFF;
 8002548:	4b0f      	ldr	r3, [pc, #60]	@ (8002588 <StartManual+0x328>)
 800254a:	881b      	ldrh	r3, [r3, #0]
 800254c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002550:	b29a      	uxth	r2, r3
 8002552:	4b0d      	ldr	r3, [pc, #52]	@ (8002588 <StartManual+0x328>)
 8002554:	801a      	strh	r2, [r3, #0]
	}

	if(IN_0_2_CHIP)
 8002556:	4b0d      	ldr	r3, [pc, #52]	@ (800258c <StartManual+0x32c>)
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d107      	bne.n	8002572 <StartManual+0x312>
	{
		OUT_0_7_CHIP_ON;
 8002562:	4b09      	ldr	r3, [pc, #36]	@ (8002588 <StartManual+0x328>)
 8002564:	881b      	ldrh	r3, [r3, #0]
 8002566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800256a:	b29a      	uxth	r2, r3
 800256c:	4b06      	ldr	r3, [pc, #24]	@ (8002588 <StartManual+0x328>)
 800256e:	801a      	strh	r2, [r3, #0]
 8002570:	e006      	b.n	8002580 <StartManual+0x320>
	}
	else
	{
		OUT_0_7_CHIP_OFF;
 8002572:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <StartManual+0x328>)
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800257a:	b29a      	uxth	r2, r3
 800257c:	4b02      	ldr	r3, [pc, #8]	@ (8002588 <StartManual+0x328>)
 800257e:	801a      	strh	r2, [r3, #0]
	}

    osDelay(OS_DELAY);
 8002580:	2014      	movs	r0, #20
 8002582:	f004 fc76 	bl	8006e72 <osDelay>
	  if (IsRunning == 1)
 8002586:	e66f      	b.n	8002268 <StartManual+0x8>
 8002588:	200002ac 	.word	0x200002ac
 800258c:	2000025e 	.word	0x2000025e
 8002590:	20000264 	.word	0x20000264
 8002594:	200002c8 	.word	0x200002c8

08002598 <StartLCDUpdate>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLCDUpdate */
void StartLCDUpdate(void const * argument)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLCDUpdate */
  /* Infinite loop */
  for(;;)
  {
	  osSemaphoreWait(InOutSemHandle, 1000);
 80025a0:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <StartLCDUpdate+0x30>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80025a8:	4618      	mov	r0, r3
 80025aa:	f004 fd5d 	bl	8007068 <osSemaphoreWait>
	  UpdateLCDDisplay();
 80025ae:	f000 fa8d 	bl	8002acc <UpdateLCDDisplay>
	  osSemaphoreRelease(InOutSemHandle);
 80025b2:	4b05      	ldr	r3, [pc, #20]	@ (80025c8 <StartLCDUpdate+0x30>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f004 fda4 	bl	8007104 <osSemaphoreRelease>
	  osDelay(LCD_DELAY);
 80025bc:	203c      	movs	r0, #60	@ 0x3c
 80025be:	f004 fc58 	bl	8006e72 <osDelay>
	  osSemaphoreWait(InOutSemHandle, 1000);
 80025c2:	bf00      	nop
 80025c4:	e7ec      	b.n	80025a0 <StartLCDUpdate+0x8>
 80025c6:	bf00      	nop
 80025c8:	200002f0 	.word	0x200002f0

080025cc <OTimer1Callback>:
  /* USER CODE END StartLCDUpdate */
}

/* OTimer1Callback function */
void OTimer1Callback(void const * argument)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer1Callback */
	OUT_0_14_TENSION_UP_OFF;
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <OTimer1Callback+0x24>)
 80025d6:	881b      	ldrh	r3, [r3, #0]
 80025d8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80025dc:	b29a      	uxth	r2, r3
 80025de:	4b04      	ldr	r3, [pc, #16]	@ (80025f0 <OTimer1Callback+0x24>)
 80025e0:	801a      	strh	r2, [r3, #0]
  /* USER CODE END OTimer1Callback */
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	200002ac 	.word	0x200002ac

080025f4 <OTimer2Callback>:

/* OTimer2Callback function */
void OTimer2Callback(void const * argument)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer2Callback */
	MatClamp = 0;
 80025fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002638 <OTimer2Callback+0x44>)
 80025fe:	2200      	movs	r2, #0
 8002600:	701a      	strb	r2, [r3, #0]
	SawMatClamp = 0;
 8002602:	4b0e      	ldr	r3, [pc, #56]	@ (800263c <OTimer2Callback+0x48>)
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]
	OUT_0_5_SAW_CL_CLAMP_OFF;
 8002608:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <OTimer2Callback+0x4c>)
 800260a:	881b      	ldrh	r3, [r3, #0]
 800260c:	f023 0310 	bic.w	r3, r3, #16
 8002610:	b29a      	uxth	r2, r3
 8002612:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <OTimer2Callback+0x4c>)
 8002614:	801a      	strh	r2, [r3, #0]
	OUT_0_9_MAT_CL_UNCLAMP_OFF;
 8002616:	4b0a      	ldr	r3, [pc, #40]	@ (8002640 <OTimer2Callback+0x4c>)
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800261e:	b29a      	uxth	r2, r3
 8002620:	4b07      	ldr	r3, [pc, #28]	@ (8002640 <OTimer2Callback+0x4c>)
 8002622:	801a      	strh	r2, [r3, #0]
	Step = 21;
 8002624:	4b07      	ldr	r3, [pc, #28]	@ (8002644 <OTimer2Callback+0x50>)
 8002626:	2215      	movs	r2, #21
 8002628:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer2Callback */
}
 800262a:	bf00      	nop
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	20000266 	.word	0x20000266
 800263c:	20000265 	.word	0x20000265
 8002640:	200002ac 	.word	0x200002ac
 8002644:	20000269 	.word	0x20000269

08002648 <OTimer3Callback>:

/* OTimer3Callback function */
void OTimer3Callback(void const * argument)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer3Callback */
	SawDownDelay = 0;
 8002650:	4b24      	ldr	r3, [pc, #144]	@ (80026e4 <OTimer3Callback+0x9c>)
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
	OUT_0_4_SAW_DOWN_OFF;
 8002656:	4b24      	ldr	r3, [pc, #144]	@ (80026e8 <OTimer3Callback+0xa0>)
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	f023 0308 	bic.w	r3, r3, #8
 800265e:	b29a      	uxth	r2, r3
 8002660:	4b21      	ldr	r3, [pc, #132]	@ (80026e8 <OTimer3Callback+0xa0>)
 8002662:	801a      	strh	r2, [r3, #0]
	if(!(IN_1_4_SELECT_COUNTER))
 8002664:	4b21      	ldr	r3, [pc, #132]	@ (80026ec <OTimer3Callback+0xa4>)
 8002666:	881b      	ldrh	r3, [r3, #0]
 8002668:	f003 0308 	and.w	r3, r3, #8
 800266c:	2b00      	cmp	r3, #0
 800266e:	d019      	beq.n	80026a4 <OTimer3Callback+0x5c>
	{
		if((CompletePartCount != NominalPartCount)/*!(IN_0_1_COUNTER)*/ && IN_1_10_MAT_CLAMP)		//TODO wyedytowany licznik fizyczny na licznik cyfrowy z LCD
 8002670:	4b1f      	ldr	r3, [pc, #124]	@ (80026f0 <OTimer3Callback+0xa8>)
 8002672:	881a      	ldrh	r2, [r3, #0]
 8002674:	4b1f      	ldr	r3, [pc, #124]	@ (80026f4 <OTimer3Callback+0xac>)
 8002676:	881b      	ldrh	r3, [r3, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d009      	beq.n	8002690 <OTimer3Callback+0x48>
 800267c:	4b1b      	ldr	r3, [pc, #108]	@ (80026ec <OTimer3Callback+0xa4>)
 800267e:	881b      	ldrh	r3, [r3, #0]
 8002680:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002684:	2b00      	cmp	r3, #0
 8002686:	d103      	bne.n	8002690 <OTimer3Callback+0x48>
		{
			Step = 70;
 8002688:	4b1b      	ldr	r3, [pc, #108]	@ (80026f8 <OTimer3Callback+0xb0>)
 800268a:	2246      	movs	r2, #70	@ 0x46
 800268c:	701a      	strb	r2, [r3, #0]
 800268e:	e023      	b.n	80026d8 <OTimer3Callback+0x90>
		}
		else
		{
			Step = 0;
 8002690:	4b19      	ldr	r3, [pc, #100]	@ (80026f8 <OTimer3Callback+0xb0>)
 8002692:	2200      	movs	r2, #0
 8002694:	701a      	strb	r2, [r3, #0]
			IsRunning = 0;
 8002696:	4b19      	ldr	r3, [pc, #100]	@ (80026fc <OTimer3Callback+0xb4>)
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
			CompletePartCount = 0;
 800269c:	4b14      	ldr	r3, [pc, #80]	@ (80026f0 <OTimer3Callback+0xa8>)
 800269e:	2200      	movs	r2, #0
 80026a0:	801a      	strh	r2, [r3, #0]
					IsRunning = 0;
					CompletePartCount = 0;
				}
	}
  /* USER CODE END OTimer3Callback */
}
 80026a2:	e019      	b.n	80026d8 <OTimer3Callback+0x90>
		if(/*(CompletePartCount != NominalPartCount)*/!(IN_0_1_COUNTER) && IN_1_10_MAT_CLAMP)		//TODO wyedytowany licznik fizyczny na licznik cyfrowy z LCD
 80026a4:	4b16      	ldr	r3, [pc, #88]	@ (8002700 <OTimer3Callback+0xb8>)
 80026a6:	881b      	ldrh	r3, [r3, #0]
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d009      	beq.n	80026c4 <OTimer3Callback+0x7c>
 80026b0:	4b0e      	ldr	r3, [pc, #56]	@ (80026ec <OTimer3Callback+0xa4>)
 80026b2:	881b      	ldrh	r3, [r3, #0]
 80026b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d103      	bne.n	80026c4 <OTimer3Callback+0x7c>
					Step = 70;
 80026bc:	4b0e      	ldr	r3, [pc, #56]	@ (80026f8 <OTimer3Callback+0xb0>)
 80026be:	2246      	movs	r2, #70	@ 0x46
 80026c0:	701a      	strb	r2, [r3, #0]
 80026c2:	e009      	b.n	80026d8 <OTimer3Callback+0x90>
					Step = 0;
 80026c4:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <OTimer3Callback+0xb0>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	701a      	strb	r2, [r3, #0]
					IsRunning = 0;
 80026ca:	4b0c      	ldr	r3, [pc, #48]	@ (80026fc <OTimer3Callback+0xb4>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	701a      	strb	r2, [r3, #0]
					CompletePartCount = 0;
 80026d0:	4b07      	ldr	r3, [pc, #28]	@ (80026f0 <OTimer3Callback+0xa8>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	801a      	strh	r2, [r3, #0]
}
 80026d6:	e7ff      	b.n	80026d8 <OTimer3Callback+0x90>
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr
 80026e4:	20000267 	.word	0x20000267
 80026e8:	200002ac 	.word	0x200002ac
 80026ec:	20000260 	.word	0x20000260
 80026f0:	20000270 	.word	0x20000270
 80026f4:	20000002 	.word	0x20000002
 80026f8:	20000269 	.word	0x20000269
 80026fc:	2000026a 	.word	0x2000026a
 8002700:	2000025e 	.word	0x2000025e

08002704 <OTimer4Callback>:

/* OTimer4Callback function */
void OTimer4Callback(void const * argument)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer4Callback */
	SawMatClamp = 0;
 800270c:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <OTimer4Callback+0x30>)
 800270e:	2200      	movs	r2, #0
 8002710:	701a      	strb	r2, [r3, #0]
	OUT_0_6_SAW_CL_UNCLAMP_OFF;
 8002712:	4b09      	ldr	r3, [pc, #36]	@ (8002738 <OTimer4Callback+0x34>)
 8002714:	881b      	ldrh	r3, [r3, #0]
 8002716:	f023 0320 	bic.w	r3, r3, #32
 800271a:	b29a      	uxth	r2, r3
 800271c:	4b06      	ldr	r3, [pc, #24]	@ (8002738 <OTimer4Callback+0x34>)
 800271e:	801a      	strh	r2, [r3, #0]
	Step = 90;
 8002720:	4b06      	ldr	r3, [pc, #24]	@ (800273c <OTimer4Callback+0x38>)
 8002722:	225a      	movs	r2, #90	@ 0x5a
 8002724:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer4Callback */
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	20000265 	.word	0x20000265
 8002738:	200002ac 	.word	0x200002ac
 800273c:	20000269 	.word	0x20000269

08002740 <OTimer5Callback>:

/* OTimer5Callback function */
void OTimer5Callback(void const * argument)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer5Callback */
	SawMatClamp = 0;
 8002748:	4b09      	ldr	r3, [pc, #36]	@ (8002770 <OTimer5Callback+0x30>)
 800274a:	2200      	movs	r2, #0
 800274c:	701a      	strb	r2, [r3, #0]
	OUT_0_5_SAW_CL_CLAMP_ON;
 800274e:	4b09      	ldr	r3, [pc, #36]	@ (8002774 <OTimer5Callback+0x34>)
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	f043 0310 	orr.w	r3, r3, #16
 8002756:	b29a      	uxth	r2, r3
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <OTimer5Callback+0x34>)
 800275a:	801a      	strh	r2, [r3, #0]
	Step = 110;
 800275c:	4b06      	ldr	r3, [pc, #24]	@ (8002778 <OTimer5Callback+0x38>)
 800275e:	226e      	movs	r2, #110	@ 0x6e
 8002760:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer5Callback */
}
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop
 8002770:	20000265 	.word	0x20000265
 8002774:	200002ac 	.word	0x200002ac
 8002778:	20000269 	.word	0x20000269

0800277c <OTimer6Callback>:

/* OTimer6Callback function */
void OTimer6Callback(void const * argument)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer6Callback */
	SawMatClamp = 0;
 8002784:	4b09      	ldr	r3, [pc, #36]	@ (80027ac <OTimer6Callback+0x30>)
 8002786:	2200      	movs	r2, #0
 8002788:	701a      	strb	r2, [r3, #0]
	OUT_0_9_MAT_CL_UNCLAMP_OFF;
 800278a:	4b09      	ldr	r3, [pc, #36]	@ (80027b0 <OTimer6Callback+0x34>)
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002792:	b29a      	uxth	r2, r3
 8002794:	4b06      	ldr	r3, [pc, #24]	@ (80027b0 <OTimer6Callback+0x34>)
 8002796:	801a      	strh	r2, [r3, #0]
	Step = 30;
 8002798:	4b06      	ldr	r3, [pc, #24]	@ (80027b4 <OTimer6Callback+0x38>)
 800279a:	221e      	movs	r2, #30
 800279c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer6Callback */
}
 800279e:	bf00      	nop
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	20000265 	.word	0x20000265
 80027b0:	200002ac 	.word	0x200002ac
 80027b4:	20000269 	.word	0x20000269

080027b8 <OTimer7Callback>:

/* OTimer7Callback function */
void OTimer7Callback(void const * argument)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer7Callback */
	Step = 0;
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <OTimer7Callback+0x20>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	701a      	strb	r2, [r3, #0]
	BrokenBlade = 1;
 80027c6:	4b05      	ldr	r3, [pc, #20]	@ (80027dc <OTimer7Callback+0x24>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer7Callback */
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	20000269 	.word	0x20000269
 80027dc:	2000026c 	.word	0x2000026c

080027e0 <OTimer8Callback>:

/* OTimer8Callback function */
void OTimer8Callback(void const * argument)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer8Callback */
	Step = 0;
 80027e8:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <OTimer8Callback+0x20>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	701a      	strb	r2, [r3, #0]
	BrokenBlade = 2;
 80027ee:	4b05      	ldr	r3, [pc, #20]	@ (8002804 <OTimer8Callback+0x24>)
 80027f0:	2202      	movs	r2, #2
 80027f2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer8Callback */
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr
 8002800:	20000269 	.word	0x20000269
 8002804:	2000026c 	.word	0x2000026c

08002808 <OTimer9Callback>:

/* OTimer9Callback function */
void OTimer9Callback(void const * argument)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer9Callback */
	SawMatClamp = 0;
 8002810:	4b09      	ldr	r3, [pc, #36]	@ (8002838 <OTimer9Callback+0x30>)
 8002812:	2200      	movs	r2, #0
 8002814:	701a      	strb	r2, [r3, #0]
	OUT_0_8_MAT_CL_CLAMP_OFF;
 8002816:	4b09      	ldr	r3, [pc, #36]	@ (800283c <OTimer9Callback+0x34>)
 8002818:	881b      	ldrh	r3, [r3, #0]
 800281a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800281e:	b29a      	uxth	r2, r3
 8002820:	4b06      	ldr	r3, [pc, #24]	@ (800283c <OTimer9Callback+0x34>)
 8002822:	801a      	strh	r2, [r3, #0]
	Step = 50;
 8002824:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <OTimer9Callback+0x38>)
 8002826:	2232      	movs	r2, #50	@ 0x32
 8002828:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer9Callback */
}
 800282a:	bf00      	nop
 800282c:	370c      	adds	r7, #12
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	20000265 	.word	0x20000265
 800283c:	200002ac 	.word	0x200002ac
 8002840:	20000269 	.word	0x20000269

08002844 <OTimer10Callback>:

/* OTimer10Callback function */
void OTimer10Callback(void const * argument)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OTimer10Callback */
	OUT_0_3_SAW_UP_OFF;
 800284c:	4b07      	ldr	r3, [pc, #28]	@ (800286c <OTimer10Callback+0x28>)
 800284e:	881b      	ldrh	r3, [r3, #0]
 8002850:	f023 0304 	bic.w	r3, r3, #4
 8002854:	b29a      	uxth	r2, r3
 8002856:	4b05      	ldr	r3, [pc, #20]	@ (800286c <OTimer10Callback+0x28>)
 8002858:	801a      	strh	r2, [r3, #0]
	Step = 80;
 800285a:	4b05      	ldr	r3, [pc, #20]	@ (8002870 <OTimer10Callback+0x2c>)
 800285c:	2250      	movs	r2, #80	@ 0x50
 800285e:	701a      	strb	r2, [r3, #0]
  /* USER CODE END OTimer10Callback */
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	200002ac 	.word	0x200002ac
 8002870:	20000269 	.word	0x20000269

08002874 <AllOutputsOff>:

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void AllOutputsOff(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
			OUT_0_16_3PHASE_BACK_OFF;	//Output_2_Sum &= ~			OUT_0_15_TENSION_DOWN_OFF;	Output_2_Sum &= ~0b0100000000000000
 8002878:	4b45      	ldr	r3, [pc, #276]	@ (8002990 <AllOutputsOff+0x11c>)
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002880:	b29a      	uxth	r2, r3
 8002882:	4b43      	ldr	r3, [pc, #268]	@ (8002990 <AllOutputsOff+0x11c>)
 8002884:	801a      	strh	r2, [r3, #0]
			//OUT_0_14_TENSION_UP_OFF;	//Output_2_Sum &= ~0b0010000000000000
			OUT_0_13_FAST_FEED_OFF;		//Output_2_Sum &= ~0b0001000000000000
 8002886:	4b42      	ldr	r3, [pc, #264]	@ (8002990 <AllOutputsOff+0x11c>)
 8002888:	881b      	ldrh	r3, [r3, #0]
 800288a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800288e:	b29a      	uxth	r2, r3
 8002890:	4b3f      	ldr	r3, [pc, #252]	@ (8002990 <AllOutputsOff+0x11c>)
 8002892:	801a      	strh	r2, [r3, #0]
			//OUT_0_12_HPUMP_OFF;		//Output_2_Sum &= ~0b0000100000000000
			OUT_0_11_MAT_REV_OFF;		//Output_2_Sum &= ~0b0000010000000000
 8002894:	4b3e      	ldr	r3, [pc, #248]	@ (8002990 <AllOutputsOff+0x11c>)
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800289c:	b29a      	uxth	r2, r3
 800289e:	4b3c      	ldr	r3, [pc, #240]	@ (8002990 <AllOutputsOff+0x11c>)
 80028a0:	801a      	strh	r2, [r3, #0]
			OUT_0_10_MAT_FWD_OFF;		//Output_2_Sum &= ~0b0000001000000000
 80028a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002990 <AllOutputsOff+0x11c>)
 80028a4:	881b      	ldrh	r3, [r3, #0]
 80028a6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	4b38      	ldr	r3, [pc, #224]	@ (8002990 <AllOutputsOff+0x11c>)
 80028ae:	801a      	strh	r2, [r3, #0]
			OUT_0_9_MAT_CL_UNCLAMP_OFF;	//Output_2_Sum &= ~0b0000000100000000
 80028b0:	4b37      	ldr	r3, [pc, #220]	@ (8002990 <AllOutputsOff+0x11c>)
 80028b2:	881b      	ldrh	r3, [r3, #0]
 80028b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80028b8:	b29a      	uxth	r2, r3
 80028ba:	4b35      	ldr	r3, [pc, #212]	@ (8002990 <AllOutputsOff+0x11c>)
 80028bc:	801a      	strh	r2, [r3, #0]
			OUT_0_8_MAT_CL_CLAMP_OFF;	//Output_2_Sum &= ~0b0000000010000000
 80028be:	4b34      	ldr	r3, [pc, #208]	@ (8002990 <AllOutputsOff+0x11c>)
 80028c0:	881b      	ldrh	r3, [r3, #0]
 80028c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80028c6:	b29a      	uxth	r2, r3
 80028c8:	4b31      	ldr	r3, [pc, #196]	@ (8002990 <AllOutputsOff+0x11c>)
 80028ca:	801a      	strh	r2, [r3, #0]
			OUT_0_7_CHIP_OFF;			//Output_2_Sum &= ~0b0000000001000000
 80028cc:	4b30      	ldr	r3, [pc, #192]	@ (8002990 <AllOutputsOff+0x11c>)
 80028ce:	881b      	ldrh	r3, [r3, #0]
 80028d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002990 <AllOutputsOff+0x11c>)
 80028d8:	801a      	strh	r2, [r3, #0]
			OUT_0_6_SAW_CL_UNCLAMP_OFF;	//Output_2_Sum &= ~0b0000000000100000
 80028da:	4b2d      	ldr	r3, [pc, #180]	@ (8002990 <AllOutputsOff+0x11c>)
 80028dc:	881b      	ldrh	r3, [r3, #0]
 80028de:	f023 0320 	bic.w	r3, r3, #32
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002990 <AllOutputsOff+0x11c>)
 80028e6:	801a      	strh	r2, [r3, #0]
			OUT_0_5_SAW_CL_CLAMP_OFF;	//Output_2_Sum &= ~0b0000000000010000
 80028e8:	4b29      	ldr	r3, [pc, #164]	@ (8002990 <AllOutputsOff+0x11c>)
 80028ea:	881b      	ldrh	r3, [r3, #0]
 80028ec:	f023 0310 	bic.w	r3, r3, #16
 80028f0:	b29a      	uxth	r2, r3
 80028f2:	4b27      	ldr	r3, [pc, #156]	@ (8002990 <AllOutputsOff+0x11c>)
 80028f4:	801a      	strh	r2, [r3, #0]
			OUT_0_4_SAW_DOWN_OFF;		//Output_2_Sum &= ~0b0000000000001000
 80028f6:	4b26      	ldr	r3, [pc, #152]	@ (8002990 <AllOutputsOff+0x11c>)
 80028f8:	881b      	ldrh	r3, [r3, #0]
 80028fa:	f023 0308 	bic.w	r3, r3, #8
 80028fe:	b29a      	uxth	r2, r3
 8002900:	4b23      	ldr	r3, [pc, #140]	@ (8002990 <AllOutputsOff+0x11c>)
 8002902:	801a      	strh	r2, [r3, #0]
			OUT_0_3_SAW_UP_OFF;			//Output_2_Sum &= ~0b0000000000000100
 8002904:	4b22      	ldr	r3, [pc, #136]	@ (8002990 <AllOutputsOff+0x11c>)
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	f023 0304 	bic.w	r3, r3, #4
 800290c:	b29a      	uxth	r2, r3
 800290e:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <AllOutputsOff+0x11c>)
 8002910:	801a      	strh	r2, [r3, #0]
			//OUT_0_2_COUNTER_OFF;		//Output_2_Sum &= ~0b0000000000000010
			OUT_0_1_SAW_OFF;			//Output_2_Sum &= ~0b0000000000000001
 8002912:	4b1f      	ldr	r3, [pc, #124]	@ (8002990 <AllOutputsOff+0x11c>)
 8002914:	881b      	ldrh	r3, [r3, #0]
 8002916:	f023 0301 	bic.w	r3, r3, #1
 800291a:	b29a      	uxth	r2, r3
 800291c:	4b1c      	ldr	r3, [pc, #112]	@ (8002990 <AllOutputsOff+0x11c>)
 800291e:	801a      	strh	r2, [r3, #0]
			osTimerStop(OTimer1Handle);
 8002920:	4b1c      	ldr	r3, [pc, #112]	@ (8002994 <AllOutputsOff+0x120>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f004 fb31 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer2Handle);
 800292a:	4b1b      	ldr	r3, [pc, #108]	@ (8002998 <AllOutputsOff+0x124>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f004 fb2c 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer3Handle);
 8002934:	4b19      	ldr	r3, [pc, #100]	@ (800299c <AllOutputsOff+0x128>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f004 fb27 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer4Handle);
 800293e:	4b18      	ldr	r3, [pc, #96]	@ (80029a0 <AllOutputsOff+0x12c>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4618      	mov	r0, r3
 8002944:	f004 fb22 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer5Handle);
 8002948:	4b16      	ldr	r3, [pc, #88]	@ (80029a4 <AllOutputsOff+0x130>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f004 fb1d 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer6Handle);
 8002952:	4b15      	ldr	r3, [pc, #84]	@ (80029a8 <AllOutputsOff+0x134>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f004 fb18 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer7Handle);
 800295c:	4b13      	ldr	r3, [pc, #76]	@ (80029ac <AllOutputsOff+0x138>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f004 fb13 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer8Handle);
 8002966:	4b12      	ldr	r3, [pc, #72]	@ (80029b0 <AllOutputsOff+0x13c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f004 fb0e 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer9Handle);
 8002970:	4b10      	ldr	r3, [pc, #64]	@ (80029b4 <AllOutputsOff+0x140>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4618      	mov	r0, r3
 8002976:	f004 fb09 	bl	8006f8c <osTimerStop>
			osTimerStop(OTimer10Handle);
 800297a:	4b0f      	ldr	r3, [pc, #60]	@ (80029b8 <AllOutputsOff+0x144>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4618      	mov	r0, r3
 8002980:	f004 fb04 	bl	8006f8c <osTimerStop>
			CheckForBrokenSaw = 0;
 8002984:	4b0d      	ldr	r3, [pc, #52]	@ (80029bc <AllOutputsOff+0x148>)
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]

}
 800298a:	bf00      	nop
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	200002ac 	.word	0x200002ac
 8002994:	200002c8 	.word	0x200002c8
 8002998:	200002cc 	.word	0x200002cc
 800299c:	200002d0 	.word	0x200002d0
 80029a0:	200002d4 	.word	0x200002d4
 80029a4:	200002d8 	.word	0x200002d8
 80029a8:	200002dc 	.word	0x200002dc
 80029ac:	200002e0 	.word	0x200002e0
 80029b0:	200002e4 	.word	0x200002e4
 80029b4:	200002e8 	.word	0x200002e8
 80029b8:	200002ec 	.word	0x200002ec
 80029bc:	20000268 	.word	0x20000268

080029c0 <ButtonRoutine>:

void ButtonRoutine(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
///////////////////////////////////////LEFT BUTTON DECREMENT
	if (IN_1_3_HMI_LEFT && (NominalPartCount != 0))
 80029c4:	4b3a      	ldr	r3, [pc, #232]	@ (8002ab0 <ButtonRoutine+0xf0>)
 80029c6:	881b      	ldrh	r3, [r3, #0]
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d125      	bne.n	8002a1c <ButtonRoutine+0x5c>
 80029d0:	4b38      	ldr	r3, [pc, #224]	@ (8002ab4 <ButtonRoutine+0xf4>)
 80029d2:	881b      	ldrh	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d021      	beq.n	8002a1c <ButtonRoutine+0x5c>
	{
		if (!LeftButtonPressed)
 80029d8:	4b37      	ldr	r3, [pc, #220]	@ (8002ab8 <ButtonRoutine+0xf8>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d108      	bne.n	80029f2 <ButtonRoutine+0x32>
		{
			LeftButtonPressed = 1;
 80029e0:	4b35      	ldr	r3, [pc, #212]	@ (8002ab8 <ButtonRoutine+0xf8>)
 80029e2:	2201      	movs	r2, #1
 80029e4:	701a      	strb	r2, [r3, #0]
			NominalPartCount--;
 80029e6:	4b33      	ldr	r3, [pc, #204]	@ (8002ab4 <ButtonRoutine+0xf4>)
 80029e8:	881b      	ldrh	r3, [r3, #0]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	b29a      	uxth	r2, r3
 80029ee:	4b31      	ldr	r3, [pc, #196]	@ (8002ab4 <ButtonRoutine+0xf4>)
 80029f0:	801a      	strh	r2, [r3, #0]
		}

		if (LeftButtonPressDuration == 0)
 80029f2:	4b32      	ldr	r3, [pc, #200]	@ (8002abc <ButtonRoutine+0xfc>)
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d109      	bne.n	8002a0e <ButtonRoutine+0x4e>
		{
			NominalPartCount--;
 80029fa:	4b2e      	ldr	r3, [pc, #184]	@ (8002ab4 <ButtonRoutine+0xf4>)
 80029fc:	881b      	ldrh	r3, [r3, #0]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	b29a      	uxth	r2, r3
 8002a02:	4b2c      	ldr	r3, [pc, #176]	@ (8002ab4 <ButtonRoutine+0xf4>)
 8002a04:	801a      	strh	r2, [r3, #0]
			LeftButtonPressDuration = BUTTON_HOLD_DELAY;
 8002a06:	4b2d      	ldr	r3, [pc, #180]	@ (8002abc <ButtonRoutine+0xfc>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	701a      	strb	r2, [r3, #0]
		if (LeftButtonPressDuration == 0)
 8002a0c:	e00c      	b.n	8002a28 <ButtonRoutine+0x68>
		}
		else
		{
			LeftButtonPressDuration--;
 8002a0e:	4b2b      	ldr	r3, [pc, #172]	@ (8002abc <ButtonRoutine+0xfc>)
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	3b01      	subs	r3, #1
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	4b29      	ldr	r3, [pc, #164]	@ (8002abc <ButtonRoutine+0xfc>)
 8002a18:	701a      	strb	r2, [r3, #0]
		if (LeftButtonPressDuration == 0)
 8002a1a:	e005      	b.n	8002a28 <ButtonRoutine+0x68>
		}

	}
	else
	{
		LeftButtonPressDuration = BUTTON_PRESS_DELAY;
 8002a1c:	4b27      	ldr	r3, [pc, #156]	@ (8002abc <ButtonRoutine+0xfc>)
 8002a1e:	220a      	movs	r2, #10
 8002a20:	701a      	strb	r2, [r3, #0]
		LeftButtonPressed = 0;
 8002a22:	4b25      	ldr	r3, [pc, #148]	@ (8002ab8 <ButtonRoutine+0xf8>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	701a      	strb	r2, [r3, #0]
	}

///////////////////////////////////////RIGHT BUTTON INCREMENT
	if (IN_1_1_HMI_RIGHT)
 8002a28:	4b21      	ldr	r3, [pc, #132]	@ (8002ab0 <ButtonRoutine+0xf0>)
 8002a2a:	881b      	ldrh	r3, [r3, #0]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d126      	bne.n	8002a82 <ButtonRoutine+0xc2>
	{
		if (!RightButtonPressed && (NominalPartCount <= 999))
 8002a34:	4b22      	ldr	r3, [pc, #136]	@ (8002ac0 <ButtonRoutine+0x100>)
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d10d      	bne.n	8002a58 <ButtonRoutine+0x98>
 8002a3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab4 <ButtonRoutine+0xf4>)
 8002a3e:	881b      	ldrh	r3, [r3, #0]
 8002a40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a44:	d208      	bcs.n	8002a58 <ButtonRoutine+0x98>
		{
			RightButtonPressed = 1;
 8002a46:	4b1e      	ldr	r3, [pc, #120]	@ (8002ac0 <ButtonRoutine+0x100>)
 8002a48:	2201      	movs	r2, #1
 8002a4a:	701a      	strb	r2, [r3, #0]
			NominalPartCount++;
 8002a4c:	4b19      	ldr	r3, [pc, #100]	@ (8002ab4 <ButtonRoutine+0xf4>)
 8002a4e:	881b      	ldrh	r3, [r3, #0]
 8002a50:	3301      	adds	r3, #1
 8002a52:	b29a      	uxth	r2, r3
 8002a54:	4b17      	ldr	r3, [pc, #92]	@ (8002ab4 <ButtonRoutine+0xf4>)
 8002a56:	801a      	strh	r2, [r3, #0]
		}

		if (RightButtonPressDuration == 0)
 8002a58:	4b1a      	ldr	r3, [pc, #104]	@ (8002ac4 <ButtonRoutine+0x104>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d109      	bne.n	8002a74 <ButtonRoutine+0xb4>
		{
			NominalPartCount++;
 8002a60:	4b14      	ldr	r3, [pc, #80]	@ (8002ab4 <ButtonRoutine+0xf4>)
 8002a62:	881b      	ldrh	r3, [r3, #0]
 8002a64:	3301      	adds	r3, #1
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	4b12      	ldr	r3, [pc, #72]	@ (8002ab4 <ButtonRoutine+0xf4>)
 8002a6a:	801a      	strh	r2, [r3, #0]
			RightButtonPressDuration = BUTTON_HOLD_DELAY;
 8002a6c:	4b15      	ldr	r3, [pc, #84]	@ (8002ac4 <ButtonRoutine+0x104>)
 8002a6e:	2201      	movs	r2, #1
 8002a70:	701a      	strb	r2, [r3, #0]
 8002a72:	e00c      	b.n	8002a8e <ButtonRoutine+0xce>
		}
		else
		{
			RightButtonPressDuration--;
 8002a74:	4b13      	ldr	r3, [pc, #76]	@ (8002ac4 <ButtonRoutine+0x104>)
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	b2da      	uxtb	r2, r3
 8002a7c:	4b11      	ldr	r3, [pc, #68]	@ (8002ac4 <ButtonRoutine+0x104>)
 8002a7e:	701a      	strb	r2, [r3, #0]
 8002a80:	e005      	b.n	8002a8e <ButtonRoutine+0xce>
		}

	}
	else
	{
		RightButtonPressDuration = BUTTON_PRESS_DELAY;
 8002a82:	4b10      	ldr	r3, [pc, #64]	@ (8002ac4 <ButtonRoutine+0x104>)
 8002a84:	220a      	movs	r2, #10
 8002a86:	701a      	strb	r2, [r3, #0]
		RightButtonPressed = 0;
 8002a88:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac0 <ButtonRoutine+0x100>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
	}

///////////////////////////////////////CENTER BUTTON APPROVE
	if (IN_1_2_HMI_CENTER)
 8002a8e:	4b08      	ldr	r3, [pc, #32]	@ (8002ab0 <ButtonRoutine+0xf0>)
 8002a90:	881b      	ldrh	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d105      	bne.n	8002aa6 <ButtonRoutine+0xe6>
	{
		CenterButtonPressed = 1;
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac8 <ButtonRoutine+0x108>)
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	701a      	strb	r2, [r3, #0]
		LCD_Init();
 8002aa0:	f7fe fb9a 	bl	80011d8 <LCD_Init>
	}
	else
	{
		CenterButtonPressed = 0;
	}
}
 8002aa4:	e002      	b.n	8002aac <ButtonRoutine+0xec>
		CenterButtonPressed = 0;
 8002aa6:	4b08      	ldr	r3, [pc, #32]	@ (8002ac8 <ButtonRoutine+0x108>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	20000260 	.word	0x20000260
 8002ab4:	20000002 	.word	0x20000002
 8002ab8:	2000026d 	.word	0x2000026d
 8002abc:	20000000 	.word	0x20000000
 8002ac0:	2000026e 	.word	0x2000026e
 8002ac4:	20000001 	.word	0x20000001
 8002ac8:	2000026f 	.word	0x2000026f

08002acc <UpdateLCDDisplay>:

void UpdateLCDDisplay(void)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
	LCD_Set_Cursor(1, 1);
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	2001      	movs	r0, #1
 8002ad4:	f7fe faac 	bl	8001030 <LCD_Set_Cursor>
	LCD_Write((uint8_t*)LCDBufferLine1, 16);
 8002ad8:	2110      	movs	r1, #16
 8002ada:	481a      	ldr	r0, [pc, #104]	@ (8002b44 <UpdateLCDDisplay+0x78>)
 8002adc:	f7fe fae0 	bl	80010a0 <LCD_Write>
	LCD_Set_Cursor(1, 2);
 8002ae0:	2102      	movs	r1, #2
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	f7fe faa4 	bl	8001030 <LCD_Set_Cursor>
	LCD_Write((uint8_t*)LCDBufferLine2, 16);
 8002ae8:	2110      	movs	r1, #16
 8002aea:	4817      	ldr	r0, [pc, #92]	@ (8002b48 <UpdateLCDDisplay+0x7c>)
 8002aec:	f7fe fad8 	bl	80010a0 <LCD_Write>
	if (BacklightColor == GREEN) LCD_SetRGB(0, 29, 0);
 8002af0:	4b16      	ldr	r3, [pc, #88]	@ (8002b4c <UpdateLCDDisplay+0x80>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d105      	bne.n	8002b04 <UpdateLCDDisplay+0x38>
 8002af8:	2200      	movs	r2, #0
 8002afa:	211d      	movs	r1, #29
 8002afc:	2000      	movs	r0, #0
 8002afe:	f7fe faff 	bl	8001100 <LCD_SetRGB>
	else if (BacklightColor == RED) LCD_SetRGB(29, 0, 0);
	else if (BacklightColor == BLUE) LCD_SetRGB(0, 0, 29);
	else if (BacklightColor == WHITE) LCD_SetRGB(29, 29, 29);
}
 8002b02:	e01c      	b.n	8002b3e <UpdateLCDDisplay+0x72>
	else if (BacklightColor == RED) LCD_SetRGB(29, 0, 0);
 8002b04:	4b11      	ldr	r3, [pc, #68]	@ (8002b4c <UpdateLCDDisplay+0x80>)
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d105      	bne.n	8002b18 <UpdateLCDDisplay+0x4c>
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2100      	movs	r1, #0
 8002b10:	201d      	movs	r0, #29
 8002b12:	f7fe faf5 	bl	8001100 <LCD_SetRGB>
}
 8002b16:	e012      	b.n	8002b3e <UpdateLCDDisplay+0x72>
	else if (BacklightColor == BLUE) LCD_SetRGB(0, 0, 29);
 8002b18:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <UpdateLCDDisplay+0x80>)
 8002b1a:	781b      	ldrb	r3, [r3, #0]
 8002b1c:	2b03      	cmp	r3, #3
 8002b1e:	d105      	bne.n	8002b2c <UpdateLCDDisplay+0x60>
 8002b20:	221d      	movs	r2, #29
 8002b22:	2100      	movs	r1, #0
 8002b24:	2000      	movs	r0, #0
 8002b26:	f7fe faeb 	bl	8001100 <LCD_SetRGB>
}
 8002b2a:	e008      	b.n	8002b3e <UpdateLCDDisplay+0x72>
	else if (BacklightColor == WHITE) LCD_SetRGB(29, 29, 29);
 8002b2c:	4b07      	ldr	r3, [pc, #28]	@ (8002b4c <UpdateLCDDisplay+0x80>)
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d104      	bne.n	8002b3e <UpdateLCDDisplay+0x72>
 8002b34:	221d      	movs	r2, #29
 8002b36:	211d      	movs	r1, #29
 8002b38:	201d      	movs	r0, #29
 8002b3a:	f7fe fae1 	bl	8001100 <LCD_SetRGB>
}
 8002b3e:	bf00      	nop
 8002b40:	bd80      	pop	{r7, pc}
 8002b42:	bf00      	nop
 8002b44:	20000274 	.word	0x20000274
 8002b48:	20000290 	.word	0x20000290
 8002b4c:	2000000b 	.word	0x2000000b

08002b50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b08a      	sub	sp, #40	@ 0x28
 8002b54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b56:	f107 0314 	add.w	r3, r7, #20
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	605a      	str	r2, [r3, #4]
 8002b60:	609a      	str	r2, [r3, #8]
 8002b62:	60da      	str	r2, [r3, #12]
 8002b64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b66:	2300      	movs	r3, #0
 8002b68:	613b      	str	r3, [r7, #16]
 8002b6a:	4b42      	ldr	r3, [pc, #264]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b6e:	4a41      	ldr	r2, [pc, #260]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002b70:	f043 0304 	orr.w	r3, r3, #4
 8002b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b76:	4b3f      	ldr	r3, [pc, #252]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7a:	f003 0304 	and.w	r3, r3, #4
 8002b7e:	613b      	str	r3, [r7, #16]
 8002b80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	4b3b      	ldr	r3, [pc, #236]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8a:	4a3a      	ldr	r2, [pc, #232]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002b8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b92:	4b38      	ldr	r3, [pc, #224]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	4b34      	ldr	r3, [pc, #208]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba6:	4a33      	ldr	r2, [pc, #204]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bae:	4b31      	ldr	r3, [pc, #196]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb2:	f003 0301 	and.w	r3, r3, #1
 8002bb6:	60bb      	str	r3, [r7, #8]
 8002bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bba:	2300      	movs	r3, #0
 8002bbc:	607b      	str	r3, [r7, #4]
 8002bbe:	4b2d      	ldr	r3, [pc, #180]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc2:	4a2c      	ldr	r2, [pc, #176]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002bc4:	f043 0302 	orr.w	r3, r3, #2
 8002bc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bca:	4b2a      	ldr	r3, [pc, #168]	@ (8002c74 <MX_GPIO_Init+0x124>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	607b      	str	r3, [r7, #4]
 8002bd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Status_LED_GPIO_Port, Status_LED_Pin, GPIO_PIN_RESET);
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002bdc:	4826      	ldr	r0, [pc, #152]	@ (8002c78 <MX_GPIO_Init+0x128>)
 8002bde:	f001 fd7b 	bl	80046d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_Reset_Pin|SPI1_CS_Pin, GPIO_PIN_SET);
 8002be2:	2201      	movs	r2, #1
 8002be4:	2112      	movs	r1, #18
 8002be6:	4825      	ldr	r0, [pc, #148]	@ (8002c7c <MX_GPIO_Init+0x12c>)
 8002be8:	f001 fd76 	bl	80046d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PULSE_GPIO_Port, PULSE_Pin, GPIO_PIN_RESET);
 8002bec:	2200      	movs	r2, #0
 8002bee:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002bf2:	4823      	ldr	r0, [pc, #140]	@ (8002c80 <MX_GPIO_Init+0x130>)
 8002bf4:	f001 fd70 	bl	80046d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Status_LED_Pin */
  GPIO_InitStruct.Pin = Status_LED_Pin;
 8002bf8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002bfc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c02:	2300      	movs	r3, #0
 8002c04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c06:	2300      	movs	r3, #0
 8002c08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Status_LED_GPIO_Port, &GPIO_InitStruct);
 8002c0a:	f107 0314 	add.w	r3, r7, #20
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4819      	ldr	r0, [pc, #100]	@ (8002c78 <MX_GPIO_Init+0x128>)
 8002c12:	f001 faf9 	bl	8004208 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_Reset_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = LCD_Reset_Pin|SPI1_CS_Pin;
 8002c16:	2312      	movs	r3, #18
 8002c18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c22:	2302      	movs	r3, #2
 8002c24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c26:	f107 0314 	add.w	r3, r7, #20
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	4813      	ldr	r0, [pc, #76]	@ (8002c7c <MX_GPIO_Init+0x12c>)
 8002c2e:	f001 faeb 	bl	8004208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c32:	2301      	movs	r3, #1
 8002c34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c36:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c40:	f107 0314 	add.w	r3, r7, #20
 8002c44:	4619      	mov	r1, r3
 8002c46:	480e      	ldr	r0, [pc, #56]	@ (8002c80 <MX_GPIO_Init+0x130>)
 8002c48:	f001 fade 	bl	8004208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSE_Pin */
  GPIO_InitStruct.Pin = PULSE_Pin;
 8002c4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c52:	2301      	movs	r3, #1
 8002c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c56:	2300      	movs	r3, #0
 8002c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PULSE_GPIO_Port, &GPIO_InitStruct);
 8002c5e:	f107 0314 	add.w	r3, r7, #20
 8002c62:	4619      	mov	r1, r3
 8002c64:	4806      	ldr	r0, [pc, #24]	@ (8002c80 <MX_GPIO_Init+0x130>)
 8002c66:	f001 facf 	bl	8004208 <HAL_GPIO_Init>

}
 8002c6a:	bf00      	nop
 8002c6c:	3728      	adds	r7, #40	@ 0x28
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	40023800 	.word	0x40023800
 8002c78:	40020800 	.word	0x40020800
 8002c7c:	40020000 	.word	0x40020000
 8002c80:	40020400 	.word	0x40020400

08002c84 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c88:	4b12      	ldr	r3, [pc, #72]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002c8a:	4a13      	ldr	r2, [pc, #76]	@ (8002cd8 <MX_I2C1_Init+0x54>)
 8002c8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002c8e:	4b11      	ldr	r3, [pc, #68]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002c90:	4a12      	ldr	r2, [pc, #72]	@ (8002cdc <MX_I2C1_Init+0x58>)
 8002c92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c94:	4b0f      	ldr	r3, [pc, #60]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002c9a:	4b0e      	ldr	r3, [pc, #56]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002ca2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ca6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002cae:	4b09      	ldr	r3, [pc, #36]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cb4:	4b07      	ldr	r3, [pc, #28]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cba:	4b06      	ldr	r3, [pc, #24]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002cc0:	4804      	ldr	r0, [pc, #16]	@ (8002cd4 <MX_I2C1_Init+0x50>)
 8002cc2:	f001 fd23 	bl	800470c <HAL_I2C_Init>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ccc:	f000 f90c 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002cd0:	bf00      	nop
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	20000a34 	.word	0x20000a34
 8002cd8:	40005400 	.word	0x40005400
 8002cdc:	000186a0 	.word	0x000186a0

08002ce0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b08a      	sub	sp, #40	@ 0x28
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ce8:	f107 0314 	add.w	r3, r7, #20
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
 8002cf6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a19      	ldr	r2, [pc, #100]	@ (8002d64 <HAL_I2C_MspInit+0x84>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d12b      	bne.n	8002d5a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	4b18      	ldr	r3, [pc, #96]	@ (8002d68 <HAL_I2C_MspInit+0x88>)
 8002d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0a:	4a17      	ldr	r2, [pc, #92]	@ (8002d68 <HAL_I2C_MspInit+0x88>)
 8002d0c:	f043 0302 	orr.w	r3, r3, #2
 8002d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d12:	4b15      	ldr	r3, [pc, #84]	@ (8002d68 <HAL_I2C_MspInit+0x88>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	613b      	str	r3, [r7, #16]
 8002d1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d1e:	23c0      	movs	r3, #192	@ 0xc0
 8002d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d22:	2312      	movs	r3, #18
 8002d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d2e:	2304      	movs	r3, #4
 8002d30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d32:	f107 0314 	add.w	r3, r7, #20
 8002d36:	4619      	mov	r1, r3
 8002d38:	480c      	ldr	r0, [pc, #48]	@ (8002d6c <HAL_I2C_MspInit+0x8c>)
 8002d3a:	f001 fa65 	bl	8004208 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
 8002d42:	4b09      	ldr	r3, [pc, #36]	@ (8002d68 <HAL_I2C_MspInit+0x88>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	4a08      	ldr	r2, [pc, #32]	@ (8002d68 <HAL_I2C_MspInit+0x88>)
 8002d48:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d4e:	4b06      	ldr	r3, [pc, #24]	@ (8002d68 <HAL_I2C_MspInit+0x88>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d56:	60fb      	str	r3, [r7, #12]
 8002d58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002d5a:	bf00      	nop
 8002d5c:	3728      	adds	r7, #40	@ 0x28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	40005400 	.word	0x40005400
 8002d68:	40023800 	.word	0x40023800
 8002d6c:	40020400 	.word	0x40020400

08002d70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d76:	f000 fb55 	bl	8003424 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d7a:	f000 f839 	bl	8002df0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d7e:	f7ff fee7 	bl	8002b50 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d82:	f7fe fae7 	bl	8001354 <MX_DMA_Init>
  MX_ADC1_Init();
 8002d86:	f7fe fa4f 	bl	8001228 <MX_ADC1_Init>
  MX_I2C1_Init();
 8002d8a:	f7ff ff7b 	bl	8002c84 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002d8e:	f000 fa57 	bl	8003240 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //Send configuration to PCA to output via I2C command (set to OUTPUT and output state to OFF)
  HAL_I2C_Master_Transmit(&hi2c1, OUTPUT_MODULE_ADDR_1, Config, 3, 10);
 8002d92:	230a      	movs	r3, #10
 8002d94:	9300      	str	r3, [sp, #0]
 8002d96:	2303      	movs	r3, #3
 8002d98:	4a12      	ldr	r2, [pc, #72]	@ (8002de4 <main+0x74>)
 8002d9a:	2148      	movs	r1, #72	@ 0x48
 8002d9c:	4812      	ldr	r0, [pc, #72]	@ (8002de8 <main+0x78>)
 8002d9e:	f001 fdf9 	bl	8004994 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Transmit(&hi2c1, OUTPUT_MODULE_ADDR_2, Config, 3, 10);
 8002da2:	230a      	movs	r3, #10
 8002da4:	9300      	str	r3, [sp, #0]
 8002da6:	2303      	movs	r3, #3
 8002da8:	4a0e      	ldr	r2, [pc, #56]	@ (8002de4 <main+0x74>)
 8002daa:	2146      	movs	r1, #70	@ 0x46
 8002dac:	480e      	ldr	r0, [pc, #56]	@ (8002de8 <main+0x78>)
 8002dae:	f001 fdf1 	bl	8004994 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Transmit(&hi2c1, OUTPUT_MODULE_ADDR_1, Data, 3, 10);
 8002db2:	230a      	movs	r3, #10
 8002db4:	9300      	str	r3, [sp, #0]
 8002db6:	2303      	movs	r3, #3
 8002db8:	4a0c      	ldr	r2, [pc, #48]	@ (8002dec <main+0x7c>)
 8002dba:	2148      	movs	r1, #72	@ 0x48
 8002dbc:	480a      	ldr	r0, [pc, #40]	@ (8002de8 <main+0x78>)
 8002dbe:	f001 fde9 	bl	8004994 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Transmit(&hi2c1, OUTPUT_MODULE_ADDR_2, Data, 3, 10);
 8002dc2:	230a      	movs	r3, #10
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	4a08      	ldr	r2, [pc, #32]	@ (8002dec <main+0x7c>)
 8002dca:	2146      	movs	r1, #70	@ 0x46
 8002dcc:	4806      	ldr	r0, [pc, #24]	@ (8002de8 <main+0x78>)
 8002dce:	f001 fde1 	bl	8004994 <HAL_I2C_Master_Transmit>

  LCD_Init();
 8002dd2:	f7fe fa01 	bl	80011d8 <LCD_Init>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002dd6:	f7fe fb11 	bl	80013fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002dda:	f003 fff7 	bl	8006dcc <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8002dde:	bf00      	nop
 8002de0:	e7fd      	b.n	8002dde <main+0x6e>
 8002de2:	bf00      	nop
 8002de4:	20000010 	.word	0x20000010
 8002de8:	20000a34 	.word	0x20000a34
 8002dec:	2000000c 	.word	0x2000000c

08002df0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b094      	sub	sp, #80	@ 0x50
 8002df4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002df6:	f107 0320 	add.w	r3, r7, #32
 8002dfa:	2230      	movs	r2, #48	@ 0x30
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f008 fbad 	bl	800b55e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e04:	f107 030c 	add.w	r3, r7, #12
 8002e08:	2200      	movs	r2, #0
 8002e0a:	601a      	str	r2, [r3, #0]
 8002e0c:	605a      	str	r2, [r3, #4]
 8002e0e:	609a      	str	r2, [r3, #8]
 8002e10:	60da      	str	r2, [r3, #12]
 8002e12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e14:	2300      	movs	r3, #0
 8002e16:	60bb      	str	r3, [r7, #8]
 8002e18:	4b28      	ldr	r3, [pc, #160]	@ (8002ebc <SystemClock_Config+0xcc>)
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1c:	4a27      	ldr	r2, [pc, #156]	@ (8002ebc <SystemClock_Config+0xcc>)
 8002e1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e24:	4b25      	ldr	r3, [pc, #148]	@ (8002ebc <SystemClock_Config+0xcc>)
 8002e26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e2c:	60bb      	str	r3, [r7, #8]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e30:	2300      	movs	r3, #0
 8002e32:	607b      	str	r3, [r7, #4]
 8002e34:	4b22      	ldr	r3, [pc, #136]	@ (8002ec0 <SystemClock_Config+0xd0>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002e3c:	4a20      	ldr	r2, [pc, #128]	@ (8002ec0 <SystemClock_Config+0xd0>)
 8002e3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e42:	6013      	str	r3, [r2, #0]
 8002e44:	4b1e      	ldr	r3, [pc, #120]	@ (8002ec0 <SystemClock_Config+0xd0>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e4c:	607b      	str	r3, [r7, #4]
 8002e4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e50:	2301      	movs	r3, #1
 8002e52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002e58:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e5a:	2302      	movs	r3, #2
 8002e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002e5e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8002e64:	2319      	movs	r3, #25
 8002e66:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002e68:	23a8      	movs	r3, #168	@ 0xa8
 8002e6a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002e70:	2307      	movs	r3, #7
 8002e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e74:	f107 0320 	add.w	r3, r7, #32
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f002 fc41 	bl	8005700 <HAL_RCC_OscConfig>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002e84:	f000 f830 	bl	8002ee8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e88:	230f      	movs	r3, #15
 8002e8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e90:	2300      	movs	r3, #0
 8002e92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e98:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e9e:	f107 030c 	add.w	r3, r7, #12
 8002ea2:	2102      	movs	r1, #2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f002 fea3 	bl	8005bf0 <HAL_RCC_ClockConfig>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002eb0:	f000 f81a 	bl	8002ee8 <Error_Handler>
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	3750      	adds	r7, #80	@ 0x50
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40023800 	.word	0x40023800
 8002ec0:	40007000 	.word	0x40007000

08002ec4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a04      	ldr	r2, [pc, #16]	@ (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d101      	bne.n	8002eda <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002ed6:	f000 fac7 	bl	8003468 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002eda:	bf00      	nop
 8002edc:	3708      	adds	r7, #8
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40010000 	.word	0x40010000

08002ee8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002eec:	b672      	cpsid	i
}
 8002eee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ef0:	bf00      	nop
 8002ef2:	e7fd      	b.n	8002ef0 <Error_Handler+0x8>

08002ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002efa:	2300      	movs	r3, #0
 8002efc:	607b      	str	r3, [r7, #4]
 8002efe:	4b12      	ldr	r3, [pc, #72]	@ (8002f48 <HAL_MspInit+0x54>)
 8002f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f02:	4a11      	ldr	r2, [pc, #68]	@ (8002f48 <HAL_MspInit+0x54>)
 8002f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8002f48 <HAL_MspInit+0x54>)
 8002f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f12:	607b      	str	r3, [r7, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f16:	2300      	movs	r3, #0
 8002f18:	603b      	str	r3, [r7, #0]
 8002f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f48 <HAL_MspInit+0x54>)
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f48 <HAL_MspInit+0x54>)
 8002f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f26:	4b08      	ldr	r3, [pc, #32]	@ (8002f48 <HAL_MspInit+0x54>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f2e:	603b      	str	r3, [r7, #0]
 8002f30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f32:	2200      	movs	r2, #0
 8002f34:	210f      	movs	r1, #15
 8002f36:	f06f 0001 	mvn.w	r0, #1
 8002f3a:	f000 fdf3 	bl	8003b24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f3e:	bf00      	nop
 8002f40:	3708      	adds	r7, #8
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40023800 	.word	0x40023800

08002f4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b08c      	sub	sp, #48	@ 0x30
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002f54:	2300      	movs	r3, #0
 8002f56:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	4b2e      	ldr	r3, [pc, #184]	@ (800301c <HAL_InitTick+0xd0>)
 8002f62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f64:	4a2d      	ldr	r2, [pc, #180]	@ (800301c <HAL_InitTick+0xd0>)
 8002f66:	f043 0301 	orr.w	r3, r3, #1
 8002f6a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800301c <HAL_InitTick+0xd0>)
 8002f6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f78:	f107 020c 	add.w	r2, r7, #12
 8002f7c:	f107 0310 	add.w	r3, r7, #16
 8002f80:	4611      	mov	r1, r2
 8002f82:	4618      	mov	r0, r3
 8002f84:	f003 f814 	bl	8005fb0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002f88:	f002 fffe 	bl	8005f88 <HAL_RCC_GetPCLK2Freq>
 8002f8c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f90:	4a23      	ldr	r2, [pc, #140]	@ (8003020 <HAL_InitTick+0xd4>)
 8002f92:	fba2 2303 	umull	r2, r3, r2, r3
 8002f96:	0c9b      	lsrs	r3, r3, #18
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002f9c:	4b21      	ldr	r3, [pc, #132]	@ (8003024 <HAL_InitTick+0xd8>)
 8002f9e:	4a22      	ldr	r2, [pc, #136]	@ (8003028 <HAL_InitTick+0xdc>)
 8002fa0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002fa2:	4b20      	ldr	r3, [pc, #128]	@ (8003024 <HAL_InitTick+0xd8>)
 8002fa4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002fa8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002faa:	4a1e      	ldr	r2, [pc, #120]	@ (8003024 <HAL_InitTick+0xd8>)
 8002fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fae:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002fb0:	4b1c      	ldr	r3, [pc, #112]	@ (8003024 <HAL_InitTick+0xd8>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8003024 <HAL_InitTick+0xd8>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fbc:	4b19      	ldr	r3, [pc, #100]	@ (8003024 <HAL_InitTick+0xd8>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002fc2:	4818      	ldr	r0, [pc, #96]	@ (8003024 <HAL_InitTick+0xd8>)
 8002fc4:	f003 f826 	bl	8006014 <HAL_TIM_Base_Init>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002fce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d11b      	bne.n	800300e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002fd6:	4813      	ldr	r0, [pc, #76]	@ (8003024 <HAL_InitTick+0xd8>)
 8002fd8:	f003 f876 	bl	80060c8 <HAL_TIM_Base_Start_IT>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002fe2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d111      	bne.n	800300e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002fea:	2019      	movs	r0, #25
 8002fec:	f000 fdb6 	bl	8003b5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2b0f      	cmp	r3, #15
 8002ff4:	d808      	bhi.n	8003008 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	2019      	movs	r0, #25
 8002ffc:	f000 fd92 	bl	8003b24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003000:	4a0a      	ldr	r2, [pc, #40]	@ (800302c <HAL_InitTick+0xe0>)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	e002      	b.n	800300e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800300e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003012:	4618      	mov	r0, r3
 8003014:	3730      	adds	r7, #48	@ 0x30
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	40023800 	.word	0x40023800
 8003020:	431bde83 	.word	0x431bde83
 8003024:	20000a88 	.word	0x20000a88
 8003028:	40010000 	.word	0x40010000
 800302c:	20000018 	.word	0x20000018

08003030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003034:	bf00      	nop
 8003036:	e7fd      	b.n	8003034 <NMI_Handler+0x4>

08003038 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800303c:	bf00      	nop
 800303e:	e7fd      	b.n	800303c <HardFault_Handler+0x4>

08003040 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003044:	bf00      	nop
 8003046:	e7fd      	b.n	8003044 <MemManage_Handler+0x4>

08003048 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003048:	b480      	push	{r7}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800304c:	bf00      	nop
 800304e:	e7fd      	b.n	800304c <BusFault_Handler+0x4>

08003050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003054:	bf00      	nop
 8003056:	e7fd      	b.n	8003054 <UsageFault_Handler+0x4>

08003058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800305c:	bf00      	nop
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
	...

08003068 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800306c:	4802      	ldr	r0, [pc, #8]	@ (8003078 <DMA1_Stream6_IRQHandler+0x10>)
 800306e:	f000 fe8f 	bl	8003d90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003072:	bf00      	nop
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	20000b1c 	.word	0x20000b1c

0800307c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003080:	4802      	ldr	r0, [pc, #8]	@ (800308c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003082:	f003 f883 	bl	800618c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	20000a88 	.word	0x20000a88

08003090 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
	return 1;
 8003094:	2301      	movs	r3, #1
}
 8003096:	4618      	mov	r0, r3
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <_kill>:

int _kill(int pid, int sig)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80030aa:	f008 fb09 	bl	800b6c0 <__errno>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2216      	movs	r2, #22
 80030b2:	601a      	str	r2, [r3, #0]
	return -1;
 80030b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3708      	adds	r7, #8
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <_exit>:

void _exit (int status)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80030c8:	f04f 31ff 	mov.w	r1, #4294967295
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f7ff ffe7 	bl	80030a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80030d2:	bf00      	nop
 80030d4:	e7fd      	b.n	80030d2 <_exit+0x12>

080030d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b086      	sub	sp, #24
 80030da:	af00      	add	r7, sp, #0
 80030dc:	60f8      	str	r0, [r7, #12]
 80030de:	60b9      	str	r1, [r7, #8]
 80030e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e2:	2300      	movs	r3, #0
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	e00a      	b.n	80030fe <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80030e8:	f3af 8000 	nop.w
 80030ec:	4601      	mov	r1, r0
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	1c5a      	adds	r2, r3, #1
 80030f2:	60ba      	str	r2, [r7, #8]
 80030f4:	b2ca      	uxtb	r2, r1
 80030f6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	3301      	adds	r3, #1
 80030fc:	617b      	str	r3, [r7, #20]
 80030fe:	697a      	ldr	r2, [r7, #20]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	429a      	cmp	r2, r3
 8003104:	dbf0      	blt.n	80030e8 <_read+0x12>
	}

return len;
 8003106:	687b      	ldr	r3, [r7, #4]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3718      	adds	r7, #24
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800311c:	2300      	movs	r3, #0
 800311e:	617b      	str	r3, [r7, #20]
 8003120:	e009      	b.n	8003136 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	1c5a      	adds	r2, r3, #1
 8003126:	60ba      	str	r2, [r7, #8]
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	4618      	mov	r0, r3
 800312c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	3301      	adds	r3, #1
 8003134:	617b      	str	r3, [r7, #20]
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	429a      	cmp	r2, r3
 800313c:	dbf1      	blt.n	8003122 <_write+0x12>
	}
	return len;
 800313e:	687b      	ldr	r3, [r7, #4]
}
 8003140:	4618      	mov	r0, r3
 8003142:	3718      	adds	r7, #24
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <_close>:

int _close(int file)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
	return -1;
 8003150:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003154:	4618      	mov	r0, r3
 8003156:	370c      	adds	r7, #12
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
 8003168:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003170:	605a      	str	r2, [r3, #4]
	return 0;
 8003172:	2300      	movs	r3, #0
}
 8003174:	4618      	mov	r0, r3
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <_isatty>:

int _isatty(int file)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
	return 1;
 8003188:	2301      	movs	r3, #1
}
 800318a:	4618      	mov	r0, r3
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr

08003196 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003196:	b480      	push	{r7}
 8003198:	b085      	sub	sp, #20
 800319a:	af00      	add	r7, sp, #0
 800319c:	60f8      	str	r0, [r7, #12]
 800319e:	60b9      	str	r1, [r7, #8]
 80031a0:	607a      	str	r2, [r7, #4]
	return 0;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3714      	adds	r7, #20
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031b8:	4a14      	ldr	r2, [pc, #80]	@ (800320c <_sbrk+0x5c>)
 80031ba:	4b15      	ldr	r3, [pc, #84]	@ (8003210 <_sbrk+0x60>)
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031c4:	4b13      	ldr	r3, [pc, #76]	@ (8003214 <_sbrk+0x64>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d102      	bne.n	80031d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031cc:	4b11      	ldr	r3, [pc, #68]	@ (8003214 <_sbrk+0x64>)
 80031ce:	4a12      	ldr	r2, [pc, #72]	@ (8003218 <_sbrk+0x68>)
 80031d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031d2:	4b10      	ldr	r3, [pc, #64]	@ (8003214 <_sbrk+0x64>)
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4413      	add	r3, r2
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d207      	bcs.n	80031f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031e0:	f008 fa6e 	bl	800b6c0 <__errno>
 80031e4:	4603      	mov	r3, r0
 80031e6:	220c      	movs	r2, #12
 80031e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031ea:	f04f 33ff 	mov.w	r3, #4294967295
 80031ee:	e009      	b.n	8003204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031f0:	4b08      	ldr	r3, [pc, #32]	@ (8003214 <_sbrk+0x64>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031f6:	4b07      	ldr	r3, [pc, #28]	@ (8003214 <_sbrk+0x64>)
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4413      	add	r3, r2
 80031fe:	4a05      	ldr	r2, [pc, #20]	@ (8003214 <_sbrk+0x64>)
 8003200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003202:	68fb      	ldr	r3, [r7, #12]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	20010000 	.word	0x20010000
 8003210:	00000400 	.word	0x00000400
 8003214:	20000ad0 	.word	0x20000ad0
 8003218:	20004b60 	.word	0x20004b60

0800321c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003220:	4b06      	ldr	r3, [pc, #24]	@ (800323c <SystemInit+0x20>)
 8003222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003226:	4a05      	ldr	r2, [pc, #20]	@ (800323c <SystemInit+0x20>)
 8003228:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800322c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003230:	bf00      	nop
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	e000ed00 	.word	0xe000ed00

08003240 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003244:	4b11      	ldr	r3, [pc, #68]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 8003246:	4a12      	ldr	r2, [pc, #72]	@ (8003290 <MX_USART2_UART_Init+0x50>)
 8003248:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800324a:	4b10      	ldr	r3, [pc, #64]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 800324c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003250:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003252:	4b0e      	ldr	r3, [pc, #56]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 8003254:	2200      	movs	r2, #0
 8003256:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003258:	4b0c      	ldr	r3, [pc, #48]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 800325a:	2200      	movs	r2, #0
 800325c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800325e:	4b0b      	ldr	r3, [pc, #44]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 8003260:	2200      	movs	r2, #0
 8003262:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003264:	4b09      	ldr	r3, [pc, #36]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 8003266:	220c      	movs	r2, #12
 8003268:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800326a:	4b08      	ldr	r3, [pc, #32]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 800326c:	2200      	movs	r2, #0
 800326e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003270:	4b06      	ldr	r3, [pc, #24]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 8003272:	2200      	movs	r2, #0
 8003274:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003276:	4805      	ldr	r0, [pc, #20]	@ (800328c <MX_USART2_UART_Init+0x4c>)
 8003278:	f003 f940 	bl	80064fc <HAL_UART_Init>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003282:	f7ff fe31 	bl	8002ee8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003286:	bf00      	nop
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	20000ad4 	.word	0x20000ad4
 8003290:	40004400 	.word	0x40004400

08003294 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b08a      	sub	sp, #40	@ 0x28
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800329c:	f107 0314 	add.w	r3, r7, #20
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a31      	ldr	r2, [pc, #196]	@ (8003378 <HAL_UART_MspInit+0xe4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d15b      	bne.n	800336e <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80032b6:	2300      	movs	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]
 80032ba:	4b30      	ldr	r3, [pc, #192]	@ (800337c <HAL_UART_MspInit+0xe8>)
 80032bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032be:	4a2f      	ldr	r2, [pc, #188]	@ (800337c <HAL_UART_MspInit+0xe8>)
 80032c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80032c6:	4b2d      	ldr	r3, [pc, #180]	@ (800337c <HAL_UART_MspInit+0xe8>)
 80032c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ce:	613b      	str	r3, [r7, #16]
 80032d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	4b29      	ldr	r3, [pc, #164]	@ (800337c <HAL_UART_MspInit+0xe8>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	4a28      	ldr	r2, [pc, #160]	@ (800337c <HAL_UART_MspInit+0xe8>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032e2:	4b26      	ldr	r3, [pc, #152]	@ (800337c <HAL_UART_MspInit+0xe8>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032ee:	230c      	movs	r3, #12
 80032f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032f2:	2302      	movs	r3, #2
 80032f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032f6:	2301      	movs	r3, #1
 80032f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fa:	2303      	movs	r3, #3
 80032fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032fe:	2307      	movs	r3, #7
 8003300:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003302:	f107 0314 	add.w	r3, r7, #20
 8003306:	4619      	mov	r1, r3
 8003308:	481d      	ldr	r0, [pc, #116]	@ (8003380 <HAL_UART_MspInit+0xec>)
 800330a:	f000 ff7d 	bl	8004208 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800330e:	4b1d      	ldr	r3, [pc, #116]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003310:	4a1d      	ldr	r2, [pc, #116]	@ (8003388 <HAL_UART_MspInit+0xf4>)
 8003312:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003314:	4b1b      	ldr	r3, [pc, #108]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003316:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800331a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800331c:	4b19      	ldr	r3, [pc, #100]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 800331e:	2240      	movs	r2, #64	@ 0x40
 8003320:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003322:	4b18      	ldr	r3, [pc, #96]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003324:	2200      	movs	r2, #0
 8003326:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003328:	4b16      	ldr	r3, [pc, #88]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 800332a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800332e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003330:	4b14      	ldr	r3, [pc, #80]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003332:	2200      	movs	r2, #0
 8003334:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003336:	4b13      	ldr	r3, [pc, #76]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003338:	2200      	movs	r2, #0
 800333a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 800333c:	4b11      	ldr	r3, [pc, #68]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 800333e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003342:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003344:	4b0f      	ldr	r3, [pc, #60]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003346:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800334a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800334c:	4b0d      	ldr	r3, [pc, #52]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 800334e:	2200      	movs	r2, #0
 8003350:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8003352:	480c      	ldr	r0, [pc, #48]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003354:	f000 fc10 	bl	8003b78 <HAL_DMA_Init>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800335e:	f7ff fdc3 	bl	8002ee8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	4a07      	ldr	r2, [pc, #28]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 8003366:	639a      	str	r2, [r3, #56]	@ 0x38
 8003368:	4a06      	ldr	r2, [pc, #24]	@ (8003384 <HAL_UART_MspInit+0xf0>)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800336e:	bf00      	nop
 8003370:	3728      	adds	r7, #40	@ 0x28
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	40004400 	.word	0x40004400
 800337c:	40023800 	.word	0x40023800
 8003380:	40020000 	.word	0x40020000
 8003384:	20000b1c 	.word	0x20000b1c
 8003388:	400260a0 	.word	0x400260a0

0800338c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b082      	sub	sp, #8
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a0a      	ldr	r2, [pc, #40]	@ (80033c4 <HAL_UART_MspDeInit+0x38>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d10e      	bne.n	80033bc <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800339e:	4b0a      	ldr	r3, [pc, #40]	@ (80033c8 <HAL_UART_MspDeInit+0x3c>)
 80033a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a2:	4a09      	ldr	r2, [pc, #36]	@ (80033c8 <HAL_UART_MspDeInit+0x3c>)
 80033a4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80033a8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80033aa:	210c      	movs	r1, #12
 80033ac:	4807      	ldr	r0, [pc, #28]	@ (80033cc <HAL_UART_MspDeInit+0x40>)
 80033ae:	f001 f8af 	bl	8004510 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033b6:	4618      	mov	r0, r3
 80033b8:	f000 fc8c 	bl	8003cd4 <HAL_DMA_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80033bc:	bf00      	nop
 80033be:	3708      	adds	r7, #8
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40004400 	.word	0x40004400
 80033c8:	40023800 	.word	0x40023800
 80033cc:	40020000 	.word	0x40020000

080033d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80033d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003408 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80033d4:	480d      	ldr	r0, [pc, #52]	@ (800340c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80033d6:	490e      	ldr	r1, [pc, #56]	@ (8003410 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80033d8:	4a0e      	ldr	r2, [pc, #56]	@ (8003414 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80033da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033dc:	e002      	b.n	80033e4 <LoopCopyDataInit>

080033de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033e2:	3304      	adds	r3, #4

080033e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033e8:	d3f9      	bcc.n	80033de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ea:	4a0b      	ldr	r2, [pc, #44]	@ (8003418 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80033ec:	4c0b      	ldr	r4, [pc, #44]	@ (800341c <LoopFillZerobss+0x26>)
  movs r3, #0
 80033ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033f0:	e001      	b.n	80033f6 <LoopFillZerobss>

080033f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033f4:	3204      	adds	r2, #4

080033f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033f8:	d3fb      	bcc.n	80033f2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80033fa:	f7ff ff0f 	bl	800321c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80033fe:	f008 f965 	bl	800b6cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003402:	f7ff fcb5 	bl	8002d70 <main>
  bx  lr    
 8003406:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003408:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800340c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003410:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003414:	0800f494 	.word	0x0800f494
  ldr r2, =_sbss
 8003418:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 800341c:	20004b5c 	.word	0x20004b5c

08003420 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003420:	e7fe      	b.n	8003420 <ADC_IRQHandler>
	...

08003424 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003428:	4b0e      	ldr	r3, [pc, #56]	@ (8003464 <HAL_Init+0x40>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a0d      	ldr	r2, [pc, #52]	@ (8003464 <HAL_Init+0x40>)
 800342e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003432:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003434:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_Init+0x40>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <HAL_Init+0x40>)
 800343a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800343e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003440:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <HAL_Init+0x40>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a07      	ldr	r2, [pc, #28]	@ (8003464 <HAL_Init+0x40>)
 8003446:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800344a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800344c:	2003      	movs	r0, #3
 800344e:	f000 fb5e 	bl	8003b0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003452:	200f      	movs	r0, #15
 8003454:	f7ff fd7a 	bl	8002f4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003458:	f7ff fd4c 	bl	8002ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40023c00 	.word	0x40023c00

08003468 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800346c:	4b06      	ldr	r3, [pc, #24]	@ (8003488 <HAL_IncTick+0x20>)
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	461a      	mov	r2, r3
 8003472:	4b06      	ldr	r3, [pc, #24]	@ (800348c <HAL_IncTick+0x24>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4413      	add	r3, r2
 8003478:	4a04      	ldr	r2, [pc, #16]	@ (800348c <HAL_IncTick+0x24>)
 800347a:	6013      	str	r3, [r2, #0]
}
 800347c:	bf00      	nop
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	2000001c 	.word	0x2000001c
 800348c:	20000b7c 	.word	0x20000b7c

08003490 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  return uwTick;
 8003494:	4b03      	ldr	r3, [pc, #12]	@ (80034a4 <HAL_GetTick+0x14>)
 8003496:	681b      	ldr	r3, [r3, #0]
}
 8003498:	4618      	mov	r0, r3
 800349a:	46bd      	mov	sp, r7
 800349c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a0:	4770      	bx	lr
 80034a2:	bf00      	nop
 80034a4:	20000b7c 	.word	0x20000b7c

080034a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b084      	sub	sp, #16
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034b0:	f7ff ffee 	bl	8003490 <HAL_GetTick>
 80034b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c0:	d005      	beq.n	80034ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034c2:	4b0a      	ldr	r3, [pc, #40]	@ (80034ec <HAL_Delay+0x44>)
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	461a      	mov	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	4413      	add	r3, r2
 80034cc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80034ce:	bf00      	nop
 80034d0:	f7ff ffde 	bl	8003490 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d8f7      	bhi.n	80034d0 <HAL_Delay+0x28>
  {
  }
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	2000001c 	.word	0x2000001c

080034f0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b084      	sub	sp, #16
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034f8:	2300      	movs	r3, #0
 80034fa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e033      	b.n	800356e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350a:	2b00      	cmp	r3, #0
 800350c:	d109      	bne.n	8003522 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f7fd fedc 	bl	80012cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2200      	movs	r2, #0
 800351e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003526:	f003 0310 	and.w	r3, r3, #16
 800352a:	2b00      	cmp	r3, #0
 800352c:	d118      	bne.n	8003560 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003536:	f023 0302 	bic.w	r3, r3, #2
 800353a:	f043 0202 	orr.w	r2, r3, #2
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f93a 	bl	80037bc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2200      	movs	r2, #0
 800354c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003552:	f023 0303 	bic.w	r3, r3, #3
 8003556:	f043 0201 	orr.w	r2, r3, #1
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	641a      	str	r2, [r3, #64]	@ 0x40
 800355e:	e001      	b.n	8003564 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800356c:	7bfb      	ldrb	r3, [r7, #15]
}
 800356e:	4618      	mov	r0, r3
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
	...

08003578 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003582:	2300      	movs	r3, #0
 8003584:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <HAL_ADC_ConfigChannel+0x1c>
 8003590:	2302      	movs	r3, #2
 8003592:	e105      	b.n	80037a0 <HAL_ADC_ConfigChannel+0x228>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2b09      	cmp	r3, #9
 80035a2:	d925      	bls.n	80035f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68d9      	ldr	r1, [r3, #12]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	461a      	mov	r2, r3
 80035b2:	4613      	mov	r3, r2
 80035b4:	005b      	lsls	r3, r3, #1
 80035b6:	4413      	add	r3, r2
 80035b8:	3b1e      	subs	r3, #30
 80035ba:	2207      	movs	r2, #7
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43da      	mvns	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	400a      	ands	r2, r1
 80035c8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68d9      	ldr	r1, [r3, #12]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	689a      	ldr	r2, [r3, #8]
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	b29b      	uxth	r3, r3
 80035da:	4618      	mov	r0, r3
 80035dc:	4603      	mov	r3, r0
 80035de:	005b      	lsls	r3, r3, #1
 80035e0:	4403      	add	r3, r0
 80035e2:	3b1e      	subs	r3, #30
 80035e4:	409a      	lsls	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	60da      	str	r2, [r3, #12]
 80035ee:	e022      	b.n	8003636 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6919      	ldr	r1, [r3, #16]
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	461a      	mov	r2, r3
 80035fe:	4613      	mov	r3, r2
 8003600:	005b      	lsls	r3, r3, #1
 8003602:	4413      	add	r3, r2
 8003604:	2207      	movs	r2, #7
 8003606:	fa02 f303 	lsl.w	r3, r2, r3
 800360a:	43da      	mvns	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	400a      	ands	r2, r1
 8003612:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6919      	ldr	r1, [r3, #16]
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	689a      	ldr	r2, [r3, #8]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	b29b      	uxth	r3, r3
 8003624:	4618      	mov	r0, r3
 8003626:	4603      	mov	r3, r0
 8003628:	005b      	lsls	r3, r3, #1
 800362a:	4403      	add	r3, r0
 800362c:	409a      	lsls	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	430a      	orrs	r2, r1
 8003634:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b06      	cmp	r3, #6
 800363c:	d824      	bhi.n	8003688 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	3b05      	subs	r3, #5
 8003650:	221f      	movs	r2, #31
 8003652:	fa02 f303 	lsl.w	r3, r2, r3
 8003656:	43da      	mvns	r2, r3
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	400a      	ands	r2, r1
 800365e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	b29b      	uxth	r3, r3
 800366c:	4618      	mov	r0, r3
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4413      	add	r3, r2
 8003678:	3b05      	subs	r3, #5
 800367a:	fa00 f203 	lsl.w	r2, r0, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	635a      	str	r2, [r3, #52]	@ 0x34
 8003686:	e04c      	b.n	8003722 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	2b0c      	cmp	r3, #12
 800368e:	d824      	bhi.n	80036da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685a      	ldr	r2, [r3, #4]
 800369a:	4613      	mov	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	4413      	add	r3, r2
 80036a0:	3b23      	subs	r3, #35	@ 0x23
 80036a2:	221f      	movs	r2, #31
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43da      	mvns	r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	400a      	ands	r2, r1
 80036b0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	b29b      	uxth	r3, r3
 80036be:	4618      	mov	r0, r3
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685a      	ldr	r2, [r3, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4413      	add	r3, r2
 80036ca:	3b23      	subs	r3, #35	@ 0x23
 80036cc:	fa00 f203 	lsl.w	r2, r0, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80036d8:	e023      	b.n	8003722 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685a      	ldr	r2, [r3, #4]
 80036e4:	4613      	mov	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	4413      	add	r3, r2
 80036ea:	3b41      	subs	r3, #65	@ 0x41
 80036ec:	221f      	movs	r2, #31
 80036ee:	fa02 f303 	lsl.w	r3, r2, r3
 80036f2:	43da      	mvns	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	400a      	ands	r2, r1
 80036fa:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	b29b      	uxth	r3, r3
 8003708:	4618      	mov	r0, r3
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	4613      	mov	r3, r2
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	4413      	add	r3, r2
 8003714:	3b41      	subs	r3, #65	@ 0x41
 8003716:	fa00 f203 	lsl.w	r2, r0, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003722:	4b22      	ldr	r3, [pc, #136]	@ (80037ac <HAL_ADC_ConfigChannel+0x234>)
 8003724:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a21      	ldr	r2, [pc, #132]	@ (80037b0 <HAL_ADC_ConfigChannel+0x238>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d109      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x1cc>
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	2b12      	cmp	r3, #18
 8003736:	d105      	bne.n	8003744 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a19      	ldr	r2, [pc, #100]	@ (80037b0 <HAL_ADC_ConfigChannel+0x238>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d123      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x21e>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	2b10      	cmp	r3, #16
 8003754:	d003      	beq.n	800375e <HAL_ADC_ConfigChannel+0x1e6>
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	2b11      	cmp	r3, #17
 800375c:	d11b      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2b10      	cmp	r3, #16
 8003770:	d111      	bne.n	8003796 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003772:	4b10      	ldr	r3, [pc, #64]	@ (80037b4 <HAL_ADC_ConfigChannel+0x23c>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a10      	ldr	r2, [pc, #64]	@ (80037b8 <HAL_ADC_ConfigChannel+0x240>)
 8003778:	fba2 2303 	umull	r2, r3, r2, r3
 800377c:	0c9a      	lsrs	r2, r3, #18
 800377e:	4613      	mov	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003788:	e002      	b.n	8003790 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	3b01      	subs	r3, #1
 800378e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d1f9      	bne.n	800378a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr
 80037ac:	40012300 	.word	0x40012300
 80037b0:	40012000 	.word	0x40012000
 80037b4:	20000014 	.word	0x20000014
 80037b8:	431bde83 	.word	0x431bde83

080037bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037c4:	4b79      	ldr	r3, [pc, #484]	@ (80039ac <ADC_Init+0x1f0>)
 80037c6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	685a      	ldr	r2, [r3, #4]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	431a      	orrs	r2, r3
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80037f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6859      	ldr	r1, [r3, #4]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	021a      	lsls	r2, r3, #8
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	430a      	orrs	r2, r1
 8003804:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003814:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6859      	ldr	r1, [r3, #4]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003836:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	6899      	ldr	r1, [r3, #8]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68da      	ldr	r2, [r3, #12]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	430a      	orrs	r2, r1
 8003848:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800384e:	4a58      	ldr	r2, [pc, #352]	@ (80039b0 <ADC_Init+0x1f4>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d022      	beq.n	800389a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	689a      	ldr	r2, [r3, #8]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003862:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	6899      	ldr	r1, [r3, #8]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	430a      	orrs	r2, r1
 8003874:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689a      	ldr	r2, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003884:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	6899      	ldr	r1, [r3, #8]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	430a      	orrs	r2, r1
 8003896:	609a      	str	r2, [r3, #8]
 8003898:	e00f      	b.n	80038ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80038a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80038b8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0202 	bic.w	r2, r2, #2
 80038c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6899      	ldr	r1, [r3, #8]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	7e1b      	ldrb	r3, [r3, #24]
 80038d4:	005a      	lsls	r2, r3, #1
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	430a      	orrs	r2, r1
 80038dc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d01b      	beq.n	8003920 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685a      	ldr	r2, [r3, #4]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038f6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	685a      	ldr	r2, [r3, #4]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003906:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	6859      	ldr	r1, [r3, #4]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003912:	3b01      	subs	r3, #1
 8003914:	035a      	lsls	r2, r3, #13
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	430a      	orrs	r2, r1
 800391c:	605a      	str	r2, [r3, #4]
 800391e:	e007      	b.n	8003930 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	685a      	ldr	r2, [r3, #4]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800392e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800393e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	3b01      	subs	r3, #1
 800394c:	051a      	lsls	r2, r3, #20
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	689a      	ldr	r2, [r3, #8]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003964:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	6899      	ldr	r1, [r3, #8]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003972:	025a      	lsls	r2, r3, #9
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	430a      	orrs	r2, r1
 800397a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689a      	ldr	r2, [r3, #8]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800398a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	6899      	ldr	r1, [r3, #8]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	695b      	ldr	r3, [r3, #20]
 8003996:	029a      	lsls	r2, r3, #10
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	430a      	orrs	r2, r1
 800399e:	609a      	str	r2, [r3, #8]
}
 80039a0:	bf00      	nop
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	40012300 	.word	0x40012300
 80039b0:	0f000001 	.word	0x0f000001

080039b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f003 0307 	and.w	r3, r3, #7
 80039c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80039c4:	4b0c      	ldr	r3, [pc, #48]	@ (80039f8 <__NVIC_SetPriorityGrouping+0x44>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80039d0:	4013      	ands	r3, r2
 80039d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80039d8:	68bb      	ldr	r3, [r7, #8]
 80039da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80039dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80039e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039e6:	4a04      	ldr	r2, [pc, #16]	@ (80039f8 <__NVIC_SetPriorityGrouping+0x44>)
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	60d3      	str	r3, [r2, #12]
}
 80039ec:	bf00      	nop
 80039ee:	3714      	adds	r7, #20
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	e000ed00 	.word	0xe000ed00

080039fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a00:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <__NVIC_GetPriorityGrouping+0x18>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	0a1b      	lsrs	r3, r3, #8
 8003a06:	f003 0307 	and.w	r3, r3, #7
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr
 8003a14:	e000ed00 	.word	0xe000ed00

08003a18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	4603      	mov	r3, r0
 8003a20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	db0b      	blt.n	8003a42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003a2a:	79fb      	ldrb	r3, [r7, #7]
 8003a2c:	f003 021f 	and.w	r2, r3, #31
 8003a30:	4907      	ldr	r1, [pc, #28]	@ (8003a50 <__NVIC_EnableIRQ+0x38>)
 8003a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a36:	095b      	lsrs	r3, r3, #5
 8003a38:	2001      	movs	r0, #1
 8003a3a:	fa00 f202 	lsl.w	r2, r0, r2
 8003a3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003a42:	bf00      	nop
 8003a44:	370c      	adds	r7, #12
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	e000e100 	.word	0xe000e100

08003a54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	6039      	str	r1, [r7, #0]
 8003a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	db0a      	blt.n	8003a7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	b2da      	uxtb	r2, r3
 8003a6c:	490c      	ldr	r1, [pc, #48]	@ (8003aa0 <__NVIC_SetPriority+0x4c>)
 8003a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a72:	0112      	lsls	r2, r2, #4
 8003a74:	b2d2      	uxtb	r2, r2
 8003a76:	440b      	add	r3, r1
 8003a78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a7c:	e00a      	b.n	8003a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	4908      	ldr	r1, [pc, #32]	@ (8003aa4 <__NVIC_SetPriority+0x50>)
 8003a84:	79fb      	ldrb	r3, [r7, #7]
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	3b04      	subs	r3, #4
 8003a8c:	0112      	lsls	r2, r2, #4
 8003a8e:	b2d2      	uxtb	r2, r2
 8003a90:	440b      	add	r3, r1
 8003a92:	761a      	strb	r2, [r3, #24]
}
 8003a94:	bf00      	nop
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr
 8003aa0:	e000e100 	.word	0xe000e100
 8003aa4:	e000ed00 	.word	0xe000ed00

08003aa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b089      	sub	sp, #36	@ 0x24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f003 0307 	and.w	r3, r3, #7
 8003aba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f1c3 0307 	rsb	r3, r3, #7
 8003ac2:	2b04      	cmp	r3, #4
 8003ac4:	bf28      	it	cs
 8003ac6:	2304      	movcs	r3, #4
 8003ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	3304      	adds	r3, #4
 8003ace:	2b06      	cmp	r3, #6
 8003ad0:	d902      	bls.n	8003ad8 <NVIC_EncodePriority+0x30>
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	3b03      	subs	r3, #3
 8003ad6:	e000      	b.n	8003ada <NVIC_EncodePriority+0x32>
 8003ad8:	2300      	movs	r3, #0
 8003ada:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003adc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ae0:	69bb      	ldr	r3, [r7, #24]
 8003ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ae6:	43da      	mvns	r2, r3
 8003ae8:	68bb      	ldr	r3, [r7, #8]
 8003aea:	401a      	ands	r2, r3
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003af0:	f04f 31ff 	mov.w	r1, #4294967295
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	fa01 f303 	lsl.w	r3, r1, r3
 8003afa:	43d9      	mvns	r1, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b00:	4313      	orrs	r3, r2
         );
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	3724      	adds	r7, #36	@ 0x24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr

08003b0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b082      	sub	sp, #8
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f7ff ff4c 	bl	80039b4 <__NVIC_SetPriorityGrouping>
}
 8003b1c:	bf00      	nop
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}

08003b24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b086      	sub	sp, #24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
 8003b30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b32:	2300      	movs	r3, #0
 8003b34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b36:	f7ff ff61 	bl	80039fc <__NVIC_GetPriorityGrouping>
 8003b3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	68b9      	ldr	r1, [r7, #8]
 8003b40:	6978      	ldr	r0, [r7, #20]
 8003b42:	f7ff ffb1 	bl	8003aa8 <NVIC_EncodePriority>
 8003b46:	4602      	mov	r2, r0
 8003b48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b4c:	4611      	mov	r1, r2
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff ff80 	bl	8003a54 <__NVIC_SetPriority>
}
 8003b54:	bf00      	nop
 8003b56:	3718      	adds	r7, #24
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	4603      	mov	r3, r0
 8003b64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f7ff ff54 	bl	8003a18 <__NVIC_EnableIRQ>
}
 8003b70:	bf00      	nop
 8003b72:	3708      	adds	r7, #8
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b80:	2300      	movs	r3, #0
 8003b82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b84:	f7ff fc84 	bl	8003490 <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d101      	bne.n	8003b94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	e099      	b.n	8003cc8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	681a      	ldr	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f022 0201 	bic.w	r2, r2, #1
 8003bb2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bb4:	e00f      	b.n	8003bd6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bb6:	f7ff fc6b 	bl	8003490 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b05      	cmp	r3, #5
 8003bc2:	d908      	bls.n	8003bd6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2220      	movs	r2, #32
 8003bc8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2203      	movs	r2, #3
 8003bce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e078      	b.n	8003cc8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1e8      	bne.n	8003bb6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003bec:	697a      	ldr	r2, [r7, #20]
 8003bee:	4b38      	ldr	r3, [pc, #224]	@ (8003cd0 <HAL_DMA_Init+0x158>)
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c02:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c2c:	2b04      	cmp	r3, #4
 8003c2e:	d107      	bne.n	8003c40 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	697a      	ldr	r2, [r7, #20]
 8003c46:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	695b      	ldr	r3, [r3, #20]
 8003c4e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	f023 0307 	bic.w	r3, r3, #7
 8003c56:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	d117      	bne.n	8003c9a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6e:	697a      	ldr	r2, [r7, #20]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00e      	beq.n	8003c9a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 fa47 	bl	8004110 <DMA_CheckFifoParam>
 8003c82:	4603      	mov	r3, r0
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d008      	beq.n	8003c9a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2240      	movs	r2, #64	@ 0x40
 8003c8c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003c96:	2301      	movs	r3, #1
 8003c98:	e016      	b.n	8003cc8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f9fe 	bl	80040a4 <DMA_CalcBaseAndBitshift>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb0:	223f      	movs	r2, #63	@ 0x3f
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	f010803f 	.word	0xf010803f

08003cd4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e050      	b.n	8003d88 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b02      	cmp	r3, #2
 8003cf0:	d101      	bne.n	8003cf6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	e048      	b.n	8003d88 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 0201 	bic.w	r2, r2, #1
 8003d04:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2200      	movs	r2, #0
 8003d14:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2200      	movs	r2, #0
 8003d24:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2221      	movs	r2, #33	@ 0x21
 8003d34:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f9b4 	bl	80040a4 <DMA_CalcBaseAndBitshift>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2200      	movs	r2, #0
 8003d56:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d68:	223f      	movs	r2, #63	@ 0x3f
 8003d6a:	409a      	lsls	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2200      	movs	r2, #0
 8003d74:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3710      	adds	r7, #16
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d9c:	4b8e      	ldr	r3, [pc, #568]	@ (8003fd8 <HAL_DMA_IRQHandler+0x248>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a8e      	ldr	r2, [pc, #568]	@ (8003fdc <HAL_DMA_IRQHandler+0x24c>)
 8003da2:	fba2 2303 	umull	r2, r3, r2, r3
 8003da6:	0a9b      	lsrs	r3, r3, #10
 8003da8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dba:	2208      	movs	r2, #8
 8003dbc:	409a      	lsls	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d01a      	beq.n	8003dfc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0304 	and.w	r3, r3, #4
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d013      	beq.n	8003dfc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0204 	bic.w	r2, r2, #4
 8003de2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003de8:	2208      	movs	r2, #8
 8003dea:	409a      	lsls	r2, r3
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df4:	f043 0201 	orr.w	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e00:	2201      	movs	r2, #1
 8003e02:	409a      	lsls	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	4013      	ands	r3, r2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d012      	beq.n	8003e32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d00b      	beq.n	8003e32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1e:	2201      	movs	r2, #1
 8003e20:	409a      	lsls	r2, r3
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e2a:	f043 0202 	orr.w	r2, r3, #2
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e36:	2204      	movs	r2, #4
 8003e38:	409a      	lsls	r2, r3
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d012      	beq.n	8003e68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00b      	beq.n	8003e68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e54:	2204      	movs	r2, #4
 8003e56:	409a      	lsls	r2, r3
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e60:	f043 0204 	orr.w	r2, r3, #4
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6c:	2210      	movs	r2, #16
 8003e6e:	409a      	lsls	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	4013      	ands	r3, r2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d043      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0308 	and.w	r3, r3, #8
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d03c      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e8a:	2210      	movs	r2, #16
 8003e8c:	409a      	lsls	r2, r3
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d018      	beq.n	8003ed2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d108      	bne.n	8003ec0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d024      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	4798      	blx	r3
 8003ebe:	e01f      	b.n	8003f00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d01b      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	4798      	blx	r3
 8003ed0:	e016      	b.n	8003f00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d107      	bne.n	8003ef0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f022 0208 	bic.w	r2, r2, #8
 8003eee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f04:	2220      	movs	r2, #32
 8003f06:	409a      	lsls	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f000 808f 	beq.w	8004030 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0310 	and.w	r3, r3, #16
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 8087 	beq.w	8004030 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f26:	2220      	movs	r2, #32
 8003f28:	409a      	lsls	r2, r3
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b05      	cmp	r3, #5
 8003f38:	d136      	bne.n	8003fa8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0216 	bic.w	r2, r2, #22
 8003f48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	695a      	ldr	r2, [r3, #20]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d103      	bne.n	8003f6a <HAL_DMA_IRQHandler+0x1da>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d007      	beq.n	8003f7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0208 	bic.w	r2, r2, #8
 8003f78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f7e:	223f      	movs	r2, #63	@ 0x3f
 8003f80:	409a      	lsls	r2, r3
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d07e      	beq.n	800409c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	4798      	blx	r3
        }
        return;
 8003fa6:	e079      	b.n	800409c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d01d      	beq.n	8003ff2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d10d      	bne.n	8003fe0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d031      	beq.n	8004030 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	4798      	blx	r3
 8003fd4:	e02c      	b.n	8004030 <HAL_DMA_IRQHandler+0x2a0>
 8003fd6:	bf00      	nop
 8003fd8:	20000014 	.word	0x20000014
 8003fdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d023      	beq.n	8004030 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
 8003ff0:	e01e      	b.n	8004030 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10f      	bne.n	8004020 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f022 0210 	bic.w	r2, r2, #16
 800400e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004024:	2b00      	cmp	r3, #0
 8004026:	d003      	beq.n	8004030 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004034:	2b00      	cmp	r3, #0
 8004036:	d032      	beq.n	800409e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800403c:	f003 0301 	and.w	r3, r3, #1
 8004040:	2b00      	cmp	r3, #0
 8004042:	d022      	beq.n	800408a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2205      	movs	r2, #5
 8004048:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f022 0201 	bic.w	r2, r2, #1
 800405a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	3301      	adds	r3, #1
 8004060:	60bb      	str	r3, [r7, #8]
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	429a      	cmp	r2, r3
 8004066:	d307      	bcc.n	8004078 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0301 	and.w	r3, r3, #1
 8004072:	2b00      	cmp	r3, #0
 8004074:	d1f2      	bne.n	800405c <HAL_DMA_IRQHandler+0x2cc>
 8004076:	e000      	b.n	800407a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004078:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800408e:	2b00      	cmp	r3, #0
 8004090:	d005      	beq.n	800409e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	4798      	blx	r3
 800409a:	e000      	b.n	800409e <HAL_DMA_IRQHandler+0x30e>
        return;
 800409c:	bf00      	nop
    }
  }
}
 800409e:	3718      	adds	r7, #24
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	3b10      	subs	r3, #16
 80040b4:	4a14      	ldr	r2, [pc, #80]	@ (8004108 <DMA_CalcBaseAndBitshift+0x64>)
 80040b6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ba:	091b      	lsrs	r3, r3, #4
 80040bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80040be:	4a13      	ldr	r2, [pc, #76]	@ (800410c <DMA_CalcBaseAndBitshift+0x68>)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	4413      	add	r3, r2
 80040c4:	781b      	ldrb	r3, [r3, #0]
 80040c6:	461a      	mov	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2b03      	cmp	r3, #3
 80040d0:	d909      	bls.n	80040e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040da:	f023 0303 	bic.w	r3, r3, #3
 80040de:	1d1a      	adds	r2, r3, #4
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80040e4:	e007      	b.n	80040f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80040ee:	f023 0303 	bic.w	r3, r3, #3
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3714      	adds	r7, #20
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	aaaaaaab 	.word	0xaaaaaaab
 800410c:	0800f054 	.word	0x0800f054

08004110 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004118:	2300      	movs	r3, #0
 800411a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d11f      	bne.n	800416a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	2b03      	cmp	r3, #3
 800412e:	d856      	bhi.n	80041de <DMA_CheckFifoParam+0xce>
 8004130:	a201      	add	r2, pc, #4	@ (adr r2, 8004138 <DMA_CheckFifoParam+0x28>)
 8004132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004136:	bf00      	nop
 8004138:	08004149 	.word	0x08004149
 800413c:	0800415b 	.word	0x0800415b
 8004140:	08004149 	.word	0x08004149
 8004144:	080041df 	.word	0x080041df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d046      	beq.n	80041e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004158:	e043      	b.n	80041e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800415e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004162:	d140      	bne.n	80041e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004168:	e03d      	b.n	80041e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004172:	d121      	bne.n	80041b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	2b03      	cmp	r3, #3
 8004178:	d837      	bhi.n	80041ea <DMA_CheckFifoParam+0xda>
 800417a:	a201      	add	r2, pc, #4	@ (adr r2, 8004180 <DMA_CheckFifoParam+0x70>)
 800417c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004180:	08004191 	.word	0x08004191
 8004184:	08004197 	.word	0x08004197
 8004188:	08004191 	.word	0x08004191
 800418c:	080041a9 	.word	0x080041a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	73fb      	strb	r3, [r7, #15]
      break;
 8004194:	e030      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800419a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d025      	beq.n	80041ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041a6:	e022      	b.n	80041ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80041b0:	d11f      	bne.n	80041f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80041b6:	e01c      	b.n	80041f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d903      	bls.n	80041c6 <DMA_CheckFifoParam+0xb6>
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	2b03      	cmp	r3, #3
 80041c2:	d003      	beq.n	80041cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80041c4:	e018      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	73fb      	strb	r3, [r7, #15]
      break;
 80041ca:	e015      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d00e      	beq.n	80041f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	73fb      	strb	r3, [r7, #15]
      break;
 80041dc:	e00b      	b.n	80041f6 <DMA_CheckFifoParam+0xe6>
      break;
 80041de:	bf00      	nop
 80041e0:	e00a      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      break;
 80041e2:	bf00      	nop
 80041e4:	e008      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      break;
 80041e6:	bf00      	nop
 80041e8:	e006      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      break;
 80041ea:	bf00      	nop
 80041ec:	e004      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      break;
 80041ee:	bf00      	nop
 80041f0:	e002      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80041f2:	bf00      	nop
 80041f4:	e000      	b.n	80041f8 <DMA_CheckFifoParam+0xe8>
      break;
 80041f6:	bf00      	nop
    }
  } 
  
  return status; 
 80041f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3714      	adds	r7, #20
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr
 8004206:	bf00      	nop

08004208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004208:	b480      	push	{r7}
 800420a:	b089      	sub	sp, #36	@ 0x24
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004212:	2300      	movs	r3, #0
 8004214:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004216:	2300      	movs	r3, #0
 8004218:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800421a:	2300      	movs	r3, #0
 800421c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800421e:	2300      	movs	r3, #0
 8004220:	61fb      	str	r3, [r7, #28]
 8004222:	e159      	b.n	80044d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004224:	2201      	movs	r2, #1
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	fa02 f303 	lsl.w	r3, r2, r3
 800422c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	4013      	ands	r3, r2
 8004236:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004238:	693a      	ldr	r2, [r7, #16]
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	429a      	cmp	r2, r3
 800423e:	f040 8148 	bne.w	80044d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	f003 0303 	and.w	r3, r3, #3
 800424a:	2b01      	cmp	r3, #1
 800424c:	d005      	beq.n	800425a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004256:	2b02      	cmp	r3, #2
 8004258:	d130      	bne.n	80042bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	2203      	movs	r2, #3
 8004266:	fa02 f303 	lsl.w	r3, r2, r3
 800426a:	43db      	mvns	r3, r3
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	4013      	ands	r3, r2
 8004270:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	68da      	ldr	r2, [r3, #12]
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4313      	orrs	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004290:	2201      	movs	r2, #1
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	43db      	mvns	r3, r3
 800429a:	69ba      	ldr	r2, [r7, #24]
 800429c:	4013      	ands	r3, r2
 800429e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	091b      	lsrs	r3, r3, #4
 80042a6:	f003 0201 	and.w	r2, r3, #1
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	fa02 f303 	lsl.w	r3, r2, r3
 80042b0:	69ba      	ldr	r2, [r7, #24]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	f003 0303 	and.w	r3, r3, #3
 80042c4:	2b03      	cmp	r3, #3
 80042c6:	d017      	beq.n	80042f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	2203      	movs	r2, #3
 80042d4:	fa02 f303 	lsl.w	r3, r2, r3
 80042d8:	43db      	mvns	r3, r3
 80042da:	69ba      	ldr	r2, [r7, #24]
 80042dc:	4013      	ands	r3, r2
 80042de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	fa02 f303 	lsl.w	r3, r2, r3
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f003 0303 	and.w	r3, r3, #3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d123      	bne.n	800434c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	08da      	lsrs	r2, r3, #3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	3208      	adds	r2, #8
 800430c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004310:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	f003 0307 	and.w	r3, r3, #7
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	220f      	movs	r2, #15
 800431c:	fa02 f303 	lsl.w	r3, r2, r3
 8004320:	43db      	mvns	r3, r3
 8004322:	69ba      	ldr	r2, [r7, #24]
 8004324:	4013      	ands	r3, r2
 8004326:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	009b      	lsls	r3, r3, #2
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	4313      	orrs	r3, r2
 800433c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	08da      	lsrs	r2, r3, #3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	3208      	adds	r2, #8
 8004346:	69b9      	ldr	r1, [r7, #24]
 8004348:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	005b      	lsls	r3, r3, #1
 8004356:	2203      	movs	r2, #3
 8004358:	fa02 f303 	lsl.w	r3, r2, r3
 800435c:	43db      	mvns	r3, r3
 800435e:	69ba      	ldr	r2, [r7, #24]
 8004360:	4013      	ands	r3, r2
 8004362:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f003 0203 	and.w	r2, r3, #3
 800436c:	69fb      	ldr	r3, [r7, #28]
 800436e:	005b      	lsls	r3, r3, #1
 8004370:	fa02 f303 	lsl.w	r3, r2, r3
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	4313      	orrs	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	69ba      	ldr	r2, [r7, #24]
 800437e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004388:	2b00      	cmp	r3, #0
 800438a:	f000 80a2 	beq.w	80044d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800438e:	2300      	movs	r3, #0
 8004390:	60fb      	str	r3, [r7, #12]
 8004392:	4b57      	ldr	r3, [pc, #348]	@ (80044f0 <HAL_GPIO_Init+0x2e8>)
 8004394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004396:	4a56      	ldr	r2, [pc, #344]	@ (80044f0 <HAL_GPIO_Init+0x2e8>)
 8004398:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800439c:	6453      	str	r3, [r2, #68]	@ 0x44
 800439e:	4b54      	ldr	r3, [pc, #336]	@ (80044f0 <HAL_GPIO_Init+0x2e8>)
 80043a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043a6:	60fb      	str	r3, [r7, #12]
 80043a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043aa:	4a52      	ldr	r2, [pc, #328]	@ (80044f4 <HAL_GPIO_Init+0x2ec>)
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	089b      	lsrs	r3, r3, #2
 80043b0:	3302      	adds	r3, #2
 80043b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	f003 0303 	and.w	r3, r3, #3
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	220f      	movs	r2, #15
 80043c2:	fa02 f303 	lsl.w	r3, r2, r3
 80043c6:	43db      	mvns	r3, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4013      	ands	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a49      	ldr	r2, [pc, #292]	@ (80044f8 <HAL_GPIO_Init+0x2f0>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d019      	beq.n	800440a <HAL_GPIO_Init+0x202>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a48      	ldr	r2, [pc, #288]	@ (80044fc <HAL_GPIO_Init+0x2f4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d013      	beq.n	8004406 <HAL_GPIO_Init+0x1fe>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a47      	ldr	r2, [pc, #284]	@ (8004500 <HAL_GPIO_Init+0x2f8>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d00d      	beq.n	8004402 <HAL_GPIO_Init+0x1fa>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a46      	ldr	r2, [pc, #280]	@ (8004504 <HAL_GPIO_Init+0x2fc>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d007      	beq.n	80043fe <HAL_GPIO_Init+0x1f6>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a45      	ldr	r2, [pc, #276]	@ (8004508 <HAL_GPIO_Init+0x300>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d101      	bne.n	80043fa <HAL_GPIO_Init+0x1f2>
 80043f6:	2304      	movs	r3, #4
 80043f8:	e008      	b.n	800440c <HAL_GPIO_Init+0x204>
 80043fa:	2307      	movs	r3, #7
 80043fc:	e006      	b.n	800440c <HAL_GPIO_Init+0x204>
 80043fe:	2303      	movs	r3, #3
 8004400:	e004      	b.n	800440c <HAL_GPIO_Init+0x204>
 8004402:	2302      	movs	r3, #2
 8004404:	e002      	b.n	800440c <HAL_GPIO_Init+0x204>
 8004406:	2301      	movs	r3, #1
 8004408:	e000      	b.n	800440c <HAL_GPIO_Init+0x204>
 800440a:	2300      	movs	r3, #0
 800440c:	69fa      	ldr	r2, [r7, #28]
 800440e:	f002 0203 	and.w	r2, r2, #3
 8004412:	0092      	lsls	r2, r2, #2
 8004414:	4093      	lsls	r3, r2
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	4313      	orrs	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800441c:	4935      	ldr	r1, [pc, #212]	@ (80044f4 <HAL_GPIO_Init+0x2ec>)
 800441e:	69fb      	ldr	r3, [r7, #28]
 8004420:	089b      	lsrs	r3, r3, #2
 8004422:	3302      	adds	r3, #2
 8004424:	69ba      	ldr	r2, [r7, #24]
 8004426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800442a:	4b38      	ldr	r3, [pc, #224]	@ (800450c <HAL_GPIO_Init+0x304>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	43db      	mvns	r3, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	4013      	ands	r3, r2
 8004438:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d003      	beq.n	800444e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004446:	69ba      	ldr	r2, [r7, #24]
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4313      	orrs	r3, r2
 800444c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800444e:	4a2f      	ldr	r2, [pc, #188]	@ (800450c <HAL_GPIO_Init+0x304>)
 8004450:	69bb      	ldr	r3, [r7, #24]
 8004452:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004454:	4b2d      	ldr	r3, [pc, #180]	@ (800450c <HAL_GPIO_Init+0x304>)
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	43db      	mvns	r3, r3
 800445e:	69ba      	ldr	r2, [r7, #24]
 8004460:	4013      	ands	r3, r2
 8004462:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004470:	69ba      	ldr	r2, [r7, #24]
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004478:	4a24      	ldr	r2, [pc, #144]	@ (800450c <HAL_GPIO_Init+0x304>)
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800447e:	4b23      	ldr	r3, [pc, #140]	@ (800450c <HAL_GPIO_Init+0x304>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	43db      	mvns	r3, r3
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	4013      	ands	r3, r2
 800448c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d003      	beq.n	80044a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	4313      	orrs	r3, r2
 80044a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80044a2:	4a1a      	ldr	r2, [pc, #104]	@ (800450c <HAL_GPIO_Init+0x304>)
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80044a8:	4b18      	ldr	r3, [pc, #96]	@ (800450c <HAL_GPIO_Init+0x304>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	43db      	mvns	r3, r3
 80044b2:	69ba      	ldr	r2, [r7, #24]
 80044b4:	4013      	ands	r3, r2
 80044b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d003      	beq.n	80044cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80044c4:	69ba      	ldr	r2, [r7, #24]
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80044cc:	4a0f      	ldr	r2, [pc, #60]	@ (800450c <HAL_GPIO_Init+0x304>)
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	3301      	adds	r3, #1
 80044d6:	61fb      	str	r3, [r7, #28]
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	2b0f      	cmp	r3, #15
 80044dc:	f67f aea2 	bls.w	8004224 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80044e0:	bf00      	nop
 80044e2:	bf00      	nop
 80044e4:	3724      	adds	r7, #36	@ 0x24
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	40023800 	.word	0x40023800
 80044f4:	40013800 	.word	0x40013800
 80044f8:	40020000 	.word	0x40020000
 80044fc:	40020400 	.word	0x40020400
 8004500:	40020800 	.word	0x40020800
 8004504:	40020c00 	.word	0x40020c00
 8004508:	40021000 	.word	0x40021000
 800450c:	40013c00 	.word	0x40013c00

08004510 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004510:	b480      	push	{r7}
 8004512:	b087      	sub	sp, #28
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800451a:	2300      	movs	r3, #0
 800451c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800451e:	2300      	movs	r3, #0
 8004520:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004522:	2300      	movs	r3, #0
 8004524:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004526:	2300      	movs	r3, #0
 8004528:	617b      	str	r3, [r7, #20]
 800452a:	e0bb      	b.n	80046a4 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800452c:	2201      	movs	r2, #1
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	fa02 f303 	lsl.w	r3, r2, r3
 8004534:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004536:	683a      	ldr	r2, [r7, #0]
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4013      	ands	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	429a      	cmp	r2, r3
 8004544:	f040 80ab 	bne.w	800469e <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004548:	4a5c      	ldr	r2, [pc, #368]	@ (80046bc <HAL_GPIO_DeInit+0x1ac>)
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	089b      	lsrs	r3, r3, #2
 800454e:	3302      	adds	r3, #2
 8004550:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004554:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	f003 0303 	and.w	r3, r3, #3
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	220f      	movs	r2, #15
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	68ba      	ldr	r2, [r7, #8]
 8004566:	4013      	ands	r3, r2
 8004568:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a54      	ldr	r2, [pc, #336]	@ (80046c0 <HAL_GPIO_DeInit+0x1b0>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d019      	beq.n	80045a6 <HAL_GPIO_DeInit+0x96>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	4a53      	ldr	r2, [pc, #332]	@ (80046c4 <HAL_GPIO_DeInit+0x1b4>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d013      	beq.n	80045a2 <HAL_GPIO_DeInit+0x92>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	4a52      	ldr	r2, [pc, #328]	@ (80046c8 <HAL_GPIO_DeInit+0x1b8>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d00d      	beq.n	800459e <HAL_GPIO_DeInit+0x8e>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	4a51      	ldr	r2, [pc, #324]	@ (80046cc <HAL_GPIO_DeInit+0x1bc>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d007      	beq.n	800459a <HAL_GPIO_DeInit+0x8a>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	4a50      	ldr	r2, [pc, #320]	@ (80046d0 <HAL_GPIO_DeInit+0x1c0>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d101      	bne.n	8004596 <HAL_GPIO_DeInit+0x86>
 8004592:	2304      	movs	r3, #4
 8004594:	e008      	b.n	80045a8 <HAL_GPIO_DeInit+0x98>
 8004596:	2307      	movs	r3, #7
 8004598:	e006      	b.n	80045a8 <HAL_GPIO_DeInit+0x98>
 800459a:	2303      	movs	r3, #3
 800459c:	e004      	b.n	80045a8 <HAL_GPIO_DeInit+0x98>
 800459e:	2302      	movs	r3, #2
 80045a0:	e002      	b.n	80045a8 <HAL_GPIO_DeInit+0x98>
 80045a2:	2301      	movs	r3, #1
 80045a4:	e000      	b.n	80045a8 <HAL_GPIO_DeInit+0x98>
 80045a6:	2300      	movs	r3, #0
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	f002 0203 	and.w	r2, r2, #3
 80045ae:	0092      	lsls	r2, r2, #2
 80045b0:	4093      	lsls	r3, r2
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d132      	bne.n	800461e <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80045b8:	4b46      	ldr	r3, [pc, #280]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	43db      	mvns	r3, r3
 80045c0:	4944      	ldr	r1, [pc, #272]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045c2:	4013      	ands	r3, r2
 80045c4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80045c6:	4b43      	ldr	r3, [pc, #268]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	43db      	mvns	r3, r3
 80045ce:	4941      	ldr	r1, [pc, #260]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045d0:	4013      	ands	r3, r2
 80045d2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80045d4:	4b3f      	ldr	r3, [pc, #252]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045d6:	68da      	ldr	r2, [r3, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	43db      	mvns	r3, r3
 80045dc:	493d      	ldr	r1, [pc, #244]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045de:	4013      	ands	r3, r2
 80045e0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80045e2:	4b3c      	ldr	r3, [pc, #240]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045e4:	689a      	ldr	r2, [r3, #8]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	43db      	mvns	r3, r3
 80045ea:	493a      	ldr	r1, [pc, #232]	@ (80046d4 <HAL_GPIO_DeInit+0x1c4>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	220f      	movs	r2, #15
 80045fa:	fa02 f303 	lsl.w	r3, r2, r3
 80045fe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004600:	4a2e      	ldr	r2, [pc, #184]	@ (80046bc <HAL_GPIO_DeInit+0x1ac>)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	089b      	lsrs	r3, r3, #2
 8004606:	3302      	adds	r3, #2
 8004608:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	43da      	mvns	r2, r3
 8004610:	482a      	ldr	r0, [pc, #168]	@ (80046bc <HAL_GPIO_DeInit+0x1ac>)
 8004612:	697b      	ldr	r3, [r7, #20]
 8004614:	089b      	lsrs	r3, r3, #2
 8004616:	400a      	ands	r2, r1
 8004618:	3302      	adds	r3, #2
 800461a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	2103      	movs	r1, #3
 8004628:	fa01 f303 	lsl.w	r3, r1, r3
 800462c:	43db      	mvns	r3, r3
 800462e:	401a      	ands	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	08da      	lsrs	r2, r3, #3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	3208      	adds	r2, #8
 800463c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	220f      	movs	r2, #15
 800464a:	fa02 f303 	lsl.w	r3, r2, r3
 800464e:	43db      	mvns	r3, r3
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	08d2      	lsrs	r2, r2, #3
 8004654:	4019      	ands	r1, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	3208      	adds	r2, #8
 800465a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68da      	ldr	r2, [r3, #12]
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	005b      	lsls	r3, r3, #1
 8004666:	2103      	movs	r1, #3
 8004668:	fa01 f303 	lsl.w	r3, r1, r3
 800466c:	43db      	mvns	r3, r3
 800466e:	401a      	ands	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685a      	ldr	r2, [r3, #4]
 8004678:	2101      	movs	r1, #1
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	fa01 f303 	lsl.w	r3, r1, r3
 8004680:	43db      	mvns	r3, r3
 8004682:	401a      	ands	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	005b      	lsls	r3, r3, #1
 8004690:	2103      	movs	r1, #3
 8004692:	fa01 f303 	lsl.w	r3, r1, r3
 8004696:	43db      	mvns	r3, r3
 8004698:	401a      	ands	r2, r3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	3301      	adds	r3, #1
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	2b0f      	cmp	r3, #15
 80046a8:	f67f af40 	bls.w	800452c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80046ac:	bf00      	nop
 80046ae:	bf00      	nop
 80046b0:	371c      	adds	r7, #28
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40013800 	.word	0x40013800
 80046c0:	40020000 	.word	0x40020000
 80046c4:	40020400 	.word	0x40020400
 80046c8:	40020800 	.word	0x40020800
 80046cc:	40020c00 	.word	0x40020c00
 80046d0:	40021000 	.word	0x40021000
 80046d4:	40013c00 	.word	0x40013c00

080046d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	460b      	mov	r3, r1
 80046e2:	807b      	strh	r3, [r7, #2]
 80046e4:	4613      	mov	r3, r2
 80046e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80046e8:	787b      	ldrb	r3, [r7, #1]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d003      	beq.n	80046f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80046ee:	887a      	ldrh	r2, [r7, #2]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80046f4:	e003      	b.n	80046fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80046f6:	887b      	ldrh	r3, [r7, #2]
 80046f8:	041a      	lsls	r2, r3, #16
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	619a      	str	r2, [r3, #24]
}
 80046fe:	bf00      	nop
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr
	...

0800470c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e12b      	b.n	8004976 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d106      	bne.n	8004738 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7fe fad4 	bl	8002ce0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2224      	movs	r2, #36	@ 0x24
 800473c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0201 	bic.w	r2, r2, #1
 800474e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800475e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800476e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004770:	f001 fbf6 	bl	8005f60 <HAL_RCC_GetPCLK1Freq>
 8004774:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	4a81      	ldr	r2, [pc, #516]	@ (8004980 <HAL_I2C_Init+0x274>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d807      	bhi.n	8004790 <HAL_I2C_Init+0x84>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4a80      	ldr	r2, [pc, #512]	@ (8004984 <HAL_I2C_Init+0x278>)
 8004784:	4293      	cmp	r3, r2
 8004786:	bf94      	ite	ls
 8004788:	2301      	movls	r3, #1
 800478a:	2300      	movhi	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	e006      	b.n	800479e <HAL_I2C_Init+0x92>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	4a7d      	ldr	r2, [pc, #500]	@ (8004988 <HAL_I2C_Init+0x27c>)
 8004794:	4293      	cmp	r3, r2
 8004796:	bf94      	ite	ls
 8004798:	2301      	movls	r3, #1
 800479a:	2300      	movhi	r3, #0
 800479c:	b2db      	uxtb	r3, r3
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e0e7      	b.n	8004976 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	4a78      	ldr	r2, [pc, #480]	@ (800498c <HAL_I2C_Init+0x280>)
 80047aa:	fba2 2303 	umull	r2, r3, r2, r3
 80047ae:	0c9b      	lsrs	r3, r3, #18
 80047b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	430a      	orrs	r2, r1
 80047c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	4a6a      	ldr	r2, [pc, #424]	@ (8004980 <HAL_I2C_Init+0x274>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d802      	bhi.n	80047e0 <HAL_I2C_Init+0xd4>
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	3301      	adds	r3, #1
 80047de:	e009      	b.n	80047f4 <HAL_I2C_Init+0xe8>
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80047e6:	fb02 f303 	mul.w	r3, r2, r3
 80047ea:	4a69      	ldr	r2, [pc, #420]	@ (8004990 <HAL_I2C_Init+0x284>)
 80047ec:	fba2 2303 	umull	r2, r3, r2, r3
 80047f0:	099b      	lsrs	r3, r3, #6
 80047f2:	3301      	adds	r3, #1
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6812      	ldr	r2, [r2, #0]
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004806:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	495c      	ldr	r1, [pc, #368]	@ (8004980 <HAL_I2C_Init+0x274>)
 8004810:	428b      	cmp	r3, r1
 8004812:	d819      	bhi.n	8004848 <HAL_I2C_Init+0x13c>
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	1e59      	subs	r1, r3, #1
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	005b      	lsls	r3, r3, #1
 800481e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004822:	1c59      	adds	r1, r3, #1
 8004824:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004828:	400b      	ands	r3, r1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00a      	beq.n	8004844 <HAL_I2C_Init+0x138>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1e59      	subs	r1, r3, #1
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	005b      	lsls	r3, r3, #1
 8004838:	fbb1 f3f3 	udiv	r3, r1, r3
 800483c:	3301      	adds	r3, #1
 800483e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004842:	e051      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 8004844:	2304      	movs	r3, #4
 8004846:	e04f      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d111      	bne.n	8004874 <HAL_I2C_Init+0x168>
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	1e58      	subs	r0, r3, #1
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	005b      	lsls	r3, r3, #1
 800485c:	440b      	add	r3, r1
 800485e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004862:	3301      	adds	r3, #1
 8004864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004868:	2b00      	cmp	r3, #0
 800486a:	bf0c      	ite	eq
 800486c:	2301      	moveq	r3, #1
 800486e:	2300      	movne	r3, #0
 8004870:	b2db      	uxtb	r3, r3
 8004872:	e012      	b.n	800489a <HAL_I2C_Init+0x18e>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	1e58      	subs	r0, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6859      	ldr	r1, [r3, #4]
 800487c:	460b      	mov	r3, r1
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	0099      	lsls	r1, r3, #2
 8004884:	440b      	add	r3, r1
 8004886:	fbb0 f3f3 	udiv	r3, r0, r3
 800488a:	3301      	adds	r3, #1
 800488c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004890:	2b00      	cmp	r3, #0
 8004892:	bf0c      	ite	eq
 8004894:	2301      	moveq	r3, #1
 8004896:	2300      	movne	r3, #0
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <HAL_I2C_Init+0x196>
 800489e:	2301      	movs	r3, #1
 80048a0:	e022      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10e      	bne.n	80048c8 <HAL_I2C_Init+0x1bc>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	1e58      	subs	r0, r3, #1
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6859      	ldr	r1, [r3, #4]
 80048b2:	460b      	mov	r3, r1
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	440b      	add	r3, r1
 80048b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80048bc:	3301      	adds	r3, #1
 80048be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048c6:	e00f      	b.n	80048e8 <HAL_I2C_Init+0x1dc>
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	1e58      	subs	r0, r3, #1
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6859      	ldr	r1, [r3, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	440b      	add	r3, r1
 80048d6:	0099      	lsls	r1, r3, #2
 80048d8:	440b      	add	r3, r1
 80048da:	fbb0 f3f3 	udiv	r3, r0, r3
 80048de:	3301      	adds	r3, #1
 80048e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80048e8:	6879      	ldr	r1, [r7, #4]
 80048ea:	6809      	ldr	r1, [r1, #0]
 80048ec:	4313      	orrs	r3, r2
 80048ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	69da      	ldr	r2, [r3, #28]
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004916:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6911      	ldr	r1, [r2, #16]
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	68d2      	ldr	r2, [r2, #12]
 8004922:	4311      	orrs	r1, r2
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6812      	ldr	r2, [r2, #0]
 8004928:	430b      	orrs	r3, r1
 800492a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	695a      	ldr	r2, [r3, #20]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	431a      	orrs	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f042 0201 	orr.w	r2, r2, #1
 8004956:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004974:	2300      	movs	r3, #0
}
 8004976:	4618      	mov	r0, r3
 8004978:	3710      	adds	r7, #16
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	000186a0 	.word	0x000186a0
 8004984:	001e847f 	.word	0x001e847f
 8004988:	003d08ff 	.word	0x003d08ff
 800498c:	431bde83 	.word	0x431bde83
 8004990:	10624dd3 	.word	0x10624dd3

08004994 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b088      	sub	sp, #32
 8004998:	af02      	add	r7, sp, #8
 800499a:	60f8      	str	r0, [r7, #12]
 800499c:	607a      	str	r2, [r7, #4]
 800499e:	461a      	mov	r2, r3
 80049a0:	460b      	mov	r3, r1
 80049a2:	817b      	strh	r3, [r7, #10]
 80049a4:	4613      	mov	r3, r2
 80049a6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049a8:	f7fe fd72 	bl	8003490 <HAL_GetTick>
 80049ac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b20      	cmp	r3, #32
 80049b8:	f040 80e0 	bne.w	8004b7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	2319      	movs	r3, #25
 80049c2:	2201      	movs	r2, #1
 80049c4:	4970      	ldr	r1, [pc, #448]	@ (8004b88 <HAL_I2C_Master_Transmit+0x1f4>)
 80049c6:	68f8      	ldr	r0, [r7, #12]
 80049c8:	f000 fc64 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80049d2:	2302      	movs	r3, #2
 80049d4:	e0d3      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049dc:	2b01      	cmp	r3, #1
 80049de:	d101      	bne.n	80049e4 <HAL_I2C_Master_Transmit+0x50>
 80049e0:	2302      	movs	r3, #2
 80049e2:	e0cc      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0301 	and.w	r3, r3, #1
 80049f6:	2b01      	cmp	r3, #1
 80049f8:	d007      	beq.n	8004a0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f042 0201 	orr.w	r2, r2, #1
 8004a08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	2221      	movs	r2, #33	@ 0x21
 8004a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2210      	movs	r2, #16
 8004a26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	893a      	ldrh	r2, [r7, #8]
 8004a3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	4a50      	ldr	r2, [pc, #320]	@ (8004b8c <HAL_I2C_Master_Transmit+0x1f8>)
 8004a4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a4c:	8979      	ldrh	r1, [r7, #10]
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	6a3a      	ldr	r2, [r7, #32]
 8004a52:	68f8      	ldr	r0, [r7, #12]
 8004a54:	f000 face 	bl	8004ff4 <I2C_MasterRequestWrite>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d001      	beq.n	8004a62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e08d      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a62:	2300      	movs	r3, #0
 8004a64:	613b      	str	r3, [r7, #16]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	613b      	str	r3, [r7, #16]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	613b      	str	r3, [r7, #16]
 8004a76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004a78:	e066      	b.n	8004b48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	6a39      	ldr	r1, [r7, #32]
 8004a7e:	68f8      	ldr	r0, [r7, #12]
 8004a80:	f000 fd22 	bl	80054c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d00d      	beq.n	8004aa6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d107      	bne.n	8004aa2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004aa0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e06b      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aaa:	781a      	ldrb	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	1c5a      	adds	r2, r3, #1
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac0:	b29b      	uxth	r3, r3
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ace:	3b01      	subs	r3, #1
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	f003 0304 	and.w	r3, r3, #4
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d11b      	bne.n	8004b1c <HAL_I2C_Master_Transmit+0x188>
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d017      	beq.n	8004b1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af0:	781a      	ldrb	r2, [r3, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afc:	1c5a      	adds	r2, r3, #1
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b14:	3b01      	subs	r3, #1
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b1c:	697a      	ldr	r2, [r7, #20]
 8004b1e:	6a39      	ldr	r1, [r7, #32]
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f000 fd19 	bl	8005558 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d00d      	beq.n	8004b48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b30:	2b04      	cmp	r3, #4
 8004b32:	d107      	bne.n	8004b44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e01a      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d194      	bne.n	8004a7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2220      	movs	r2, #32
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	e000      	b.n	8004b7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004b7c:	2302      	movs	r3, #2
  }
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3718      	adds	r7, #24
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	00100002 	.word	0x00100002
 8004b8c:	ffff0000 	.word	0xffff0000

08004b90 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b08c      	sub	sp, #48	@ 0x30
 8004b94:	af02      	add	r7, sp, #8
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	607a      	str	r2, [r7, #4]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	817b      	strh	r3, [r7, #10]
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ba4:	f7fe fc74 	bl	8003490 <HAL_GetTick>
 8004ba8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b20      	cmp	r3, #32
 8004bb4:	f040 8217 	bne.w	8004fe6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	2319      	movs	r3, #25
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	497c      	ldr	r1, [pc, #496]	@ (8004db4 <HAL_I2C_Master_Receive+0x224>)
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 fb66 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d001      	beq.n	8004bd2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004bce:	2302      	movs	r3, #2
 8004bd0:	e20a      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d101      	bne.n	8004be0 <HAL_I2C_Master_Receive+0x50>
 8004bdc:	2302      	movs	r3, #2
 8004bde:	e203      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d007      	beq.n	8004c06 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f042 0201 	orr.w	r2, r2, #1
 8004c04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c14:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	2222      	movs	r2, #34	@ 0x22
 8004c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2210      	movs	r2, #16
 8004c22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	687a      	ldr	r2, [r7, #4]
 8004c30:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	893a      	ldrh	r2, [r7, #8]
 8004c36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	4a5c      	ldr	r2, [pc, #368]	@ (8004db8 <HAL_I2C_Master_Receive+0x228>)
 8004c46:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c48:	8979      	ldrh	r1, [r7, #10]
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 fa52 	bl	80050f8 <I2C_MasterRequestRead>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d001      	beq.n	8004c5e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e1c4      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d113      	bne.n	8004c8e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c66:	2300      	movs	r3, #0
 8004c68:	623b      	str	r3, [r7, #32]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	695b      	ldr	r3, [r3, #20]
 8004c70:	623b      	str	r3, [r7, #32]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	623b      	str	r3, [r7, #32]
 8004c7a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c8a:	601a      	str	r2, [r3, #0]
 8004c8c:	e198      	b.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d11b      	bne.n	8004cce <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ca4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61fb      	str	r3, [r7, #28]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	695b      	ldr	r3, [r3, #20]
 8004cb0:	61fb      	str	r3, [r7, #28]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	61fb      	str	r3, [r7, #28]
 8004cba:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	e178      	b.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d11b      	bne.n	8004d0e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ce4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cf4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	61bb      	str	r3, [r7, #24]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	61bb      	str	r3, [r7, #24]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	61bb      	str	r3, [r7, #24]
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	e158      	b.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681a      	ldr	r2, [r3, #0]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d1e:	2300      	movs	r3, #0
 8004d20:	617b      	str	r3, [r7, #20]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	695b      	ldr	r3, [r3, #20]
 8004d28:	617b      	str	r3, [r7, #20]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	617b      	str	r3, [r7, #20]
 8004d32:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d34:	e144      	b.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d3a:	2b03      	cmp	r3, #3
 8004d3c:	f200 80f1 	bhi.w	8004f22 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d123      	bne.n	8004d90 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d4a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f000 fc4b 	bl	80055e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d001      	beq.n	8004d5c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e145      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	691a      	ldr	r2, [r3, #16]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d66:	b2d2      	uxtb	r2, r2
 8004d68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6e:	1c5a      	adds	r2, r3, #1
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	3b01      	subs	r3, #1
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d8e:	e117      	b.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d94:	2b02      	cmp	r3, #2
 8004d96:	d14e      	bne.n	8004e36 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9a:	9300      	str	r3, [sp, #0]
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9e:	2200      	movs	r2, #0
 8004da0:	4906      	ldr	r1, [pc, #24]	@ (8004dbc <HAL_I2C_Master_Receive+0x22c>)
 8004da2:	68f8      	ldr	r0, [r7, #12]
 8004da4:	f000 fa76 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 8004da8:	4603      	mov	r3, r0
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d008      	beq.n	8004dc0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e11a      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
 8004db2:	bf00      	nop
 8004db4:	00100002 	.word	0x00100002
 8004db8:	ffff0000 	.word	0xffff0000
 8004dbc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	691a      	ldr	r2, [r3, #16]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dda:	b2d2      	uxtb	r2, r2
 8004ddc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dec:	3b01      	subs	r3, #1
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	b29a      	uxth	r2, r3
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	691a      	ldr	r2, [r3, #16]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0c:	b2d2      	uxtb	r2, r2
 8004e0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e34:	e0c4      	b.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e38:	9300      	str	r3, [sp, #0]
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	496c      	ldr	r1, [pc, #432]	@ (8004ff0 <HAL_I2C_Master_Receive+0x460>)
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f000 fa27 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e0cb      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	691a      	ldr	r2, [r3, #16]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e6a:	b2d2      	uxtb	r2, r2
 8004e6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e72:	1c5a      	adds	r2, r3, #1
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	b29a      	uxth	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e88:	b29b      	uxth	r3, r3
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	b29a      	uxth	r2, r3
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e94:	9300      	str	r3, [sp, #0]
 8004e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e98:	2200      	movs	r2, #0
 8004e9a:	4955      	ldr	r1, [pc, #340]	@ (8004ff0 <HAL_I2C_Master_Receive+0x460>)
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f000 f9f9 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d001      	beq.n	8004eac <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e09d      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	681a      	ldr	r2, [r3, #0]
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004eba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	691a      	ldr	r2, [r3, #16]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	b2d2      	uxtb	r2, r2
 8004ec8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	3b01      	subs	r3, #1
 8004ee8:	b29a      	uxth	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	691a      	ldr	r2, [r3, #16]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	b2d2      	uxtb	r2, r2
 8004efa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f00:	1c5a      	adds	r2, r3, #1
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	b29a      	uxth	r2, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f20:	e04e      	b.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f26:	68f8      	ldr	r0, [r7, #12]
 8004f28:	f000 fb5e 	bl	80055e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d001      	beq.n	8004f36 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e058      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f40:	b2d2      	uxtb	r2, r2
 8004f42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f48:	1c5a      	adds	r2, r3, #1
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	695b      	ldr	r3, [r3, #20]
 8004f6e:	f003 0304 	and.w	r3, r3, #4
 8004f72:	2b04      	cmp	r3, #4
 8004f74:	d124      	bne.n	8004fc0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f7a:	2b03      	cmp	r3, #3
 8004f7c:	d107      	bne.n	8004f8e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f8c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	691a      	ldr	r2, [r3, #16]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f98:	b2d2      	uxtb	r2, r2
 8004f9a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa0:	1c5a      	adds	r2, r3, #1
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	3b01      	subs	r3, #1
 8004fba:	b29a      	uxth	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f47f aeb6 	bne.w	8004d36 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	2220      	movs	r2, #32
 8004fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	e000      	b.n	8004fe8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004fe6:	2302      	movs	r3, #2
  }
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3728      	adds	r7, #40	@ 0x28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	00010004 	.word	0x00010004

08004ff4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b088      	sub	sp, #32
 8004ff8:	af02      	add	r7, sp, #8
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	607a      	str	r2, [r7, #4]
 8004ffe:	603b      	str	r3, [r7, #0]
 8005000:	460b      	mov	r3, r1
 8005002:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005008:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	2b08      	cmp	r3, #8
 800500e:	d006      	beq.n	800501e <I2C_MasterRequestWrite+0x2a>
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d003      	beq.n	800501e <I2C_MasterRequestWrite+0x2a>
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800501c:	d108      	bne.n	8005030 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800502c:	601a      	str	r2, [r3, #0]
 800502e:	e00b      	b.n	8005048 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005034:	2b12      	cmp	r3, #18
 8005036:	d107      	bne.n	8005048 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005046:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	9300      	str	r3, [sp, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f000 f91d 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00d      	beq.n	800507c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800506a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800506e:	d103      	bne.n	8005078 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005076:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	e035      	b.n	80050e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005084:	d108      	bne.n	8005098 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005086:	897b      	ldrh	r3, [r7, #10]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	461a      	mov	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005094:	611a      	str	r2, [r3, #16]
 8005096:	e01b      	b.n	80050d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005098:	897b      	ldrh	r3, [r7, #10]
 800509a:	11db      	asrs	r3, r3, #7
 800509c:	b2db      	uxtb	r3, r3
 800509e:	f003 0306 	and.w	r3, r3, #6
 80050a2:	b2db      	uxtb	r3, r3
 80050a4:	f063 030f 	orn	r3, r3, #15
 80050a8:	b2da      	uxtb	r2, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	687a      	ldr	r2, [r7, #4]
 80050b4:	490e      	ldr	r1, [pc, #56]	@ (80050f0 <I2C_MasterRequestWrite+0xfc>)
 80050b6:	68f8      	ldr	r0, [r7, #12]
 80050b8:	f000 f966 	bl	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e010      	b.n	80050e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80050c6:	897b      	ldrh	r3, [r7, #10]
 80050c8:	b2da      	uxtb	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	4907      	ldr	r1, [pc, #28]	@ (80050f4 <I2C_MasterRequestWrite+0x100>)
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f000 f956 	bl	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d001      	beq.n	80050e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e000      	b.n	80050e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3718      	adds	r7, #24
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	00010008 	.word	0x00010008
 80050f4:	00010002 	.word	0x00010002

080050f8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b088      	sub	sp, #32
 80050fc:	af02      	add	r7, sp, #8
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	607a      	str	r2, [r7, #4]
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	460b      	mov	r3, r1
 8005106:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800511c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b08      	cmp	r3, #8
 8005122:	d006      	beq.n	8005132 <I2C_MasterRequestRead+0x3a>
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	2b01      	cmp	r3, #1
 8005128:	d003      	beq.n	8005132 <I2C_MasterRequestRead+0x3a>
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005130:	d108      	bne.n	8005144 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005140:	601a      	str	r2, [r3, #0]
 8005142:	e00b      	b.n	800515c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005148:	2b11      	cmp	r3, #17
 800514a:	d107      	bne.n	800515c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800515a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2200      	movs	r2, #0
 8005164:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005168:	68f8      	ldr	r0, [r7, #12]
 800516a:	f000 f893 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d00d      	beq.n	8005190 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800517e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005182:	d103      	bne.n	800518c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800518a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800518c:	2303      	movs	r3, #3
 800518e:	e079      	b.n	8005284 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005198:	d108      	bne.n	80051ac <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800519a:	897b      	ldrh	r3, [r7, #10]
 800519c:	b2db      	uxtb	r3, r3
 800519e:	f043 0301 	orr.w	r3, r3, #1
 80051a2:	b2da      	uxtb	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	611a      	str	r2, [r3, #16]
 80051aa:	e05f      	b.n	800526c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80051ac:	897b      	ldrh	r3, [r7, #10]
 80051ae:	11db      	asrs	r3, r3, #7
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	f003 0306 	and.w	r3, r3, #6
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	f063 030f 	orn	r3, r3, #15
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	4930      	ldr	r1, [pc, #192]	@ (800528c <I2C_MasterRequestRead+0x194>)
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 f8dc 	bl	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e054      	b.n	8005284 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80051da:	897b      	ldrh	r3, [r7, #10]
 80051dc:	b2da      	uxtb	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	4929      	ldr	r1, [pc, #164]	@ (8005290 <I2C_MasterRequestRead+0x198>)
 80051ea:	68f8      	ldr	r0, [r7, #12]
 80051ec:	f000 f8cc 	bl	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051f0:	4603      	mov	r3, r0
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d001      	beq.n	80051fa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e044      	b.n	8005284 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051fa:	2300      	movs	r3, #0
 80051fc:	613b      	str	r3, [r7, #16]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	613b      	str	r3, [r7, #16]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	613b      	str	r3, [r7, #16]
 800520e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800521e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	9300      	str	r3, [sp, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 f831 	bl	8005294 <I2C_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00d      	beq.n	8005254 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005242:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005246:	d103      	bne.n	8005250 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800524e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e017      	b.n	8005284 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005254:	897b      	ldrh	r3, [r7, #10]
 8005256:	11db      	asrs	r3, r3, #7
 8005258:	b2db      	uxtb	r3, r3
 800525a:	f003 0306 	and.w	r3, r3, #6
 800525e:	b2db      	uxtb	r3, r3
 8005260:	f063 030e 	orn	r3, r3, #14
 8005264:	b2da      	uxtb	r2, r3
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	4907      	ldr	r1, [pc, #28]	@ (8005290 <I2C_MasterRequestRead+0x198>)
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 f888 	bl	8005388 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d001      	beq.n	8005282 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e000      	b.n	8005284 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	00010008 	.word	0x00010008
 8005290:	00010002 	.word	0x00010002

08005294 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	60f8      	str	r0, [r7, #12]
 800529c:	60b9      	str	r1, [r7, #8]
 800529e:	603b      	str	r3, [r7, #0]
 80052a0:	4613      	mov	r3, r2
 80052a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052a4:	e048      	b.n	8005338 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ac:	d044      	beq.n	8005338 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ae:	f7fe f8ef 	bl	8003490 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	69bb      	ldr	r3, [r7, #24]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	683a      	ldr	r2, [r7, #0]
 80052ba:	429a      	cmp	r2, r3
 80052bc:	d302      	bcc.n	80052c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d139      	bne.n	8005338 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	0c1b      	lsrs	r3, r3, #16
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d10d      	bne.n	80052ea <I2C_WaitOnFlagUntilTimeout+0x56>
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	43da      	mvns	r2, r3
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	4013      	ands	r3, r2
 80052da:	b29b      	uxth	r3, r3
 80052dc:	2b00      	cmp	r3, #0
 80052de:	bf0c      	ite	eq
 80052e0:	2301      	moveq	r3, #1
 80052e2:	2300      	movne	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	461a      	mov	r2, r3
 80052e8:	e00c      	b.n	8005304 <I2C_WaitOnFlagUntilTimeout+0x70>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	43da      	mvns	r2, r3
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	4013      	ands	r3, r2
 80052f6:	b29b      	uxth	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	bf0c      	ite	eq
 80052fc:	2301      	moveq	r3, #1
 80052fe:	2300      	movne	r3, #0
 8005300:	b2db      	uxtb	r3, r3
 8005302:	461a      	mov	r2, r3
 8005304:	79fb      	ldrb	r3, [r7, #7]
 8005306:	429a      	cmp	r2, r3
 8005308:	d116      	bne.n	8005338 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005324:	f043 0220 	orr.w	r2, r3, #32
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e023      	b.n	8005380 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	0c1b      	lsrs	r3, r3, #16
 800533c:	b2db      	uxtb	r3, r3
 800533e:	2b01      	cmp	r3, #1
 8005340:	d10d      	bne.n	800535e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695b      	ldr	r3, [r3, #20]
 8005348:	43da      	mvns	r2, r3
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	4013      	ands	r3, r2
 800534e:	b29b      	uxth	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	bf0c      	ite	eq
 8005354:	2301      	moveq	r3, #1
 8005356:	2300      	movne	r3, #0
 8005358:	b2db      	uxtb	r3, r3
 800535a:	461a      	mov	r2, r3
 800535c:	e00c      	b.n	8005378 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	43da      	mvns	r2, r3
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	4013      	ands	r3, r2
 800536a:	b29b      	uxth	r3, r3
 800536c:	2b00      	cmp	r3, #0
 800536e:	bf0c      	ite	eq
 8005370:	2301      	moveq	r3, #1
 8005372:	2300      	movne	r3, #0
 8005374:	b2db      	uxtb	r3, r3
 8005376:	461a      	mov	r2, r3
 8005378:	79fb      	ldrb	r3, [r7, #7]
 800537a:	429a      	cmp	r2, r3
 800537c:	d093      	beq.n	80052a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800537e:	2300      	movs	r3, #0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3710      	adds	r7, #16
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005396:	e071      	b.n	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053a6:	d123      	bne.n	80053f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053b6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80053c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2220      	movs	r2, #32
 80053cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053dc:	f043 0204 	orr.w	r2, r3, #4
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	e067      	b.n	80054c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053f6:	d041      	beq.n	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053f8:	f7fe f84a 	bl	8003490 <HAL_GetTick>
 80053fc:	4602      	mov	r2, r0
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	1ad3      	subs	r3, r2, r3
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	429a      	cmp	r2, r3
 8005406:	d302      	bcc.n	800540e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d136      	bne.n	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	0c1b      	lsrs	r3, r3, #16
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b01      	cmp	r3, #1
 8005416:	d10c      	bne.n	8005432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	43da      	mvns	r2, r3
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	4013      	ands	r3, r2
 8005424:	b29b      	uxth	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	bf14      	ite	ne
 800542a:	2301      	movne	r3, #1
 800542c:	2300      	moveq	r3, #0
 800542e:	b2db      	uxtb	r3, r3
 8005430:	e00b      	b.n	800544a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	43da      	mvns	r2, r3
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	4013      	ands	r3, r2
 800543e:	b29b      	uxth	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	bf14      	ite	ne
 8005444:	2301      	movne	r3, #1
 8005446:	2300      	moveq	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d016      	beq.n	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2220      	movs	r2, #32
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005468:	f043 0220 	orr.w	r2, r3, #32
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e021      	b.n	80054c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	0c1b      	lsrs	r3, r3, #16
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b01      	cmp	r3, #1
 8005484:	d10c      	bne.n	80054a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	43da      	mvns	r2, r3
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	4013      	ands	r3, r2
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	bf14      	ite	ne
 8005498:	2301      	movne	r3, #1
 800549a:	2300      	moveq	r3, #0
 800549c:	b2db      	uxtb	r3, r3
 800549e:	e00b      	b.n	80054b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699b      	ldr	r3, [r3, #24]
 80054a6:	43da      	mvns	r2, r3
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	4013      	ands	r3, r2
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	bf14      	ite	ne
 80054b2:	2301      	movne	r3, #1
 80054b4:	2300      	moveq	r3, #0
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f47f af6d 	bne.w	8005398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80054be:	2300      	movs	r3, #0
}
 80054c0:	4618      	mov	r0, r3
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054d4:	e034      	b.n	8005540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054d6:	68f8      	ldr	r0, [r7, #12]
 80054d8:	f000 f8e3 	bl	80056a2 <I2C_IsAcknowledgeFailed>
 80054dc:	4603      	mov	r3, r0
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d001      	beq.n	80054e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e034      	b.n	8005550 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ec:	d028      	beq.n	8005540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ee:	f7fd ffcf 	bl	8003490 <HAL_GetTick>
 80054f2:	4602      	mov	r2, r0
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	68ba      	ldr	r2, [r7, #8]
 80054fa:	429a      	cmp	r2, r3
 80054fc:	d302      	bcc.n	8005504 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d11d      	bne.n	8005540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	695b      	ldr	r3, [r3, #20]
 800550a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800550e:	2b80      	cmp	r3, #128	@ 0x80
 8005510:	d016      	beq.n	8005540 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2220      	movs	r2, #32
 800551c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2200      	movs	r2, #0
 8005524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552c:	f043 0220 	orr.w	r2, r3, #32
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2200      	movs	r2, #0
 8005538:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e007      	b.n	8005550 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800554a:	2b80      	cmp	r3, #128	@ 0x80
 800554c:	d1c3      	bne.n	80054d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	4618      	mov	r0, r3
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005564:	e034      	b.n	80055d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f000 f89b 	bl	80056a2 <I2C_IsAcknowledgeFailed>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d001      	beq.n	8005576 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e034      	b.n	80055e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557c:	d028      	beq.n	80055d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800557e:	f7fd ff87 	bl	8003490 <HAL_GetTick>
 8005582:	4602      	mov	r2, r0
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	1ad3      	subs	r3, r2, r3
 8005588:	68ba      	ldr	r2, [r7, #8]
 800558a:	429a      	cmp	r2, r3
 800558c:	d302      	bcc.n	8005594 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d11d      	bne.n	80055d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	f003 0304 	and.w	r3, r3, #4
 800559e:	2b04      	cmp	r3, #4
 80055a0:	d016      	beq.n	80055d0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2220      	movs	r2, #32
 80055ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055bc:	f043 0220 	orr.w	r2, r3, #32
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055cc:	2301      	movs	r3, #1
 80055ce:	e007      	b.n	80055e0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	f003 0304 	and.w	r3, r3, #4
 80055da:	2b04      	cmp	r3, #4
 80055dc:	d1c3      	bne.n	8005566 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3710      	adds	r7, #16
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055f4:	e049      	b.n	800568a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695b      	ldr	r3, [r3, #20]
 80055fc:	f003 0310 	and.w	r3, r3, #16
 8005600:	2b10      	cmp	r3, #16
 8005602:	d119      	bne.n	8005638 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f06f 0210 	mvn.w	r2, #16
 800560c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2220      	movs	r2, #32
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e030      	b.n	800569a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005638:	f7fd ff2a 	bl	8003490 <HAL_GetTick>
 800563c:	4602      	mov	r2, r0
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	1ad3      	subs	r3, r2, r3
 8005642:	68ba      	ldr	r2, [r7, #8]
 8005644:	429a      	cmp	r2, r3
 8005646:	d302      	bcc.n	800564e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d11d      	bne.n	800568a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	695b      	ldr	r3, [r3, #20]
 8005654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005658:	2b40      	cmp	r3, #64	@ 0x40
 800565a:	d016      	beq.n	800568a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2200      	movs	r2, #0
 8005660:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2220      	movs	r2, #32
 8005666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005676:	f043 0220 	orr.w	r2, r3, #32
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e007      	b.n	800569a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005694:	2b40      	cmp	r3, #64	@ 0x40
 8005696:	d1ae      	bne.n	80055f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3710      	adds	r7, #16
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}

080056a2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b083      	sub	sp, #12
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	695b      	ldr	r3, [r3, #20]
 80056b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056b8:	d11b      	bne.n	80056f2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80056c2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2220      	movs	r2, #32
 80056ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056de:	f043 0204 	orr.w	r2, r3, #4
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e000      	b.n	80056f4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b086      	sub	sp, #24
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800570e:	2301      	movs	r3, #1
 8005710:	e267      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0301 	and.w	r3, r3, #1
 800571a:	2b00      	cmp	r3, #0
 800571c:	d075      	beq.n	800580a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800571e:	4b88      	ldr	r3, [pc, #544]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 030c 	and.w	r3, r3, #12
 8005726:	2b04      	cmp	r3, #4
 8005728:	d00c      	beq.n	8005744 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800572a:	4b85      	ldr	r3, [pc, #532]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005732:	2b08      	cmp	r3, #8
 8005734:	d112      	bne.n	800575c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005736:	4b82      	ldr	r3, [pc, #520]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800573e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005742:	d10b      	bne.n	800575c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005744:	4b7e      	ldr	r3, [pc, #504]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d05b      	beq.n	8005808 <HAL_RCC_OscConfig+0x108>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d157      	bne.n	8005808 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e242      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005764:	d106      	bne.n	8005774 <HAL_RCC_OscConfig+0x74>
 8005766:	4b76      	ldr	r3, [pc, #472]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a75      	ldr	r2, [pc, #468]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 800576c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	e01d      	b.n	80057b0 <HAL_RCC_OscConfig+0xb0>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800577c:	d10c      	bne.n	8005798 <HAL_RCC_OscConfig+0x98>
 800577e:	4b70      	ldr	r3, [pc, #448]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a6f      	ldr	r2, [pc, #444]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005784:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005788:	6013      	str	r3, [r2, #0]
 800578a:	4b6d      	ldr	r3, [pc, #436]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a6c      	ldr	r2, [pc, #432]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005790:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005794:	6013      	str	r3, [r2, #0]
 8005796:	e00b      	b.n	80057b0 <HAL_RCC_OscConfig+0xb0>
 8005798:	4b69      	ldr	r3, [pc, #420]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a68      	ldr	r2, [pc, #416]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 800579e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057a2:	6013      	str	r3, [r2, #0]
 80057a4:	4b66      	ldr	r3, [pc, #408]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a65      	ldr	r2, [pc, #404]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 80057aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80057ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d013      	beq.n	80057e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057b8:	f7fd fe6a 	bl	8003490 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057c0:	f7fd fe66 	bl	8003490 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b64      	cmp	r3, #100	@ 0x64
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e207      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057d2:	4b5b      	ldr	r3, [pc, #364]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d0f0      	beq.n	80057c0 <HAL_RCC_OscConfig+0xc0>
 80057de:	e014      	b.n	800580a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e0:	f7fd fe56 	bl	8003490 <HAL_GetTick>
 80057e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057e6:	e008      	b.n	80057fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057e8:	f7fd fe52 	bl	8003490 <HAL_GetTick>
 80057ec:	4602      	mov	r2, r0
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	1ad3      	subs	r3, r2, r3
 80057f2:	2b64      	cmp	r3, #100	@ 0x64
 80057f4:	d901      	bls.n	80057fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e1f3      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057fa:	4b51      	ldr	r3, [pc, #324]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1f0      	bne.n	80057e8 <HAL_RCC_OscConfig+0xe8>
 8005806:	e000      	b.n	800580a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005808:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d063      	beq.n	80058de <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005816:	4b4a      	ldr	r3, [pc, #296]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f003 030c 	and.w	r3, r3, #12
 800581e:	2b00      	cmp	r3, #0
 8005820:	d00b      	beq.n	800583a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005822:	4b47      	ldr	r3, [pc, #284]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800582a:	2b08      	cmp	r3, #8
 800582c:	d11c      	bne.n	8005868 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800582e:	4b44      	ldr	r3, [pc, #272]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d116      	bne.n	8005868 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800583a:	4b41      	ldr	r3, [pc, #260]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d005      	beq.n	8005852 <HAL_RCC_OscConfig+0x152>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68db      	ldr	r3, [r3, #12]
 800584a:	2b01      	cmp	r3, #1
 800584c:	d001      	beq.n	8005852 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800584e:	2301      	movs	r3, #1
 8005850:	e1c7      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005852:	4b3b      	ldr	r3, [pc, #236]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	4937      	ldr	r1, [pc, #220]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005862:	4313      	orrs	r3, r2
 8005864:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005866:	e03a      	b.n	80058de <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	68db      	ldr	r3, [r3, #12]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d020      	beq.n	80058b2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005870:	4b34      	ldr	r3, [pc, #208]	@ (8005944 <HAL_RCC_OscConfig+0x244>)
 8005872:	2201      	movs	r2, #1
 8005874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005876:	f7fd fe0b 	bl	8003490 <HAL_GetTick>
 800587a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800587c:	e008      	b.n	8005890 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800587e:	f7fd fe07 	bl	8003490 <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	2b02      	cmp	r3, #2
 800588a:	d901      	bls.n	8005890 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800588c:	2303      	movs	r3, #3
 800588e:	e1a8      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005890:	4b2b      	ldr	r3, [pc, #172]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0302 	and.w	r3, r3, #2
 8005898:	2b00      	cmp	r3, #0
 800589a:	d0f0      	beq.n	800587e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800589c:	4b28      	ldr	r3, [pc, #160]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	00db      	lsls	r3, r3, #3
 80058aa:	4925      	ldr	r1, [pc, #148]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	600b      	str	r3, [r1, #0]
 80058b0:	e015      	b.n	80058de <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058b2:	4b24      	ldr	r3, [pc, #144]	@ (8005944 <HAL_RCC_OscConfig+0x244>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058b8:	f7fd fdea 	bl	8003490 <HAL_GetTick>
 80058bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058be:	e008      	b.n	80058d2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058c0:	f7fd fde6 	bl	8003490 <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b02      	cmp	r3, #2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e187      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058d2:	4b1b      	ldr	r3, [pc, #108]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1f0      	bne.n	80058c0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f003 0308 	and.w	r3, r3, #8
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d036      	beq.n	8005958 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d016      	beq.n	8005920 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058f2:	4b15      	ldr	r3, [pc, #84]	@ (8005948 <HAL_RCC_OscConfig+0x248>)
 80058f4:	2201      	movs	r2, #1
 80058f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058f8:	f7fd fdca 	bl	8003490 <HAL_GetTick>
 80058fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058fe:	e008      	b.n	8005912 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005900:	f7fd fdc6 	bl	8003490 <HAL_GetTick>
 8005904:	4602      	mov	r2, r0
 8005906:	693b      	ldr	r3, [r7, #16]
 8005908:	1ad3      	subs	r3, r2, r3
 800590a:	2b02      	cmp	r3, #2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e167      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005912:	4b0b      	ldr	r3, [pc, #44]	@ (8005940 <HAL_RCC_OscConfig+0x240>)
 8005914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005916:	f003 0302 	and.w	r3, r3, #2
 800591a:	2b00      	cmp	r3, #0
 800591c:	d0f0      	beq.n	8005900 <HAL_RCC_OscConfig+0x200>
 800591e:	e01b      	b.n	8005958 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005920:	4b09      	ldr	r3, [pc, #36]	@ (8005948 <HAL_RCC_OscConfig+0x248>)
 8005922:	2200      	movs	r2, #0
 8005924:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005926:	f7fd fdb3 	bl	8003490 <HAL_GetTick>
 800592a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800592c:	e00e      	b.n	800594c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800592e:	f7fd fdaf 	bl	8003490 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	2b02      	cmp	r3, #2
 800593a:	d907      	bls.n	800594c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e150      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
 8005940:	40023800 	.word	0x40023800
 8005944:	42470000 	.word	0x42470000
 8005948:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800594c:	4b88      	ldr	r3, [pc, #544]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 800594e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005950:	f003 0302 	and.w	r3, r3, #2
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1ea      	bne.n	800592e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f003 0304 	and.w	r3, r3, #4
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 8097 	beq.w	8005a94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005966:	2300      	movs	r3, #0
 8005968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800596a:	4b81      	ldr	r3, [pc, #516]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005972:	2b00      	cmp	r3, #0
 8005974:	d10f      	bne.n	8005996 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005976:	2300      	movs	r3, #0
 8005978:	60bb      	str	r3, [r7, #8]
 800597a:	4b7d      	ldr	r3, [pc, #500]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 800597c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597e:	4a7c      	ldr	r2, [pc, #496]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005984:	6413      	str	r3, [r2, #64]	@ 0x40
 8005986:	4b7a      	ldr	r3, [pc, #488]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800598e:	60bb      	str	r3, [r7, #8]
 8005990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005992:	2301      	movs	r3, #1
 8005994:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005996:	4b77      	ldr	r3, [pc, #476]	@ (8005b74 <HAL_RCC_OscConfig+0x474>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d118      	bne.n	80059d4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80059a2:	4b74      	ldr	r3, [pc, #464]	@ (8005b74 <HAL_RCC_OscConfig+0x474>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a73      	ldr	r2, [pc, #460]	@ (8005b74 <HAL_RCC_OscConfig+0x474>)
 80059a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80059ae:	f7fd fd6f 	bl	8003490 <HAL_GetTick>
 80059b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b4:	e008      	b.n	80059c8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b6:	f7fd fd6b 	bl	8003490 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	2b02      	cmp	r3, #2
 80059c2:	d901      	bls.n	80059c8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80059c4:	2303      	movs	r3, #3
 80059c6:	e10c      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059c8:	4b6a      	ldr	r3, [pc, #424]	@ (8005b74 <HAL_RCC_OscConfig+0x474>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d0f0      	beq.n	80059b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d106      	bne.n	80059ea <HAL_RCC_OscConfig+0x2ea>
 80059dc:	4b64      	ldr	r3, [pc, #400]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 80059de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e0:	4a63      	ldr	r2, [pc, #396]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 80059e2:	f043 0301 	orr.w	r3, r3, #1
 80059e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80059e8:	e01c      	b.n	8005a24 <HAL_RCC_OscConfig+0x324>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	2b05      	cmp	r3, #5
 80059f0:	d10c      	bne.n	8005a0c <HAL_RCC_OscConfig+0x30c>
 80059f2:	4b5f      	ldr	r3, [pc, #380]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 80059f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f6:	4a5e      	ldr	r2, [pc, #376]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 80059f8:	f043 0304 	orr.w	r3, r3, #4
 80059fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80059fe:	4b5c      	ldr	r3, [pc, #368]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a02:	4a5b      	ldr	r2, [pc, #364]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a04:	f043 0301 	orr.w	r3, r3, #1
 8005a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a0a:	e00b      	b.n	8005a24 <HAL_RCC_OscConfig+0x324>
 8005a0c:	4b58      	ldr	r3, [pc, #352]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a10:	4a57      	ldr	r2, [pc, #348]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a12:	f023 0301 	bic.w	r3, r3, #1
 8005a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a18:	4b55      	ldr	r3, [pc, #340]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a1c:	4a54      	ldr	r2, [pc, #336]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a1e:	f023 0304 	bic.w	r3, r3, #4
 8005a22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d015      	beq.n	8005a58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a2c:	f7fd fd30 	bl	8003490 <HAL_GetTick>
 8005a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a32:	e00a      	b.n	8005a4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a34:	f7fd fd2c 	bl	8003490 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e0cb      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a4a:	4b49      	ldr	r3, [pc, #292]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d0ee      	beq.n	8005a34 <HAL_RCC_OscConfig+0x334>
 8005a56:	e014      	b.n	8005a82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a58:	f7fd fd1a 	bl	8003490 <HAL_GetTick>
 8005a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a5e:	e00a      	b.n	8005a76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a60:	f7fd fd16 	bl	8003490 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d901      	bls.n	8005a76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a72:	2303      	movs	r3, #3
 8005a74:	e0b5      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a76:	4b3e      	ldr	r3, [pc, #248]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a7a:	f003 0302 	and.w	r3, r3, #2
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d1ee      	bne.n	8005a60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a82:	7dfb      	ldrb	r3, [r7, #23]
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d105      	bne.n	8005a94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a88:	4b39      	ldr	r3, [pc, #228]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8c:	4a38      	ldr	r2, [pc, #224]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	f000 80a1 	beq.w	8005be0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a9e:	4b34      	ldr	r3, [pc, #208]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f003 030c 	and.w	r3, r3, #12
 8005aa6:	2b08      	cmp	r3, #8
 8005aa8:	d05c      	beq.n	8005b64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	2b02      	cmp	r3, #2
 8005ab0:	d141      	bne.n	8005b36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ab2:	4b31      	ldr	r3, [pc, #196]	@ (8005b78 <HAL_RCC_OscConfig+0x478>)
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab8:	f7fd fcea 	bl	8003490 <HAL_GetTick>
 8005abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005abe:	e008      	b.n	8005ad2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac0:	f7fd fce6 	bl	8003490 <HAL_GetTick>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	693b      	ldr	r3, [r7, #16]
 8005ac8:	1ad3      	subs	r3, r2, r3
 8005aca:	2b02      	cmp	r3, #2
 8005acc:	d901      	bls.n	8005ad2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e087      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ad2:	4b27      	ldr	r3, [pc, #156]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1f0      	bne.n	8005ac0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	69da      	ldr	r2, [r3, #28]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	431a      	orrs	r2, r3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aec:	019b      	lsls	r3, r3, #6
 8005aee:	431a      	orrs	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af4:	085b      	lsrs	r3, r3, #1
 8005af6:	3b01      	subs	r3, #1
 8005af8:	041b      	lsls	r3, r3, #16
 8005afa:	431a      	orrs	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	061b      	lsls	r3, r3, #24
 8005b02:	491b      	ldr	r1, [pc, #108]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005b04:	4313      	orrs	r3, r2
 8005b06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b08:	4b1b      	ldr	r3, [pc, #108]	@ (8005b78 <HAL_RCC_OscConfig+0x478>)
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b0e:	f7fd fcbf 	bl	8003490 <HAL_GetTick>
 8005b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b14:	e008      	b.n	8005b28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b16:	f7fd fcbb 	bl	8003490 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d901      	bls.n	8005b28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e05c      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b28:	4b11      	ldr	r3, [pc, #68]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d0f0      	beq.n	8005b16 <HAL_RCC_OscConfig+0x416>
 8005b34:	e054      	b.n	8005be0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b36:	4b10      	ldr	r3, [pc, #64]	@ (8005b78 <HAL_RCC_OscConfig+0x478>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b3c:	f7fd fca8 	bl	8003490 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b42:	e008      	b.n	8005b56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b44:	f7fd fca4 	bl	8003490 <HAL_GetTick>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1ad3      	subs	r3, r2, r3
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d901      	bls.n	8005b56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e045      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b56:	4b06      	ldr	r3, [pc, #24]	@ (8005b70 <HAL_RCC_OscConfig+0x470>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d1f0      	bne.n	8005b44 <HAL_RCC_OscConfig+0x444>
 8005b62:	e03d      	b.n	8005be0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	699b      	ldr	r3, [r3, #24]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d107      	bne.n	8005b7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	e038      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
 8005b70:	40023800 	.word	0x40023800
 8005b74:	40007000 	.word	0x40007000
 8005b78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005bec <HAL_RCC_OscConfig+0x4ec>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d028      	beq.n	8005bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d121      	bne.n	8005bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d11a      	bne.n	8005bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005bac:	4013      	ands	r3, r2
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005bb2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d111      	bne.n	8005bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc2:	085b      	lsrs	r3, r3, #1
 8005bc4:	3b01      	subs	r3, #1
 8005bc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d107      	bne.n	8005bdc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d001      	beq.n	8005be0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e000      	b.n	8005be2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3718      	adds	r7, #24
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	40023800 	.word	0x40023800

08005bf0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
 8005bf8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e0cc      	b.n	8005d9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c04:	4b68      	ldr	r3, [pc, #416]	@ (8005da8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0307 	and.w	r3, r3, #7
 8005c0c:	683a      	ldr	r2, [r7, #0]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d90c      	bls.n	8005c2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c12:	4b65      	ldr	r3, [pc, #404]	@ (8005da8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c14:	683a      	ldr	r2, [r7, #0]
 8005c16:	b2d2      	uxtb	r2, r2
 8005c18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c1a:	4b63      	ldr	r3, [pc, #396]	@ (8005da8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0307 	and.w	r3, r3, #7
 8005c22:	683a      	ldr	r2, [r7, #0]
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d001      	beq.n	8005c2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e0b8      	b.n	8005d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d020      	beq.n	8005c7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 0304 	and.w	r3, r3, #4
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d005      	beq.n	8005c50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c44:	4b59      	ldr	r3, [pc, #356]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	4a58      	ldr	r2, [pc, #352]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005c4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0308 	and.w	r3, r3, #8
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d005      	beq.n	8005c68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c5c:	4b53      	ldr	r3, [pc, #332]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	4a52      	ldr	r2, [pc, #328]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005c62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c68:	4b50      	ldr	r3, [pc, #320]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	494d      	ldr	r1, [pc, #308]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005c76:	4313      	orrs	r3, r2
 8005c78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0301 	and.w	r3, r3, #1
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d044      	beq.n	8005d10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d107      	bne.n	8005c9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c8e:	4b47      	ldr	r3, [pc, #284]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d119      	bne.n	8005cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e07f      	b.n	8005d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d003      	beq.n	8005cae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005caa:	2b03      	cmp	r3, #3
 8005cac:	d107      	bne.n	8005cbe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cae:	4b3f      	ldr	r3, [pc, #252]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d109      	bne.n	8005cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e06f      	b.n	8005d9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cbe:	4b3b      	ldr	r3, [pc, #236]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e067      	b.n	8005d9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cce:	4b37      	ldr	r3, [pc, #220]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f023 0203 	bic.w	r2, r3, #3
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	4934      	ldr	r1, [pc, #208]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005ce0:	f7fd fbd6 	bl	8003490 <HAL_GetTick>
 8005ce4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce6:	e00a      	b.n	8005cfe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ce8:	f7fd fbd2 	bl	8003490 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e04f      	b.n	8005d9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 020c 	and.w	r2, r3, #12
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d1eb      	bne.n	8005ce8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d10:	4b25      	ldr	r3, [pc, #148]	@ (8005da8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d20c      	bcs.n	8005d38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d1e:	4b22      	ldr	r3, [pc, #136]	@ (8005da8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d20:	683a      	ldr	r2, [r7, #0]
 8005d22:	b2d2      	uxtb	r2, r2
 8005d24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d26:	4b20      	ldr	r3, [pc, #128]	@ (8005da8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 0307 	and.w	r3, r3, #7
 8005d2e:	683a      	ldr	r2, [r7, #0]
 8005d30:	429a      	cmp	r2, r3
 8005d32:	d001      	beq.n	8005d38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d34:	2301      	movs	r3, #1
 8005d36:	e032      	b.n	8005d9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f003 0304 	and.w	r3, r3, #4
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d008      	beq.n	8005d56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d44:	4b19      	ldr	r3, [pc, #100]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	68db      	ldr	r3, [r3, #12]
 8005d50:	4916      	ldr	r1, [pc, #88]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 0308 	and.w	r3, r3, #8
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d009      	beq.n	8005d76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d62:	4b12      	ldr	r3, [pc, #72]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	00db      	lsls	r3, r3, #3
 8005d70:	490e      	ldr	r1, [pc, #56]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005d72:	4313      	orrs	r3, r2
 8005d74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d76:	f000 f821 	bl	8005dbc <HAL_RCC_GetSysClockFreq>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8005dac <HAL_RCC_ClockConfig+0x1bc>)
 8005d7e:	689b      	ldr	r3, [r3, #8]
 8005d80:	091b      	lsrs	r3, r3, #4
 8005d82:	f003 030f 	and.w	r3, r3, #15
 8005d86:	490a      	ldr	r1, [pc, #40]	@ (8005db0 <HAL_RCC_ClockConfig+0x1c0>)
 8005d88:	5ccb      	ldrb	r3, [r1, r3]
 8005d8a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d8e:	4a09      	ldr	r2, [pc, #36]	@ (8005db4 <HAL_RCC_ClockConfig+0x1c4>)
 8005d90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d92:	4b09      	ldr	r3, [pc, #36]	@ (8005db8 <HAL_RCC_ClockConfig+0x1c8>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4618      	mov	r0, r3
 8005d98:	f7fd f8d8 	bl	8002f4c <HAL_InitTick>

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3710      	adds	r7, #16
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	40023c00 	.word	0x40023c00
 8005dac:	40023800 	.word	0x40023800
 8005db0:	0800f03c 	.word	0x0800f03c
 8005db4:	20000014 	.word	0x20000014
 8005db8:	20000018 	.word	0x20000018

08005dbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dc0:	b090      	sub	sp, #64	@ 0x40
 8005dc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005dd4:	4b59      	ldr	r3, [pc, #356]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	f003 030c 	and.w	r3, r3, #12
 8005ddc:	2b08      	cmp	r3, #8
 8005dde:	d00d      	beq.n	8005dfc <HAL_RCC_GetSysClockFreq+0x40>
 8005de0:	2b08      	cmp	r3, #8
 8005de2:	f200 80a1 	bhi.w	8005f28 <HAL_RCC_GetSysClockFreq+0x16c>
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d002      	beq.n	8005df0 <HAL_RCC_GetSysClockFreq+0x34>
 8005dea:	2b04      	cmp	r3, #4
 8005dec:	d003      	beq.n	8005df6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005dee:	e09b      	b.n	8005f28 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005df0:	4b53      	ldr	r3, [pc, #332]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0x184>)
 8005df2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005df4:	e09b      	b.n	8005f2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005df6:	4b53      	ldr	r3, [pc, #332]	@ (8005f44 <HAL_RCC_GetSysClockFreq+0x188>)
 8005df8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005dfa:	e098      	b.n	8005f2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dfc:	4b4f      	ldr	r3, [pc, #316]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e04:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e06:	4b4d      	ldr	r3, [pc, #308]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d028      	beq.n	8005e64 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e12:	4b4a      	ldr	r3, [pc, #296]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	099b      	lsrs	r3, r3, #6
 8005e18:	2200      	movs	r2, #0
 8005e1a:	623b      	str	r3, [r7, #32]
 8005e1c:	627a      	str	r2, [r7, #36]	@ 0x24
 8005e1e:	6a3b      	ldr	r3, [r7, #32]
 8005e20:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005e24:	2100      	movs	r1, #0
 8005e26:	4b47      	ldr	r3, [pc, #284]	@ (8005f44 <HAL_RCC_GetSysClockFreq+0x188>)
 8005e28:	fb03 f201 	mul.w	r2, r3, r1
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	fb00 f303 	mul.w	r3, r0, r3
 8005e32:	4413      	add	r3, r2
 8005e34:	4a43      	ldr	r2, [pc, #268]	@ (8005f44 <HAL_RCC_GetSysClockFreq+0x188>)
 8005e36:	fba0 1202 	umull	r1, r2, r0, r2
 8005e3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e3c:	460a      	mov	r2, r1
 8005e3e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005e40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e42:	4413      	add	r3, r2
 8005e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e48:	2200      	movs	r2, #0
 8005e4a:	61bb      	str	r3, [r7, #24]
 8005e4c:	61fa      	str	r2, [r7, #28]
 8005e4e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e52:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005e56:	f7fa ff1f 	bl	8000c98 <__aeabi_uldivmod>
 8005e5a:	4602      	mov	r2, r0
 8005e5c:	460b      	mov	r3, r1
 8005e5e:	4613      	mov	r3, r2
 8005e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e62:	e053      	b.n	8005f0c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e64:	4b35      	ldr	r3, [pc, #212]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	099b      	lsrs	r3, r3, #6
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	613b      	str	r3, [r7, #16]
 8005e6e:	617a      	str	r2, [r7, #20]
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e76:	f04f 0b00 	mov.w	fp, #0
 8005e7a:	4652      	mov	r2, sl
 8005e7c:	465b      	mov	r3, fp
 8005e7e:	f04f 0000 	mov.w	r0, #0
 8005e82:	f04f 0100 	mov.w	r1, #0
 8005e86:	0159      	lsls	r1, r3, #5
 8005e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e8c:	0150      	lsls	r0, r2, #5
 8005e8e:	4602      	mov	r2, r0
 8005e90:	460b      	mov	r3, r1
 8005e92:	ebb2 080a 	subs.w	r8, r2, sl
 8005e96:	eb63 090b 	sbc.w	r9, r3, fp
 8005e9a:	f04f 0200 	mov.w	r2, #0
 8005e9e:	f04f 0300 	mov.w	r3, #0
 8005ea2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005ea6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005eaa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005eae:	ebb2 0408 	subs.w	r4, r2, r8
 8005eb2:	eb63 0509 	sbc.w	r5, r3, r9
 8005eb6:	f04f 0200 	mov.w	r2, #0
 8005eba:	f04f 0300 	mov.w	r3, #0
 8005ebe:	00eb      	lsls	r3, r5, #3
 8005ec0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ec4:	00e2      	lsls	r2, r4, #3
 8005ec6:	4614      	mov	r4, r2
 8005ec8:	461d      	mov	r5, r3
 8005eca:	eb14 030a 	adds.w	r3, r4, sl
 8005ece:	603b      	str	r3, [r7, #0]
 8005ed0:	eb45 030b 	adc.w	r3, r5, fp
 8005ed4:	607b      	str	r3, [r7, #4]
 8005ed6:	f04f 0200 	mov.w	r2, #0
 8005eda:	f04f 0300 	mov.w	r3, #0
 8005ede:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ee2:	4629      	mov	r1, r5
 8005ee4:	028b      	lsls	r3, r1, #10
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005eec:	4621      	mov	r1, r4
 8005eee:	028a      	lsls	r2, r1, #10
 8005ef0:	4610      	mov	r0, r2
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	60bb      	str	r3, [r7, #8]
 8005efa:	60fa      	str	r2, [r7, #12]
 8005efc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f00:	f7fa feca 	bl	8000c98 <__aeabi_uldivmod>
 8005f04:	4602      	mov	r2, r0
 8005f06:	460b      	mov	r3, r1
 8005f08:	4613      	mov	r3, r2
 8005f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8005f3c <HAL_RCC_GetSysClockFreq+0x180>)
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	0c1b      	lsrs	r3, r3, #16
 8005f12:	f003 0303 	and.w	r3, r3, #3
 8005f16:	3301      	adds	r3, #1
 8005f18:	005b      	lsls	r3, r3, #1
 8005f1a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005f1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f24:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f26:	e002      	b.n	8005f2e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f28:	4b05      	ldr	r3, [pc, #20]	@ (8005f40 <HAL_RCC_GetSysClockFreq+0x184>)
 8005f2a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	3740      	adds	r7, #64	@ 0x40
 8005f34:	46bd      	mov	sp, r7
 8005f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f3a:	bf00      	nop
 8005f3c:	40023800 	.word	0x40023800
 8005f40:	00f42400 	.word	0x00f42400
 8005f44:	017d7840 	.word	0x017d7840

08005f48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f4c:	4b03      	ldr	r3, [pc, #12]	@ (8005f5c <HAL_RCC_GetHCLKFreq+0x14>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
}
 8005f50:	4618      	mov	r0, r3
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr
 8005f5a:	bf00      	nop
 8005f5c:	20000014 	.word	0x20000014

08005f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f64:	f7ff fff0 	bl	8005f48 <HAL_RCC_GetHCLKFreq>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	4b05      	ldr	r3, [pc, #20]	@ (8005f80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	0a9b      	lsrs	r3, r3, #10
 8005f70:	f003 0307 	and.w	r3, r3, #7
 8005f74:	4903      	ldr	r1, [pc, #12]	@ (8005f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f76:	5ccb      	ldrb	r3, [r1, r3]
 8005f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	40023800 	.word	0x40023800
 8005f84:	0800f04c 	.word	0x0800f04c

08005f88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f8c:	f7ff ffdc 	bl	8005f48 <HAL_RCC_GetHCLKFreq>
 8005f90:	4602      	mov	r2, r0
 8005f92:	4b05      	ldr	r3, [pc, #20]	@ (8005fa8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	0b5b      	lsrs	r3, r3, #13
 8005f98:	f003 0307 	and.w	r3, r3, #7
 8005f9c:	4903      	ldr	r1, [pc, #12]	@ (8005fac <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f9e:	5ccb      	ldrb	r3, [r1, r3]
 8005fa0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	40023800 	.word	0x40023800
 8005fac:	0800f04c 	.word	0x0800f04c

08005fb0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	220f      	movs	r2, #15
 8005fbe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005fc0:	4b12      	ldr	r3, [pc, #72]	@ (800600c <HAL_RCC_GetClockConfig+0x5c>)
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	f003 0203 	and.w	r2, r3, #3
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800600c <HAL_RCC_GetClockConfig+0x5c>)
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800600c <HAL_RCC_GetClockConfig+0x5c>)
 8005fda:	689b      	ldr	r3, [r3, #8]
 8005fdc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005fe4:	4b09      	ldr	r3, [pc, #36]	@ (800600c <HAL_RCC_GetClockConfig+0x5c>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	08db      	lsrs	r3, r3, #3
 8005fea:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ff2:	4b07      	ldr	r3, [pc, #28]	@ (8006010 <HAL_RCC_GetClockConfig+0x60>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 0207 	and.w	r2, r3, #7
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	601a      	str	r2, [r3, #0]
}
 8005ffe:	bf00      	nop
 8006000:	370c      	adds	r7, #12
 8006002:	46bd      	mov	sp, r7
 8006004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006008:	4770      	bx	lr
 800600a:	bf00      	nop
 800600c:	40023800 	.word	0x40023800
 8006010:	40023c00 	.word	0x40023c00

08006014 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e041      	b.n	80060aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800602c:	b2db      	uxtb	r3, r3
 800602e:	2b00      	cmp	r3, #0
 8006030:	d106      	bne.n	8006040 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 f839 	bl	80060b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2202      	movs	r2, #2
 8006044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	3304      	adds	r3, #4
 8006050:	4619      	mov	r1, r3
 8006052:	4610      	mov	r0, r2
 8006054:	f000 f9b2 	bl	80063bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2201      	movs	r2, #1
 80060a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3708      	adds	r7, #8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b083      	sub	sp, #12
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80060ba:	bf00      	nop
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
	...

080060c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d001      	beq.n	80060e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	e044      	b.n	800616a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2202      	movs	r2, #2
 80060e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68da      	ldr	r2, [r3, #12]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f042 0201 	orr.w	r2, r2, #1
 80060f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a1e      	ldr	r2, [pc, #120]	@ (8006178 <HAL_TIM_Base_Start_IT+0xb0>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d018      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x6c>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800610a:	d013      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x6c>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a1a      	ldr	r2, [pc, #104]	@ (800617c <HAL_TIM_Base_Start_IT+0xb4>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d00e      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x6c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a19      	ldr	r2, [pc, #100]	@ (8006180 <HAL_TIM_Base_Start_IT+0xb8>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d009      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x6c>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a17      	ldr	r2, [pc, #92]	@ (8006184 <HAL_TIM_Base_Start_IT+0xbc>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d004      	beq.n	8006134 <HAL_TIM_Base_Start_IT+0x6c>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a16      	ldr	r2, [pc, #88]	@ (8006188 <HAL_TIM_Base_Start_IT+0xc0>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d111      	bne.n	8006158 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 0307 	and.w	r3, r3, #7
 800613e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	2b06      	cmp	r3, #6
 8006144:	d010      	beq.n	8006168 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f042 0201 	orr.w	r2, r2, #1
 8006154:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006156:	e007      	b.n	8006168 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f042 0201 	orr.w	r2, r2, #1
 8006166:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006168:	2300      	movs	r3, #0
}
 800616a:	4618      	mov	r0, r3
 800616c:	3714      	adds	r7, #20
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	40010000 	.word	0x40010000
 800617c:	40000400 	.word	0x40000400
 8006180:	40000800 	.word	0x40000800
 8006184:	40000c00 	.word	0x40000c00
 8006188:	40014000 	.word	0x40014000

0800618c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	f003 0302 	and.w	r3, r3, #2
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d020      	beq.n	80061f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	f003 0302 	and.w	r3, r3, #2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d01b      	beq.n	80061f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f06f 0202 	mvn.w	r2, #2
 80061c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2201      	movs	r2, #1
 80061c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	f003 0303 	and.w	r3, r3, #3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f8d2 	bl	8006380 <HAL_TIM_IC_CaptureCallback>
 80061dc:	e005      	b.n	80061ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 f8c4 	bl	800636c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 f8d5 	bl	8006394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	f003 0304 	and.w	r3, r3, #4
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d020      	beq.n	800623c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	f003 0304 	and.w	r3, r3, #4
 8006200:	2b00      	cmp	r3, #0
 8006202:	d01b      	beq.n	800623c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f06f 0204 	mvn.w	r2, #4
 800620c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2202      	movs	r2, #2
 8006212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800621e:	2b00      	cmp	r3, #0
 8006220:	d003      	beq.n	800622a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 f8ac 	bl	8006380 <HAL_TIM_IC_CaptureCallback>
 8006228:	e005      	b.n	8006236 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f89e 	bl	800636c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006230:	6878      	ldr	r0, [r7, #4]
 8006232:	f000 f8af 	bl	8006394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800623c:	68bb      	ldr	r3, [r7, #8]
 800623e:	f003 0308 	and.w	r3, r3, #8
 8006242:	2b00      	cmp	r3, #0
 8006244:	d020      	beq.n	8006288 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f003 0308 	and.w	r3, r3, #8
 800624c:	2b00      	cmp	r3, #0
 800624e:	d01b      	beq.n	8006288 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f06f 0208 	mvn.w	r2, #8
 8006258:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2204      	movs	r2, #4
 800625e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	69db      	ldr	r3, [r3, #28]
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d003      	beq.n	8006276 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f000 f886 	bl	8006380 <HAL_TIM_IC_CaptureCallback>
 8006274:	e005      	b.n	8006282 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 f878 	bl	800636c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 f889 	bl	8006394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	f003 0310 	and.w	r3, r3, #16
 800628e:	2b00      	cmp	r3, #0
 8006290:	d020      	beq.n	80062d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f003 0310 	and.w	r3, r3, #16
 8006298:	2b00      	cmp	r3, #0
 800629a:	d01b      	beq.n	80062d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f06f 0210 	mvn.w	r2, #16
 80062a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2208      	movs	r2, #8
 80062aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d003      	beq.n	80062c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 f860 	bl	8006380 <HAL_TIM_IC_CaptureCallback>
 80062c0:	e005      	b.n	80062ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f852 	bl	800636c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f863 	bl	8006394 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f003 0301 	and.w	r3, r3, #1
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00c      	beq.n	80062f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f003 0301 	and.w	r3, r3, #1
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d007      	beq.n	80062f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f06f 0201 	mvn.w	r2, #1
 80062f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f7fc fde6 	bl	8002ec4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00c      	beq.n	800631c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006308:	2b00      	cmp	r3, #0
 800630a:	d007      	beq.n	800631c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f000 f8e6 	bl	80064e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006322:	2b00      	cmp	r3, #0
 8006324:	d00c      	beq.n	8006340 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800632c:	2b00      	cmp	r3, #0
 800632e:	d007      	beq.n	8006340 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	f000 f834 	bl	80063a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	f003 0320 	and.w	r3, r3, #32
 8006346:	2b00      	cmp	r3, #0
 8006348:	d00c      	beq.n	8006364 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d007      	beq.n	8006364 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f06f 0220 	mvn.w	r2, #32
 800635c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f000 f8b8 	bl	80064d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006364:	bf00      	nop
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr

08006380 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006380:	b480      	push	{r7}
 8006382:	b083      	sub	sp, #12
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800639c:	bf00      	nop
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063b0:	bf00      	nop
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a3a      	ldr	r2, [pc, #232]	@ (80064b8 <TIM_Base_SetConfig+0xfc>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d00f      	beq.n	80063f4 <TIM_Base_SetConfig+0x38>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063da:	d00b      	beq.n	80063f4 <TIM_Base_SetConfig+0x38>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a37      	ldr	r2, [pc, #220]	@ (80064bc <TIM_Base_SetConfig+0x100>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d007      	beq.n	80063f4 <TIM_Base_SetConfig+0x38>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a36      	ldr	r2, [pc, #216]	@ (80064c0 <TIM_Base_SetConfig+0x104>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d003      	beq.n	80063f4 <TIM_Base_SetConfig+0x38>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a35      	ldr	r2, [pc, #212]	@ (80064c4 <TIM_Base_SetConfig+0x108>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d108      	bne.n	8006406 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80063fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	4313      	orrs	r3, r2
 8006404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4a2b      	ldr	r2, [pc, #172]	@ (80064b8 <TIM_Base_SetConfig+0xfc>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d01b      	beq.n	8006446 <TIM_Base_SetConfig+0x8a>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006414:	d017      	beq.n	8006446 <TIM_Base_SetConfig+0x8a>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	4a28      	ldr	r2, [pc, #160]	@ (80064bc <TIM_Base_SetConfig+0x100>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d013      	beq.n	8006446 <TIM_Base_SetConfig+0x8a>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a27      	ldr	r2, [pc, #156]	@ (80064c0 <TIM_Base_SetConfig+0x104>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d00f      	beq.n	8006446 <TIM_Base_SetConfig+0x8a>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a26      	ldr	r2, [pc, #152]	@ (80064c4 <TIM_Base_SetConfig+0x108>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d00b      	beq.n	8006446 <TIM_Base_SetConfig+0x8a>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a25      	ldr	r2, [pc, #148]	@ (80064c8 <TIM_Base_SetConfig+0x10c>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d007      	beq.n	8006446 <TIM_Base_SetConfig+0x8a>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a24      	ldr	r2, [pc, #144]	@ (80064cc <TIM_Base_SetConfig+0x110>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d003      	beq.n	8006446 <TIM_Base_SetConfig+0x8a>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a23      	ldr	r2, [pc, #140]	@ (80064d0 <TIM_Base_SetConfig+0x114>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d108      	bne.n	8006458 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800644c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	4313      	orrs	r3, r2
 8006456:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	4313      	orrs	r3, r2
 8006464:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	689a      	ldr	r2, [r3, #8]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	4a0e      	ldr	r2, [pc, #56]	@ (80064b8 <TIM_Base_SetConfig+0xfc>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d103      	bne.n	800648c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	691a      	ldr	r2, [r3, #16]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2201      	movs	r2, #1
 8006490:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	2b01      	cmp	r3, #1
 800649c:	d105      	bne.n	80064aa <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	f023 0201 	bic.w	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	611a      	str	r2, [r3, #16]
  }
}
 80064aa:	bf00      	nop
 80064ac:	3714      	adds	r7, #20
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40010000 	.word	0x40010000
 80064bc:	40000400 	.word	0x40000400
 80064c0:	40000800 	.word	0x40000800
 80064c4:	40000c00 	.word	0x40000c00
 80064c8:	40014000 	.word	0x40014000
 80064cc:	40014400 	.word	0x40014400
 80064d0:	40014800 	.word	0x40014800

080064d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e042      	b.n	8006594 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006514:	b2db      	uxtb	r3, r3
 8006516:	2b00      	cmp	r3, #0
 8006518:	d106      	bne.n	8006528 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f7fc feb6 	bl	8003294 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2224      	movs	r2, #36	@ 0x24
 800652c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68da      	ldr	r2, [r3, #12]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800653e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 f9a5 	bl	8006890 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	691a      	ldr	r2, [r3, #16]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006554:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	695a      	ldr	r2, [r3, #20]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006564:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	68da      	ldr	r2, [r3, #12]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006574:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2220      	movs	r2, #32
 8006580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2220      	movs	r2, #32
 8006588:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006592:	2300      	movs	r3, #0
}
 8006594:	4618      	mov	r0, r3
 8006596:	3708      	adds	r7, #8
 8006598:	46bd      	mov	sp, r7
 800659a:	bd80      	pop	{r7, pc}

0800659c <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800659c:	b580      	push	{r7, lr}
 800659e:	b082      	sub	sp, #8
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d101      	bne.n	80065ae <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80065aa:	2301      	movs	r3, #1
 80065ac:	e024      	b.n	80065f8 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2224      	movs	r2, #36	@ 0x24
 80065b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68da      	ldr	r2, [r3, #12]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80065c4:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f7fc fee0 	bl	800338c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80065f6:	2300      	movs	r3, #0
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3708      	adds	r7, #8
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b08a      	sub	sp, #40	@ 0x28
 8006604:	af02      	add	r7, sp, #8
 8006606:	60f8      	str	r0, [r7, #12]
 8006608:	60b9      	str	r1, [r7, #8]
 800660a:	603b      	str	r3, [r7, #0]
 800660c:	4613      	mov	r3, r2
 800660e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006610:	2300      	movs	r3, #0
 8006612:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b20      	cmp	r3, #32
 800661e:	d175      	bne.n	800670c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d002      	beq.n	800662c <HAL_UART_Transmit+0x2c>
 8006626:	88fb      	ldrh	r3, [r7, #6]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e06e      	b.n	800670e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2200      	movs	r2, #0
 8006634:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2221      	movs	r2, #33	@ 0x21
 800663a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800663e:	f7fc ff27 	bl	8003490 <HAL_GetTick>
 8006642:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	88fa      	ldrh	r2, [r7, #6]
 8006648:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	88fa      	ldrh	r2, [r7, #6]
 800664e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006658:	d108      	bne.n	800666c <HAL_UART_Transmit+0x6c>
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	691b      	ldr	r3, [r3, #16]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d104      	bne.n	800666c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006662:	2300      	movs	r3, #0
 8006664:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	61bb      	str	r3, [r7, #24]
 800666a:	e003      	b.n	8006674 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006670:	2300      	movs	r3, #0
 8006672:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006674:	e02e      	b.n	80066d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	9300      	str	r3, [sp, #0]
 800667a:	697b      	ldr	r3, [r7, #20]
 800667c:	2200      	movs	r2, #0
 800667e:	2180      	movs	r1, #128	@ 0x80
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f000 f848 	bl	8006716 <UART_WaitOnFlagUntilTimeout>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d005      	beq.n	8006698 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2220      	movs	r2, #32
 8006690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e03a      	b.n	800670e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006698:	69fb      	ldr	r3, [r7, #28]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d10b      	bne.n	80066b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	881b      	ldrh	r3, [r3, #0]
 80066a2:	461a      	mov	r2, r3
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80066ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	3302      	adds	r3, #2
 80066b2:	61bb      	str	r3, [r7, #24]
 80066b4:	e007      	b.n	80066c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80066b6:	69fb      	ldr	r3, [r7, #28]
 80066b8:	781a      	ldrb	r2, [r3, #0]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80066c0:	69fb      	ldr	r3, [r7, #28]
 80066c2:	3301      	adds	r3, #1
 80066c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066ca:	b29b      	uxth	r3, r3
 80066cc:	3b01      	subs	r3, #1
 80066ce:	b29a      	uxth	r2, r3
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80066d8:	b29b      	uxth	r3, r3
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1cb      	bne.n	8006676 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	9300      	str	r3, [sp, #0]
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	2200      	movs	r2, #0
 80066e6:	2140      	movs	r1, #64	@ 0x40
 80066e8:	68f8      	ldr	r0, [r7, #12]
 80066ea:	f000 f814 	bl	8006716 <UART_WaitOnFlagUntilTimeout>
 80066ee:	4603      	mov	r3, r0
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d005      	beq.n	8006700 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2220      	movs	r2, #32
 80066f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e006      	b.n	800670e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2220      	movs	r2, #32
 8006704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006708:	2300      	movs	r3, #0
 800670a:	e000      	b.n	800670e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800670c:	2302      	movs	r3, #2
  }
}
 800670e:	4618      	mov	r0, r3
 8006710:	3720      	adds	r7, #32
 8006712:	46bd      	mov	sp, r7
 8006714:	bd80      	pop	{r7, pc}

08006716 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006716:	b580      	push	{r7, lr}
 8006718:	b086      	sub	sp, #24
 800671a:	af00      	add	r7, sp, #0
 800671c:	60f8      	str	r0, [r7, #12]
 800671e:	60b9      	str	r1, [r7, #8]
 8006720:	603b      	str	r3, [r7, #0]
 8006722:	4613      	mov	r3, r2
 8006724:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006726:	e03b      	b.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006728:	6a3b      	ldr	r3, [r7, #32]
 800672a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800672e:	d037      	beq.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006730:	f7fc feae 	bl	8003490 <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	6a3a      	ldr	r2, [r7, #32]
 800673c:	429a      	cmp	r2, r3
 800673e:	d302      	bcc.n	8006746 <UART_WaitOnFlagUntilTimeout+0x30>
 8006740:	6a3b      	ldr	r3, [r7, #32]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e03a      	b.n	80067c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	f003 0304 	and.w	r3, r3, #4
 8006754:	2b00      	cmp	r3, #0
 8006756:	d023      	beq.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	2b80      	cmp	r3, #128	@ 0x80
 800675c:	d020      	beq.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	2b40      	cmp	r3, #64	@ 0x40
 8006762:	d01d      	beq.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f003 0308 	and.w	r3, r3, #8
 800676e:	2b08      	cmp	r3, #8
 8006770:	d116      	bne.n	80067a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006772:	2300      	movs	r3, #0
 8006774:	617b      	str	r3, [r7, #20]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	617b      	str	r3, [r7, #20]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	617b      	str	r3, [r7, #20]
 8006786:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f000 f81d 	bl	80067c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2208      	movs	r2, #8
 8006792:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e00f      	b.n	80067c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	4013      	ands	r3, r2
 80067aa:	68ba      	ldr	r2, [r7, #8]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	bf0c      	ite	eq
 80067b0:	2301      	moveq	r3, #1
 80067b2:	2300      	movne	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	461a      	mov	r2, r3
 80067b8:	79fb      	ldrb	r3, [r7, #7]
 80067ba:	429a      	cmp	r2, r3
 80067bc:	d0b4      	beq.n	8006728 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067be:	2300      	movs	r3, #0
}
 80067c0:	4618      	mov	r0, r3
 80067c2:	3718      	adds	r7, #24
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b095      	sub	sp, #84	@ 0x54
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	330c      	adds	r3, #12
 80067d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067da:	e853 3f00 	ldrex	r3, [r3]
 80067de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	330c      	adds	r3, #12
 80067ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80067f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80067f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067f8:	e841 2300 	strex	r3, r2, [r1]
 80067fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1e5      	bne.n	80067d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	3314      	adds	r3, #20
 800680a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800680c:	6a3b      	ldr	r3, [r7, #32]
 800680e:	e853 3f00 	ldrex	r3, [r3]
 8006812:	61fb      	str	r3, [r7, #28]
   return(result);
 8006814:	69fb      	ldr	r3, [r7, #28]
 8006816:	f023 0301 	bic.w	r3, r3, #1
 800681a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	3314      	adds	r3, #20
 8006822:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006824:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006826:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006828:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800682a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800682c:	e841 2300 	strex	r3, r2, [r1]
 8006830:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006834:	2b00      	cmp	r3, #0
 8006836:	d1e5      	bne.n	8006804 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800683c:	2b01      	cmp	r3, #1
 800683e:	d119      	bne.n	8006874 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	330c      	adds	r3, #12
 8006846:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	e853 3f00 	ldrex	r3, [r3]
 800684e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	f023 0310 	bic.w	r3, r3, #16
 8006856:	647b      	str	r3, [r7, #68]	@ 0x44
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	330c      	adds	r3, #12
 800685e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006860:	61ba      	str	r2, [r7, #24]
 8006862:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006864:	6979      	ldr	r1, [r7, #20]
 8006866:	69ba      	ldr	r2, [r7, #24]
 8006868:	e841 2300 	strex	r3, r2, [r1]
 800686c:	613b      	str	r3, [r7, #16]
   return(result);
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1e5      	bne.n	8006840 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2220      	movs	r2, #32
 8006878:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006882:	bf00      	nop
 8006884:	3754      	adds	r7, #84	@ 0x54
 8006886:	46bd      	mov	sp, r7
 8006888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688c:	4770      	bx	lr
	...

08006890 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006890:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006894:	b0c0      	sub	sp, #256	@ 0x100
 8006896:	af00      	add	r7, sp, #0
 8006898:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800689c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80068a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ac:	68d9      	ldr	r1, [r3, #12]
 80068ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	ea40 0301 	orr.w	r3, r0, r1
 80068b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80068ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068be:	689a      	ldr	r2, [r3, #8]
 80068c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	431a      	orrs	r2, r3
 80068c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068cc:	695b      	ldr	r3, [r3, #20]
 80068ce:	431a      	orrs	r2, r3
 80068d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80068dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80068e8:	f021 010c 	bic.w	r1, r1, #12
 80068ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80068f6:	430b      	orrs	r3, r1
 80068f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80068fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	695b      	ldr	r3, [r3, #20]
 8006902:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006906:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800690a:	6999      	ldr	r1, [r3, #24]
 800690c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	ea40 0301 	orr.w	r3, r0, r1
 8006916:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	4b8f      	ldr	r3, [pc, #572]	@ (8006b5c <UART_SetConfig+0x2cc>)
 8006920:	429a      	cmp	r2, r3
 8006922:	d005      	beq.n	8006930 <UART_SetConfig+0xa0>
 8006924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	4b8d      	ldr	r3, [pc, #564]	@ (8006b60 <UART_SetConfig+0x2d0>)
 800692c:	429a      	cmp	r2, r3
 800692e:	d104      	bne.n	800693a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006930:	f7ff fb2a 	bl	8005f88 <HAL_RCC_GetPCLK2Freq>
 8006934:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006938:	e003      	b.n	8006942 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800693a:	f7ff fb11 	bl	8005f60 <HAL_RCC_GetPCLK1Freq>
 800693e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006946:	69db      	ldr	r3, [r3, #28]
 8006948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800694c:	f040 810c 	bne.w	8006b68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006950:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006954:	2200      	movs	r2, #0
 8006956:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800695a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800695e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006962:	4622      	mov	r2, r4
 8006964:	462b      	mov	r3, r5
 8006966:	1891      	adds	r1, r2, r2
 8006968:	65b9      	str	r1, [r7, #88]	@ 0x58
 800696a:	415b      	adcs	r3, r3
 800696c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800696e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006972:	4621      	mov	r1, r4
 8006974:	eb12 0801 	adds.w	r8, r2, r1
 8006978:	4629      	mov	r1, r5
 800697a:	eb43 0901 	adc.w	r9, r3, r1
 800697e:	f04f 0200 	mov.w	r2, #0
 8006982:	f04f 0300 	mov.w	r3, #0
 8006986:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800698a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800698e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006992:	4690      	mov	r8, r2
 8006994:	4699      	mov	r9, r3
 8006996:	4623      	mov	r3, r4
 8006998:	eb18 0303 	adds.w	r3, r8, r3
 800699c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80069a0:	462b      	mov	r3, r5
 80069a2:	eb49 0303 	adc.w	r3, r9, r3
 80069a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80069aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80069b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80069ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80069be:	460b      	mov	r3, r1
 80069c0:	18db      	adds	r3, r3, r3
 80069c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80069c4:	4613      	mov	r3, r2
 80069c6:	eb42 0303 	adc.w	r3, r2, r3
 80069ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80069cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80069d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80069d4:	f7fa f960 	bl	8000c98 <__aeabi_uldivmod>
 80069d8:	4602      	mov	r2, r0
 80069da:	460b      	mov	r3, r1
 80069dc:	4b61      	ldr	r3, [pc, #388]	@ (8006b64 <UART_SetConfig+0x2d4>)
 80069de:	fba3 2302 	umull	r2, r3, r3, r2
 80069e2:	095b      	lsrs	r3, r3, #5
 80069e4:	011c      	lsls	r4, r3, #4
 80069e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069ea:	2200      	movs	r2, #0
 80069ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80069f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80069f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80069f8:	4642      	mov	r2, r8
 80069fa:	464b      	mov	r3, r9
 80069fc:	1891      	adds	r1, r2, r2
 80069fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006a00:	415b      	adcs	r3, r3
 8006a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006a08:	4641      	mov	r1, r8
 8006a0a:	eb12 0a01 	adds.w	sl, r2, r1
 8006a0e:	4649      	mov	r1, r9
 8006a10:	eb43 0b01 	adc.w	fp, r3, r1
 8006a14:	f04f 0200 	mov.w	r2, #0
 8006a18:	f04f 0300 	mov.w	r3, #0
 8006a1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a28:	4692      	mov	sl, r2
 8006a2a:	469b      	mov	fp, r3
 8006a2c:	4643      	mov	r3, r8
 8006a2e:	eb1a 0303 	adds.w	r3, sl, r3
 8006a32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a36:	464b      	mov	r3, r9
 8006a38:	eb4b 0303 	adc.w	r3, fp, r3
 8006a3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006a50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006a54:	460b      	mov	r3, r1
 8006a56:	18db      	adds	r3, r3, r3
 8006a58:	643b      	str	r3, [r7, #64]	@ 0x40
 8006a5a:	4613      	mov	r3, r2
 8006a5c:	eb42 0303 	adc.w	r3, r2, r3
 8006a60:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006a66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006a6a:	f7fa f915 	bl	8000c98 <__aeabi_uldivmod>
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	4611      	mov	r1, r2
 8006a74:	4b3b      	ldr	r3, [pc, #236]	@ (8006b64 <UART_SetConfig+0x2d4>)
 8006a76:	fba3 2301 	umull	r2, r3, r3, r1
 8006a7a:	095b      	lsrs	r3, r3, #5
 8006a7c:	2264      	movs	r2, #100	@ 0x64
 8006a7e:	fb02 f303 	mul.w	r3, r2, r3
 8006a82:	1acb      	subs	r3, r1, r3
 8006a84:	00db      	lsls	r3, r3, #3
 8006a86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006a8a:	4b36      	ldr	r3, [pc, #216]	@ (8006b64 <UART_SetConfig+0x2d4>)
 8006a8c:	fba3 2302 	umull	r2, r3, r3, r2
 8006a90:	095b      	lsrs	r3, r3, #5
 8006a92:	005b      	lsls	r3, r3, #1
 8006a94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006a98:	441c      	add	r4, r3
 8006a9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006aa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006aa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006aac:	4642      	mov	r2, r8
 8006aae:	464b      	mov	r3, r9
 8006ab0:	1891      	adds	r1, r2, r2
 8006ab2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006ab4:	415b      	adcs	r3, r3
 8006ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ab8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006abc:	4641      	mov	r1, r8
 8006abe:	1851      	adds	r1, r2, r1
 8006ac0:	6339      	str	r1, [r7, #48]	@ 0x30
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	414b      	adcs	r3, r1
 8006ac6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ac8:	f04f 0200 	mov.w	r2, #0
 8006acc:	f04f 0300 	mov.w	r3, #0
 8006ad0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ad4:	4659      	mov	r1, fp
 8006ad6:	00cb      	lsls	r3, r1, #3
 8006ad8:	4651      	mov	r1, sl
 8006ada:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ade:	4651      	mov	r1, sl
 8006ae0:	00ca      	lsls	r2, r1, #3
 8006ae2:	4610      	mov	r0, r2
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	4642      	mov	r2, r8
 8006aea:	189b      	adds	r3, r3, r2
 8006aec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006af0:	464b      	mov	r3, r9
 8006af2:	460a      	mov	r2, r1
 8006af4:	eb42 0303 	adc.w	r3, r2, r3
 8006af8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006afc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006b08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006b0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006b10:	460b      	mov	r3, r1
 8006b12:	18db      	adds	r3, r3, r3
 8006b14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b16:	4613      	mov	r3, r2
 8006b18:	eb42 0303 	adc.w	r3, r2, r3
 8006b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006b1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006b26:	f7fa f8b7 	bl	8000c98 <__aeabi_uldivmod>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006b64 <UART_SetConfig+0x2d4>)
 8006b30:	fba3 1302 	umull	r1, r3, r3, r2
 8006b34:	095b      	lsrs	r3, r3, #5
 8006b36:	2164      	movs	r1, #100	@ 0x64
 8006b38:	fb01 f303 	mul.w	r3, r1, r3
 8006b3c:	1ad3      	subs	r3, r2, r3
 8006b3e:	00db      	lsls	r3, r3, #3
 8006b40:	3332      	adds	r3, #50	@ 0x32
 8006b42:	4a08      	ldr	r2, [pc, #32]	@ (8006b64 <UART_SetConfig+0x2d4>)
 8006b44:	fba2 2303 	umull	r2, r3, r2, r3
 8006b48:	095b      	lsrs	r3, r3, #5
 8006b4a:	f003 0207 	and.w	r2, r3, #7
 8006b4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4422      	add	r2, r4
 8006b56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006b58:	e106      	b.n	8006d68 <UART_SetConfig+0x4d8>
 8006b5a:	bf00      	nop
 8006b5c:	40011000 	.word	0x40011000
 8006b60:	40011400 	.word	0x40011400
 8006b64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006b72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006b76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006b7a:	4642      	mov	r2, r8
 8006b7c:	464b      	mov	r3, r9
 8006b7e:	1891      	adds	r1, r2, r2
 8006b80:	6239      	str	r1, [r7, #32]
 8006b82:	415b      	adcs	r3, r3
 8006b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006b8a:	4641      	mov	r1, r8
 8006b8c:	1854      	adds	r4, r2, r1
 8006b8e:	4649      	mov	r1, r9
 8006b90:	eb43 0501 	adc.w	r5, r3, r1
 8006b94:	f04f 0200 	mov.w	r2, #0
 8006b98:	f04f 0300 	mov.w	r3, #0
 8006b9c:	00eb      	lsls	r3, r5, #3
 8006b9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ba2:	00e2      	lsls	r2, r4, #3
 8006ba4:	4614      	mov	r4, r2
 8006ba6:	461d      	mov	r5, r3
 8006ba8:	4643      	mov	r3, r8
 8006baa:	18e3      	adds	r3, r4, r3
 8006bac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006bb0:	464b      	mov	r3, r9
 8006bb2:	eb45 0303 	adc.w	r3, r5, r3
 8006bb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006bc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006bca:	f04f 0200 	mov.w	r2, #0
 8006bce:	f04f 0300 	mov.w	r3, #0
 8006bd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	008b      	lsls	r3, r1, #2
 8006bda:	4621      	mov	r1, r4
 8006bdc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006be0:	4621      	mov	r1, r4
 8006be2:	008a      	lsls	r2, r1, #2
 8006be4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006be8:	f7fa f856 	bl	8000c98 <__aeabi_uldivmod>
 8006bec:	4602      	mov	r2, r0
 8006bee:	460b      	mov	r3, r1
 8006bf0:	4b60      	ldr	r3, [pc, #384]	@ (8006d74 <UART_SetConfig+0x4e4>)
 8006bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8006bf6:	095b      	lsrs	r3, r3, #5
 8006bf8:	011c      	lsls	r4, r3, #4
 8006bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006c04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006c08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006c0c:	4642      	mov	r2, r8
 8006c0e:	464b      	mov	r3, r9
 8006c10:	1891      	adds	r1, r2, r2
 8006c12:	61b9      	str	r1, [r7, #24]
 8006c14:	415b      	adcs	r3, r3
 8006c16:	61fb      	str	r3, [r7, #28]
 8006c18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c1c:	4641      	mov	r1, r8
 8006c1e:	1851      	adds	r1, r2, r1
 8006c20:	6139      	str	r1, [r7, #16]
 8006c22:	4649      	mov	r1, r9
 8006c24:	414b      	adcs	r3, r1
 8006c26:	617b      	str	r3, [r7, #20]
 8006c28:	f04f 0200 	mov.w	r2, #0
 8006c2c:	f04f 0300 	mov.w	r3, #0
 8006c30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c34:	4659      	mov	r1, fp
 8006c36:	00cb      	lsls	r3, r1, #3
 8006c38:	4651      	mov	r1, sl
 8006c3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006c3e:	4651      	mov	r1, sl
 8006c40:	00ca      	lsls	r2, r1, #3
 8006c42:	4610      	mov	r0, r2
 8006c44:	4619      	mov	r1, r3
 8006c46:	4603      	mov	r3, r0
 8006c48:	4642      	mov	r2, r8
 8006c4a:	189b      	adds	r3, r3, r2
 8006c4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c50:	464b      	mov	r3, r9
 8006c52:	460a      	mov	r2, r1
 8006c54:	eb42 0303 	adc.w	r3, r2, r3
 8006c58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006c66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006c68:	f04f 0200 	mov.w	r2, #0
 8006c6c:	f04f 0300 	mov.w	r3, #0
 8006c70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006c74:	4649      	mov	r1, r9
 8006c76:	008b      	lsls	r3, r1, #2
 8006c78:	4641      	mov	r1, r8
 8006c7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c7e:	4641      	mov	r1, r8
 8006c80:	008a      	lsls	r2, r1, #2
 8006c82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006c86:	f7fa f807 	bl	8000c98 <__aeabi_uldivmod>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4611      	mov	r1, r2
 8006c90:	4b38      	ldr	r3, [pc, #224]	@ (8006d74 <UART_SetConfig+0x4e4>)
 8006c92:	fba3 2301 	umull	r2, r3, r3, r1
 8006c96:	095b      	lsrs	r3, r3, #5
 8006c98:	2264      	movs	r2, #100	@ 0x64
 8006c9a:	fb02 f303 	mul.w	r3, r2, r3
 8006c9e:	1acb      	subs	r3, r1, r3
 8006ca0:	011b      	lsls	r3, r3, #4
 8006ca2:	3332      	adds	r3, #50	@ 0x32
 8006ca4:	4a33      	ldr	r2, [pc, #204]	@ (8006d74 <UART_SetConfig+0x4e4>)
 8006ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8006caa:	095b      	lsrs	r3, r3, #5
 8006cac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006cb0:	441c      	add	r4, r3
 8006cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	673b      	str	r3, [r7, #112]	@ 0x70
 8006cba:	677a      	str	r2, [r7, #116]	@ 0x74
 8006cbc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006cc0:	4642      	mov	r2, r8
 8006cc2:	464b      	mov	r3, r9
 8006cc4:	1891      	adds	r1, r2, r2
 8006cc6:	60b9      	str	r1, [r7, #8]
 8006cc8:	415b      	adcs	r3, r3
 8006cca:	60fb      	str	r3, [r7, #12]
 8006ccc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006cd0:	4641      	mov	r1, r8
 8006cd2:	1851      	adds	r1, r2, r1
 8006cd4:	6039      	str	r1, [r7, #0]
 8006cd6:	4649      	mov	r1, r9
 8006cd8:	414b      	adcs	r3, r1
 8006cda:	607b      	str	r3, [r7, #4]
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	f04f 0300 	mov.w	r3, #0
 8006ce4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ce8:	4659      	mov	r1, fp
 8006cea:	00cb      	lsls	r3, r1, #3
 8006cec:	4651      	mov	r1, sl
 8006cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cf2:	4651      	mov	r1, sl
 8006cf4:	00ca      	lsls	r2, r1, #3
 8006cf6:	4610      	mov	r0, r2
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	4642      	mov	r2, r8
 8006cfe:	189b      	adds	r3, r3, r2
 8006d00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006d02:	464b      	mov	r3, r9
 8006d04:	460a      	mov	r2, r1
 8006d06:	eb42 0303 	adc.w	r3, r2, r3
 8006d0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	663b      	str	r3, [r7, #96]	@ 0x60
 8006d16:	667a      	str	r2, [r7, #100]	@ 0x64
 8006d18:	f04f 0200 	mov.w	r2, #0
 8006d1c:	f04f 0300 	mov.w	r3, #0
 8006d20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006d24:	4649      	mov	r1, r9
 8006d26:	008b      	lsls	r3, r1, #2
 8006d28:	4641      	mov	r1, r8
 8006d2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d2e:	4641      	mov	r1, r8
 8006d30:	008a      	lsls	r2, r1, #2
 8006d32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006d36:	f7f9 ffaf 	bl	8000c98 <__aeabi_uldivmod>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	460b      	mov	r3, r1
 8006d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d74 <UART_SetConfig+0x4e4>)
 8006d40:	fba3 1302 	umull	r1, r3, r3, r2
 8006d44:	095b      	lsrs	r3, r3, #5
 8006d46:	2164      	movs	r1, #100	@ 0x64
 8006d48:	fb01 f303 	mul.w	r3, r1, r3
 8006d4c:	1ad3      	subs	r3, r2, r3
 8006d4e:	011b      	lsls	r3, r3, #4
 8006d50:	3332      	adds	r3, #50	@ 0x32
 8006d52:	4a08      	ldr	r2, [pc, #32]	@ (8006d74 <UART_SetConfig+0x4e4>)
 8006d54:	fba2 2303 	umull	r2, r3, r2, r3
 8006d58:	095b      	lsrs	r3, r3, #5
 8006d5a:	f003 020f 	and.w	r2, r3, #15
 8006d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4422      	add	r2, r4
 8006d66:	609a      	str	r2, [r3, #8]
}
 8006d68:	bf00      	nop
 8006d6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d74:	51eb851f 	.word	0x51eb851f

08006d78 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	4603      	mov	r3, r0
 8006d80:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006d82:	2300      	movs	r3, #0
 8006d84:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006d86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d8a:	2b84      	cmp	r3, #132	@ 0x84
 8006d8c:	d005      	beq.n	8006d9a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006d8e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	4413      	add	r3, r2
 8006d96:	3303      	adds	r3, #3
 8006d98:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr

08006da8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dae:	f3ef 8305 	mrs	r3, IPSR
 8006db2:	607b      	str	r3, [r7, #4]
  return(result);
 8006db4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	bf14      	ite	ne
 8006dba:	2301      	movne	r3, #1
 8006dbc:	2300      	moveq	r3, #0
 8006dbe:	b2db      	uxtb	r3, r3
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006dcc:	b580      	push	{r7, lr}
 8006dce:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006dd0:	f001 fd98 	bl	8008904 <vTaskStartScheduler>
  
  return osOK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006dda:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ddc:	b089      	sub	sp, #36	@ 0x24
 8006dde:	af04      	add	r7, sp, #16
 8006de0:	6078      	str	r0, [r7, #4]
 8006de2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d020      	beq.n	8006e2e <osThreadCreate+0x54>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	699b      	ldr	r3, [r3, #24]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d01c      	beq.n	8006e2e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	685c      	ldr	r4, [r3, #4]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	691e      	ldr	r6, [r3, #16]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e06:	4618      	mov	r0, r3
 8006e08:	f7ff ffb6 	bl	8006d78 <makeFreeRtosPriority>
 8006e0c:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e16:	9202      	str	r2, [sp, #8]
 8006e18:	9301      	str	r3, [sp, #4]
 8006e1a:	9100      	str	r1, [sp, #0]
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	4632      	mov	r2, r6
 8006e20:	4629      	mov	r1, r5
 8006e22:	4620      	mov	r0, r4
 8006e24:	f001 f9f2 	bl	800820c <xTaskCreateStatic>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	60fb      	str	r3, [r7, #12]
 8006e2c:	e01c      	b.n	8006e68 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685c      	ldr	r4, [r3, #4]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e3a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7ff ff98 	bl	8006d78 <makeFreeRtosPriority>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	f107 030c 	add.w	r3, r7, #12
 8006e4e:	9301      	str	r3, [sp, #4]
 8006e50:	9200      	str	r2, [sp, #0]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	4632      	mov	r2, r6
 8006e56:	4629      	mov	r1, r5
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f001 fa37 	bl	80082cc <xTaskCreate>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d001      	beq.n	8006e68 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006e64:	2300      	movs	r3, #0
 8006e66:	e000      	b.n	8006e6a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006e68:	68fb      	ldr	r3, [r7, #12]
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006e72 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b084      	sub	sp, #16
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d001      	beq.n	8006e88 <osDelay+0x16>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	e000      	b.n	8006e8a <osDelay+0x18>
 8006e88:	2301      	movs	r3, #1
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f001 fb6e 	bl	800856c <vTaskDelay>
  
  return osOK;
 8006e90:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006e92:	4618      	mov	r0, r3
 8006e94:	3710      	adds	r7, #16
 8006e96:	46bd      	mov	sp, r7
 8006e98:	bd80      	pop	{r7, pc}
	...

08006e9c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b086      	sub	sp, #24
 8006ea0:	af02      	add	r7, sp, #8
 8006ea2:	60f8      	str	r0, [r7, #12]
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	607a      	str	r2, [r7, #4]
 8006ea8:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d013      	beq.n	8006eda <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8006eb2:	7afb      	ldrb	r3, [r7, #11]
 8006eb4:	2b01      	cmp	r3, #1
 8006eb6:	d101      	bne.n	8006ebc <osTimerCreate+0x20>
 8006eb8:	2101      	movs	r1, #1
 8006eba:	e000      	b.n	8006ebe <osTimerCreate+0x22>
 8006ebc:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8006ec2:	68fa      	ldr	r2, [r7, #12]
 8006ec4:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8006ec6:	9201      	str	r2, [sp, #4]
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	460a      	mov	r2, r1
 8006ece:	2101      	movs	r1, #1
 8006ed0:	480b      	ldr	r0, [pc, #44]	@ (8006f00 <osTimerCreate+0x64>)
 8006ed2:	f002 fc0a 	bl	80096ea <xTimerCreateStatic>
 8006ed6:	4603      	mov	r3, r0
 8006ed8:	e00e      	b.n	8006ef8 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8006eda:	7afb      	ldrb	r3, [r7, #11]
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	d101      	bne.n	8006ee4 <osTimerCreate+0x48>
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	e000      	b.n	8006ee6 <osTimerCreate+0x4a>
 8006ee4:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2101      	movs	r1, #1
 8006ef0:	4803      	ldr	r0, [pc, #12]	@ (8006f00 <osTimerCreate+0x64>)
 8006ef2:	f002 fbd9 	bl	80096a8 <xTimerCreate>
 8006ef6:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	3710      	adds	r7, #16
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bd80      	pop	{r7, pc}
 8006f00:	0800f020 	.word	0x0800f020

08006f04 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b088      	sub	sp, #32
 8006f08:	af02      	add	r7, sp, #8
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8006f0e:	2300      	movs	r3, #0
 8006f10:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8006f12:	2300      	movs	r3, #0
 8006f14:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d101      	bne.n	8006f24 <osTimerStart+0x20>
    ticks = 1;
 8006f20:	2301      	movs	r3, #1
 8006f22:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8006f24:	f7ff ff40 	bl	8006da8 <inHandlerMode>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d01a      	beq.n	8006f64 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8006f2e:	f107 030c 	add.w	r3, r7, #12
 8006f32:	2200      	movs	r2, #0
 8006f34:	9200      	str	r2, [sp, #0]
 8006f36:	693a      	ldr	r2, [r7, #16]
 8006f38:	2109      	movs	r1, #9
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f002 fc52 	bl	80097e4 <xTimerGenericCommand>
 8006f40:	4603      	mov	r3, r0
 8006f42:	2b01      	cmp	r3, #1
 8006f44:	d002      	beq.n	8006f4c <osTimerStart+0x48>
    {
      result = osErrorOS;
 8006f46:	23ff      	movs	r3, #255	@ 0xff
 8006f48:	617b      	str	r3, [r7, #20]
 8006f4a:	e018      	b.n	8006f7e <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d015      	beq.n	8006f7e <osTimerStart+0x7a>
 8006f52:	4b0d      	ldr	r3, [pc, #52]	@ (8006f88 <osTimerStart+0x84>)
 8006f54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f58:	601a      	str	r2, [r3, #0]
 8006f5a:	f3bf 8f4f 	dsb	sy
 8006f5e:	f3bf 8f6f 	isb	sy
 8006f62:	e00c      	b.n	8006f7e <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8006f64:	2300      	movs	r3, #0
 8006f66:	9300      	str	r3, [sp, #0]
 8006f68:	2300      	movs	r3, #0
 8006f6a:	693a      	ldr	r2, [r7, #16]
 8006f6c:	2104      	movs	r1, #4
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f002 fc38 	bl	80097e4 <xTimerGenericCommand>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b01      	cmp	r3, #1
 8006f78:	d001      	beq.n	8006f7e <osTimerStart+0x7a>
      result = osErrorOS;
 8006f7a:	23ff      	movs	r3, #255	@ 0xff
 8006f7c:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8006f7e:	697b      	ldr	r3, [r7, #20]
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3718      	adds	r7, #24
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	e000ed04 	.word	0xe000ed04

08006f8c <osTimerStop>:
* @param  timer_id      timer ID obtained by \ref osTimerCreate
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osTimerStop shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStop (osTimerId timer_id)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b086      	sub	sp, #24
 8006f90:	af02      	add	r7, sp, #8
 8006f92:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006f94:	2300      	movs	r3, #0
 8006f96:	60fb      	str	r3, [r7, #12]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	60bb      	str	r3, [r7, #8]

  if (inHandlerMode()) {
 8006f9c:	f7ff ff04 	bl	8006da8 <inHandlerMode>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d019      	beq.n	8006fda <osTimerStop+0x4e>
    if (xTimerStopFromISR(timer_id, &taskWoken) != pdPASS) {
 8006fa6:	f107 0308 	add.w	r3, r7, #8
 8006faa:	2200      	movs	r2, #0
 8006fac:	9200      	str	r2, [sp, #0]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	2108      	movs	r1, #8
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f002 fc16 	bl	80097e4 <xTimerGenericCommand>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b01      	cmp	r3, #1
 8006fbc:	d001      	beq.n	8006fc2 <osTimerStop+0x36>
      return osErrorOS;
 8006fbe:	23ff      	movs	r3, #255	@ 0xff
 8006fc0:	e019      	b.n	8006ff6 <osTimerStop+0x6a>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006fc2:	68bb      	ldr	r3, [r7, #8]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d015      	beq.n	8006ff4 <osTimerStop+0x68>
 8006fc8:	4b0d      	ldr	r3, [pc, #52]	@ (8007000 <osTimerStop+0x74>)
 8006fca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006fce:	601a      	str	r2, [r3, #0]
 8006fd0:	f3bf 8f4f 	dsb	sy
 8006fd4:	f3bf 8f6f 	isb	sy
 8006fd8:	e00c      	b.n	8006ff4 <osTimerStop+0x68>
  }
  else {
    if (xTimerStop(timer_id, 0) != pdPASS) {
 8006fda:	2300      	movs	r3, #0
 8006fdc:	9300      	str	r3, [sp, #0]
 8006fde:	2300      	movs	r3, #0
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	2103      	movs	r1, #3
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f002 fbfd 	bl	80097e4 <xTimerGenericCommand>
 8006fea:	4603      	mov	r3, r0
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d001      	beq.n	8006ff4 <osTimerStop+0x68>
      result = osErrorOS;
 8006ff0:	23ff      	movs	r3, #255	@ 0xff
 8006ff2:	60fb      	str	r3, [r7, #12]
    }
  }
#else 
  result = osErrorOS;
#endif 
  return result;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3710      	adds	r7, #16
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	e000ed04 	.word	0xe000ed04

08007004 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007004:	b580      	push	{r7, lr}
 8007006:	b086      	sub	sp, #24
 8007008:	af02      	add	r7, sp, #8
 800700a:	6078      	str	r0, [r7, #4]
 800700c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00f      	beq.n	8007036 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d10a      	bne.n	8007032 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	2203      	movs	r2, #3
 8007022:	9200      	str	r2, [sp, #0]
 8007024:	2200      	movs	r2, #0
 8007026:	2100      	movs	r1, #0
 8007028:	2001      	movs	r0, #1
 800702a:	f000 f9ed 	bl	8007408 <xQueueGenericCreateStatic>
 800702e:	4603      	mov	r3, r0
 8007030:	e016      	b.n	8007060 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8007032:	2300      	movs	r3, #0
 8007034:	e014      	b.n	8007060 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d110      	bne.n	800705e <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800703c:	2203      	movs	r2, #3
 800703e:	2100      	movs	r1, #0
 8007040:	2001      	movs	r0, #1
 8007042:	f000 fa5e 	bl	8007502 <xQueueGenericCreate>
 8007046:	60f8      	str	r0, [r7, #12]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d005      	beq.n	800705a <osSemaphoreCreate+0x56>
 800704e:	2300      	movs	r3, #0
 8007050:	2200      	movs	r2, #0
 8007052:	2100      	movs	r1, #0
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 faaf 	bl	80075b8 <xQueueGenericSend>
      return sema;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	e000      	b.n	8007060 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800705e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8007060:	4618      	mov	r0, r3
 8007062:	3710      	adds	r7, #16
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}

08007068 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007072:	2300      	movs	r3, #0
 8007074:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d101      	bne.n	8007080 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800707c:	2380      	movs	r3, #128	@ 0x80
 800707e:	e03a      	b.n	80070f6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8007080:	2300      	movs	r3, #0
 8007082:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708a:	d103      	bne.n	8007094 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800708c:	f04f 33ff 	mov.w	r3, #4294967295
 8007090:	60fb      	str	r3, [r7, #12]
 8007092:	e009      	b.n	80070a8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d006      	beq.n	80070a8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d101      	bne.n	80070a8 <osSemaphoreWait+0x40>
      ticks = 1;
 80070a4:	2301      	movs	r3, #1
 80070a6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80070a8:	f7ff fe7e 	bl	8006da8 <inHandlerMode>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d017      	beq.n	80070e2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80070b2:	f107 0308 	add.w	r3, r7, #8
 80070b6:	461a      	mov	r2, r3
 80070b8:	2100      	movs	r1, #0
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 fe9e 	bl	8007dfc <xQueueReceiveFromISR>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d001      	beq.n	80070ca <osSemaphoreWait+0x62>
      return osErrorOS;
 80070c6:	23ff      	movs	r3, #255	@ 0xff
 80070c8:	e015      	b.n	80070f6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d011      	beq.n	80070f4 <osSemaphoreWait+0x8c>
 80070d0:	4b0b      	ldr	r3, [pc, #44]	@ (8007100 <osSemaphoreWait+0x98>)
 80070d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070d6:	601a      	str	r2, [r3, #0]
 80070d8:	f3bf 8f4f 	dsb	sy
 80070dc:	f3bf 8f6f 	isb	sy
 80070e0:	e008      	b.n	80070f4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80070e2:	68f9      	ldr	r1, [r7, #12]
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f000 fd79 	bl	8007bdc <xQueueSemaphoreTake>
 80070ea:	4603      	mov	r3, r0
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d001      	beq.n	80070f4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 80070f0:	23ff      	movs	r3, #255	@ 0xff
 80070f2:	e000      	b.n	80070f6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 80070f4:	2300      	movs	r3, #0
}
 80070f6:	4618      	mov	r0, r3
 80070f8:	3710      	adds	r7, #16
 80070fa:	46bd      	mov	sp, r7
 80070fc:	bd80      	pop	{r7, pc}
 80070fe:	bf00      	nop
 8007100:	e000ed04 	.word	0xe000ed04

08007104 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800710c:	2300      	movs	r3, #0
 800710e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007110:	2300      	movs	r3, #0
 8007112:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007114:	f7ff fe48 	bl	8006da8 <inHandlerMode>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	d016      	beq.n	800714c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800711e:	f107 0308 	add.w	r3, r7, #8
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 fbe7 	bl	80078f8 <xQueueGiveFromISR>
 800712a:	4603      	mov	r3, r0
 800712c:	2b01      	cmp	r3, #1
 800712e:	d001      	beq.n	8007134 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8007130:	23ff      	movs	r3, #255	@ 0xff
 8007132:	e017      	b.n	8007164 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d013      	beq.n	8007162 <osSemaphoreRelease+0x5e>
 800713a:	4b0c      	ldr	r3, [pc, #48]	@ (800716c <osSemaphoreRelease+0x68>)
 800713c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	f3bf 8f6f 	isb	sy
 800714a:	e00a      	b.n	8007162 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800714c:	2300      	movs	r3, #0
 800714e:	2200      	movs	r2, #0
 8007150:	2100      	movs	r1, #0
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 fa30 	bl	80075b8 <xQueueGenericSend>
 8007158:	4603      	mov	r3, r0
 800715a:	2b01      	cmp	r3, #1
 800715c:	d001      	beq.n	8007162 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800715e:	23ff      	movs	r3, #255	@ 0xff
 8007160:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8007162:	68fb      	ldr	r3, [r7, #12]
}
 8007164:	4618      	mov	r0, r3
 8007166:	3710      	adds	r7, #16
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}
 800716c:	e000ed04 	.word	0xe000ed04

08007170 <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f001 fa2d 	bl	80085d8 <vTaskSuspend>
  
  return osOK;
 800717e:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 8007180:	4618      	mov	r0, r3
 8007182:	3708      	adds	r7, #8
 8007184:	46bd      	mov	sp, r7
 8007186:	bd80      	pop	{r7, pc}

08007188 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 8007190:	f7ff fe0a 	bl	8006da8 <inHandlerMode>
 8007194:	4603      	mov	r3, r0
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00e      	beq.n	80071b8 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 800719a:	6878      	ldr	r0, [r7, #4]
 800719c:	f001 fb40 	bl	8008820 <xTaskResumeFromISR>
 80071a0:	4603      	mov	r3, r0
 80071a2:	2b01      	cmp	r3, #1
 80071a4:	d10b      	bne.n	80071be <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 80071a6:	4b08      	ldr	r3, [pc, #32]	@ (80071c8 <osThreadResume+0x40>)
 80071a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071ac:	601a      	str	r2, [r3, #0]
 80071ae:	f3bf 8f4f 	dsb	sy
 80071b2:	f3bf 8f6f 	isb	sy
 80071b6:	e002      	b.n	80071be <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f001 fad3 	bl	8008764 <vTaskResume>
  }
  return osOK;
 80071be:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3708      	adds	r7, #8
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}
 80071c8:	e000ed04 	.word	0xe000ed04

080071cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80071cc:	b480      	push	{r7}
 80071ce:	b083      	sub	sp, #12
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f103 0208 	add.w	r2, r3, #8
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f04f 32ff 	mov.w	r2, #4294967295
 80071e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f103 0208 	add.w	r2, r3, #8
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f103 0208 	add.w	r2, r3, #8
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800721a:	bf00      	nop
 800721c:	370c      	adds	r7, #12
 800721e:	46bd      	mov	sp, r7
 8007220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007224:	4770      	bx	lr

08007226 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007226:	b480      	push	{r7}
 8007228:	b085      	sub	sp, #20
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
 800722e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	689a      	ldr	r2, [r3, #8]
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	683a      	ldr	r2, [r7, #0]
 800724a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	683a      	ldr	r2, [r7, #0]
 8007250:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	687a      	ldr	r2, [r7, #4]
 8007256:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	601a      	str	r2, [r3, #0]
}
 8007262:	bf00      	nop
 8007264:	3714      	adds	r7, #20
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr

0800726e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800726e:	b480      	push	{r7}
 8007270:	b085      	sub	sp, #20
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
 8007276:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007278:	683b      	ldr	r3, [r7, #0]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007284:	d103      	bne.n	800728e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	691b      	ldr	r3, [r3, #16]
 800728a:	60fb      	str	r3, [r7, #12]
 800728c:	e00c      	b.n	80072a8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	3308      	adds	r3, #8
 8007292:	60fb      	str	r3, [r7, #12]
 8007294:	e002      	b.n	800729c <vListInsert+0x2e>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	60fb      	str	r3, [r7, #12]
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	429a      	cmp	r2, r3
 80072a6:	d2f6      	bcs.n	8007296 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	685a      	ldr	r2, [r3, #4]
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	68fa      	ldr	r2, [r7, #12]
 80072bc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	683a      	ldr	r2, [r7, #0]
 80072c2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	1c5a      	adds	r2, r3, #1
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	601a      	str	r2, [r3, #0]
}
 80072d4:	bf00      	nop
 80072d6:	3714      	adds	r7, #20
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	6892      	ldr	r2, [r2, #8]
 80072f6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	689b      	ldr	r3, [r3, #8]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	6852      	ldr	r2, [r2, #4]
 8007300:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	685b      	ldr	r3, [r3, #4]
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	429a      	cmp	r2, r3
 800730a:	d103      	bne.n	8007314 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	689a      	ldr	r2, [r3, #8]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	1e5a      	subs	r2, r3, #1
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
}
 8007328:	4618      	mov	r0, r3
 800732a:	3714      	adds	r7, #20
 800732c:	46bd      	mov	sp, r7
 800732e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007332:	4770      	bx	lr

08007334 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b084      	sub	sp, #16
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10b      	bne.n	8007360 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007348:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800734c:	f383 8811 	msr	BASEPRI, r3
 8007350:	f3bf 8f6f 	isb	sy
 8007354:	f3bf 8f4f 	dsb	sy
 8007358:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800735a:	bf00      	nop
 800735c:	bf00      	nop
 800735e:	e7fd      	b.n	800735c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007360:	f002 fe62 	bl	800a028 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800736c:	68f9      	ldr	r1, [r7, #12]
 800736e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007370:	fb01 f303 	mul.w	r3, r1, r3
 8007374:	441a      	add	r2, r3
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2200      	movs	r2, #0
 800737e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007390:	3b01      	subs	r3, #1
 8007392:	68f9      	ldr	r1, [r7, #12]
 8007394:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007396:	fb01 f303 	mul.w	r3, r1, r3
 800739a:	441a      	add	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	22ff      	movs	r2, #255	@ 0xff
 80073a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	22ff      	movs	r2, #255	@ 0xff
 80073ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d114      	bne.n	80073e0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d01a      	beq.n	80073f4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	3310      	adds	r3, #16
 80073c2:	4618      	mov	r0, r3
 80073c4:	f001 fd3a 	bl	8008e3c <xTaskRemoveFromEventList>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d012      	beq.n	80073f4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80073ce:	4b0d      	ldr	r3, [pc, #52]	@ (8007404 <xQueueGenericReset+0xd0>)
 80073d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073d4:	601a      	str	r2, [r3, #0]
 80073d6:	f3bf 8f4f 	dsb	sy
 80073da:	f3bf 8f6f 	isb	sy
 80073de:	e009      	b.n	80073f4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	3310      	adds	r3, #16
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff fef1 	bl	80071cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	3324      	adds	r3, #36	@ 0x24
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7ff feec 	bl	80071cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80073f4:	f002 fe4a 	bl	800a08c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80073f8:	2301      	movs	r3, #1
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3710      	adds	r7, #16
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	e000ed04 	.word	0xe000ed04

08007408 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007408:	b580      	push	{r7, lr}
 800740a:	b08e      	sub	sp, #56	@ 0x38
 800740c:	af02      	add	r7, sp, #8
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
 8007414:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10b      	bne.n	8007434 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800741c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007420:	f383 8811 	msr	BASEPRI, r3
 8007424:	f3bf 8f6f 	isb	sy
 8007428:	f3bf 8f4f 	dsb	sy
 800742c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800742e:	bf00      	nop
 8007430:	bf00      	nop
 8007432:	e7fd      	b.n	8007430 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d10b      	bne.n	8007452 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800743a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743e:	f383 8811 	msr	BASEPRI, r3
 8007442:	f3bf 8f6f 	isb	sy
 8007446:	f3bf 8f4f 	dsb	sy
 800744a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800744c:	bf00      	nop
 800744e:	bf00      	nop
 8007450:	e7fd      	b.n	800744e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d002      	beq.n	800745e <xQueueGenericCreateStatic+0x56>
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <xQueueGenericCreateStatic+0x5a>
 800745e:	2301      	movs	r3, #1
 8007460:	e000      	b.n	8007464 <xQueueGenericCreateStatic+0x5c>
 8007462:	2300      	movs	r3, #0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d10b      	bne.n	8007480 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800746c:	f383 8811 	msr	BASEPRI, r3
 8007470:	f3bf 8f6f 	isb	sy
 8007474:	f3bf 8f4f 	dsb	sy
 8007478:	623b      	str	r3, [r7, #32]
}
 800747a:	bf00      	nop
 800747c:	bf00      	nop
 800747e:	e7fd      	b.n	800747c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2b00      	cmp	r3, #0
 8007484:	d102      	bne.n	800748c <xQueueGenericCreateStatic+0x84>
 8007486:	68bb      	ldr	r3, [r7, #8]
 8007488:	2b00      	cmp	r3, #0
 800748a:	d101      	bne.n	8007490 <xQueueGenericCreateStatic+0x88>
 800748c:	2301      	movs	r3, #1
 800748e:	e000      	b.n	8007492 <xQueueGenericCreateStatic+0x8a>
 8007490:	2300      	movs	r3, #0
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10b      	bne.n	80074ae <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	61fb      	str	r3, [r7, #28]
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	e7fd      	b.n	80074aa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80074ae:	2348      	movs	r3, #72	@ 0x48
 80074b0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	2b48      	cmp	r3, #72	@ 0x48
 80074b6:	d00b      	beq.n	80074d0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80074b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074bc:	f383 8811 	msr	BASEPRI, r3
 80074c0:	f3bf 8f6f 	isb	sy
 80074c4:	f3bf 8f4f 	dsb	sy
 80074c8:	61bb      	str	r3, [r7, #24]
}
 80074ca:	bf00      	nop
 80074cc:	bf00      	nop
 80074ce:	e7fd      	b.n	80074cc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80074d0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80074d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00d      	beq.n	80074f8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80074dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074de:	2201      	movs	r2, #1
 80074e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80074e4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80074e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074ea:	9300      	str	r3, [sp, #0]
 80074ec:	4613      	mov	r3, r2
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	68b9      	ldr	r1, [r7, #8]
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f000 f840 	bl	8007578 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80074f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3730      	adds	r7, #48	@ 0x30
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007502:	b580      	push	{r7, lr}
 8007504:	b08a      	sub	sp, #40	@ 0x28
 8007506:	af02      	add	r7, sp, #8
 8007508:	60f8      	str	r0, [r7, #12]
 800750a:	60b9      	str	r1, [r7, #8]
 800750c:	4613      	mov	r3, r2
 800750e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d10b      	bne.n	800752e <xQueueGenericCreate+0x2c>
	__asm volatile
 8007516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800751a:	f383 8811 	msr	BASEPRI, r3
 800751e:	f3bf 8f6f 	isb	sy
 8007522:	f3bf 8f4f 	dsb	sy
 8007526:	613b      	str	r3, [r7, #16]
}
 8007528:	bf00      	nop
 800752a:	bf00      	nop
 800752c:	e7fd      	b.n	800752a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	68ba      	ldr	r2, [r7, #8]
 8007532:	fb02 f303 	mul.w	r3, r2, r3
 8007536:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	3348      	adds	r3, #72	@ 0x48
 800753c:	4618      	mov	r0, r3
 800753e:	f002 fe95 	bl	800a26c <pvPortMalloc>
 8007542:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d011      	beq.n	800756e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800754a:	69bb      	ldr	r3, [r7, #24]
 800754c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	3348      	adds	r3, #72	@ 0x48
 8007552:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	2200      	movs	r2, #0
 8007558:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800755c:	79fa      	ldrb	r2, [r7, #7]
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	4613      	mov	r3, r2
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	68b9      	ldr	r1, [r7, #8]
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 f805 	bl	8007578 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800756e:	69bb      	ldr	r3, [r7, #24]
	}
 8007570:	4618      	mov	r0, r3
 8007572:	3720      	adds	r7, #32
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	607a      	str	r2, [r7, #4]
 8007584:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d103      	bne.n	8007594 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800758c:	69bb      	ldr	r3, [r7, #24]
 800758e:	69ba      	ldr	r2, [r7, #24]
 8007590:	601a      	str	r2, [r3, #0]
 8007592:	e002      	b.n	800759a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80075a6:	2101      	movs	r1, #1
 80075a8:	69b8      	ldr	r0, [r7, #24]
 80075aa:	f7ff fec3 	bl	8007334 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80075ae:	bf00      	nop
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
	...

080075b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b08e      	sub	sp, #56	@ 0x38
 80075bc:	af00      	add	r7, sp, #0
 80075be:	60f8      	str	r0, [r7, #12]
 80075c0:	60b9      	str	r1, [r7, #8]
 80075c2:	607a      	str	r2, [r7, #4]
 80075c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80075c6:	2300      	movs	r3, #0
 80075c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80075ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d10b      	bne.n	80075ec <xQueueGenericSend+0x34>
	__asm volatile
 80075d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075d8:	f383 8811 	msr	BASEPRI, r3
 80075dc:	f3bf 8f6f 	isb	sy
 80075e0:	f3bf 8f4f 	dsb	sy
 80075e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80075e6:	bf00      	nop
 80075e8:	bf00      	nop
 80075ea:	e7fd      	b.n	80075e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d103      	bne.n	80075fa <xQueueGenericSend+0x42>
 80075f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d101      	bne.n	80075fe <xQueueGenericSend+0x46>
 80075fa:	2301      	movs	r3, #1
 80075fc:	e000      	b.n	8007600 <xQueueGenericSend+0x48>
 80075fe:	2300      	movs	r3, #0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10b      	bne.n	800761c <xQueueGenericSend+0x64>
	__asm volatile
 8007604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007608:	f383 8811 	msr	BASEPRI, r3
 800760c:	f3bf 8f6f 	isb	sy
 8007610:	f3bf 8f4f 	dsb	sy
 8007614:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007616:	bf00      	nop
 8007618:	bf00      	nop
 800761a:	e7fd      	b.n	8007618 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	2b02      	cmp	r3, #2
 8007620:	d103      	bne.n	800762a <xQueueGenericSend+0x72>
 8007622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007626:	2b01      	cmp	r3, #1
 8007628:	d101      	bne.n	800762e <xQueueGenericSend+0x76>
 800762a:	2301      	movs	r3, #1
 800762c:	e000      	b.n	8007630 <xQueueGenericSend+0x78>
 800762e:	2300      	movs	r3, #0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d10b      	bne.n	800764c <xQueueGenericSend+0x94>
	__asm volatile
 8007634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	623b      	str	r3, [r7, #32]
}
 8007646:	bf00      	nop
 8007648:	bf00      	nop
 800764a:	e7fd      	b.n	8007648 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800764c:	f001 fdbc 	bl	80091c8 <xTaskGetSchedulerState>
 8007650:	4603      	mov	r3, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d102      	bne.n	800765c <xQueueGenericSend+0xa4>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d101      	bne.n	8007660 <xQueueGenericSend+0xa8>
 800765c:	2301      	movs	r3, #1
 800765e:	e000      	b.n	8007662 <xQueueGenericSend+0xaa>
 8007660:	2300      	movs	r3, #0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d10b      	bne.n	800767e <xQueueGenericSend+0xc6>
	__asm volatile
 8007666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800766a:	f383 8811 	msr	BASEPRI, r3
 800766e:	f3bf 8f6f 	isb	sy
 8007672:	f3bf 8f4f 	dsb	sy
 8007676:	61fb      	str	r3, [r7, #28]
}
 8007678:	bf00      	nop
 800767a:	bf00      	nop
 800767c:	e7fd      	b.n	800767a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800767e:	f002 fcd3 	bl	800a028 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007684:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800768a:	429a      	cmp	r2, r3
 800768c:	d302      	bcc.n	8007694 <xQueueGenericSend+0xdc>
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b02      	cmp	r3, #2
 8007692:	d129      	bne.n	80076e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	68b9      	ldr	r1, [r7, #8]
 8007698:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800769a:	f000 fc49 	bl	8007f30 <prvCopyDataToQueue>
 800769e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d010      	beq.n	80076ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076aa:	3324      	adds	r3, #36	@ 0x24
 80076ac:	4618      	mov	r0, r3
 80076ae:	f001 fbc5 	bl	8008e3c <xTaskRemoveFromEventList>
 80076b2:	4603      	mov	r3, r0
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d013      	beq.n	80076e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80076b8:	4b3f      	ldr	r3, [pc, #252]	@ (80077b8 <xQueueGenericSend+0x200>)
 80076ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076be:	601a      	str	r2, [r3, #0]
 80076c0:	f3bf 8f4f 	dsb	sy
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	e00a      	b.n	80076e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80076ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d007      	beq.n	80076e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80076d0:	4b39      	ldr	r3, [pc, #228]	@ (80077b8 <xQueueGenericSend+0x200>)
 80076d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076d6:	601a      	str	r2, [r3, #0]
 80076d8:	f3bf 8f4f 	dsb	sy
 80076dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80076e0:	f002 fcd4 	bl	800a08c <vPortExitCritical>
				return pdPASS;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e063      	b.n	80077b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d103      	bne.n	80076f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80076ee:	f002 fccd 	bl	800a08c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80076f2:	2300      	movs	r3, #0
 80076f4:	e05c      	b.n	80077b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80076f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d106      	bne.n	800770a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80076fc:	f107 0314 	add.w	r3, r7, #20
 8007700:	4618      	mov	r0, r3
 8007702:	f001 fbff 	bl	8008f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007706:	2301      	movs	r3, #1
 8007708:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800770a:	f002 fcbf 	bl	800a08c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800770e:	f001 f969 	bl	80089e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007712:	f002 fc89 	bl	800a028 <vPortEnterCritical>
 8007716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007718:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800771c:	b25b      	sxtb	r3, r3
 800771e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007722:	d103      	bne.n	800772c <xQueueGenericSend+0x174>
 8007724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007726:	2200      	movs	r2, #0
 8007728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800772c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007732:	b25b      	sxtb	r3, r3
 8007734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007738:	d103      	bne.n	8007742 <xQueueGenericSend+0x18a>
 800773a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773c:	2200      	movs	r2, #0
 800773e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007742:	f002 fca3 	bl	800a08c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007746:	1d3a      	adds	r2, r7, #4
 8007748:	f107 0314 	add.w	r3, r7, #20
 800774c:	4611      	mov	r1, r2
 800774e:	4618      	mov	r0, r3
 8007750:	f001 fbee 	bl	8008f30 <xTaskCheckForTimeOut>
 8007754:	4603      	mov	r3, r0
 8007756:	2b00      	cmp	r3, #0
 8007758:	d124      	bne.n	80077a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800775a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800775c:	f000 fce0 	bl	8008120 <prvIsQueueFull>
 8007760:	4603      	mov	r3, r0
 8007762:	2b00      	cmp	r3, #0
 8007764:	d018      	beq.n	8007798 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007768:	3310      	adds	r3, #16
 800776a:	687a      	ldr	r2, [r7, #4]
 800776c:	4611      	mov	r1, r2
 800776e:	4618      	mov	r0, r3
 8007770:	f001 fb12 	bl	8008d98 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007774:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007776:	f000 fc6b 	bl	8008050 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800777a:	f001 f941 	bl	8008a00 <xTaskResumeAll>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	f47f af7c 	bne.w	800767e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007786:	4b0c      	ldr	r3, [pc, #48]	@ (80077b8 <xQueueGenericSend+0x200>)
 8007788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	f3bf 8f4f 	dsb	sy
 8007792:	f3bf 8f6f 	isb	sy
 8007796:	e772      	b.n	800767e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007798:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800779a:	f000 fc59 	bl	8008050 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800779e:	f001 f92f 	bl	8008a00 <xTaskResumeAll>
 80077a2:	e76c      	b.n	800767e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80077a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077a6:	f000 fc53 	bl	8008050 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80077aa:	f001 f929 	bl	8008a00 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80077ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3738      	adds	r7, #56	@ 0x38
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	e000ed04 	.word	0xe000ed04

080077bc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b090      	sub	sp, #64	@ 0x40
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
 80077c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80077ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d10b      	bne.n	80077ec <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80077d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d8:	f383 8811 	msr	BASEPRI, r3
 80077dc:	f3bf 8f6f 	isb	sy
 80077e0:	f3bf 8f4f 	dsb	sy
 80077e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80077e6:	bf00      	nop
 80077e8:	bf00      	nop
 80077ea:	e7fd      	b.n	80077e8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d103      	bne.n	80077fa <xQueueGenericSendFromISR+0x3e>
 80077f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d101      	bne.n	80077fe <xQueueGenericSendFromISR+0x42>
 80077fa:	2301      	movs	r3, #1
 80077fc:	e000      	b.n	8007800 <xQueueGenericSendFromISR+0x44>
 80077fe:	2300      	movs	r3, #0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d10b      	bne.n	800781c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007808:	f383 8811 	msr	BASEPRI, r3
 800780c:	f3bf 8f6f 	isb	sy
 8007810:	f3bf 8f4f 	dsb	sy
 8007814:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007816:	bf00      	nop
 8007818:	bf00      	nop
 800781a:	e7fd      	b.n	8007818 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	2b02      	cmp	r3, #2
 8007820:	d103      	bne.n	800782a <xQueueGenericSendFromISR+0x6e>
 8007822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007826:	2b01      	cmp	r3, #1
 8007828:	d101      	bne.n	800782e <xQueueGenericSendFromISR+0x72>
 800782a:	2301      	movs	r3, #1
 800782c:	e000      	b.n	8007830 <xQueueGenericSendFromISR+0x74>
 800782e:	2300      	movs	r3, #0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d10b      	bne.n	800784c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007838:	f383 8811 	msr	BASEPRI, r3
 800783c:	f3bf 8f6f 	isb	sy
 8007840:	f3bf 8f4f 	dsb	sy
 8007844:	623b      	str	r3, [r7, #32]
}
 8007846:	bf00      	nop
 8007848:	bf00      	nop
 800784a:	e7fd      	b.n	8007848 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800784c:	f002 fccc 	bl	800a1e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007850:	f3ef 8211 	mrs	r2, BASEPRI
 8007854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007858:	f383 8811 	msr	BASEPRI, r3
 800785c:	f3bf 8f6f 	isb	sy
 8007860:	f3bf 8f4f 	dsb	sy
 8007864:	61fa      	str	r2, [r7, #28]
 8007866:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007868:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800786a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800786c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800786e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007874:	429a      	cmp	r2, r3
 8007876:	d302      	bcc.n	800787e <xQueueGenericSendFromISR+0xc2>
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	2b02      	cmp	r3, #2
 800787c:	d12f      	bne.n	80078de <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800787e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007880:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007884:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800788a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800788e:	683a      	ldr	r2, [r7, #0]
 8007890:	68b9      	ldr	r1, [r7, #8]
 8007892:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007894:	f000 fb4c 	bl	8007f30 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007898:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800789c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a0:	d112      	bne.n	80078c8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80078a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d016      	beq.n	80078d8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80078aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ac:	3324      	adds	r3, #36	@ 0x24
 80078ae:	4618      	mov	r0, r3
 80078b0:	f001 fac4 	bl	8008e3c <xTaskRemoveFromEventList>
 80078b4:	4603      	mov	r3, r0
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00e      	beq.n	80078d8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00b      	beq.n	80078d8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	601a      	str	r2, [r3, #0]
 80078c6:	e007      	b.n	80078d8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80078c8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80078cc:	3301      	adds	r3, #1
 80078ce:	b2db      	uxtb	r3, r3
 80078d0:	b25a      	sxtb	r2, r3
 80078d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80078d8:	2301      	movs	r3, #1
 80078da:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80078dc:	e001      	b.n	80078e2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80078de:	2300      	movs	r3, #0
 80078e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078e4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80078ec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80078ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3740      	adds	r7, #64	@ 0x40
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b08e      	sub	sp, #56	@ 0x38
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007908:	2b00      	cmp	r3, #0
 800790a:	d10b      	bne.n	8007924 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800790c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007910:	f383 8811 	msr	BASEPRI, r3
 8007914:	f3bf 8f6f 	isb	sy
 8007918:	f3bf 8f4f 	dsb	sy
 800791c:	623b      	str	r3, [r7, #32]
}
 800791e:	bf00      	nop
 8007920:	bf00      	nop
 8007922:	e7fd      	b.n	8007920 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00b      	beq.n	8007944 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800792c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007930:	f383 8811 	msr	BASEPRI, r3
 8007934:	f3bf 8f6f 	isb	sy
 8007938:	f3bf 8f4f 	dsb	sy
 800793c:	61fb      	str	r3, [r7, #28]
}
 800793e:	bf00      	nop
 8007940:	bf00      	nop
 8007942:	e7fd      	b.n	8007940 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d103      	bne.n	8007954 <xQueueGiveFromISR+0x5c>
 800794c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800794e:	689b      	ldr	r3, [r3, #8]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d101      	bne.n	8007958 <xQueueGiveFromISR+0x60>
 8007954:	2301      	movs	r3, #1
 8007956:	e000      	b.n	800795a <xQueueGiveFromISR+0x62>
 8007958:	2300      	movs	r3, #0
 800795a:	2b00      	cmp	r3, #0
 800795c:	d10b      	bne.n	8007976 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	61bb      	str	r3, [r7, #24]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007976:	f002 fc37 	bl	800a1e8 <vPortValidateInterruptPriority>
	__asm volatile
 800797a:	f3ef 8211 	mrs	r2, BASEPRI
 800797e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007982:	f383 8811 	msr	BASEPRI, r3
 8007986:	f3bf 8f6f 	isb	sy
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	617a      	str	r2, [r7, #20]
 8007990:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007992:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007994:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007998:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800799a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800799c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80079a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d22b      	bcs.n	80079fe <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80079a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80079ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80079b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b2:	1c5a      	adds	r2, r3, #1
 80079b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80079b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80079bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079c0:	d112      	bne.n	80079e8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d016      	beq.n	80079f8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079cc:	3324      	adds	r3, #36	@ 0x24
 80079ce:	4618      	mov	r0, r3
 80079d0:	f001 fa34 	bl	8008e3c <xTaskRemoveFromEventList>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d00e      	beq.n	80079f8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00b      	beq.n	80079f8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	2201      	movs	r2, #1
 80079e4:	601a      	str	r2, [r3, #0]
 80079e6:	e007      	b.n	80079f8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80079e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079ec:	3301      	adds	r3, #1
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	b25a      	sxtb	r2, r3
 80079f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80079f8:	2301      	movs	r3, #1
 80079fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80079fc:	e001      	b.n	8007a02 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80079fe:	2300      	movs	r3, #0
 8007a00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a04:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f383 8811 	msr	BASEPRI, r3
}
 8007a0c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007a10:	4618      	mov	r0, r3
 8007a12:	3738      	adds	r7, #56	@ 0x38
 8007a14:	46bd      	mov	sp, r7
 8007a16:	bd80      	pop	{r7, pc}

08007a18 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b08c      	sub	sp, #48	@ 0x30
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007a24:	2300      	movs	r3, #0
 8007a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10b      	bne.n	8007a4a <xQueueReceive+0x32>
	__asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	623b      	str	r3, [r7, #32]
}
 8007a44:	bf00      	nop
 8007a46:	bf00      	nop
 8007a48:	e7fd      	b.n	8007a46 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d103      	bne.n	8007a58 <xQueueReceive+0x40>
 8007a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d101      	bne.n	8007a5c <xQueueReceive+0x44>
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e000      	b.n	8007a5e <xQueueReceive+0x46>
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d10b      	bne.n	8007a7a <xQueueReceive+0x62>
	__asm volatile
 8007a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a66:	f383 8811 	msr	BASEPRI, r3
 8007a6a:	f3bf 8f6f 	isb	sy
 8007a6e:	f3bf 8f4f 	dsb	sy
 8007a72:	61fb      	str	r3, [r7, #28]
}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop
 8007a78:	e7fd      	b.n	8007a76 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a7a:	f001 fba5 	bl	80091c8 <xTaskGetSchedulerState>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <xQueueReceive+0x72>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d101      	bne.n	8007a8e <xQueueReceive+0x76>
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e000      	b.n	8007a90 <xQueueReceive+0x78>
 8007a8e:	2300      	movs	r3, #0
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d10b      	bne.n	8007aac <xQueueReceive+0x94>
	__asm volatile
 8007a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a98:	f383 8811 	msr	BASEPRI, r3
 8007a9c:	f3bf 8f6f 	isb	sy
 8007aa0:	f3bf 8f4f 	dsb	sy
 8007aa4:	61bb      	str	r3, [r7, #24]
}
 8007aa6:	bf00      	nop
 8007aa8:	bf00      	nop
 8007aaa:	e7fd      	b.n	8007aa8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007aac:	f002 fabc 	bl	800a028 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ab4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d01f      	beq.n	8007afc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007abc:	68b9      	ldr	r1, [r7, #8]
 8007abe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ac0:	f000 faa0 	bl	8008004 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac6:	1e5a      	subs	r2, r3, #1
 8007ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00f      	beq.n	8007af4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad6:	3310      	adds	r3, #16
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f001 f9af 	bl	8008e3c <xTaskRemoveFromEventList>
 8007ade:	4603      	mov	r3, r0
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d007      	beq.n	8007af4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ae4:	4b3c      	ldr	r3, [pc, #240]	@ (8007bd8 <xQueueReceive+0x1c0>)
 8007ae6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aea:	601a      	str	r2, [r3, #0]
 8007aec:	f3bf 8f4f 	dsb	sy
 8007af0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007af4:	f002 faca 	bl	800a08c <vPortExitCritical>
				return pdPASS;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e069      	b.n	8007bd0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d103      	bne.n	8007b0a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b02:	f002 fac3 	bl	800a08c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b06:	2300      	movs	r3, #0
 8007b08:	e062      	b.n	8007bd0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d106      	bne.n	8007b1e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b10:	f107 0310 	add.w	r3, r7, #16
 8007b14:	4618      	mov	r0, r3
 8007b16:	f001 f9f5 	bl	8008f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b1e:	f002 fab5 	bl	800a08c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b22:	f000 ff5f 	bl	80089e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b26:	f002 fa7f 	bl	800a028 <vPortEnterCritical>
 8007b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b30:	b25b      	sxtb	r3, r3
 8007b32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b36:	d103      	bne.n	8007b40 <xQueueReceive+0x128>
 8007b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b42:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b46:	b25b      	sxtb	r3, r3
 8007b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b4c:	d103      	bne.n	8007b56 <xQueueReceive+0x13e>
 8007b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b50:	2200      	movs	r2, #0
 8007b52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007b56:	f002 fa99 	bl	800a08c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b5a:	1d3a      	adds	r2, r7, #4
 8007b5c:	f107 0310 	add.w	r3, r7, #16
 8007b60:	4611      	mov	r1, r2
 8007b62:	4618      	mov	r0, r3
 8007b64:	f001 f9e4 	bl	8008f30 <xTaskCheckForTimeOut>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d123      	bne.n	8007bb6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b70:	f000 fac0 	bl	80080f4 <prvIsQueueEmpty>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d017      	beq.n	8007baa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007b7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b7c:	3324      	adds	r3, #36	@ 0x24
 8007b7e:	687a      	ldr	r2, [r7, #4]
 8007b80:	4611      	mov	r1, r2
 8007b82:	4618      	mov	r0, r3
 8007b84:	f001 f908 	bl	8008d98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007b88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b8a:	f000 fa61 	bl	8008050 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007b8e:	f000 ff37 	bl	8008a00 <xTaskResumeAll>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d189      	bne.n	8007aac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007b98:	4b0f      	ldr	r3, [pc, #60]	@ (8007bd8 <xQueueReceive+0x1c0>)
 8007b9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b9e:	601a      	str	r2, [r3, #0]
 8007ba0:	f3bf 8f4f 	dsb	sy
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	e780      	b.n	8007aac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007baa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bac:	f000 fa50 	bl	8008050 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bb0:	f000 ff26 	bl	8008a00 <xTaskResumeAll>
 8007bb4:	e77a      	b.n	8007aac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007bb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bb8:	f000 fa4a 	bl	8008050 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bbc:	f000 ff20 	bl	8008a00 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007bc0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bc2:	f000 fa97 	bl	80080f4 <prvIsQueueEmpty>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	f43f af6f 	beq.w	8007aac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007bce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3730      	adds	r7, #48	@ 0x30
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bd80      	pop	{r7, pc}
 8007bd8:	e000ed04 	.word	0xe000ed04

08007bdc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b08e      	sub	sp, #56	@ 0x38
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007be6:	2300      	movs	r3, #0
 8007be8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d10b      	bne.n	8007c10 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bfc:	f383 8811 	msr	BASEPRI, r3
 8007c00:	f3bf 8f6f 	isb	sy
 8007c04:	f3bf 8f4f 	dsb	sy
 8007c08:	623b      	str	r3, [r7, #32]
}
 8007c0a:	bf00      	nop
 8007c0c:	bf00      	nop
 8007c0e:	e7fd      	b.n	8007c0c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d00b      	beq.n	8007c30 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c1c:	f383 8811 	msr	BASEPRI, r3
 8007c20:	f3bf 8f6f 	isb	sy
 8007c24:	f3bf 8f4f 	dsb	sy
 8007c28:	61fb      	str	r3, [r7, #28]
}
 8007c2a:	bf00      	nop
 8007c2c:	bf00      	nop
 8007c2e:	e7fd      	b.n	8007c2c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c30:	f001 faca 	bl	80091c8 <xTaskGetSchedulerState>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d102      	bne.n	8007c40 <xQueueSemaphoreTake+0x64>
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d101      	bne.n	8007c44 <xQueueSemaphoreTake+0x68>
 8007c40:	2301      	movs	r3, #1
 8007c42:	e000      	b.n	8007c46 <xQueueSemaphoreTake+0x6a>
 8007c44:	2300      	movs	r3, #0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d10b      	bne.n	8007c62 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007c4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4e:	f383 8811 	msr	BASEPRI, r3
 8007c52:	f3bf 8f6f 	isb	sy
 8007c56:	f3bf 8f4f 	dsb	sy
 8007c5a:	61bb      	str	r3, [r7, #24]
}
 8007c5c:	bf00      	nop
 8007c5e:	bf00      	nop
 8007c60:	e7fd      	b.n	8007c5e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007c62:	f002 f9e1 	bl	800a028 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d024      	beq.n	8007cbc <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c74:	1e5a      	subs	r2, r3, #1
 8007c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c78:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d104      	bne.n	8007c8c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007c82:	f001 fc4d 	bl	8009520 <pvTaskIncrementMutexHeldCount>
 8007c86:	4602      	mov	r2, r0
 8007c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c8a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c8e:	691b      	ldr	r3, [r3, #16]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00f      	beq.n	8007cb4 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c96:	3310      	adds	r3, #16
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f001 f8cf 	bl	8008e3c <xTaskRemoveFromEventList>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d007      	beq.n	8007cb4 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007ca4:	4b54      	ldr	r3, [pc, #336]	@ (8007df8 <xQueueSemaphoreTake+0x21c>)
 8007ca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007caa:	601a      	str	r2, [r3, #0]
 8007cac:	f3bf 8f4f 	dsb	sy
 8007cb0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007cb4:	f002 f9ea 	bl	800a08c <vPortExitCritical>
				return pdPASS;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e098      	b.n	8007dee <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007cbc:	683b      	ldr	r3, [r7, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d112      	bne.n	8007ce8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00b      	beq.n	8007ce0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	617b      	str	r3, [r7, #20]
}
 8007cda:	bf00      	nop
 8007cdc:	bf00      	nop
 8007cde:	e7fd      	b.n	8007cdc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007ce0:	f002 f9d4 	bl	800a08c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	e082      	b.n	8007dee <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d106      	bne.n	8007cfc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007cee:	f107 030c 	add.w	r3, r7, #12
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f001 f906 	bl	8008f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007cfc:	f002 f9c6 	bl	800a08c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d00:	f000 fe70 	bl	80089e4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d04:	f002 f990 	bl	800a028 <vPortEnterCritical>
 8007d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d0a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d0e:	b25b      	sxtb	r3, r3
 8007d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d14:	d103      	bne.n	8007d1e <xQueueSemaphoreTake+0x142>
 8007d16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d18:	2200      	movs	r2, #0
 8007d1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d24:	b25b      	sxtb	r3, r3
 8007d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2a:	d103      	bne.n	8007d34 <xQueueSemaphoreTake+0x158>
 8007d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d34:	f002 f9aa 	bl	800a08c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d38:	463a      	mov	r2, r7
 8007d3a:	f107 030c 	add.w	r3, r7, #12
 8007d3e:	4611      	mov	r1, r2
 8007d40:	4618      	mov	r0, r3
 8007d42:	f001 f8f5 	bl	8008f30 <xTaskCheckForTimeOut>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d132      	bne.n	8007db2 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d4e:	f000 f9d1 	bl	80080f4 <prvIsQueueEmpty>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d026      	beq.n	8007da6 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d109      	bne.n	8007d74 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007d60:	f002 f962 	bl	800a028 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	4618      	mov	r0, r3
 8007d6a:	f001 fa4b 	bl	8009204 <xTaskPriorityInherit>
 8007d6e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007d70:	f002 f98c 	bl	800a08c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007d74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d76:	3324      	adds	r3, #36	@ 0x24
 8007d78:	683a      	ldr	r2, [r7, #0]
 8007d7a:	4611      	mov	r1, r2
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f001 f80b 	bl	8008d98 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007d82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007d84:	f000 f964 	bl	8008050 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007d88:	f000 fe3a 	bl	8008a00 <xTaskResumeAll>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	f47f af67 	bne.w	8007c62 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007d94:	4b18      	ldr	r3, [pc, #96]	@ (8007df8 <xQueueSemaphoreTake+0x21c>)
 8007d96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d9a:	601a      	str	r2, [r3, #0]
 8007d9c:	f3bf 8f4f 	dsb	sy
 8007da0:	f3bf 8f6f 	isb	sy
 8007da4:	e75d      	b.n	8007c62 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007da6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007da8:	f000 f952 	bl	8008050 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dac:	f000 fe28 	bl	8008a00 <xTaskResumeAll>
 8007db0:	e757      	b.n	8007c62 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007db2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007db4:	f000 f94c 	bl	8008050 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007db8:	f000 fe22 	bl	8008a00 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007dbc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007dbe:	f000 f999 	bl	80080f4 <prvIsQueueEmpty>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	f43f af4c 	beq.w	8007c62 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d00d      	beq.n	8007dec <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007dd0:	f002 f92a 	bl	800a028 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007dd4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007dd6:	f000 f893 	bl	8007f00 <prvGetDisinheritPriorityAfterTimeout>
 8007dda:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007de2:	4618      	mov	r0, r3
 8007de4:	f001 fb0c 	bl	8009400 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007de8:	f002 f950 	bl	800a08c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007dec:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3738      	adds	r7, #56	@ 0x38
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	e000ed04 	.word	0xe000ed04

08007dfc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b08e      	sub	sp, #56	@ 0x38
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d10b      	bne.n	8007e2a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e16:	f383 8811 	msr	BASEPRI, r3
 8007e1a:	f3bf 8f6f 	isb	sy
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	623b      	str	r3, [r7, #32]
}
 8007e24:	bf00      	nop
 8007e26:	bf00      	nop
 8007e28:	e7fd      	b.n	8007e26 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d103      	bne.n	8007e38 <xQueueReceiveFromISR+0x3c>
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d101      	bne.n	8007e3c <xQueueReceiveFromISR+0x40>
 8007e38:	2301      	movs	r3, #1
 8007e3a:	e000      	b.n	8007e3e <xQueueReceiveFromISR+0x42>
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10b      	bne.n	8007e5a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	61fb      	str	r3, [r7, #28]
}
 8007e54:	bf00      	nop
 8007e56:	bf00      	nop
 8007e58:	e7fd      	b.n	8007e56 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e5a:	f002 f9c5 	bl	800a1e8 <vPortValidateInterruptPriority>
	__asm volatile
 8007e5e:	f3ef 8211 	mrs	r2, BASEPRI
 8007e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e66:	f383 8811 	msr	BASEPRI, r3
 8007e6a:	f3bf 8f6f 	isb	sy
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	61ba      	str	r2, [r7, #24]
 8007e74:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007e76:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e78:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e7e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d02f      	beq.n	8007ee6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007e8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007e90:	68b9      	ldr	r1, [r7, #8]
 8007e92:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e94:	f000 f8b6 	bl	8008004 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9a:	1e5a      	subs	r2, r3, #1
 8007e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007ea0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea8:	d112      	bne.n	8007ed0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d016      	beq.n	8007ee0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb4:	3310      	adds	r3, #16
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f000 ffc0 	bl	8008e3c <xTaskRemoveFromEventList>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d00e      	beq.n	8007ee0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00b      	beq.n	8007ee0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	601a      	str	r2, [r3, #0]
 8007ece:	e007      	b.n	8007ee0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	b25a      	sxtb	r2, r3
 8007eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee4:	e001      	b.n	8007eea <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eec:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	f383 8811 	msr	BASEPRI, r3
}
 8007ef4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ef6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3738      	adds	r7, #56	@ 0x38
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d006      	beq.n	8007f1e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f1c3 0307 	rsb	r3, r3, #7
 8007f1a:	60fb      	str	r3, [r7, #12]
 8007f1c:	e001      	b.n	8007f22 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007f22:	68fb      	ldr	r3, [r7, #12]
	}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3714      	adds	r7, #20
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b086      	sub	sp, #24
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	60f8      	str	r0, [r7, #12]
 8007f38:	60b9      	str	r1, [r7, #8]
 8007f3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d10d      	bne.n	8007f6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d14d      	bne.n	8007ff2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	689b      	ldr	r3, [r3, #8]
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	f001 f9c8 	bl	80092f0 <xTaskPriorityDisinherit>
 8007f60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	609a      	str	r2, [r3, #8]
 8007f68:	e043      	b.n	8007ff2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d119      	bne.n	8007fa4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	6858      	ldr	r0, [r3, #4]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f78:	461a      	mov	r2, r3
 8007f7a:	68b9      	ldr	r1, [r7, #8]
 8007f7c:	f003 fbcd 	bl	800b71a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	685a      	ldr	r2, [r3, #4]
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f88:	441a      	add	r2, r3
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	685a      	ldr	r2, [r3, #4]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	689b      	ldr	r3, [r3, #8]
 8007f96:	429a      	cmp	r2, r3
 8007f98:	d32b      	bcc.n	8007ff2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	605a      	str	r2, [r3, #4]
 8007fa2:	e026      	b.n	8007ff2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	68d8      	ldr	r0, [r3, #12]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fac:	461a      	mov	r2, r3
 8007fae:	68b9      	ldr	r1, [r7, #8]
 8007fb0:	f003 fbb3 	bl	800b71a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	68da      	ldr	r2, [r3, #12]
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fbc:	425b      	negs	r3, r3
 8007fbe:	441a      	add	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	68da      	ldr	r2, [r3, #12]
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	429a      	cmp	r2, r3
 8007fce:	d207      	bcs.n	8007fe0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	689a      	ldr	r2, [r3, #8]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fd8:	425b      	negs	r3, r3
 8007fda:	441a      	add	r2, r3
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d105      	bne.n	8007ff2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d002      	beq.n	8007ff2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007fec:	693b      	ldr	r3, [r7, #16]
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	1c5a      	adds	r2, r3, #1
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007ffa:	697b      	ldr	r3, [r7, #20]
}
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	3718      	adds	r7, #24
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
 800800c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008012:	2b00      	cmp	r3, #0
 8008014:	d018      	beq.n	8008048 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	68da      	ldr	r2, [r3, #12]
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801e:	441a      	add	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	68da      	ldr	r2, [r3, #12]
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	429a      	cmp	r2, r3
 800802e:	d303      	bcc.n	8008038 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681a      	ldr	r2, [r3, #0]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	68d9      	ldr	r1, [r3, #12]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008040:	461a      	mov	r2, r3
 8008042:	6838      	ldr	r0, [r7, #0]
 8008044:	f003 fb69 	bl	800b71a <memcpy>
	}
}
 8008048:	bf00      	nop
 800804a:	3708      	adds	r7, #8
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008058:	f001 ffe6 	bl	800a028 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008062:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008064:	e011      	b.n	800808a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800806a:	2b00      	cmp	r3, #0
 800806c:	d012      	beq.n	8008094 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	3324      	adds	r3, #36	@ 0x24
 8008072:	4618      	mov	r0, r3
 8008074:	f000 fee2 	bl	8008e3c <xTaskRemoveFromEventList>
 8008078:	4603      	mov	r3, r0
 800807a:	2b00      	cmp	r3, #0
 800807c:	d001      	beq.n	8008082 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800807e:	f000 ffbb 	bl	8008ff8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008082:	7bfb      	ldrb	r3, [r7, #15]
 8008084:	3b01      	subs	r3, #1
 8008086:	b2db      	uxtb	r3, r3
 8008088:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800808a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800808e:	2b00      	cmp	r3, #0
 8008090:	dce9      	bgt.n	8008066 <prvUnlockQueue+0x16>
 8008092:	e000      	b.n	8008096 <prvUnlockQueue+0x46>
					break;
 8008094:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	22ff      	movs	r2, #255	@ 0xff
 800809a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800809e:	f001 fff5 	bl	800a08c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80080a2:	f001 ffc1 	bl	800a028 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80080ae:	e011      	b.n	80080d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	691b      	ldr	r3, [r3, #16]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d012      	beq.n	80080de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	3310      	adds	r3, #16
 80080bc:	4618      	mov	r0, r3
 80080be:	f000 febd 	bl	8008e3c <xTaskRemoveFromEventList>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d001      	beq.n	80080cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80080c8:	f000 ff96 	bl	8008ff8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80080cc:	7bbb      	ldrb	r3, [r7, #14]
 80080ce:	3b01      	subs	r3, #1
 80080d0:	b2db      	uxtb	r3, r3
 80080d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80080d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	dce9      	bgt.n	80080b0 <prvUnlockQueue+0x60>
 80080dc:	e000      	b.n	80080e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80080de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	22ff      	movs	r2, #255	@ 0xff
 80080e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80080e8:	f001 ffd0 	bl	800a08c <vPortExitCritical>
}
 80080ec:	bf00      	nop
 80080ee:	3710      	adds	r7, #16
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b084      	sub	sp, #16
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80080fc:	f001 ff94 	bl	800a028 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008104:	2b00      	cmp	r3, #0
 8008106:	d102      	bne.n	800810e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008108:	2301      	movs	r3, #1
 800810a:	60fb      	str	r3, [r7, #12]
 800810c:	e001      	b.n	8008112 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800810e:	2300      	movs	r3, #0
 8008110:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008112:	f001 ffbb 	bl	800a08c <vPortExitCritical>

	return xReturn;
 8008116:	68fb      	ldr	r3, [r7, #12]
}
 8008118:	4618      	mov	r0, r3
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008128:	f001 ff7e 	bl	800a028 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008134:	429a      	cmp	r2, r3
 8008136:	d102      	bne.n	800813e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008138:	2301      	movs	r3, #1
 800813a:	60fb      	str	r3, [r7, #12]
 800813c:	e001      	b.n	8008142 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800813e:	2300      	movs	r3, #0
 8008140:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008142:	f001 ffa3 	bl	800a08c <vPortExitCritical>

	return xReturn;
 8008146:	68fb      	ldr	r3, [r7, #12]
}
 8008148:	4618      	mov	r0, r3
 800814a:	3710      	adds	r7, #16
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008150:	b480      	push	{r7}
 8008152:	b085      	sub	sp, #20
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800815a:	2300      	movs	r3, #0
 800815c:	60fb      	str	r3, [r7, #12]
 800815e:	e014      	b.n	800818a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008160:	4a0f      	ldr	r2, [pc, #60]	@ (80081a0 <vQueueAddToRegistry+0x50>)
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10b      	bne.n	8008184 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800816c:	490c      	ldr	r1, [pc, #48]	@ (80081a0 <vQueueAddToRegistry+0x50>)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	683a      	ldr	r2, [r7, #0]
 8008172:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008176:	4a0a      	ldr	r2, [pc, #40]	@ (80081a0 <vQueueAddToRegistry+0x50>)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	00db      	lsls	r3, r3, #3
 800817c:	4413      	add	r3, r2
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008182:	e006      	b.n	8008192 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	3301      	adds	r3, #1
 8008188:	60fb      	str	r3, [r7, #12]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	2b07      	cmp	r3, #7
 800818e:	d9e7      	bls.n	8008160 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008190:	bf00      	nop
 8008192:	bf00      	nop
 8008194:	3714      	adds	r7, #20
 8008196:	46bd      	mov	sp, r7
 8008198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819c:	4770      	bx	lr
 800819e:	bf00      	nop
 80081a0:	20000b80 	.word	0x20000b80

080081a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b086      	sub	sp, #24
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	60f8      	str	r0, [r7, #12]
 80081ac:	60b9      	str	r1, [r7, #8]
 80081ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80081b4:	f001 ff38 	bl	800a028 <vPortEnterCritical>
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80081be:	b25b      	sxtb	r3, r3
 80081c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c4:	d103      	bne.n	80081ce <vQueueWaitForMessageRestricted+0x2a>
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80081d4:	b25b      	sxtb	r3, r3
 80081d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081da:	d103      	bne.n	80081e4 <vQueueWaitForMessageRestricted+0x40>
 80081dc:	697b      	ldr	r3, [r7, #20]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80081e4:	f001 ff52 	bl	800a08c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d106      	bne.n	80081fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80081f0:	697b      	ldr	r3, [r7, #20]
 80081f2:	3324      	adds	r3, #36	@ 0x24
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	68b9      	ldr	r1, [r7, #8]
 80081f8:	4618      	mov	r0, r3
 80081fa:	f000 fdf3 	bl	8008de4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80081fe:	6978      	ldr	r0, [r7, #20]
 8008200:	f7ff ff26 	bl	8008050 <prvUnlockQueue>
	}
 8008204:	bf00      	nop
 8008206:	3718      	adds	r7, #24
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800820c:	b580      	push	{r7, lr}
 800820e:	b08e      	sub	sp, #56	@ 0x38
 8008210:	af04      	add	r7, sp, #16
 8008212:	60f8      	str	r0, [r7, #12]
 8008214:	60b9      	str	r1, [r7, #8]
 8008216:	607a      	str	r2, [r7, #4]
 8008218:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800821a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800821c:	2b00      	cmp	r3, #0
 800821e:	d10b      	bne.n	8008238 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	623b      	str	r3, [r7, #32]
}
 8008232:	bf00      	nop
 8008234:	bf00      	nop
 8008236:	e7fd      	b.n	8008234 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800823a:	2b00      	cmp	r3, #0
 800823c:	d10b      	bne.n	8008256 <xTaskCreateStatic+0x4a>
	__asm volatile
 800823e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008242:	f383 8811 	msr	BASEPRI, r3
 8008246:	f3bf 8f6f 	isb	sy
 800824a:	f3bf 8f4f 	dsb	sy
 800824e:	61fb      	str	r3, [r7, #28]
}
 8008250:	bf00      	nop
 8008252:	bf00      	nop
 8008254:	e7fd      	b.n	8008252 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008256:	23a0      	movs	r3, #160	@ 0xa0
 8008258:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	2ba0      	cmp	r3, #160	@ 0xa0
 800825e:	d00b      	beq.n	8008278 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008264:	f383 8811 	msr	BASEPRI, r3
 8008268:	f3bf 8f6f 	isb	sy
 800826c:	f3bf 8f4f 	dsb	sy
 8008270:	61bb      	str	r3, [r7, #24]
}
 8008272:	bf00      	nop
 8008274:	bf00      	nop
 8008276:	e7fd      	b.n	8008274 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008278:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800827a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800827c:	2b00      	cmp	r3, #0
 800827e:	d01e      	beq.n	80082be <xTaskCreateStatic+0xb2>
 8008280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008282:	2b00      	cmp	r3, #0
 8008284:	d01b      	beq.n	80082be <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008288:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800828e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008292:	2202      	movs	r2, #2
 8008294:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008298:	2300      	movs	r3, #0
 800829a:	9303      	str	r3, [sp, #12]
 800829c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829e:	9302      	str	r3, [sp, #8]
 80082a0:	f107 0314 	add.w	r3, r7, #20
 80082a4:	9301      	str	r3, [sp, #4]
 80082a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a8:	9300      	str	r3, [sp, #0]
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	68b9      	ldr	r1, [r7, #8]
 80082b0:	68f8      	ldr	r0, [r7, #12]
 80082b2:	f000 f851 	bl	8008358 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80082b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80082b8:	f000 f8ee 	bl	8008498 <prvAddNewTaskToReadyList>
 80082bc:	e001      	b.n	80082c2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80082be:	2300      	movs	r3, #0
 80082c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80082c2:	697b      	ldr	r3, [r7, #20]
	}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3728      	adds	r7, #40	@ 0x28
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b08c      	sub	sp, #48	@ 0x30
 80082d0:	af04      	add	r7, sp, #16
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	603b      	str	r3, [r7, #0]
 80082d8:	4613      	mov	r3, r2
 80082da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80082dc:	88fb      	ldrh	r3, [r7, #6]
 80082de:	009b      	lsls	r3, r3, #2
 80082e0:	4618      	mov	r0, r3
 80082e2:	f001 ffc3 	bl	800a26c <pvPortMalloc>
 80082e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00e      	beq.n	800830c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80082ee:	20a0      	movs	r0, #160	@ 0xa0
 80082f0:	f001 ffbc 	bl	800a26c <pvPortMalloc>
 80082f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80082f6:	69fb      	ldr	r3, [r7, #28]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d003      	beq.n	8008304 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80082fc:	69fb      	ldr	r3, [r7, #28]
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	631a      	str	r2, [r3, #48]	@ 0x30
 8008302:	e005      	b.n	8008310 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008304:	6978      	ldr	r0, [r7, #20]
 8008306:	f002 f87f 	bl	800a408 <vPortFree>
 800830a:	e001      	b.n	8008310 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800830c:	2300      	movs	r3, #0
 800830e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008310:	69fb      	ldr	r3, [r7, #28]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d017      	beq.n	8008346 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008316:	69fb      	ldr	r3, [r7, #28]
 8008318:	2200      	movs	r2, #0
 800831a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800831e:	88fa      	ldrh	r2, [r7, #6]
 8008320:	2300      	movs	r3, #0
 8008322:	9303      	str	r3, [sp, #12]
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	9302      	str	r3, [sp, #8]
 8008328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800832a:	9301      	str	r3, [sp, #4]
 800832c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	68b9      	ldr	r1, [r7, #8]
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	f000 f80f 	bl	8008358 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800833a:	69f8      	ldr	r0, [r7, #28]
 800833c:	f000 f8ac 	bl	8008498 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008340:	2301      	movs	r3, #1
 8008342:	61bb      	str	r3, [r7, #24]
 8008344:	e002      	b.n	800834c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008346:	f04f 33ff 	mov.w	r3, #4294967295
 800834a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800834c:	69bb      	ldr	r3, [r7, #24]
	}
 800834e:	4618      	mov	r0, r3
 8008350:	3720      	adds	r7, #32
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}
	...

08008358 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b088      	sub	sp, #32
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
 8008364:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008368:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008370:	3b01      	subs	r3, #1
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	4413      	add	r3, r2
 8008376:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008378:	69bb      	ldr	r3, [r7, #24]
 800837a:	f023 0307 	bic.w	r3, r3, #7
 800837e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008380:	69bb      	ldr	r3, [r7, #24]
 8008382:	f003 0307 	and.w	r3, r3, #7
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00b      	beq.n	80083a2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800838a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838e:	f383 8811 	msr	BASEPRI, r3
 8008392:	f3bf 8f6f 	isb	sy
 8008396:	f3bf 8f4f 	dsb	sy
 800839a:	617b      	str	r3, [r7, #20]
}
 800839c:	bf00      	nop
 800839e:	bf00      	nop
 80083a0:	e7fd      	b.n	800839e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80083a2:	68bb      	ldr	r3, [r7, #8]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d01f      	beq.n	80083e8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083a8:	2300      	movs	r3, #0
 80083aa:	61fb      	str	r3, [r7, #28]
 80083ac:	e012      	b.n	80083d4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80083ae:	68ba      	ldr	r2, [r7, #8]
 80083b0:	69fb      	ldr	r3, [r7, #28]
 80083b2:	4413      	add	r3, r2
 80083b4:	7819      	ldrb	r1, [r3, #0]
 80083b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	4413      	add	r3, r2
 80083bc:	3334      	adds	r3, #52	@ 0x34
 80083be:	460a      	mov	r2, r1
 80083c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80083c2:	68ba      	ldr	r2, [r7, #8]
 80083c4:	69fb      	ldr	r3, [r7, #28]
 80083c6:	4413      	add	r3, r2
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d006      	beq.n	80083dc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083ce:	69fb      	ldr	r3, [r7, #28]
 80083d0:	3301      	adds	r3, #1
 80083d2:	61fb      	str	r3, [r7, #28]
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	2b0f      	cmp	r3, #15
 80083d8:	d9e9      	bls.n	80083ae <prvInitialiseNewTask+0x56>
 80083da:	e000      	b.n	80083de <prvInitialiseNewTask+0x86>
			{
				break;
 80083dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80083de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80083e6:	e003      	b.n	80083f0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80083e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ea:	2200      	movs	r2, #0
 80083ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80083f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f2:	2b06      	cmp	r3, #6
 80083f4:	d901      	bls.n	80083fa <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80083f6:	2306      	movs	r3, #6
 80083f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80083fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008402:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008404:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008408:	2200      	movs	r2, #0
 800840a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800840c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840e:	3304      	adds	r3, #4
 8008410:	4618      	mov	r0, r3
 8008412:	f7fe fefb 	bl	800720c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008418:	3318      	adds	r3, #24
 800841a:	4618      	mov	r0, r3
 800841c:	f7fe fef6 	bl	800720c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008422:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008424:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008428:	f1c3 0207 	rsb	r2, r3, #7
 800842c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008434:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008438:	2200      	movs	r2, #0
 800843a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800843e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008440:	2200      	movs	r2, #0
 8008442:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008448:	334c      	adds	r3, #76	@ 0x4c
 800844a:	224c      	movs	r2, #76	@ 0x4c
 800844c:	2100      	movs	r1, #0
 800844e:	4618      	mov	r0, r3
 8008450:	f003 f885 	bl	800b55e <memset>
 8008454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008456:	4a0d      	ldr	r2, [pc, #52]	@ (800848c <prvInitialiseNewTask+0x134>)
 8008458:	651a      	str	r2, [r3, #80]	@ 0x50
 800845a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845c:	4a0c      	ldr	r2, [pc, #48]	@ (8008490 <prvInitialiseNewTask+0x138>)
 800845e:	655a      	str	r2, [r3, #84]	@ 0x54
 8008460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008462:	4a0c      	ldr	r2, [pc, #48]	@ (8008494 <prvInitialiseNewTask+0x13c>)
 8008464:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008466:	683a      	ldr	r2, [r7, #0]
 8008468:	68f9      	ldr	r1, [r7, #12]
 800846a:	69b8      	ldr	r0, [r7, #24]
 800846c:	f001 fcae 	bl	8009dcc <pxPortInitialiseStack>
 8008470:	4602      	mov	r2, r0
 8008472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008474:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008478:	2b00      	cmp	r3, #0
 800847a:	d002      	beq.n	8008482 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800847c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800847e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008482:	bf00      	nop
 8008484:	3720      	adds	r7, #32
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	20004a10 	.word	0x20004a10
 8008490:	20004a78 	.word	0x20004a78
 8008494:	20004ae0 	.word	0x20004ae0

08008498 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b082      	sub	sp, #8
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80084a0:	f001 fdc2 	bl	800a028 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80084a4:	4b2a      	ldr	r3, [pc, #168]	@ (8008550 <prvAddNewTaskToReadyList+0xb8>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	3301      	adds	r3, #1
 80084aa:	4a29      	ldr	r2, [pc, #164]	@ (8008550 <prvAddNewTaskToReadyList+0xb8>)
 80084ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80084ae:	4b29      	ldr	r3, [pc, #164]	@ (8008554 <prvAddNewTaskToReadyList+0xbc>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d109      	bne.n	80084ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80084b6:	4a27      	ldr	r2, [pc, #156]	@ (8008554 <prvAddNewTaskToReadyList+0xbc>)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80084bc:	4b24      	ldr	r3, [pc, #144]	@ (8008550 <prvAddNewTaskToReadyList+0xb8>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d110      	bne.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80084c4:	f000 fdbc 	bl	8009040 <prvInitialiseTaskLists>
 80084c8:	e00d      	b.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80084ca:	4b23      	ldr	r3, [pc, #140]	@ (8008558 <prvAddNewTaskToReadyList+0xc0>)
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d109      	bne.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80084d2:	4b20      	ldr	r3, [pc, #128]	@ (8008554 <prvAddNewTaskToReadyList+0xbc>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084dc:	429a      	cmp	r2, r3
 80084de:	d802      	bhi.n	80084e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80084e0:	4a1c      	ldr	r2, [pc, #112]	@ (8008554 <prvAddNewTaskToReadyList+0xbc>)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80084e6:	4b1d      	ldr	r3, [pc, #116]	@ (800855c <prvAddNewTaskToReadyList+0xc4>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3301      	adds	r3, #1
 80084ec:	4a1b      	ldr	r2, [pc, #108]	@ (800855c <prvAddNewTaskToReadyList+0xc4>)
 80084ee:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084f4:	2201      	movs	r2, #1
 80084f6:	409a      	lsls	r2, r3
 80084f8:	4b19      	ldr	r3, [pc, #100]	@ (8008560 <prvAddNewTaskToReadyList+0xc8>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	4a18      	ldr	r2, [pc, #96]	@ (8008560 <prvAddNewTaskToReadyList+0xc8>)
 8008500:	6013      	str	r3, [r2, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008506:	4613      	mov	r3, r2
 8008508:	009b      	lsls	r3, r3, #2
 800850a:	4413      	add	r3, r2
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	4a15      	ldr	r2, [pc, #84]	@ (8008564 <prvAddNewTaskToReadyList+0xcc>)
 8008510:	441a      	add	r2, r3
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	3304      	adds	r3, #4
 8008516:	4619      	mov	r1, r3
 8008518:	4610      	mov	r0, r2
 800851a:	f7fe fe84 	bl	8007226 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800851e:	f001 fdb5 	bl	800a08c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008522:	4b0d      	ldr	r3, [pc, #52]	@ (8008558 <prvAddNewTaskToReadyList+0xc0>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d00e      	beq.n	8008548 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800852a:	4b0a      	ldr	r3, [pc, #40]	@ (8008554 <prvAddNewTaskToReadyList+0xbc>)
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008534:	429a      	cmp	r2, r3
 8008536:	d207      	bcs.n	8008548 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008538:	4b0b      	ldr	r3, [pc, #44]	@ (8008568 <prvAddNewTaskToReadyList+0xd0>)
 800853a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800853e:	601a      	str	r2, [r3, #0]
 8008540:	f3bf 8f4f 	dsb	sy
 8008544:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008548:	bf00      	nop
 800854a:	3708      	adds	r7, #8
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}
 8008550:	20000cc0 	.word	0x20000cc0
 8008554:	20000bc0 	.word	0x20000bc0
 8008558:	20000ccc 	.word	0x20000ccc
 800855c:	20000cdc 	.word	0x20000cdc
 8008560:	20000cc8 	.word	0x20000cc8
 8008564:	20000bc4 	.word	0x20000bc4
 8008568:	e000ed04 	.word	0xe000ed04

0800856c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008574:	2300      	movs	r3, #0
 8008576:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d018      	beq.n	80085b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800857e:	4b14      	ldr	r3, [pc, #80]	@ (80085d0 <vTaskDelay+0x64>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d00b      	beq.n	800859e <vTaskDelay+0x32>
	__asm volatile
 8008586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800858a:	f383 8811 	msr	BASEPRI, r3
 800858e:	f3bf 8f6f 	isb	sy
 8008592:	f3bf 8f4f 	dsb	sy
 8008596:	60bb      	str	r3, [r7, #8]
}
 8008598:	bf00      	nop
 800859a:	bf00      	nop
 800859c:	e7fd      	b.n	800859a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800859e:	f000 fa21 	bl	80089e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80085a2:	2100      	movs	r1, #0
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f000 ffcf 	bl	8009548 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80085aa:	f000 fa29 	bl	8008a00 <xTaskResumeAll>
 80085ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d107      	bne.n	80085c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80085b6:	4b07      	ldr	r3, [pc, #28]	@ (80085d4 <vTaskDelay+0x68>)
 80085b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085bc:	601a      	str	r2, [r3, #0]
 80085be:	f3bf 8f4f 	dsb	sy
 80085c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80085c6:	bf00      	nop
 80085c8:	3710      	adds	r7, #16
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd80      	pop	{r7, pc}
 80085ce:	bf00      	nop
 80085d0:	20000ce8 	.word	0x20000ce8
 80085d4:	e000ed04 	.word	0xe000ed04

080085d8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80085e0:	f001 fd22 	bl	800a028 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d102      	bne.n	80085f0 <vTaskSuspend+0x18>
 80085ea:	4b3d      	ldr	r3, [pc, #244]	@ (80086e0 <vTaskSuspend+0x108>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	e000      	b.n	80085f2 <vTaskSuspend+0x1a>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	3304      	adds	r3, #4
 80085f8:	4618      	mov	r0, r3
 80085fa:	f7fe fe71 	bl	80072e0 <uxListRemove>
 80085fe:	4603      	mov	r3, r0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d115      	bne.n	8008630 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008608:	4936      	ldr	r1, [pc, #216]	@ (80086e4 <vTaskSuspend+0x10c>)
 800860a:	4613      	mov	r3, r2
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	4413      	add	r3, r2
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	440b      	add	r3, r1
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2b00      	cmp	r3, #0
 8008618:	d10a      	bne.n	8008630 <vTaskSuspend+0x58>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800861e:	2201      	movs	r2, #1
 8008620:	fa02 f303 	lsl.w	r3, r2, r3
 8008624:	43da      	mvns	r2, r3
 8008626:	4b30      	ldr	r3, [pc, #192]	@ (80086e8 <vTaskSuspend+0x110>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4013      	ands	r3, r2
 800862c:	4a2e      	ldr	r2, [pc, #184]	@ (80086e8 <vTaskSuspend+0x110>)
 800862e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008634:	2b00      	cmp	r3, #0
 8008636:	d004      	beq.n	8008642 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	3318      	adds	r3, #24
 800863c:	4618      	mov	r0, r3
 800863e:	f7fe fe4f 	bl	80072e0 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	3304      	adds	r3, #4
 8008646:	4619      	mov	r1, r3
 8008648:	4828      	ldr	r0, [pc, #160]	@ (80086ec <vTaskSuspend+0x114>)
 800864a:	f7fe fdec 	bl	8007226 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 8008654:	b2db      	uxtb	r3, r3
 8008656:	2b01      	cmp	r3, #1
 8008658:	d103      	bne.n	8008662 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8008662:	f001 fd13 	bl	800a08c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8008666:	4b22      	ldr	r3, [pc, #136]	@ (80086f0 <vTaskSuspend+0x118>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d005      	beq.n	800867a <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800866e:	f001 fcdb 	bl	800a028 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8008672:	f000 fd89 	bl	8009188 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8008676:	f001 fd09 	bl	800a08c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800867a:	4b19      	ldr	r3, [pc, #100]	@ (80086e0 <vTaskSuspend+0x108>)
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	429a      	cmp	r2, r3
 8008682:	d128      	bne.n	80086d6 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 8008684:	4b1a      	ldr	r3, [pc, #104]	@ (80086f0 <vTaskSuspend+0x118>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d018      	beq.n	80086be <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800868c:	4b19      	ldr	r3, [pc, #100]	@ (80086f4 <vTaskSuspend+0x11c>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d00b      	beq.n	80086ac <vTaskSuspend+0xd4>
	__asm volatile
 8008694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008698:	f383 8811 	msr	BASEPRI, r3
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	60bb      	str	r3, [r7, #8]
}
 80086a6:	bf00      	nop
 80086a8:	bf00      	nop
 80086aa:	e7fd      	b.n	80086a8 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 80086ac:	4b12      	ldr	r3, [pc, #72]	@ (80086f8 <vTaskSuspend+0x120>)
 80086ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086b2:	601a      	str	r2, [r3, #0]
 80086b4:	f3bf 8f4f 	dsb	sy
 80086b8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80086bc:	e00b      	b.n	80086d6 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 80086be:	4b0b      	ldr	r3, [pc, #44]	@ (80086ec <vTaskSuspend+0x114>)
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	4b0e      	ldr	r3, [pc, #56]	@ (80086fc <vTaskSuspend+0x124>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d103      	bne.n	80086d2 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 80086ca:	4b05      	ldr	r3, [pc, #20]	@ (80086e0 <vTaskSuspend+0x108>)
 80086cc:	2200      	movs	r2, #0
 80086ce:	601a      	str	r2, [r3, #0]
	}
 80086d0:	e001      	b.n	80086d6 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 80086d2:	f000 fafd 	bl	8008cd0 <vTaskSwitchContext>
	}
 80086d6:	bf00      	nop
 80086d8:	3710      	adds	r7, #16
 80086da:	46bd      	mov	sp, r7
 80086dc:	bd80      	pop	{r7, pc}
 80086de:	bf00      	nop
 80086e0:	20000bc0 	.word	0x20000bc0
 80086e4:	20000bc4 	.word	0x20000bc4
 80086e8:	20000cc8 	.word	0x20000cc8
 80086ec:	20000cac 	.word	0x20000cac
 80086f0:	20000ccc 	.word	0x20000ccc
 80086f4:	20000ce8 	.word	0x20000ce8
 80086f8:	e000ed04 	.word	0xe000ed04
 80086fc:	20000cc0 	.word	0x20000cc0

08008700 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8008700:	b480      	push	{r7}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8008708:	2300      	movs	r3, #0
 800870a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d10b      	bne.n	800872e <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8008716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800871a:	f383 8811 	msr	BASEPRI, r3
 800871e:	f3bf 8f6f 	isb	sy
 8008722:	f3bf 8f4f 	dsb	sy
 8008726:	60fb      	str	r3, [r7, #12]
}
 8008728:	bf00      	nop
 800872a:	bf00      	nop
 800872c:	e7fd      	b.n	800872a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	4a0a      	ldr	r2, [pc, #40]	@ (800875c <prvTaskIsTaskSuspended+0x5c>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d10a      	bne.n	800874e <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800873c:	4a08      	ldr	r2, [pc, #32]	@ (8008760 <prvTaskIsTaskSuspended+0x60>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d005      	beq.n	800874e <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008746:	2b00      	cmp	r3, #0
 8008748:	d101      	bne.n	800874e <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 800874a:	2301      	movs	r3, #1
 800874c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800874e:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8008750:	4618      	mov	r0, r3
 8008752:	371c      	adds	r7, #28
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr
 800875c:	20000cac 	.word	0x20000cac
 8008760:	20000c80 	.word	0x20000c80

08008764 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10b      	bne.n	800878e <vTaskResume+0x2a>
	__asm volatile
 8008776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800877a:	f383 8811 	msr	BASEPRI, r3
 800877e:	f3bf 8f6f 	isb	sy
 8008782:	f3bf 8f4f 	dsb	sy
 8008786:	60bb      	str	r3, [r7, #8]
}
 8008788:	bf00      	nop
 800878a:	bf00      	nop
 800878c:	e7fd      	b.n	800878a <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800878e:	4b20      	ldr	r3, [pc, #128]	@ (8008810 <vTaskResume+0xac>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	68fa      	ldr	r2, [r7, #12]
 8008794:	429a      	cmp	r2, r3
 8008796:	d037      	beq.n	8008808 <vTaskResume+0xa4>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d034      	beq.n	8008808 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800879e:	f001 fc43 	bl	800a028 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80087a2:	68f8      	ldr	r0, [r7, #12]
 80087a4:	f7ff ffac 	bl	8008700 <prvTaskIsTaskSuspended>
 80087a8:	4603      	mov	r3, r0
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d02a      	beq.n	8008804 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	3304      	adds	r3, #4
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7fe fd94 	bl	80072e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087bc:	2201      	movs	r2, #1
 80087be:	409a      	lsls	r2, r3
 80087c0:	4b14      	ldr	r3, [pc, #80]	@ (8008814 <vTaskResume+0xb0>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4313      	orrs	r3, r2
 80087c6:	4a13      	ldr	r2, [pc, #76]	@ (8008814 <vTaskResume+0xb0>)
 80087c8:	6013      	str	r3, [r2, #0]
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ce:	4613      	mov	r3, r2
 80087d0:	009b      	lsls	r3, r3, #2
 80087d2:	4413      	add	r3, r2
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	4a10      	ldr	r2, [pc, #64]	@ (8008818 <vTaskResume+0xb4>)
 80087d8:	441a      	add	r2, r3
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	3304      	adds	r3, #4
 80087de:	4619      	mov	r1, r3
 80087e0:	4610      	mov	r0, r2
 80087e2:	f7fe fd20 	bl	8007226 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087ea:	4b09      	ldr	r3, [pc, #36]	@ (8008810 <vTaskResume+0xac>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d307      	bcc.n	8008804 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80087f4:	4b09      	ldr	r3, [pc, #36]	@ (800881c <vTaskResume+0xb8>)
 80087f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087fa:	601a      	str	r2, [r3, #0]
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008804:	f001 fc42 	bl	800a08c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008808:	bf00      	nop
 800880a:	3710      	adds	r7, #16
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}
 8008810:	20000bc0 	.word	0x20000bc0
 8008814:	20000cc8 	.word	0x20000cc8
 8008818:	20000bc4 	.word	0x20000bc4
 800881c:	e000ed04 	.word	0xe000ed04

08008820 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8008820:	b580      	push	{r7, lr}
 8008822:	b08a      	sub	sp, #40	@ 0x28
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8008828:	2300      	movs	r3, #0
 800882a:	627b      	str	r3, [r7, #36]	@ 0x24
	TCB_t * const pxTCB = xTaskToResume;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d10b      	bne.n	800884e <xTaskResumeFromISR+0x2e>
	__asm volatile
 8008836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883a:	f383 8811 	msr	BASEPRI, r3
 800883e:	f3bf 8f6f 	isb	sy
 8008842:	f3bf 8f4f 	dsb	sy
 8008846:	61bb      	str	r3, [r7, #24]
}
 8008848:	bf00      	nop
 800884a:	bf00      	nop
 800884c:	e7fd      	b.n	800884a <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800884e:	f001 fccb 	bl	800a1e8 <vPortValidateInterruptPriority>
	__asm volatile
 8008852:	f3ef 8211 	mrs	r2, BASEPRI
 8008856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885a:	f383 8811 	msr	BASEPRI, r3
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	617a      	str	r2, [r7, #20]
 8008868:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800886a:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800886c:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800886e:	6a38      	ldr	r0, [r7, #32]
 8008870:	f7ff ff46 	bl	8008700 <prvTaskIsTaskSuspended>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d02f      	beq.n	80088da <xTaskResumeFromISR+0xba>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800887a:	4b1d      	ldr	r3, [pc, #116]	@ (80088f0 <xTaskResumeFromISR+0xd0>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d125      	bne.n	80088ce <xTaskResumeFromISR+0xae>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008882:	6a3b      	ldr	r3, [r7, #32]
 8008884:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008886:	4b1b      	ldr	r3, [pc, #108]	@ (80088f4 <xTaskResumeFromISR+0xd4>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800888c:	429a      	cmp	r2, r3
 800888e:	d301      	bcc.n	8008894 <xTaskResumeFromISR+0x74>
					{
						xYieldRequired = pdTRUE;
 8008890:	2301      	movs	r3, #1
 8008892:	627b      	str	r3, [r7, #36]	@ 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008894:	6a3b      	ldr	r3, [r7, #32]
 8008896:	3304      	adds	r3, #4
 8008898:	4618      	mov	r0, r3
 800889a:	f7fe fd21 	bl	80072e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800889e:	6a3b      	ldr	r3, [r7, #32]
 80088a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a2:	2201      	movs	r2, #1
 80088a4:	409a      	lsls	r2, r3
 80088a6:	4b14      	ldr	r3, [pc, #80]	@ (80088f8 <xTaskResumeFromISR+0xd8>)
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	4a12      	ldr	r2, [pc, #72]	@ (80088f8 <xTaskResumeFromISR+0xd8>)
 80088ae:	6013      	str	r3, [r2, #0]
 80088b0:	6a3b      	ldr	r3, [r7, #32]
 80088b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b4:	4613      	mov	r3, r2
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4413      	add	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	4a0f      	ldr	r2, [pc, #60]	@ (80088fc <xTaskResumeFromISR+0xdc>)
 80088be:	441a      	add	r2, r3
 80088c0:	6a3b      	ldr	r3, [r7, #32]
 80088c2:	3304      	adds	r3, #4
 80088c4:	4619      	mov	r1, r3
 80088c6:	4610      	mov	r0, r2
 80088c8:	f7fe fcad 	bl	8007226 <vListInsertEnd>
 80088cc:	e005      	b.n	80088da <xTaskResumeFromISR+0xba>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80088ce:	6a3b      	ldr	r3, [r7, #32]
 80088d0:	3318      	adds	r3, #24
 80088d2:	4619      	mov	r1, r3
 80088d4:	480a      	ldr	r0, [pc, #40]	@ (8008900 <xTaskResumeFromISR+0xe0>)
 80088d6:	f7fe fca6 	bl	8007226 <vListInsertEnd>
 80088da:	69fb      	ldr	r3, [r7, #28]
 80088dc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	f383 8811 	msr	BASEPRI, r3
}
 80088e4:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 80088e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3728      	adds	r7, #40	@ 0x28
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	20000ce8 	.word	0x20000ce8
 80088f4:	20000bc0 	.word	0x20000bc0
 80088f8:	20000cc8 	.word	0x20000cc8
 80088fc:	20000bc4 	.word	0x20000bc4
 8008900:	20000c80 	.word	0x20000c80

08008904 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b08a      	sub	sp, #40	@ 0x28
 8008908:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800890a:	2300      	movs	r3, #0
 800890c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800890e:	2300      	movs	r3, #0
 8008910:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008912:	463a      	mov	r2, r7
 8008914:	1d39      	adds	r1, r7, #4
 8008916:	f107 0308 	add.w	r3, r7, #8
 800891a:	4618      	mov	r0, r3
 800891c:	f7f8 fd3a 	bl	8001394 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008920:	6839      	ldr	r1, [r7, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	68ba      	ldr	r2, [r7, #8]
 8008926:	9202      	str	r2, [sp, #8]
 8008928:	9301      	str	r3, [sp, #4]
 800892a:	2300      	movs	r3, #0
 800892c:	9300      	str	r3, [sp, #0]
 800892e:	2300      	movs	r3, #0
 8008930:	460a      	mov	r2, r1
 8008932:	4924      	ldr	r1, [pc, #144]	@ (80089c4 <vTaskStartScheduler+0xc0>)
 8008934:	4824      	ldr	r0, [pc, #144]	@ (80089c8 <vTaskStartScheduler+0xc4>)
 8008936:	f7ff fc69 	bl	800820c <xTaskCreateStatic>
 800893a:	4603      	mov	r3, r0
 800893c:	4a23      	ldr	r2, [pc, #140]	@ (80089cc <vTaskStartScheduler+0xc8>)
 800893e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008940:	4b22      	ldr	r3, [pc, #136]	@ (80089cc <vTaskStartScheduler+0xc8>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d002      	beq.n	800894e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008948:	2301      	movs	r3, #1
 800894a:	617b      	str	r3, [r7, #20]
 800894c:	e001      	b.n	8008952 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800894e:	2300      	movs	r3, #0
 8008950:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008952:	697b      	ldr	r3, [r7, #20]
 8008954:	2b01      	cmp	r3, #1
 8008956:	d102      	bne.n	800895e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008958:	f000 fe5c 	bl	8009614 <xTimerCreateTimerTask>
 800895c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	2b01      	cmp	r3, #1
 8008962:	d11b      	bne.n	800899c <vTaskStartScheduler+0x98>
	__asm volatile
 8008964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008968:	f383 8811 	msr	BASEPRI, r3
 800896c:	f3bf 8f6f 	isb	sy
 8008970:	f3bf 8f4f 	dsb	sy
 8008974:	613b      	str	r3, [r7, #16]
}
 8008976:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008978:	4b15      	ldr	r3, [pc, #84]	@ (80089d0 <vTaskStartScheduler+0xcc>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	334c      	adds	r3, #76	@ 0x4c
 800897e:	4a15      	ldr	r2, [pc, #84]	@ (80089d4 <vTaskStartScheduler+0xd0>)
 8008980:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008982:	4b15      	ldr	r3, [pc, #84]	@ (80089d8 <vTaskStartScheduler+0xd4>)
 8008984:	f04f 32ff 	mov.w	r2, #4294967295
 8008988:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800898a:	4b14      	ldr	r3, [pc, #80]	@ (80089dc <vTaskStartScheduler+0xd8>)
 800898c:	2201      	movs	r2, #1
 800898e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008990:	4b13      	ldr	r3, [pc, #76]	@ (80089e0 <vTaskStartScheduler+0xdc>)
 8008992:	2200      	movs	r2, #0
 8008994:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008996:	f001 faa3 	bl	8009ee0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800899a:	e00f      	b.n	80089bc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a2:	d10b      	bne.n	80089bc <vTaskStartScheduler+0xb8>
	__asm volatile
 80089a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089a8:	f383 8811 	msr	BASEPRI, r3
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	f3bf 8f4f 	dsb	sy
 80089b4:	60fb      	str	r3, [r7, #12]
}
 80089b6:	bf00      	nop
 80089b8:	bf00      	nop
 80089ba:	e7fd      	b.n	80089b8 <vTaskStartScheduler+0xb4>
}
 80089bc:	bf00      	nop
 80089be:	3718      	adds	r7, #24
 80089c0:	46bd      	mov	sp, r7
 80089c2:	bd80      	pop	{r7, pc}
 80089c4:	0800f024 	.word	0x0800f024
 80089c8:	08009011 	.word	0x08009011
 80089cc:	20000ce4 	.word	0x20000ce4
 80089d0:	20000bc0 	.word	0x20000bc0
 80089d4:	20000030 	.word	0x20000030
 80089d8:	20000ce0 	.word	0x20000ce0
 80089dc:	20000ccc 	.word	0x20000ccc
 80089e0:	20000cc4 	.word	0x20000cc4

080089e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80089e4:	b480      	push	{r7}
 80089e6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80089e8:	4b04      	ldr	r3, [pc, #16]	@ (80089fc <vTaskSuspendAll+0x18>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	3301      	adds	r3, #1
 80089ee:	4a03      	ldr	r2, [pc, #12]	@ (80089fc <vTaskSuspendAll+0x18>)
 80089f0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80089f2:	bf00      	nop
 80089f4:	46bd      	mov	sp, r7
 80089f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fa:	4770      	bx	lr
 80089fc:	20000ce8 	.word	0x20000ce8

08008a00 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008a06:	2300      	movs	r3, #0
 8008a08:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008a0e:	4b42      	ldr	r3, [pc, #264]	@ (8008b18 <xTaskResumeAll+0x118>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d10b      	bne.n	8008a2e <xTaskResumeAll+0x2e>
	__asm volatile
 8008a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1a:	f383 8811 	msr	BASEPRI, r3
 8008a1e:	f3bf 8f6f 	isb	sy
 8008a22:	f3bf 8f4f 	dsb	sy
 8008a26:	603b      	str	r3, [r7, #0]
}
 8008a28:	bf00      	nop
 8008a2a:	bf00      	nop
 8008a2c:	e7fd      	b.n	8008a2a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008a2e:	f001 fafb 	bl	800a028 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008a32:	4b39      	ldr	r3, [pc, #228]	@ (8008b18 <xTaskResumeAll+0x118>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	3b01      	subs	r3, #1
 8008a38:	4a37      	ldr	r2, [pc, #220]	@ (8008b18 <xTaskResumeAll+0x118>)
 8008a3a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a3c:	4b36      	ldr	r3, [pc, #216]	@ (8008b18 <xTaskResumeAll+0x118>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d161      	bne.n	8008b08 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008a44:	4b35      	ldr	r3, [pc, #212]	@ (8008b1c <xTaskResumeAll+0x11c>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d05d      	beq.n	8008b08 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008a4c:	e02e      	b.n	8008aac <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a4e:	4b34      	ldr	r3, [pc, #208]	@ (8008b20 <xTaskResumeAll+0x120>)
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	3318      	adds	r3, #24
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f7fe fc40 	bl	80072e0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	3304      	adds	r3, #4
 8008a64:	4618      	mov	r0, r3
 8008a66:	f7fe fc3b 	bl	80072e0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a6e:	2201      	movs	r2, #1
 8008a70:	409a      	lsls	r2, r3
 8008a72:	4b2c      	ldr	r3, [pc, #176]	@ (8008b24 <xTaskResumeAll+0x124>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	4a2a      	ldr	r2, [pc, #168]	@ (8008b24 <xTaskResumeAll+0x124>)
 8008a7a:	6013      	str	r3, [r2, #0]
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a80:	4613      	mov	r3, r2
 8008a82:	009b      	lsls	r3, r3, #2
 8008a84:	4413      	add	r3, r2
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	4a27      	ldr	r2, [pc, #156]	@ (8008b28 <xTaskResumeAll+0x128>)
 8008a8a:	441a      	add	r2, r3
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	3304      	adds	r3, #4
 8008a90:	4619      	mov	r1, r3
 8008a92:	4610      	mov	r0, r2
 8008a94:	f7fe fbc7 	bl	8007226 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a9c:	4b23      	ldr	r3, [pc, #140]	@ (8008b2c <xTaskResumeAll+0x12c>)
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d302      	bcc.n	8008aac <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008aa6:	4b22      	ldr	r3, [pc, #136]	@ (8008b30 <xTaskResumeAll+0x130>)
 8008aa8:	2201      	movs	r2, #1
 8008aaa:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008aac:	4b1c      	ldr	r3, [pc, #112]	@ (8008b20 <xTaskResumeAll+0x120>)
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d1cc      	bne.n	8008a4e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008aba:	f000 fb65 	bl	8009188 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008abe:	4b1d      	ldr	r3, [pc, #116]	@ (8008b34 <xTaskResumeAll+0x134>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d010      	beq.n	8008aec <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008aca:	f000 f847 	bl	8008b5c <xTaskIncrementTick>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d002      	beq.n	8008ada <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008ad4:	4b16      	ldr	r3, [pc, #88]	@ (8008b30 <xTaskResumeAll+0x130>)
 8008ad6:	2201      	movs	r2, #1
 8008ad8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	3b01      	subs	r3, #1
 8008ade:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1f1      	bne.n	8008aca <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008ae6:	4b13      	ldr	r3, [pc, #76]	@ (8008b34 <xTaskResumeAll+0x134>)
 8008ae8:	2200      	movs	r2, #0
 8008aea:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008aec:	4b10      	ldr	r3, [pc, #64]	@ (8008b30 <xTaskResumeAll+0x130>)
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d009      	beq.n	8008b08 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008af4:	2301      	movs	r3, #1
 8008af6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008af8:	4b0f      	ldr	r3, [pc, #60]	@ (8008b38 <xTaskResumeAll+0x138>)
 8008afa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008afe:	601a      	str	r2, [r3, #0]
 8008b00:	f3bf 8f4f 	dsb	sy
 8008b04:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008b08:	f001 fac0 	bl	800a08c <vPortExitCritical>

	return xAlreadyYielded;
 8008b0c:	68bb      	ldr	r3, [r7, #8]
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3710      	adds	r7, #16
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20000ce8 	.word	0x20000ce8
 8008b1c:	20000cc0 	.word	0x20000cc0
 8008b20:	20000c80 	.word	0x20000c80
 8008b24:	20000cc8 	.word	0x20000cc8
 8008b28:	20000bc4 	.word	0x20000bc4
 8008b2c:	20000bc0 	.word	0x20000bc0
 8008b30:	20000cd4 	.word	0x20000cd4
 8008b34:	20000cd0 	.word	0x20000cd0
 8008b38:	e000ed04 	.word	0xe000ed04

08008b3c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008b42:	4b05      	ldr	r3, [pc, #20]	@ (8008b58 <xTaskGetTickCount+0x1c>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008b48:	687b      	ldr	r3, [r7, #4]
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	370c      	adds	r7, #12
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	20000cc4 	.word	0x20000cc4

08008b5c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b086      	sub	sp, #24
 8008b60:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008b62:	2300      	movs	r3, #0
 8008b64:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b66:	4b4f      	ldr	r3, [pc, #316]	@ (8008ca4 <xTaskIncrementTick+0x148>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	f040 808f 	bne.w	8008c8e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008b70:	4b4d      	ldr	r3, [pc, #308]	@ (8008ca8 <xTaskIncrementTick+0x14c>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3301      	adds	r3, #1
 8008b76:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008b78:	4a4b      	ldr	r2, [pc, #300]	@ (8008ca8 <xTaskIncrementTick+0x14c>)
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d121      	bne.n	8008bc8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008b84:	4b49      	ldr	r3, [pc, #292]	@ (8008cac <xTaskIncrementTick+0x150>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d00b      	beq.n	8008ba6 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b92:	f383 8811 	msr	BASEPRI, r3
 8008b96:	f3bf 8f6f 	isb	sy
 8008b9a:	f3bf 8f4f 	dsb	sy
 8008b9e:	603b      	str	r3, [r7, #0]
}
 8008ba0:	bf00      	nop
 8008ba2:	bf00      	nop
 8008ba4:	e7fd      	b.n	8008ba2 <xTaskIncrementTick+0x46>
 8008ba6:	4b41      	ldr	r3, [pc, #260]	@ (8008cac <xTaskIncrementTick+0x150>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	60fb      	str	r3, [r7, #12]
 8008bac:	4b40      	ldr	r3, [pc, #256]	@ (8008cb0 <xTaskIncrementTick+0x154>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a3e      	ldr	r2, [pc, #248]	@ (8008cac <xTaskIncrementTick+0x150>)
 8008bb2:	6013      	str	r3, [r2, #0]
 8008bb4:	4a3e      	ldr	r2, [pc, #248]	@ (8008cb0 <xTaskIncrementTick+0x154>)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	6013      	str	r3, [r2, #0]
 8008bba:	4b3e      	ldr	r3, [pc, #248]	@ (8008cb4 <xTaskIncrementTick+0x158>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	3301      	adds	r3, #1
 8008bc0:	4a3c      	ldr	r2, [pc, #240]	@ (8008cb4 <xTaskIncrementTick+0x158>)
 8008bc2:	6013      	str	r3, [r2, #0]
 8008bc4:	f000 fae0 	bl	8009188 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008bc8:	4b3b      	ldr	r3, [pc, #236]	@ (8008cb8 <xTaskIncrementTick+0x15c>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	693a      	ldr	r2, [r7, #16]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d348      	bcc.n	8008c64 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bd2:	4b36      	ldr	r3, [pc, #216]	@ (8008cac <xTaskIncrementTick+0x150>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d104      	bne.n	8008be6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bdc:	4b36      	ldr	r3, [pc, #216]	@ (8008cb8 <xTaskIncrementTick+0x15c>)
 8008bde:	f04f 32ff 	mov.w	r2, #4294967295
 8008be2:	601a      	str	r2, [r3, #0]
					break;
 8008be4:	e03e      	b.n	8008c64 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008be6:	4b31      	ldr	r3, [pc, #196]	@ (8008cac <xTaskIncrementTick+0x150>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	68db      	ldr	r3, [r3, #12]
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008bf6:	693a      	ldr	r2, [r7, #16]
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	429a      	cmp	r2, r3
 8008bfc:	d203      	bcs.n	8008c06 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008bfe:	4a2e      	ldr	r2, [pc, #184]	@ (8008cb8 <xTaskIncrementTick+0x15c>)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008c04:	e02e      	b.n	8008c64 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c06:	68bb      	ldr	r3, [r7, #8]
 8008c08:	3304      	adds	r3, #4
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7fe fb68 	bl	80072e0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d004      	beq.n	8008c22 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	3318      	adds	r3, #24
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	f7fe fb5f 	bl	80072e0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008c22:	68bb      	ldr	r3, [r7, #8]
 8008c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c26:	2201      	movs	r2, #1
 8008c28:	409a      	lsls	r2, r3
 8008c2a:	4b24      	ldr	r3, [pc, #144]	@ (8008cbc <xTaskIncrementTick+0x160>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	4a22      	ldr	r2, [pc, #136]	@ (8008cbc <xTaskIncrementTick+0x160>)
 8008c32:	6013      	str	r3, [r2, #0]
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c38:	4613      	mov	r3, r2
 8008c3a:	009b      	lsls	r3, r3, #2
 8008c3c:	4413      	add	r3, r2
 8008c3e:	009b      	lsls	r3, r3, #2
 8008c40:	4a1f      	ldr	r2, [pc, #124]	@ (8008cc0 <xTaskIncrementTick+0x164>)
 8008c42:	441a      	add	r2, r3
 8008c44:	68bb      	ldr	r3, [r7, #8]
 8008c46:	3304      	adds	r3, #4
 8008c48:	4619      	mov	r1, r3
 8008c4a:	4610      	mov	r0, r2
 8008c4c:	f7fe faeb 	bl	8007226 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c54:	4b1b      	ldr	r3, [pc, #108]	@ (8008cc4 <xTaskIncrementTick+0x168>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d3b9      	bcc.n	8008bd2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008c62:	e7b6      	b.n	8008bd2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008c64:	4b17      	ldr	r3, [pc, #92]	@ (8008cc4 <xTaskIncrementTick+0x168>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c6a:	4915      	ldr	r1, [pc, #84]	@ (8008cc0 <xTaskIncrementTick+0x164>)
 8008c6c:	4613      	mov	r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	4413      	add	r3, r2
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	440b      	add	r3, r1
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d901      	bls.n	8008c80 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008c80:	4b11      	ldr	r3, [pc, #68]	@ (8008cc8 <xTaskIncrementTick+0x16c>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d007      	beq.n	8008c98 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	617b      	str	r3, [r7, #20]
 8008c8c:	e004      	b.n	8008c98 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008c8e:	4b0f      	ldr	r3, [pc, #60]	@ (8008ccc <xTaskIncrementTick+0x170>)
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3301      	adds	r3, #1
 8008c94:	4a0d      	ldr	r2, [pc, #52]	@ (8008ccc <xTaskIncrementTick+0x170>)
 8008c96:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008c98:	697b      	ldr	r3, [r7, #20]
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3718      	adds	r7, #24
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}
 8008ca2:	bf00      	nop
 8008ca4:	20000ce8 	.word	0x20000ce8
 8008ca8:	20000cc4 	.word	0x20000cc4
 8008cac:	20000c78 	.word	0x20000c78
 8008cb0:	20000c7c 	.word	0x20000c7c
 8008cb4:	20000cd8 	.word	0x20000cd8
 8008cb8:	20000ce0 	.word	0x20000ce0
 8008cbc:	20000cc8 	.word	0x20000cc8
 8008cc0:	20000bc4 	.word	0x20000bc4
 8008cc4:	20000bc0 	.word	0x20000bc0
 8008cc8:	20000cd4 	.word	0x20000cd4
 8008ccc:	20000cd0 	.word	0x20000cd0

08008cd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b087      	sub	sp, #28
 8008cd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008cd6:	4b2a      	ldr	r3, [pc, #168]	@ (8008d80 <vTaskSwitchContext+0xb0>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d003      	beq.n	8008ce6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008cde:	4b29      	ldr	r3, [pc, #164]	@ (8008d84 <vTaskSwitchContext+0xb4>)
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008ce4:	e045      	b.n	8008d72 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008ce6:	4b27      	ldr	r3, [pc, #156]	@ (8008d84 <vTaskSwitchContext+0xb4>)
 8008ce8:	2200      	movs	r2, #0
 8008cea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cec:	4b26      	ldr	r3, [pc, #152]	@ (8008d88 <vTaskSwitchContext+0xb8>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	fab3 f383 	clz	r3, r3
 8008cf8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008cfa:	7afb      	ldrb	r3, [r7, #11]
 8008cfc:	f1c3 031f 	rsb	r3, r3, #31
 8008d00:	617b      	str	r3, [r7, #20]
 8008d02:	4922      	ldr	r1, [pc, #136]	@ (8008d8c <vTaskSwitchContext+0xbc>)
 8008d04:	697a      	ldr	r2, [r7, #20]
 8008d06:	4613      	mov	r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	4413      	add	r3, r2
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	440b      	add	r3, r1
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d10b      	bne.n	8008d2e <vTaskSwitchContext+0x5e>
	__asm volatile
 8008d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d1a:	f383 8811 	msr	BASEPRI, r3
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f3bf 8f4f 	dsb	sy
 8008d26:	607b      	str	r3, [r7, #4]
}
 8008d28:	bf00      	nop
 8008d2a:	bf00      	nop
 8008d2c:	e7fd      	b.n	8008d2a <vTaskSwitchContext+0x5a>
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	4613      	mov	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	4413      	add	r3, r2
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	4a14      	ldr	r2, [pc, #80]	@ (8008d8c <vTaskSwitchContext+0xbc>)
 8008d3a:	4413      	add	r3, r2
 8008d3c:	613b      	str	r3, [r7, #16]
 8008d3e:	693b      	ldr	r3, [r7, #16]
 8008d40:	685b      	ldr	r3, [r3, #4]
 8008d42:	685a      	ldr	r2, [r3, #4]
 8008d44:	693b      	ldr	r3, [r7, #16]
 8008d46:	605a      	str	r2, [r3, #4]
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	685a      	ldr	r2, [r3, #4]
 8008d4c:	693b      	ldr	r3, [r7, #16]
 8008d4e:	3308      	adds	r3, #8
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d104      	bne.n	8008d5e <vTaskSwitchContext+0x8e>
 8008d54:	693b      	ldr	r3, [r7, #16]
 8008d56:	685b      	ldr	r3, [r3, #4]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	605a      	str	r2, [r3, #4]
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	68db      	ldr	r3, [r3, #12]
 8008d64:	4a0a      	ldr	r2, [pc, #40]	@ (8008d90 <vTaskSwitchContext+0xc0>)
 8008d66:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008d68:	4b09      	ldr	r3, [pc, #36]	@ (8008d90 <vTaskSwitchContext+0xc0>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	334c      	adds	r3, #76	@ 0x4c
 8008d6e:	4a09      	ldr	r2, [pc, #36]	@ (8008d94 <vTaskSwitchContext+0xc4>)
 8008d70:	6013      	str	r3, [r2, #0]
}
 8008d72:	bf00      	nop
 8008d74:	371c      	adds	r7, #28
 8008d76:	46bd      	mov	sp, r7
 8008d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7c:	4770      	bx	lr
 8008d7e:	bf00      	nop
 8008d80:	20000ce8 	.word	0x20000ce8
 8008d84:	20000cd4 	.word	0x20000cd4
 8008d88:	20000cc8 	.word	0x20000cc8
 8008d8c:	20000bc4 	.word	0x20000bc4
 8008d90:	20000bc0 	.word	0x20000bc0
 8008d94:	20000030 	.word	0x20000030

08008d98 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b084      	sub	sp, #16
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
 8008da0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10b      	bne.n	8008dc0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	60fb      	str	r3, [r7, #12]
}
 8008dba:	bf00      	nop
 8008dbc:	bf00      	nop
 8008dbe:	e7fd      	b.n	8008dbc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008dc0:	4b07      	ldr	r3, [pc, #28]	@ (8008de0 <vTaskPlaceOnEventList+0x48>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	3318      	adds	r3, #24
 8008dc6:	4619      	mov	r1, r3
 8008dc8:	6878      	ldr	r0, [r7, #4]
 8008dca:	f7fe fa50 	bl	800726e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008dce:	2101      	movs	r1, #1
 8008dd0:	6838      	ldr	r0, [r7, #0]
 8008dd2:	f000 fbb9 	bl	8009548 <prvAddCurrentTaskToDelayedList>
}
 8008dd6:	bf00      	nop
 8008dd8:	3710      	adds	r7, #16
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
 8008dde:	bf00      	nop
 8008de0:	20000bc0 	.word	0x20000bc0

08008de4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b086      	sub	sp, #24
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	60f8      	str	r0, [r7, #12]
 8008dec:	60b9      	str	r1, [r7, #8]
 8008dee:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d10b      	bne.n	8008e0e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfa:	f383 8811 	msr	BASEPRI, r3
 8008dfe:	f3bf 8f6f 	isb	sy
 8008e02:	f3bf 8f4f 	dsb	sy
 8008e06:	617b      	str	r3, [r7, #20]
}
 8008e08:	bf00      	nop
 8008e0a:	bf00      	nop
 8008e0c:	e7fd      	b.n	8008e0a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8008e38 <vTaskPlaceOnEventListRestricted+0x54>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	3318      	adds	r3, #24
 8008e14:	4619      	mov	r1, r3
 8008e16:	68f8      	ldr	r0, [r7, #12]
 8008e18:	f7fe fa05 	bl	8007226 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d002      	beq.n	8008e28 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008e22:	f04f 33ff 	mov.w	r3, #4294967295
 8008e26:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008e28:	6879      	ldr	r1, [r7, #4]
 8008e2a:	68b8      	ldr	r0, [r7, #8]
 8008e2c:	f000 fb8c 	bl	8009548 <prvAddCurrentTaskToDelayedList>
	}
 8008e30:	bf00      	nop
 8008e32:	3718      	adds	r7, #24
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}
 8008e38:	20000bc0 	.word	0x20000bc0

08008e3c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b086      	sub	sp, #24
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	68db      	ldr	r3, [r3, #12]
 8008e4a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d10b      	bne.n	8008e6a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e56:	f383 8811 	msr	BASEPRI, r3
 8008e5a:	f3bf 8f6f 	isb	sy
 8008e5e:	f3bf 8f4f 	dsb	sy
 8008e62:	60fb      	str	r3, [r7, #12]
}
 8008e64:	bf00      	nop
 8008e66:	bf00      	nop
 8008e68:	e7fd      	b.n	8008e66 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	3318      	adds	r3, #24
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f7fe fa36 	bl	80072e0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008e74:	4b1d      	ldr	r3, [pc, #116]	@ (8008eec <xTaskRemoveFromEventList+0xb0>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d11c      	bne.n	8008eb6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008e7c:	693b      	ldr	r3, [r7, #16]
 8008e7e:	3304      	adds	r3, #4
 8008e80:	4618      	mov	r0, r3
 8008e82:	f7fe fa2d 	bl	80072e0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	409a      	lsls	r2, r3
 8008e8e:	4b18      	ldr	r3, [pc, #96]	@ (8008ef0 <xTaskRemoveFromEventList+0xb4>)
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	4a16      	ldr	r2, [pc, #88]	@ (8008ef0 <xTaskRemoveFromEventList+0xb4>)
 8008e96:	6013      	str	r3, [r2, #0]
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e9c:	4613      	mov	r3, r2
 8008e9e:	009b      	lsls	r3, r3, #2
 8008ea0:	4413      	add	r3, r2
 8008ea2:	009b      	lsls	r3, r3, #2
 8008ea4:	4a13      	ldr	r2, [pc, #76]	@ (8008ef4 <xTaskRemoveFromEventList+0xb8>)
 8008ea6:	441a      	add	r2, r3
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	3304      	adds	r3, #4
 8008eac:	4619      	mov	r1, r3
 8008eae:	4610      	mov	r0, r2
 8008eb0:	f7fe f9b9 	bl	8007226 <vListInsertEnd>
 8008eb4:	e005      	b.n	8008ec2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	3318      	adds	r3, #24
 8008eba:	4619      	mov	r1, r3
 8008ebc:	480e      	ldr	r0, [pc, #56]	@ (8008ef8 <xTaskRemoveFromEventList+0xbc>)
 8008ebe:	f7fe f9b2 	bl	8007226 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8008efc <xTaskRemoveFromEventList+0xc0>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d905      	bls.n	8008edc <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8008f00 <xTaskRemoveFromEventList+0xc4>)
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	601a      	str	r2, [r3, #0]
 8008eda:	e001      	b.n	8008ee0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008edc:	2300      	movs	r3, #0
 8008ede:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008ee0:	697b      	ldr	r3, [r7, #20]
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3718      	adds	r7, #24
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	20000ce8 	.word	0x20000ce8
 8008ef0:	20000cc8 	.word	0x20000cc8
 8008ef4:	20000bc4 	.word	0x20000bc4
 8008ef8:	20000c80 	.word	0x20000c80
 8008efc:	20000bc0 	.word	0x20000bc0
 8008f00:	20000cd4 	.word	0x20000cd4

08008f04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008f04:	b480      	push	{r7}
 8008f06:	b083      	sub	sp, #12
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008f0c:	4b06      	ldr	r3, [pc, #24]	@ (8008f28 <vTaskInternalSetTimeOutState+0x24>)
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008f14:	4b05      	ldr	r3, [pc, #20]	@ (8008f2c <vTaskInternalSetTimeOutState+0x28>)
 8008f16:	681a      	ldr	r2, [r3, #0]
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	605a      	str	r2, [r3, #4]
}
 8008f1c:	bf00      	nop
 8008f1e:	370c      	adds	r7, #12
 8008f20:	46bd      	mov	sp, r7
 8008f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f26:	4770      	bx	lr
 8008f28:	20000cd8 	.word	0x20000cd8
 8008f2c:	20000cc4 	.word	0x20000cc4

08008f30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b088      	sub	sp, #32
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d10b      	bne.n	8008f58 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f44:	f383 8811 	msr	BASEPRI, r3
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	f3bf 8f4f 	dsb	sy
 8008f50:	613b      	str	r3, [r7, #16]
}
 8008f52:	bf00      	nop
 8008f54:	bf00      	nop
 8008f56:	e7fd      	b.n	8008f54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10b      	bne.n	8008f76 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	60fb      	str	r3, [r7, #12]
}
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	e7fd      	b.n	8008f72 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008f76:	f001 f857 	bl	800a028 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8008ff0 <xTaskCheckForTimeOut+0xc0>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	69ba      	ldr	r2, [r7, #24]
 8008f86:	1ad3      	subs	r3, r2, r3
 8008f88:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f92:	d102      	bne.n	8008f9a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008f94:	2300      	movs	r3, #0
 8008f96:	61fb      	str	r3, [r7, #28]
 8008f98:	e023      	b.n	8008fe2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681a      	ldr	r2, [r3, #0]
 8008f9e:	4b15      	ldr	r3, [pc, #84]	@ (8008ff4 <xTaskCheckForTimeOut+0xc4>)
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	429a      	cmp	r2, r3
 8008fa4:	d007      	beq.n	8008fb6 <xTaskCheckForTimeOut+0x86>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	69ba      	ldr	r2, [r7, #24]
 8008fac:	429a      	cmp	r2, r3
 8008fae:	d302      	bcc.n	8008fb6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	61fb      	str	r3, [r7, #28]
 8008fb4:	e015      	b.n	8008fe2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	697a      	ldr	r2, [r7, #20]
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d20b      	bcs.n	8008fd8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	697b      	ldr	r3, [r7, #20]
 8008fc6:	1ad2      	subs	r2, r2, r3
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f7ff ff99 	bl	8008f04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	61fb      	str	r3, [r7, #28]
 8008fd6:	e004      	b.n	8008fe2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008fe2:	f001 f853 	bl	800a08c <vPortExitCritical>

	return xReturn;
 8008fe6:	69fb      	ldr	r3, [r7, #28]
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	3720      	adds	r7, #32
 8008fec:	46bd      	mov	sp, r7
 8008fee:	bd80      	pop	{r7, pc}
 8008ff0:	20000cc4 	.word	0x20000cc4
 8008ff4:	20000cd8 	.word	0x20000cd8

08008ff8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008ff8:	b480      	push	{r7}
 8008ffa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008ffc:	4b03      	ldr	r3, [pc, #12]	@ (800900c <vTaskMissedYield+0x14>)
 8008ffe:	2201      	movs	r2, #1
 8009000:	601a      	str	r2, [r3, #0]
}
 8009002:	bf00      	nop
 8009004:	46bd      	mov	sp, r7
 8009006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900a:	4770      	bx	lr
 800900c:	20000cd4 	.word	0x20000cd4

08009010 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b082      	sub	sp, #8
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009018:	f000 f852 	bl	80090c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800901c:	4b06      	ldr	r3, [pc, #24]	@ (8009038 <prvIdleTask+0x28>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	2b01      	cmp	r3, #1
 8009022:	d9f9      	bls.n	8009018 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009024:	4b05      	ldr	r3, [pc, #20]	@ (800903c <prvIdleTask+0x2c>)
 8009026:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800902a:	601a      	str	r2, [r3, #0]
 800902c:	f3bf 8f4f 	dsb	sy
 8009030:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009034:	e7f0      	b.n	8009018 <prvIdleTask+0x8>
 8009036:	bf00      	nop
 8009038:	20000bc4 	.word	0x20000bc4
 800903c:	e000ed04 	.word	0xe000ed04

08009040 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009046:	2300      	movs	r3, #0
 8009048:	607b      	str	r3, [r7, #4]
 800904a:	e00c      	b.n	8009066 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	4613      	mov	r3, r2
 8009050:	009b      	lsls	r3, r3, #2
 8009052:	4413      	add	r3, r2
 8009054:	009b      	lsls	r3, r3, #2
 8009056:	4a12      	ldr	r2, [pc, #72]	@ (80090a0 <prvInitialiseTaskLists+0x60>)
 8009058:	4413      	add	r3, r2
 800905a:	4618      	mov	r0, r3
 800905c:	f7fe f8b6 	bl	80071cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	3301      	adds	r3, #1
 8009064:	607b      	str	r3, [r7, #4]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2b06      	cmp	r3, #6
 800906a:	d9ef      	bls.n	800904c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800906c:	480d      	ldr	r0, [pc, #52]	@ (80090a4 <prvInitialiseTaskLists+0x64>)
 800906e:	f7fe f8ad 	bl	80071cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009072:	480d      	ldr	r0, [pc, #52]	@ (80090a8 <prvInitialiseTaskLists+0x68>)
 8009074:	f7fe f8aa 	bl	80071cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009078:	480c      	ldr	r0, [pc, #48]	@ (80090ac <prvInitialiseTaskLists+0x6c>)
 800907a:	f7fe f8a7 	bl	80071cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800907e:	480c      	ldr	r0, [pc, #48]	@ (80090b0 <prvInitialiseTaskLists+0x70>)
 8009080:	f7fe f8a4 	bl	80071cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009084:	480b      	ldr	r0, [pc, #44]	@ (80090b4 <prvInitialiseTaskLists+0x74>)
 8009086:	f7fe f8a1 	bl	80071cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800908a:	4b0b      	ldr	r3, [pc, #44]	@ (80090b8 <prvInitialiseTaskLists+0x78>)
 800908c:	4a05      	ldr	r2, [pc, #20]	@ (80090a4 <prvInitialiseTaskLists+0x64>)
 800908e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009090:	4b0a      	ldr	r3, [pc, #40]	@ (80090bc <prvInitialiseTaskLists+0x7c>)
 8009092:	4a05      	ldr	r2, [pc, #20]	@ (80090a8 <prvInitialiseTaskLists+0x68>)
 8009094:	601a      	str	r2, [r3, #0]
}
 8009096:	bf00      	nop
 8009098:	3708      	adds	r7, #8
 800909a:	46bd      	mov	sp, r7
 800909c:	bd80      	pop	{r7, pc}
 800909e:	bf00      	nop
 80090a0:	20000bc4 	.word	0x20000bc4
 80090a4:	20000c50 	.word	0x20000c50
 80090a8:	20000c64 	.word	0x20000c64
 80090ac:	20000c80 	.word	0x20000c80
 80090b0:	20000c94 	.word	0x20000c94
 80090b4:	20000cac 	.word	0x20000cac
 80090b8:	20000c78 	.word	0x20000c78
 80090bc:	20000c7c 	.word	0x20000c7c

080090c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b082      	sub	sp, #8
 80090c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80090c6:	e019      	b.n	80090fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80090c8:	f000 ffae 	bl	800a028 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090cc:	4b10      	ldr	r3, [pc, #64]	@ (8009110 <prvCheckTasksWaitingTermination+0x50>)
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	3304      	adds	r3, #4
 80090d8:	4618      	mov	r0, r3
 80090da:	f7fe f901 	bl	80072e0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80090de:	4b0d      	ldr	r3, [pc, #52]	@ (8009114 <prvCheckTasksWaitingTermination+0x54>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	3b01      	subs	r3, #1
 80090e4:	4a0b      	ldr	r2, [pc, #44]	@ (8009114 <prvCheckTasksWaitingTermination+0x54>)
 80090e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80090e8:	4b0b      	ldr	r3, [pc, #44]	@ (8009118 <prvCheckTasksWaitingTermination+0x58>)
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	3b01      	subs	r3, #1
 80090ee:	4a0a      	ldr	r2, [pc, #40]	@ (8009118 <prvCheckTasksWaitingTermination+0x58>)
 80090f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80090f2:	f000 ffcb 	bl	800a08c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f810 	bl	800911c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80090fc:	4b06      	ldr	r3, [pc, #24]	@ (8009118 <prvCheckTasksWaitingTermination+0x58>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1e1      	bne.n	80090c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop
 8009108:	3708      	adds	r7, #8
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}
 800910e:	bf00      	nop
 8009110:	20000c94 	.word	0x20000c94
 8009114:	20000cc0 	.word	0x20000cc0
 8009118:	20000ca8 	.word	0x20000ca8

0800911c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	334c      	adds	r3, #76	@ 0x4c
 8009128:	4618      	mov	r0, r3
 800912a:	f002 fa35 	bl	800b598 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009134:	2b00      	cmp	r3, #0
 8009136:	d108      	bne.n	800914a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800913c:	4618      	mov	r0, r3
 800913e:	f001 f963 	bl	800a408 <vPortFree>
				vPortFree( pxTCB );
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f001 f960 	bl	800a408 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009148:	e019      	b.n	800917e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009150:	2b01      	cmp	r3, #1
 8009152:	d103      	bne.n	800915c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f001 f957 	bl	800a408 <vPortFree>
	}
 800915a:	e010      	b.n	800917e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009162:	2b02      	cmp	r3, #2
 8009164:	d00b      	beq.n	800917e <prvDeleteTCB+0x62>
	__asm volatile
 8009166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800916a:	f383 8811 	msr	BASEPRI, r3
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	f3bf 8f4f 	dsb	sy
 8009176:	60fb      	str	r3, [r7, #12]
}
 8009178:	bf00      	nop
 800917a:	bf00      	nop
 800917c:	e7fd      	b.n	800917a <prvDeleteTCB+0x5e>
	}
 800917e:	bf00      	nop
 8009180:	3710      	adds	r7, #16
 8009182:	46bd      	mov	sp, r7
 8009184:	bd80      	pop	{r7, pc}
	...

08009188 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009188:	b480      	push	{r7}
 800918a:	b083      	sub	sp, #12
 800918c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800918e:	4b0c      	ldr	r3, [pc, #48]	@ (80091c0 <prvResetNextTaskUnblockTime+0x38>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d104      	bne.n	80091a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009198:	4b0a      	ldr	r3, [pc, #40]	@ (80091c4 <prvResetNextTaskUnblockTime+0x3c>)
 800919a:	f04f 32ff 	mov.w	r2, #4294967295
 800919e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80091a0:	e008      	b.n	80091b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091a2:	4b07      	ldr	r3, [pc, #28]	@ (80091c0 <prvResetNextTaskUnblockTime+0x38>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	68db      	ldr	r3, [r3, #12]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	4a04      	ldr	r2, [pc, #16]	@ (80091c4 <prvResetNextTaskUnblockTime+0x3c>)
 80091b2:	6013      	str	r3, [r2, #0]
}
 80091b4:	bf00      	nop
 80091b6:	370c      	adds	r7, #12
 80091b8:	46bd      	mov	sp, r7
 80091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091be:	4770      	bx	lr
 80091c0:	20000c78 	.word	0x20000c78
 80091c4:	20000ce0 	.word	0x20000ce0

080091c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80091ce:	4b0b      	ldr	r3, [pc, #44]	@ (80091fc <xTaskGetSchedulerState+0x34>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d102      	bne.n	80091dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80091d6:	2301      	movs	r3, #1
 80091d8:	607b      	str	r3, [r7, #4]
 80091da:	e008      	b.n	80091ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091dc:	4b08      	ldr	r3, [pc, #32]	@ (8009200 <xTaskGetSchedulerState+0x38>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d102      	bne.n	80091ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80091e4:	2302      	movs	r3, #2
 80091e6:	607b      	str	r3, [r7, #4]
 80091e8:	e001      	b.n	80091ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80091ea:	2300      	movs	r3, #0
 80091ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80091ee:	687b      	ldr	r3, [r7, #4]
	}
 80091f0:	4618      	mov	r0, r3
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr
 80091fc:	20000ccc 	.word	0x20000ccc
 8009200:	20000ce8 	.word	0x20000ce8

08009204 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009204:	b580      	push	{r7, lr}
 8009206:	b084      	sub	sp, #16
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009210:	2300      	movs	r3, #0
 8009212:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d05e      	beq.n	80092d8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800921e:	4b31      	ldr	r3, [pc, #196]	@ (80092e4 <xTaskPriorityInherit+0xe0>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009224:	429a      	cmp	r2, r3
 8009226:	d24e      	bcs.n	80092c6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	699b      	ldr	r3, [r3, #24]
 800922c:	2b00      	cmp	r3, #0
 800922e:	db06      	blt.n	800923e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009230:	4b2c      	ldr	r3, [pc, #176]	@ (80092e4 <xTaskPriorityInherit+0xe0>)
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009236:	f1c3 0207 	rsb	r2, r3, #7
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	6959      	ldr	r1, [r3, #20]
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009246:	4613      	mov	r3, r2
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	4413      	add	r3, r2
 800924c:	009b      	lsls	r3, r3, #2
 800924e:	4a26      	ldr	r2, [pc, #152]	@ (80092e8 <xTaskPriorityInherit+0xe4>)
 8009250:	4413      	add	r3, r2
 8009252:	4299      	cmp	r1, r3
 8009254:	d12f      	bne.n	80092b6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	3304      	adds	r3, #4
 800925a:	4618      	mov	r0, r3
 800925c:	f7fe f840 	bl	80072e0 <uxListRemove>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d10a      	bne.n	800927c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800926a:	2201      	movs	r2, #1
 800926c:	fa02 f303 	lsl.w	r3, r2, r3
 8009270:	43da      	mvns	r2, r3
 8009272:	4b1e      	ldr	r3, [pc, #120]	@ (80092ec <xTaskPriorityInherit+0xe8>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4013      	ands	r3, r2
 8009278:	4a1c      	ldr	r2, [pc, #112]	@ (80092ec <xTaskPriorityInherit+0xe8>)
 800927a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800927c:	4b19      	ldr	r3, [pc, #100]	@ (80092e4 <xTaskPriorityInherit+0xe0>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800928a:	2201      	movs	r2, #1
 800928c:	409a      	lsls	r2, r3
 800928e:	4b17      	ldr	r3, [pc, #92]	@ (80092ec <xTaskPriorityInherit+0xe8>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	4313      	orrs	r3, r2
 8009294:	4a15      	ldr	r2, [pc, #84]	@ (80092ec <xTaskPriorityInherit+0xe8>)
 8009296:	6013      	str	r3, [r2, #0]
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800929c:	4613      	mov	r3, r2
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	4413      	add	r3, r2
 80092a2:	009b      	lsls	r3, r3, #2
 80092a4:	4a10      	ldr	r2, [pc, #64]	@ (80092e8 <xTaskPriorityInherit+0xe4>)
 80092a6:	441a      	add	r2, r3
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	3304      	adds	r3, #4
 80092ac:	4619      	mov	r1, r3
 80092ae:	4610      	mov	r0, r2
 80092b0:	f7fd ffb9 	bl	8007226 <vListInsertEnd>
 80092b4:	e004      	b.n	80092c0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80092b6:	4b0b      	ldr	r3, [pc, #44]	@ (80092e4 <xTaskPriorityInherit+0xe0>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092bc:	68bb      	ldr	r3, [r7, #8]
 80092be:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80092c0:	2301      	movs	r3, #1
 80092c2:	60fb      	str	r3, [r7, #12]
 80092c4:	e008      	b.n	80092d8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092ca:	4b06      	ldr	r3, [pc, #24]	@ (80092e4 <xTaskPriorityInherit+0xe0>)
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d201      	bcs.n	80092d8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80092d4:	2301      	movs	r3, #1
 80092d6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80092d8:	68fb      	ldr	r3, [r7, #12]
	}
 80092da:	4618      	mov	r0, r3
 80092dc:	3710      	adds	r7, #16
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	20000bc0 	.word	0x20000bc0
 80092e8:	20000bc4 	.word	0x20000bc4
 80092ec:	20000cc8 	.word	0x20000cc8

080092f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b086      	sub	sp, #24
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80092fc:	2300      	movs	r3, #0
 80092fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d070      	beq.n	80093e8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009306:	4b3b      	ldr	r3, [pc, #236]	@ (80093f4 <xTaskPriorityDisinherit+0x104>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	693a      	ldr	r2, [r7, #16]
 800930c:	429a      	cmp	r2, r3
 800930e:	d00b      	beq.n	8009328 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009314:	f383 8811 	msr	BASEPRI, r3
 8009318:	f3bf 8f6f 	isb	sy
 800931c:	f3bf 8f4f 	dsb	sy
 8009320:	60fb      	str	r3, [r7, #12]
}
 8009322:	bf00      	nop
 8009324:	bf00      	nop
 8009326:	e7fd      	b.n	8009324 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10b      	bne.n	8009348 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009334:	f383 8811 	msr	BASEPRI, r3
 8009338:	f3bf 8f6f 	isb	sy
 800933c:	f3bf 8f4f 	dsb	sy
 8009340:	60bb      	str	r3, [r7, #8]
}
 8009342:	bf00      	nop
 8009344:	bf00      	nop
 8009346:	e7fd      	b.n	8009344 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800934c:	1e5a      	subs	r2, r3, #1
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800935a:	429a      	cmp	r2, r3
 800935c:	d044      	beq.n	80093e8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800935e:	693b      	ldr	r3, [r7, #16]
 8009360:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009362:	2b00      	cmp	r3, #0
 8009364:	d140      	bne.n	80093e8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	3304      	adds	r3, #4
 800936a:	4618      	mov	r0, r3
 800936c:	f7fd ffb8 	bl	80072e0 <uxListRemove>
 8009370:	4603      	mov	r3, r0
 8009372:	2b00      	cmp	r3, #0
 8009374:	d115      	bne.n	80093a2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800937a:	491f      	ldr	r1, [pc, #124]	@ (80093f8 <xTaskPriorityDisinherit+0x108>)
 800937c:	4613      	mov	r3, r2
 800937e:	009b      	lsls	r3, r3, #2
 8009380:	4413      	add	r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	440b      	add	r3, r1
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10a      	bne.n	80093a2 <xTaskPriorityDisinherit+0xb2>
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009390:	2201      	movs	r2, #1
 8009392:	fa02 f303 	lsl.w	r3, r2, r3
 8009396:	43da      	mvns	r2, r3
 8009398:	4b18      	ldr	r3, [pc, #96]	@ (80093fc <xTaskPriorityDisinherit+0x10c>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4013      	ands	r3, r2
 800939e:	4a17      	ldr	r2, [pc, #92]	@ (80093fc <xTaskPriorityDisinherit+0x10c>)
 80093a0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ae:	f1c3 0207 	rsb	r2, r3, #7
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80093b6:	693b      	ldr	r3, [r7, #16]
 80093b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093ba:	2201      	movs	r2, #1
 80093bc:	409a      	lsls	r2, r3
 80093be:	4b0f      	ldr	r3, [pc, #60]	@ (80093fc <xTaskPriorityDisinherit+0x10c>)
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	4a0d      	ldr	r2, [pc, #52]	@ (80093fc <xTaskPriorityDisinherit+0x10c>)
 80093c6:	6013      	str	r3, [r2, #0]
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093cc:	4613      	mov	r3, r2
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	4413      	add	r3, r2
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	4a08      	ldr	r2, [pc, #32]	@ (80093f8 <xTaskPriorityDisinherit+0x108>)
 80093d6:	441a      	add	r2, r3
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	3304      	adds	r3, #4
 80093dc:	4619      	mov	r1, r3
 80093de:	4610      	mov	r0, r2
 80093e0:	f7fd ff21 	bl	8007226 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80093e4:	2301      	movs	r3, #1
 80093e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80093e8:	697b      	ldr	r3, [r7, #20]
	}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3718      	adds	r7, #24
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	bf00      	nop
 80093f4:	20000bc0 	.word	0x20000bc0
 80093f8:	20000bc4 	.word	0x20000bc4
 80093fc:	20000cc8 	.word	0x20000cc8

08009400 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009400:	b580      	push	{r7, lr}
 8009402:	b088      	sub	sp, #32
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]
 8009408:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800940e:	2301      	movs	r3, #1
 8009410:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2b00      	cmp	r3, #0
 8009416:	d079      	beq.n	800950c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800941c:	2b00      	cmp	r3, #0
 800941e:	d10b      	bne.n	8009438 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009424:	f383 8811 	msr	BASEPRI, r3
 8009428:	f3bf 8f6f 	isb	sy
 800942c:	f3bf 8f4f 	dsb	sy
 8009430:	60fb      	str	r3, [r7, #12]
}
 8009432:	bf00      	nop
 8009434:	bf00      	nop
 8009436:	e7fd      	b.n	8009434 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009438:	69bb      	ldr	r3, [r7, #24]
 800943a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800943c:	683a      	ldr	r2, [r7, #0]
 800943e:	429a      	cmp	r2, r3
 8009440:	d902      	bls.n	8009448 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	61fb      	str	r3, [r7, #28]
 8009446:	e002      	b.n	800944e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009448:	69bb      	ldr	r3, [r7, #24]
 800944a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800944c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009452:	69fa      	ldr	r2, [r7, #28]
 8009454:	429a      	cmp	r2, r3
 8009456:	d059      	beq.n	800950c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800945c:	697a      	ldr	r2, [r7, #20]
 800945e:	429a      	cmp	r2, r3
 8009460:	d154      	bne.n	800950c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009462:	4b2c      	ldr	r3, [pc, #176]	@ (8009514 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	69ba      	ldr	r2, [r7, #24]
 8009468:	429a      	cmp	r2, r3
 800946a:	d10b      	bne.n	8009484 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800946c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009470:	f383 8811 	msr	BASEPRI, r3
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	f3bf 8f4f 	dsb	sy
 800947c:	60bb      	str	r3, [r7, #8]
}
 800947e:	bf00      	nop
 8009480:	bf00      	nop
 8009482:	e7fd      	b.n	8009480 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009488:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800948a:	69bb      	ldr	r3, [r7, #24]
 800948c:	69fa      	ldr	r2, [r7, #28]
 800948e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009490:	69bb      	ldr	r3, [r7, #24]
 8009492:	699b      	ldr	r3, [r3, #24]
 8009494:	2b00      	cmp	r3, #0
 8009496:	db04      	blt.n	80094a2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	f1c3 0207 	rsb	r2, r3, #7
 800949e:	69bb      	ldr	r3, [r7, #24]
 80094a0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80094a2:	69bb      	ldr	r3, [r7, #24]
 80094a4:	6959      	ldr	r1, [r3, #20]
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	4613      	mov	r3, r2
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	4413      	add	r3, r2
 80094ae:	009b      	lsls	r3, r3, #2
 80094b0:	4a19      	ldr	r2, [pc, #100]	@ (8009518 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80094b2:	4413      	add	r3, r2
 80094b4:	4299      	cmp	r1, r3
 80094b6:	d129      	bne.n	800950c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094b8:	69bb      	ldr	r3, [r7, #24]
 80094ba:	3304      	adds	r3, #4
 80094bc:	4618      	mov	r0, r3
 80094be:	f7fd ff0f 	bl	80072e0 <uxListRemove>
 80094c2:	4603      	mov	r3, r0
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d10a      	bne.n	80094de <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094cc:	2201      	movs	r2, #1
 80094ce:	fa02 f303 	lsl.w	r3, r2, r3
 80094d2:	43da      	mvns	r2, r3
 80094d4:	4b11      	ldr	r3, [pc, #68]	@ (800951c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	4013      	ands	r3, r2
 80094da:	4a10      	ldr	r2, [pc, #64]	@ (800951c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80094dc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80094de:	69bb      	ldr	r3, [r7, #24]
 80094e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e2:	2201      	movs	r2, #1
 80094e4:	409a      	lsls	r2, r3
 80094e6:	4b0d      	ldr	r3, [pc, #52]	@ (800951c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4313      	orrs	r3, r2
 80094ec:	4a0b      	ldr	r2, [pc, #44]	@ (800951c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80094ee:	6013      	str	r3, [r2, #0]
 80094f0:	69bb      	ldr	r3, [r7, #24]
 80094f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f4:	4613      	mov	r3, r2
 80094f6:	009b      	lsls	r3, r3, #2
 80094f8:	4413      	add	r3, r2
 80094fa:	009b      	lsls	r3, r3, #2
 80094fc:	4a06      	ldr	r2, [pc, #24]	@ (8009518 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80094fe:	441a      	add	r2, r3
 8009500:	69bb      	ldr	r3, [r7, #24]
 8009502:	3304      	adds	r3, #4
 8009504:	4619      	mov	r1, r3
 8009506:	4610      	mov	r0, r2
 8009508:	f7fd fe8d 	bl	8007226 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800950c:	bf00      	nop
 800950e:	3720      	adds	r7, #32
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}
 8009514:	20000bc0 	.word	0x20000bc0
 8009518:	20000bc4 	.word	0x20000bc4
 800951c:	20000cc8 	.word	0x20000cc8

08009520 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009520:	b480      	push	{r7}
 8009522:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009524:	4b07      	ldr	r3, [pc, #28]	@ (8009544 <pvTaskIncrementMutexHeldCount+0x24>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d004      	beq.n	8009536 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800952c:	4b05      	ldr	r3, [pc, #20]	@ (8009544 <pvTaskIncrementMutexHeldCount+0x24>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009532:	3201      	adds	r2, #1
 8009534:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009536:	4b03      	ldr	r3, [pc, #12]	@ (8009544 <pvTaskIncrementMutexHeldCount+0x24>)
 8009538:	681b      	ldr	r3, [r3, #0]
	}
 800953a:	4618      	mov	r0, r3
 800953c:	46bd      	mov	sp, r7
 800953e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009542:	4770      	bx	lr
 8009544:	20000bc0 	.word	0x20000bc0

08009548 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b084      	sub	sp, #16
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
 8009550:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009552:	4b29      	ldr	r3, [pc, #164]	@ (80095f8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009558:	4b28      	ldr	r3, [pc, #160]	@ (80095fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	3304      	adds	r3, #4
 800955e:	4618      	mov	r0, r3
 8009560:	f7fd febe 	bl	80072e0 <uxListRemove>
 8009564:	4603      	mov	r3, r0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d10b      	bne.n	8009582 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800956a:	4b24      	ldr	r3, [pc, #144]	@ (80095fc <prvAddCurrentTaskToDelayedList+0xb4>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009570:	2201      	movs	r2, #1
 8009572:	fa02 f303 	lsl.w	r3, r2, r3
 8009576:	43da      	mvns	r2, r3
 8009578:	4b21      	ldr	r3, [pc, #132]	@ (8009600 <prvAddCurrentTaskToDelayedList+0xb8>)
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	4013      	ands	r3, r2
 800957e:	4a20      	ldr	r2, [pc, #128]	@ (8009600 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009580:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009588:	d10a      	bne.n	80095a0 <prvAddCurrentTaskToDelayedList+0x58>
 800958a:	683b      	ldr	r3, [r7, #0]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d007      	beq.n	80095a0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009590:	4b1a      	ldr	r3, [pc, #104]	@ (80095fc <prvAddCurrentTaskToDelayedList+0xb4>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	3304      	adds	r3, #4
 8009596:	4619      	mov	r1, r3
 8009598:	481a      	ldr	r0, [pc, #104]	@ (8009604 <prvAddCurrentTaskToDelayedList+0xbc>)
 800959a:	f7fd fe44 	bl	8007226 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800959e:	e026      	b.n	80095ee <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80095a0:	68fa      	ldr	r2, [r7, #12]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	4413      	add	r3, r2
 80095a6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80095a8:	4b14      	ldr	r3, [pc, #80]	@ (80095fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	68ba      	ldr	r2, [r7, #8]
 80095ae:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80095b0:	68ba      	ldr	r2, [r7, #8]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	d209      	bcs.n	80095cc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80095b8:	4b13      	ldr	r3, [pc, #76]	@ (8009608 <prvAddCurrentTaskToDelayedList+0xc0>)
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	4b0f      	ldr	r3, [pc, #60]	@ (80095fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	3304      	adds	r3, #4
 80095c2:	4619      	mov	r1, r3
 80095c4:	4610      	mov	r0, r2
 80095c6:	f7fd fe52 	bl	800726e <vListInsert>
}
 80095ca:	e010      	b.n	80095ee <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80095cc:	4b0f      	ldr	r3, [pc, #60]	@ (800960c <prvAddCurrentTaskToDelayedList+0xc4>)
 80095ce:	681a      	ldr	r2, [r3, #0]
 80095d0:	4b0a      	ldr	r3, [pc, #40]	@ (80095fc <prvAddCurrentTaskToDelayedList+0xb4>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	3304      	adds	r3, #4
 80095d6:	4619      	mov	r1, r3
 80095d8:	4610      	mov	r0, r2
 80095da:	f7fd fe48 	bl	800726e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80095de:	4b0c      	ldr	r3, [pc, #48]	@ (8009610 <prvAddCurrentTaskToDelayedList+0xc8>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	429a      	cmp	r2, r3
 80095e6:	d202      	bcs.n	80095ee <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80095e8:	4a09      	ldr	r2, [pc, #36]	@ (8009610 <prvAddCurrentTaskToDelayedList+0xc8>)
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	6013      	str	r3, [r2, #0]
}
 80095ee:	bf00      	nop
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20000cc4 	.word	0x20000cc4
 80095fc:	20000bc0 	.word	0x20000bc0
 8009600:	20000cc8 	.word	0x20000cc8
 8009604:	20000cac 	.word	0x20000cac
 8009608:	20000c7c 	.word	0x20000c7c
 800960c:	20000c78 	.word	0x20000c78
 8009610:	20000ce0 	.word	0x20000ce0

08009614 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b08a      	sub	sp, #40	@ 0x28
 8009618:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800961a:	2300      	movs	r3, #0
 800961c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800961e:	f000 fb95 	bl	8009d4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009622:	4b1d      	ldr	r3, [pc, #116]	@ (8009698 <xTimerCreateTimerTask+0x84>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d021      	beq.n	800966e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800962a:	2300      	movs	r3, #0
 800962c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800962e:	2300      	movs	r3, #0
 8009630:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009632:	1d3a      	adds	r2, r7, #4
 8009634:	f107 0108 	add.w	r1, r7, #8
 8009638:	f107 030c 	add.w	r3, r7, #12
 800963c:	4618      	mov	r0, r3
 800963e:	f7f7 fec3 	bl	80013c8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009642:	6879      	ldr	r1, [r7, #4]
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	9202      	str	r2, [sp, #8]
 800964a:	9301      	str	r3, [sp, #4]
 800964c:	2306      	movs	r3, #6
 800964e:	9300      	str	r3, [sp, #0]
 8009650:	2300      	movs	r3, #0
 8009652:	460a      	mov	r2, r1
 8009654:	4911      	ldr	r1, [pc, #68]	@ (800969c <xTimerCreateTimerTask+0x88>)
 8009656:	4812      	ldr	r0, [pc, #72]	@ (80096a0 <xTimerCreateTimerTask+0x8c>)
 8009658:	f7fe fdd8 	bl	800820c <xTaskCreateStatic>
 800965c:	4603      	mov	r3, r0
 800965e:	4a11      	ldr	r2, [pc, #68]	@ (80096a4 <xTimerCreateTimerTask+0x90>)
 8009660:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009662:	4b10      	ldr	r3, [pc, #64]	@ (80096a4 <xTimerCreateTimerTask+0x90>)
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d001      	beq.n	800966e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800966a:	2301      	movs	r3, #1
 800966c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800966e:	697b      	ldr	r3, [r7, #20]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d10b      	bne.n	800968c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009678:	f383 8811 	msr	BASEPRI, r3
 800967c:	f3bf 8f6f 	isb	sy
 8009680:	f3bf 8f4f 	dsb	sy
 8009684:	613b      	str	r3, [r7, #16]
}
 8009686:	bf00      	nop
 8009688:	bf00      	nop
 800968a:	e7fd      	b.n	8009688 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800968c:	697b      	ldr	r3, [r7, #20]
}
 800968e:	4618      	mov	r0, r3
 8009690:	3718      	adds	r7, #24
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	20000d1c 	.word	0x20000d1c
 800969c:	0800f02c 	.word	0x0800f02c
 80096a0:	0800991d 	.word	0x0800991d
 80096a4:	20000d20 	.word	0x20000d20

080096a8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b088      	sub	sp, #32
 80096ac:	af02      	add	r7, sp, #8
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	607a      	str	r2, [r7, #4]
 80096b4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80096b6:	2028      	movs	r0, #40	@ 0x28
 80096b8:	f000 fdd8 	bl	800a26c <pvPortMalloc>
 80096bc:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d00d      	beq.n	80096e0 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	2200      	movs	r2, #0
 80096c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	9301      	str	r3, [sp, #4]
 80096d0:	6a3b      	ldr	r3, [r7, #32]
 80096d2:	9300      	str	r3, [sp, #0]
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	68b9      	ldr	r1, [r7, #8]
 80096da:	68f8      	ldr	r0, [r7, #12]
 80096dc:	f000 f845 	bl	800976a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80096e0:	697b      	ldr	r3, [r7, #20]
	}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3718      	adds	r7, #24
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}

080096ea <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80096ea:	b580      	push	{r7, lr}
 80096ec:	b08a      	sub	sp, #40	@ 0x28
 80096ee:	af02      	add	r7, sp, #8
 80096f0:	60f8      	str	r0, [r7, #12]
 80096f2:	60b9      	str	r1, [r7, #8]
 80096f4:	607a      	str	r2, [r7, #4]
 80096f6:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80096f8:	2328      	movs	r3, #40	@ 0x28
 80096fa:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	2b28      	cmp	r3, #40	@ 0x28
 8009700:	d00b      	beq.n	800971a <xTimerCreateStatic+0x30>
	__asm volatile
 8009702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009706:	f383 8811 	msr	BASEPRI, r3
 800970a:	f3bf 8f6f 	isb	sy
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	61bb      	str	r3, [r7, #24]
}
 8009714:	bf00      	nop
 8009716:	bf00      	nop
 8009718:	e7fd      	b.n	8009716 <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800971a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800971c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800971e:	2b00      	cmp	r3, #0
 8009720:	d10b      	bne.n	800973a <xTimerCreateStatic+0x50>
	__asm volatile
 8009722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009726:	f383 8811 	msr	BASEPRI, r3
 800972a:	f3bf 8f6f 	isb	sy
 800972e:	f3bf 8f4f 	dsb	sy
 8009732:	617b      	str	r3, [r7, #20]
}
 8009734:	bf00      	nop
 8009736:	bf00      	nop
 8009738:	e7fd      	b.n	8009736 <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800973a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800973c:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800973e:	69fb      	ldr	r3, [r7, #28]
 8009740:	2b00      	cmp	r3, #0
 8009742:	d00d      	beq.n	8009760 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	2202      	movs	r2, #2
 8009748:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	9301      	str	r3, [sp, #4]
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	9300      	str	r3, [sp, #0]
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	687a      	ldr	r2, [r7, #4]
 8009758:	68b9      	ldr	r1, [r7, #8]
 800975a:	68f8      	ldr	r0, [r7, #12]
 800975c:	f000 f805 	bl	800976a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009760:	69fb      	ldr	r3, [r7, #28]
	}
 8009762:	4618      	mov	r0, r3
 8009764:	3720      	adds	r7, #32
 8009766:	46bd      	mov	sp, r7
 8009768:	bd80      	pop	{r7, pc}

0800976a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800976a:	b580      	push	{r7, lr}
 800976c:	b086      	sub	sp, #24
 800976e:	af00      	add	r7, sp, #0
 8009770:	60f8      	str	r0, [r7, #12]
 8009772:	60b9      	str	r1, [r7, #8]
 8009774:	607a      	str	r2, [r7, #4]
 8009776:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	2b00      	cmp	r3, #0
 800977c:	d10b      	bne.n	8009796 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800977e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	617b      	str	r3, [r7, #20]
}
 8009790:	bf00      	nop
 8009792:	bf00      	nop
 8009794:	e7fd      	b.n	8009792 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009798:	2b00      	cmp	r3, #0
 800979a:	d01e      	beq.n	80097da <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800979c:	f000 fad6 	bl	8009d4c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80097a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a2:	68fa      	ldr	r2, [r7, #12]
 80097a4:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80097a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a8:	68ba      	ldr	r2, [r7, #8]
 80097aa:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 80097ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ae:	683a      	ldr	r2, [r7, #0]
 80097b0:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 80097b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097b4:	6a3a      	ldr	r2, [r7, #32]
 80097b6:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80097b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ba:	3304      	adds	r3, #4
 80097bc:	4618      	mov	r0, r3
 80097be:	f7fd fd25 	bl	800720c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d008      	beq.n	80097da <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80097c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80097ce:	f043 0304 	orr.w	r3, r3, #4
 80097d2:	b2da      	uxtb	r2, r3
 80097d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80097da:	bf00      	nop
 80097dc:	3718      	adds	r7, #24
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}
	...

080097e4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b08a      	sub	sp, #40	@ 0x28
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	60f8      	str	r0, [r7, #12]
 80097ec:	60b9      	str	r1, [r7, #8]
 80097ee:	607a      	str	r2, [r7, #4]
 80097f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80097f2:	2300      	movs	r3, #0
 80097f4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d10b      	bne.n	8009814 <xTimerGenericCommand+0x30>
	__asm volatile
 80097fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009800:	f383 8811 	msr	BASEPRI, r3
 8009804:	f3bf 8f6f 	isb	sy
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	623b      	str	r3, [r7, #32]
}
 800980e:	bf00      	nop
 8009810:	bf00      	nop
 8009812:	e7fd      	b.n	8009810 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009814:	4b19      	ldr	r3, [pc, #100]	@ (800987c <xTimerGenericCommand+0x98>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	2b00      	cmp	r3, #0
 800981a:	d02a      	beq.n	8009872 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	2b05      	cmp	r3, #5
 800982c:	dc18      	bgt.n	8009860 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800982e:	f7ff fccb 	bl	80091c8 <xTaskGetSchedulerState>
 8009832:	4603      	mov	r3, r0
 8009834:	2b02      	cmp	r3, #2
 8009836:	d109      	bne.n	800984c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009838:	4b10      	ldr	r3, [pc, #64]	@ (800987c <xTimerGenericCommand+0x98>)
 800983a:	6818      	ldr	r0, [r3, #0]
 800983c:	f107 0114 	add.w	r1, r7, #20
 8009840:	2300      	movs	r3, #0
 8009842:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009844:	f7fd feb8 	bl	80075b8 <xQueueGenericSend>
 8009848:	6278      	str	r0, [r7, #36]	@ 0x24
 800984a:	e012      	b.n	8009872 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800984c:	4b0b      	ldr	r3, [pc, #44]	@ (800987c <xTimerGenericCommand+0x98>)
 800984e:	6818      	ldr	r0, [r3, #0]
 8009850:	f107 0114 	add.w	r1, r7, #20
 8009854:	2300      	movs	r3, #0
 8009856:	2200      	movs	r2, #0
 8009858:	f7fd feae 	bl	80075b8 <xQueueGenericSend>
 800985c:	6278      	str	r0, [r7, #36]	@ 0x24
 800985e:	e008      	b.n	8009872 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009860:	4b06      	ldr	r3, [pc, #24]	@ (800987c <xTimerGenericCommand+0x98>)
 8009862:	6818      	ldr	r0, [r3, #0]
 8009864:	f107 0114 	add.w	r1, r7, #20
 8009868:	2300      	movs	r3, #0
 800986a:	683a      	ldr	r2, [r7, #0]
 800986c:	f7fd ffa6 	bl	80077bc <xQueueGenericSendFromISR>
 8009870:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009874:	4618      	mov	r0, r3
 8009876:	3728      	adds	r7, #40	@ 0x28
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}
 800987c:	20000d1c 	.word	0x20000d1c

08009880 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b088      	sub	sp, #32
 8009884:	af02      	add	r7, sp, #8
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800988a:	4b23      	ldr	r3, [pc, #140]	@ (8009918 <prvProcessExpiredTimer+0x98>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68db      	ldr	r3, [r3, #12]
 8009890:	68db      	ldr	r3, [r3, #12]
 8009892:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009894:	697b      	ldr	r3, [r7, #20]
 8009896:	3304      	adds	r3, #4
 8009898:	4618      	mov	r0, r3
 800989a:	f7fd fd21 	bl	80072e0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80098a4:	f003 0304 	and.w	r3, r3, #4
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d023      	beq.n	80098f4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	699a      	ldr	r2, [r3, #24]
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	18d1      	adds	r1, r2, r3
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	683a      	ldr	r2, [r7, #0]
 80098b8:	6978      	ldr	r0, [r7, #20]
 80098ba:	f000 f8d5 	bl	8009a68 <prvInsertTimerInActiveList>
 80098be:	4603      	mov	r3, r0
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d020      	beq.n	8009906 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80098c4:	2300      	movs	r3, #0
 80098c6:	9300      	str	r3, [sp, #0]
 80098c8:	2300      	movs	r3, #0
 80098ca:	687a      	ldr	r2, [r7, #4]
 80098cc:	2100      	movs	r1, #0
 80098ce:	6978      	ldr	r0, [r7, #20]
 80098d0:	f7ff ff88 	bl	80097e4 <xTimerGenericCommand>
 80098d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d114      	bne.n	8009906 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80098dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e0:	f383 8811 	msr	BASEPRI, r3
 80098e4:	f3bf 8f6f 	isb	sy
 80098e8:	f3bf 8f4f 	dsb	sy
 80098ec:	60fb      	str	r3, [r7, #12]
}
 80098ee:	bf00      	nop
 80098f0:	bf00      	nop
 80098f2:	e7fd      	b.n	80098f0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80098fa:	f023 0301 	bic.w	r3, r3, #1
 80098fe:	b2da      	uxtb	r2, r3
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	6a1b      	ldr	r3, [r3, #32]
 800990a:	6978      	ldr	r0, [r7, #20]
 800990c:	4798      	blx	r3
}
 800990e:	bf00      	nop
 8009910:	3718      	adds	r7, #24
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	20000d14 	.word	0x20000d14

0800991c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b084      	sub	sp, #16
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009924:	f107 0308 	add.w	r3, r7, #8
 8009928:	4618      	mov	r0, r3
 800992a:	f000 f859 	bl	80099e0 <prvGetNextExpireTime>
 800992e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009930:	68bb      	ldr	r3, [r7, #8]
 8009932:	4619      	mov	r1, r3
 8009934:	68f8      	ldr	r0, [r7, #12]
 8009936:	f000 f805 	bl	8009944 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800993a:	f000 f8d7 	bl	8009aec <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800993e:	bf00      	nop
 8009940:	e7f0      	b.n	8009924 <prvTimerTask+0x8>
	...

08009944 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b084      	sub	sp, #16
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800994e:	f7ff f849 	bl	80089e4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009952:	f107 0308 	add.w	r3, r7, #8
 8009956:	4618      	mov	r0, r3
 8009958:	f000 f866 	bl	8009a28 <prvSampleTimeNow>
 800995c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800995e:	68bb      	ldr	r3, [r7, #8]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d130      	bne.n	80099c6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d10a      	bne.n	8009980 <prvProcessTimerOrBlockTask+0x3c>
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	429a      	cmp	r2, r3
 8009970:	d806      	bhi.n	8009980 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009972:	f7ff f845 	bl	8008a00 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009976:	68f9      	ldr	r1, [r7, #12]
 8009978:	6878      	ldr	r0, [r7, #4]
 800997a:	f7ff ff81 	bl	8009880 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800997e:	e024      	b.n	80099ca <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d008      	beq.n	8009998 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009986:	4b13      	ldr	r3, [pc, #76]	@ (80099d4 <prvProcessTimerOrBlockTask+0x90>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d101      	bne.n	8009994 <prvProcessTimerOrBlockTask+0x50>
 8009990:	2301      	movs	r3, #1
 8009992:	e000      	b.n	8009996 <prvProcessTimerOrBlockTask+0x52>
 8009994:	2300      	movs	r3, #0
 8009996:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009998:	4b0f      	ldr	r3, [pc, #60]	@ (80099d8 <prvProcessTimerOrBlockTask+0x94>)
 800999a:	6818      	ldr	r0, [r3, #0]
 800999c:	687a      	ldr	r2, [r7, #4]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	1ad3      	subs	r3, r2, r3
 80099a2:	683a      	ldr	r2, [r7, #0]
 80099a4:	4619      	mov	r1, r3
 80099a6:	f7fe fbfd 	bl	80081a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80099aa:	f7ff f829 	bl	8008a00 <xTaskResumeAll>
 80099ae:	4603      	mov	r3, r0
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d10a      	bne.n	80099ca <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80099b4:	4b09      	ldr	r3, [pc, #36]	@ (80099dc <prvProcessTimerOrBlockTask+0x98>)
 80099b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099ba:	601a      	str	r2, [r3, #0]
 80099bc:	f3bf 8f4f 	dsb	sy
 80099c0:	f3bf 8f6f 	isb	sy
}
 80099c4:	e001      	b.n	80099ca <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80099c6:	f7ff f81b 	bl	8008a00 <xTaskResumeAll>
}
 80099ca:	bf00      	nop
 80099cc:	3710      	adds	r7, #16
 80099ce:	46bd      	mov	sp, r7
 80099d0:	bd80      	pop	{r7, pc}
 80099d2:	bf00      	nop
 80099d4:	20000d18 	.word	0x20000d18
 80099d8:	20000d1c 	.word	0x20000d1c
 80099dc:	e000ed04 	.word	0xe000ed04

080099e0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80099e0:	b480      	push	{r7}
 80099e2:	b085      	sub	sp, #20
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80099e8:	4b0e      	ldr	r3, [pc, #56]	@ (8009a24 <prvGetNextExpireTime+0x44>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d101      	bne.n	80099f6 <prvGetNextExpireTime+0x16>
 80099f2:	2201      	movs	r2, #1
 80099f4:	e000      	b.n	80099f8 <prvGetNextExpireTime+0x18>
 80099f6:	2200      	movs	r2, #0
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d105      	bne.n	8009a10 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a04:	4b07      	ldr	r3, [pc, #28]	@ (8009a24 <prvGetNextExpireTime+0x44>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	60fb      	str	r3, [r7, #12]
 8009a0e:	e001      	b.n	8009a14 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009a10:	2300      	movs	r3, #0
 8009a12:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009a14:	68fb      	ldr	r3, [r7, #12]
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3714      	adds	r7, #20
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop
 8009a24:	20000d14 	.word	0x20000d14

08009a28 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b084      	sub	sp, #16
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009a30:	f7ff f884 	bl	8008b3c <xTaskGetTickCount>
 8009a34:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009a36:	4b0b      	ldr	r3, [pc, #44]	@ (8009a64 <prvSampleTimeNow+0x3c>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	68fa      	ldr	r2, [r7, #12]
 8009a3c:	429a      	cmp	r2, r3
 8009a3e:	d205      	bcs.n	8009a4c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009a40:	f000 f91e 	bl	8009c80 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	601a      	str	r2, [r3, #0]
 8009a4a:	e002      	b.n	8009a52 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2200      	movs	r2, #0
 8009a50:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009a52:	4a04      	ldr	r2, [pc, #16]	@ (8009a64 <prvSampleTimeNow+0x3c>)
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009a58:	68fb      	ldr	r3, [r7, #12]
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3710      	adds	r7, #16
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}
 8009a62:	bf00      	nop
 8009a64:	20000d24 	.word	0x20000d24

08009a68 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b086      	sub	sp, #24
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	607a      	str	r2, [r7, #4]
 8009a74:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009a76:	2300      	movs	r3, #0
 8009a78:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	68ba      	ldr	r2, [r7, #8]
 8009a7e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	68fa      	ldr	r2, [r7, #12]
 8009a84:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009a86:	68ba      	ldr	r2, [r7, #8]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	429a      	cmp	r2, r3
 8009a8c:	d812      	bhi.n	8009ab4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a8e:	687a      	ldr	r2, [r7, #4]
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	1ad2      	subs	r2, r2, r3
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	699b      	ldr	r3, [r3, #24]
 8009a98:	429a      	cmp	r2, r3
 8009a9a:	d302      	bcc.n	8009aa2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	617b      	str	r3, [r7, #20]
 8009aa0:	e01b      	b.n	8009ada <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009aa2:	4b10      	ldr	r3, [pc, #64]	@ (8009ae4 <prvInsertTimerInActiveList+0x7c>)
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4610      	mov	r0, r2
 8009aae:	f7fd fbde 	bl	800726e <vListInsert>
 8009ab2:	e012      	b.n	8009ada <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009ab4:	687a      	ldr	r2, [r7, #4]
 8009ab6:	683b      	ldr	r3, [r7, #0]
 8009ab8:	429a      	cmp	r2, r3
 8009aba:	d206      	bcs.n	8009aca <prvInsertTimerInActiveList+0x62>
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d302      	bcc.n	8009aca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	617b      	str	r3, [r7, #20]
 8009ac8:	e007      	b.n	8009ada <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009aca:	4b07      	ldr	r3, [pc, #28]	@ (8009ae8 <prvInsertTimerInActiveList+0x80>)
 8009acc:	681a      	ldr	r2, [r3, #0]
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	3304      	adds	r3, #4
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	4610      	mov	r0, r2
 8009ad6:	f7fd fbca 	bl	800726e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009ada:	697b      	ldr	r3, [r7, #20]
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3718      	adds	r7, #24
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}
 8009ae4:	20000d18 	.word	0x20000d18
 8009ae8:	20000d14 	.word	0x20000d14

08009aec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b08c      	sub	sp, #48	@ 0x30
 8009af0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009af2:	e0b2      	b.n	8009c5a <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f2c0 80af 	blt.w	8009c5a <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b02:	695b      	ldr	r3, [r3, #20]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d004      	beq.n	8009b12 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0a:	3304      	adds	r3, #4
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f7fd fbe7 	bl	80072e0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009b12:	1d3b      	adds	r3, r7, #4
 8009b14:	4618      	mov	r0, r3
 8009b16:	f7ff ff87 	bl	8009a28 <prvSampleTimeNow>
 8009b1a:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	2b09      	cmp	r3, #9
 8009b20:	f200 8098 	bhi.w	8009c54 <prvProcessReceivedCommands+0x168>
 8009b24:	a201      	add	r2, pc, #4	@ (adr r2, 8009b2c <prvProcessReceivedCommands+0x40>)
 8009b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b2a:	bf00      	nop
 8009b2c:	08009b55 	.word	0x08009b55
 8009b30:	08009b55 	.word	0x08009b55
 8009b34:	08009b55 	.word	0x08009b55
 8009b38:	08009bcb 	.word	0x08009bcb
 8009b3c:	08009bdf 	.word	0x08009bdf
 8009b40:	08009c2b 	.word	0x08009c2b
 8009b44:	08009b55 	.word	0x08009b55
 8009b48:	08009b55 	.word	0x08009b55
 8009b4c:	08009bcb 	.word	0x08009bcb
 8009b50:	08009bdf 	.word	0x08009bdf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b56:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009b5a:	f043 0301 	orr.w	r3, r3, #1
 8009b5e:	b2da      	uxtb	r2, r3
 8009b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b62:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009b66:	68fa      	ldr	r2, [r7, #12]
 8009b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6a:	699b      	ldr	r3, [r3, #24]
 8009b6c:	18d1      	adds	r1, r2, r3
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	6a3a      	ldr	r2, [r7, #32]
 8009b72:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b74:	f7ff ff78 	bl	8009a68 <prvInsertTimerInActiveList>
 8009b78:	4603      	mov	r3, r0
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d06c      	beq.n	8009c58 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b80:	6a1b      	ldr	r3, [r3, #32]
 8009b82:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b84:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b88:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009b8c:	f003 0304 	and.w	r3, r3, #4
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d061      	beq.n	8009c58 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b94:	68fa      	ldr	r2, [r7, #12]
 8009b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b98:	699b      	ldr	r3, [r3, #24]
 8009b9a:	441a      	add	r2, r3
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	9300      	str	r3, [sp, #0]
 8009ba0:	2300      	movs	r3, #0
 8009ba2:	2100      	movs	r1, #0
 8009ba4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ba6:	f7ff fe1d 	bl	80097e4 <xTimerGenericCommand>
 8009baa:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d152      	bne.n	8009c58 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8009bb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb6:	f383 8811 	msr	BASEPRI, r3
 8009bba:	f3bf 8f6f 	isb	sy
 8009bbe:	f3bf 8f4f 	dsb	sy
 8009bc2:	61bb      	str	r3, [r7, #24]
}
 8009bc4:	bf00      	nop
 8009bc6:	bf00      	nop
 8009bc8:	e7fd      	b.n	8009bc6 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bcc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009bd0:	f023 0301 	bic.w	r3, r3, #1
 8009bd4:	b2da      	uxtb	r2, r3
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8009bdc:	e03d      	b.n	8009c5a <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009be0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009be4:	f043 0301 	orr.w	r3, r3, #1
 8009be8:	b2da      	uxtb	r2, r3
 8009bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009bf0:	68fa      	ldr	r2, [r7, #12]
 8009bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bf8:	699b      	ldr	r3, [r3, #24]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d10b      	bne.n	8009c16 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8009bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
 8009c0e:	617b      	str	r3, [r7, #20]
}
 8009c10:	bf00      	nop
 8009c12:	bf00      	nop
 8009c14:	e7fd      	b.n	8009c12 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c18:	699a      	ldr	r2, [r3, #24]
 8009c1a:	6a3b      	ldr	r3, [r7, #32]
 8009c1c:	18d1      	adds	r1, r2, r3
 8009c1e:	6a3b      	ldr	r3, [r7, #32]
 8009c20:	6a3a      	ldr	r2, [r7, #32]
 8009c22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c24:	f7ff ff20 	bl	8009a68 <prvInsertTimerInActiveList>
					break;
 8009c28:	e017      	b.n	8009c5a <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c2c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009c30:	f003 0302 	and.w	r3, r3, #2
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d103      	bne.n	8009c40 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8009c38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c3a:	f000 fbe5 	bl	800a408 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009c3e:	e00c      	b.n	8009c5a <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c42:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009c46:	f023 0301 	bic.w	r3, r3, #1
 8009c4a:	b2da      	uxtb	r2, r3
 8009c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8009c52:	e002      	b.n	8009c5a <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 8009c54:	bf00      	nop
 8009c56:	e000      	b.n	8009c5a <prvProcessReceivedCommands+0x16e>
					break;
 8009c58:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009c5a:	4b08      	ldr	r3, [pc, #32]	@ (8009c7c <prvProcessReceivedCommands+0x190>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	f107 0108 	add.w	r1, r7, #8
 8009c62:	2200      	movs	r2, #0
 8009c64:	4618      	mov	r0, r3
 8009c66:	f7fd fed7 	bl	8007a18 <xQueueReceive>
 8009c6a:	4603      	mov	r3, r0
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	f47f af41 	bne.w	8009af4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009c72:	bf00      	nop
 8009c74:	bf00      	nop
 8009c76:	3728      	adds	r7, #40	@ 0x28
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	20000d1c 	.word	0x20000d1c

08009c80 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b088      	sub	sp, #32
 8009c84:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c86:	e049      	b.n	8009d1c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009c88:	4b2e      	ldr	r3, [pc, #184]	@ (8009d44 <prvSwitchTimerLists+0xc4>)
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	68db      	ldr	r3, [r3, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c92:	4b2c      	ldr	r3, [pc, #176]	@ (8009d44 <prvSwitchTimerLists+0xc4>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68db      	ldr	r3, [r3, #12]
 8009c98:	68db      	ldr	r3, [r3, #12]
 8009c9a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	3304      	adds	r3, #4
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	f7fd fb1d 	bl	80072e0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6a1b      	ldr	r3, [r3, #32]
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009cb4:	f003 0304 	and.w	r3, r3, #4
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d02f      	beq.n	8009d1c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	699b      	ldr	r3, [r3, #24]
 8009cc0:	693a      	ldr	r2, [r7, #16]
 8009cc2:	4413      	add	r3, r2
 8009cc4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009cc6:	68ba      	ldr	r2, [r7, #8]
 8009cc8:	693b      	ldr	r3, [r7, #16]
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	d90e      	bls.n	8009cec <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	68ba      	ldr	r2, [r7, #8]
 8009cd2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	68fa      	ldr	r2, [r7, #12]
 8009cd8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009cda:	4b1a      	ldr	r3, [pc, #104]	@ (8009d44 <prvSwitchTimerLists+0xc4>)
 8009cdc:	681a      	ldr	r2, [r3, #0]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	4619      	mov	r1, r3
 8009ce4:	4610      	mov	r0, r2
 8009ce6:	f7fd fac2 	bl	800726e <vListInsert>
 8009cea:	e017      	b.n	8009d1c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009cec:	2300      	movs	r3, #0
 8009cee:	9300      	str	r3, [sp, #0]
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	693a      	ldr	r2, [r7, #16]
 8009cf4:	2100      	movs	r1, #0
 8009cf6:	68f8      	ldr	r0, [r7, #12]
 8009cf8:	f7ff fd74 	bl	80097e4 <xTimerGenericCommand>
 8009cfc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d10b      	bne.n	8009d1c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d08:	f383 8811 	msr	BASEPRI, r3
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	603b      	str	r3, [r7, #0]
}
 8009d16:	bf00      	nop
 8009d18:	bf00      	nop
 8009d1a:	e7fd      	b.n	8009d18 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d1c:	4b09      	ldr	r3, [pc, #36]	@ (8009d44 <prvSwitchTimerLists+0xc4>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d1b0      	bne.n	8009c88 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009d26:	4b07      	ldr	r3, [pc, #28]	@ (8009d44 <prvSwitchTimerLists+0xc4>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009d2c:	4b06      	ldr	r3, [pc, #24]	@ (8009d48 <prvSwitchTimerLists+0xc8>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a04      	ldr	r2, [pc, #16]	@ (8009d44 <prvSwitchTimerLists+0xc4>)
 8009d32:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009d34:	4a04      	ldr	r2, [pc, #16]	@ (8009d48 <prvSwitchTimerLists+0xc8>)
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	6013      	str	r3, [r2, #0]
}
 8009d3a:	bf00      	nop
 8009d3c:	3718      	adds	r7, #24
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	20000d14 	.word	0x20000d14
 8009d48:	20000d18 	.word	0x20000d18

08009d4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b082      	sub	sp, #8
 8009d50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009d52:	f000 f969 	bl	800a028 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009d56:	4b15      	ldr	r3, [pc, #84]	@ (8009dac <prvCheckForValidListAndQueue+0x60>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d120      	bne.n	8009da0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009d5e:	4814      	ldr	r0, [pc, #80]	@ (8009db0 <prvCheckForValidListAndQueue+0x64>)
 8009d60:	f7fd fa34 	bl	80071cc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009d64:	4813      	ldr	r0, [pc, #76]	@ (8009db4 <prvCheckForValidListAndQueue+0x68>)
 8009d66:	f7fd fa31 	bl	80071cc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009d6a:	4b13      	ldr	r3, [pc, #76]	@ (8009db8 <prvCheckForValidListAndQueue+0x6c>)
 8009d6c:	4a10      	ldr	r2, [pc, #64]	@ (8009db0 <prvCheckForValidListAndQueue+0x64>)
 8009d6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009d70:	4b12      	ldr	r3, [pc, #72]	@ (8009dbc <prvCheckForValidListAndQueue+0x70>)
 8009d72:	4a10      	ldr	r2, [pc, #64]	@ (8009db4 <prvCheckForValidListAndQueue+0x68>)
 8009d74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009d76:	2300      	movs	r3, #0
 8009d78:	9300      	str	r3, [sp, #0]
 8009d7a:	4b11      	ldr	r3, [pc, #68]	@ (8009dc0 <prvCheckForValidListAndQueue+0x74>)
 8009d7c:	4a11      	ldr	r2, [pc, #68]	@ (8009dc4 <prvCheckForValidListAndQueue+0x78>)
 8009d7e:	210c      	movs	r1, #12
 8009d80:	200a      	movs	r0, #10
 8009d82:	f7fd fb41 	bl	8007408 <xQueueGenericCreateStatic>
 8009d86:	4603      	mov	r3, r0
 8009d88:	4a08      	ldr	r2, [pc, #32]	@ (8009dac <prvCheckForValidListAndQueue+0x60>)
 8009d8a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009d8c:	4b07      	ldr	r3, [pc, #28]	@ (8009dac <prvCheckForValidListAndQueue+0x60>)
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d005      	beq.n	8009da0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009d94:	4b05      	ldr	r3, [pc, #20]	@ (8009dac <prvCheckForValidListAndQueue+0x60>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	490b      	ldr	r1, [pc, #44]	@ (8009dc8 <prvCheckForValidListAndQueue+0x7c>)
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7fe f9d8 	bl	8008150 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009da0:	f000 f974 	bl	800a08c <vPortExitCritical>
}
 8009da4:	bf00      	nop
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}
 8009daa:	bf00      	nop
 8009dac:	20000d1c 	.word	0x20000d1c
 8009db0:	20000cec 	.word	0x20000cec
 8009db4:	20000d00 	.word	0x20000d00
 8009db8:	20000d14 	.word	0x20000d14
 8009dbc:	20000d18 	.word	0x20000d18
 8009dc0:	20000da0 	.word	0x20000da0
 8009dc4:	20000d28 	.word	0x20000d28
 8009dc8:	0800f034 	.word	0x0800f034

08009dcc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009dcc:	b480      	push	{r7}
 8009dce:	b085      	sub	sp, #20
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	60f8      	str	r0, [r7, #12]
 8009dd4:	60b9      	str	r1, [r7, #8]
 8009dd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	3b04      	subs	r3, #4
 8009ddc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009de4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	3b04      	subs	r3, #4
 8009dea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	f023 0201 	bic.w	r2, r3, #1
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	3b04      	subs	r3, #4
 8009dfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8009e30 <pxPortInitialiseStack+0x64>)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	3b14      	subs	r3, #20
 8009e06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	3b04      	subs	r3, #4
 8009e12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	f06f 0202 	mvn.w	r2, #2
 8009e1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	3b20      	subs	r3, #32
 8009e20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009e22:	68fb      	ldr	r3, [r7, #12]
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3714      	adds	r7, #20
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2e:	4770      	bx	lr
 8009e30:	08009e35 	.word	0x08009e35

08009e34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009e34:	b480      	push	{r7}
 8009e36:	b085      	sub	sp, #20
 8009e38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009e3e:	4b13      	ldr	r3, [pc, #76]	@ (8009e8c <prvTaskExitError+0x58>)
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e46:	d00b      	beq.n	8009e60 <prvTaskExitError+0x2c>
	__asm volatile
 8009e48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e4c:	f383 8811 	msr	BASEPRI, r3
 8009e50:	f3bf 8f6f 	isb	sy
 8009e54:	f3bf 8f4f 	dsb	sy
 8009e58:	60fb      	str	r3, [r7, #12]
}
 8009e5a:	bf00      	nop
 8009e5c:	bf00      	nop
 8009e5e:	e7fd      	b.n	8009e5c <prvTaskExitError+0x28>
	__asm volatile
 8009e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e64:	f383 8811 	msr	BASEPRI, r3
 8009e68:	f3bf 8f6f 	isb	sy
 8009e6c:	f3bf 8f4f 	dsb	sy
 8009e70:	60bb      	str	r3, [r7, #8]
}
 8009e72:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009e74:	bf00      	nop
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d0fc      	beq.n	8009e76 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009e7c:	bf00      	nop
 8009e7e:	bf00      	nop
 8009e80:	3714      	adds	r7, #20
 8009e82:	46bd      	mov	sp, r7
 8009e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e88:	4770      	bx	lr
 8009e8a:	bf00      	nop
 8009e8c:	20000020 	.word	0x20000020

08009e90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009e90:	4b07      	ldr	r3, [pc, #28]	@ (8009eb0 <pxCurrentTCBConst2>)
 8009e92:	6819      	ldr	r1, [r3, #0]
 8009e94:	6808      	ldr	r0, [r1, #0]
 8009e96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e9a:	f380 8809 	msr	PSP, r0
 8009e9e:	f3bf 8f6f 	isb	sy
 8009ea2:	f04f 0000 	mov.w	r0, #0
 8009ea6:	f380 8811 	msr	BASEPRI, r0
 8009eaa:	4770      	bx	lr
 8009eac:	f3af 8000 	nop.w

08009eb0 <pxCurrentTCBConst2>:
 8009eb0:	20000bc0 	.word	0x20000bc0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009eb4:	bf00      	nop
 8009eb6:	bf00      	nop

08009eb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009eb8:	4808      	ldr	r0, [pc, #32]	@ (8009edc <prvPortStartFirstTask+0x24>)
 8009eba:	6800      	ldr	r0, [r0, #0]
 8009ebc:	6800      	ldr	r0, [r0, #0]
 8009ebe:	f380 8808 	msr	MSP, r0
 8009ec2:	f04f 0000 	mov.w	r0, #0
 8009ec6:	f380 8814 	msr	CONTROL, r0
 8009eca:	b662      	cpsie	i
 8009ecc:	b661      	cpsie	f
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	f3bf 8f6f 	isb	sy
 8009ed6:	df00      	svc	0
 8009ed8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009eda:	bf00      	nop
 8009edc:	e000ed08 	.word	0xe000ed08

08009ee0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b086      	sub	sp, #24
 8009ee4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ee6:	4b47      	ldr	r3, [pc, #284]	@ (800a004 <xPortStartScheduler+0x124>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	4a47      	ldr	r2, [pc, #284]	@ (800a008 <xPortStartScheduler+0x128>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d10b      	bne.n	8009f08 <xPortStartScheduler+0x28>
	__asm volatile
 8009ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef4:	f383 8811 	msr	BASEPRI, r3
 8009ef8:	f3bf 8f6f 	isb	sy
 8009efc:	f3bf 8f4f 	dsb	sy
 8009f00:	60fb      	str	r3, [r7, #12]
}
 8009f02:	bf00      	nop
 8009f04:	bf00      	nop
 8009f06:	e7fd      	b.n	8009f04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009f08:	4b3e      	ldr	r3, [pc, #248]	@ (800a004 <xPortStartScheduler+0x124>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a3f      	ldr	r2, [pc, #252]	@ (800a00c <xPortStartScheduler+0x12c>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d10b      	bne.n	8009f2a <xPortStartScheduler+0x4a>
	__asm volatile
 8009f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f16:	f383 8811 	msr	BASEPRI, r3
 8009f1a:	f3bf 8f6f 	isb	sy
 8009f1e:	f3bf 8f4f 	dsb	sy
 8009f22:	613b      	str	r3, [r7, #16]
}
 8009f24:	bf00      	nop
 8009f26:	bf00      	nop
 8009f28:	e7fd      	b.n	8009f26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009f2a:	4b39      	ldr	r3, [pc, #228]	@ (800a010 <xPortStartScheduler+0x130>)
 8009f2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	781b      	ldrb	r3, [r3, #0]
 8009f32:	b2db      	uxtb	r3, r3
 8009f34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	22ff      	movs	r2, #255	@ 0xff
 8009f3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009f3c:	697b      	ldr	r3, [r7, #20]
 8009f3e:	781b      	ldrb	r3, [r3, #0]
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009f44:	78fb      	ldrb	r3, [r7, #3]
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009f4c:	b2da      	uxtb	r2, r3
 8009f4e:	4b31      	ldr	r3, [pc, #196]	@ (800a014 <xPortStartScheduler+0x134>)
 8009f50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009f52:	4b31      	ldr	r3, [pc, #196]	@ (800a018 <xPortStartScheduler+0x138>)
 8009f54:	2207      	movs	r2, #7
 8009f56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f58:	e009      	b.n	8009f6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009f5a:	4b2f      	ldr	r3, [pc, #188]	@ (800a018 <xPortStartScheduler+0x138>)
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	3b01      	subs	r3, #1
 8009f60:	4a2d      	ldr	r2, [pc, #180]	@ (800a018 <xPortStartScheduler+0x138>)
 8009f62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009f64:	78fb      	ldrb	r3, [r7, #3]
 8009f66:	b2db      	uxtb	r3, r3
 8009f68:	005b      	lsls	r3, r3, #1
 8009f6a:	b2db      	uxtb	r3, r3
 8009f6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009f6e:	78fb      	ldrb	r3, [r7, #3]
 8009f70:	b2db      	uxtb	r3, r3
 8009f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f76:	2b80      	cmp	r3, #128	@ 0x80
 8009f78:	d0ef      	beq.n	8009f5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009f7a:	4b27      	ldr	r3, [pc, #156]	@ (800a018 <xPortStartScheduler+0x138>)
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f1c3 0307 	rsb	r3, r3, #7
 8009f82:	2b04      	cmp	r3, #4
 8009f84:	d00b      	beq.n	8009f9e <xPortStartScheduler+0xbe>
	__asm volatile
 8009f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f8a:	f383 8811 	msr	BASEPRI, r3
 8009f8e:	f3bf 8f6f 	isb	sy
 8009f92:	f3bf 8f4f 	dsb	sy
 8009f96:	60bb      	str	r3, [r7, #8]
}
 8009f98:	bf00      	nop
 8009f9a:	bf00      	nop
 8009f9c:	e7fd      	b.n	8009f9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009f9e:	4b1e      	ldr	r3, [pc, #120]	@ (800a018 <xPortStartScheduler+0x138>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	021b      	lsls	r3, r3, #8
 8009fa4:	4a1c      	ldr	r2, [pc, #112]	@ (800a018 <xPortStartScheduler+0x138>)
 8009fa6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009fa8:	4b1b      	ldr	r3, [pc, #108]	@ (800a018 <xPortStartScheduler+0x138>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009fb0:	4a19      	ldr	r2, [pc, #100]	@ (800a018 <xPortStartScheduler+0x138>)
 8009fb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	b2da      	uxtb	r2, r3
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009fbc:	4b17      	ldr	r3, [pc, #92]	@ (800a01c <xPortStartScheduler+0x13c>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	4a16      	ldr	r2, [pc, #88]	@ (800a01c <xPortStartScheduler+0x13c>)
 8009fc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009fc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009fc8:	4b14      	ldr	r3, [pc, #80]	@ (800a01c <xPortStartScheduler+0x13c>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a13      	ldr	r2, [pc, #76]	@ (800a01c <xPortStartScheduler+0x13c>)
 8009fce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009fd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009fd4:	f000 f8da 	bl	800a18c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009fd8:	4b11      	ldr	r3, [pc, #68]	@ (800a020 <xPortStartScheduler+0x140>)
 8009fda:	2200      	movs	r2, #0
 8009fdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009fde:	f000 f8f9 	bl	800a1d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009fe2:	4b10      	ldr	r3, [pc, #64]	@ (800a024 <xPortStartScheduler+0x144>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	4a0f      	ldr	r2, [pc, #60]	@ (800a024 <xPortStartScheduler+0x144>)
 8009fe8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009fec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009fee:	f7ff ff63 	bl	8009eb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009ff2:	f7fe fe6d 	bl	8008cd0 <vTaskSwitchContext>
	prvTaskExitError();
 8009ff6:	f7ff ff1d 	bl	8009e34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009ffa:	2300      	movs	r3, #0
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3718      	adds	r7, #24
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}
 800a004:	e000ed00 	.word	0xe000ed00
 800a008:	410fc271 	.word	0x410fc271
 800a00c:	410fc270 	.word	0x410fc270
 800a010:	e000e400 	.word	0xe000e400
 800a014:	20000de8 	.word	0x20000de8
 800a018:	20000dec 	.word	0x20000dec
 800a01c:	e000ed20 	.word	0xe000ed20
 800a020:	20000020 	.word	0x20000020
 800a024:	e000ef34 	.word	0xe000ef34

0800a028 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a028:	b480      	push	{r7}
 800a02a:	b083      	sub	sp, #12
 800a02c:	af00      	add	r7, sp, #0
	__asm volatile
 800a02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a032:	f383 8811 	msr	BASEPRI, r3
 800a036:	f3bf 8f6f 	isb	sy
 800a03a:	f3bf 8f4f 	dsb	sy
 800a03e:	607b      	str	r3, [r7, #4]
}
 800a040:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a042:	4b10      	ldr	r3, [pc, #64]	@ (800a084 <vPortEnterCritical+0x5c>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	3301      	adds	r3, #1
 800a048:	4a0e      	ldr	r2, [pc, #56]	@ (800a084 <vPortEnterCritical+0x5c>)
 800a04a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a04c:	4b0d      	ldr	r3, [pc, #52]	@ (800a084 <vPortEnterCritical+0x5c>)
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	2b01      	cmp	r3, #1
 800a052:	d110      	bne.n	800a076 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a054:	4b0c      	ldr	r3, [pc, #48]	@ (800a088 <vPortEnterCritical+0x60>)
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	b2db      	uxtb	r3, r3
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00b      	beq.n	800a076 <vPortEnterCritical+0x4e>
	__asm volatile
 800a05e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a062:	f383 8811 	msr	BASEPRI, r3
 800a066:	f3bf 8f6f 	isb	sy
 800a06a:	f3bf 8f4f 	dsb	sy
 800a06e:	603b      	str	r3, [r7, #0]
}
 800a070:	bf00      	nop
 800a072:	bf00      	nop
 800a074:	e7fd      	b.n	800a072 <vPortEnterCritical+0x4a>
	}
}
 800a076:	bf00      	nop
 800a078:	370c      	adds	r7, #12
 800a07a:	46bd      	mov	sp, r7
 800a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a080:	4770      	bx	lr
 800a082:	bf00      	nop
 800a084:	20000020 	.word	0x20000020
 800a088:	e000ed04 	.word	0xe000ed04

0800a08c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a08c:	b480      	push	{r7}
 800a08e:	b083      	sub	sp, #12
 800a090:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a092:	4b12      	ldr	r3, [pc, #72]	@ (800a0dc <vPortExitCritical+0x50>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d10b      	bne.n	800a0b2 <vPortExitCritical+0x26>
	__asm volatile
 800a09a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a09e:	f383 8811 	msr	BASEPRI, r3
 800a0a2:	f3bf 8f6f 	isb	sy
 800a0a6:	f3bf 8f4f 	dsb	sy
 800a0aa:	607b      	str	r3, [r7, #4]
}
 800a0ac:	bf00      	nop
 800a0ae:	bf00      	nop
 800a0b0:	e7fd      	b.n	800a0ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a0b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a0dc <vPortExitCritical+0x50>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	3b01      	subs	r3, #1
 800a0b8:	4a08      	ldr	r2, [pc, #32]	@ (800a0dc <vPortExitCritical+0x50>)
 800a0ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a0bc:	4b07      	ldr	r3, [pc, #28]	@ (800a0dc <vPortExitCritical+0x50>)
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d105      	bne.n	800a0d0 <vPortExitCritical+0x44>
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a0c8:	683b      	ldr	r3, [r7, #0]
 800a0ca:	f383 8811 	msr	BASEPRI, r3
}
 800a0ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a0d0:	bf00      	nop
 800a0d2:	370c      	adds	r7, #12
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	20000020 	.word	0x20000020

0800a0e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a0e0:	f3ef 8009 	mrs	r0, PSP
 800a0e4:	f3bf 8f6f 	isb	sy
 800a0e8:	4b15      	ldr	r3, [pc, #84]	@ (800a140 <pxCurrentTCBConst>)
 800a0ea:	681a      	ldr	r2, [r3, #0]
 800a0ec:	f01e 0f10 	tst.w	lr, #16
 800a0f0:	bf08      	it	eq
 800a0f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a0f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0fa:	6010      	str	r0, [r2, #0]
 800a0fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a100:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a104:	f380 8811 	msr	BASEPRI, r0
 800a108:	f3bf 8f4f 	dsb	sy
 800a10c:	f3bf 8f6f 	isb	sy
 800a110:	f7fe fdde 	bl	8008cd0 <vTaskSwitchContext>
 800a114:	f04f 0000 	mov.w	r0, #0
 800a118:	f380 8811 	msr	BASEPRI, r0
 800a11c:	bc09      	pop	{r0, r3}
 800a11e:	6819      	ldr	r1, [r3, #0]
 800a120:	6808      	ldr	r0, [r1, #0]
 800a122:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a126:	f01e 0f10 	tst.w	lr, #16
 800a12a:	bf08      	it	eq
 800a12c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a130:	f380 8809 	msr	PSP, r0
 800a134:	f3bf 8f6f 	isb	sy
 800a138:	4770      	bx	lr
 800a13a:	bf00      	nop
 800a13c:	f3af 8000 	nop.w

0800a140 <pxCurrentTCBConst>:
 800a140:	20000bc0 	.word	0x20000bc0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a144:	bf00      	nop
 800a146:	bf00      	nop

0800a148 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b082      	sub	sp, #8
 800a14c:	af00      	add	r7, sp, #0
	__asm volatile
 800a14e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a152:	f383 8811 	msr	BASEPRI, r3
 800a156:	f3bf 8f6f 	isb	sy
 800a15a:	f3bf 8f4f 	dsb	sy
 800a15e:	607b      	str	r3, [r7, #4]
}
 800a160:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a162:	f7fe fcfb 	bl	8008b5c <xTaskIncrementTick>
 800a166:	4603      	mov	r3, r0
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d003      	beq.n	800a174 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a16c:	4b06      	ldr	r3, [pc, #24]	@ (800a188 <SysTick_Handler+0x40>)
 800a16e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a172:	601a      	str	r2, [r3, #0]
 800a174:	2300      	movs	r3, #0
 800a176:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a178:	683b      	ldr	r3, [r7, #0]
 800a17a:	f383 8811 	msr	BASEPRI, r3
}
 800a17e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a180:	bf00      	nop
 800a182:	3708      	adds	r7, #8
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}
 800a188:	e000ed04 	.word	0xe000ed04

0800a18c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a18c:	b480      	push	{r7}
 800a18e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a190:	4b0b      	ldr	r3, [pc, #44]	@ (800a1c0 <vPortSetupTimerInterrupt+0x34>)
 800a192:	2200      	movs	r2, #0
 800a194:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a196:	4b0b      	ldr	r3, [pc, #44]	@ (800a1c4 <vPortSetupTimerInterrupt+0x38>)
 800a198:	2200      	movs	r2, #0
 800a19a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a19c:	4b0a      	ldr	r3, [pc, #40]	@ (800a1c8 <vPortSetupTimerInterrupt+0x3c>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	4a0a      	ldr	r2, [pc, #40]	@ (800a1cc <vPortSetupTimerInterrupt+0x40>)
 800a1a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1a6:	099b      	lsrs	r3, r3, #6
 800a1a8:	4a09      	ldr	r2, [pc, #36]	@ (800a1d0 <vPortSetupTimerInterrupt+0x44>)
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a1ae:	4b04      	ldr	r3, [pc, #16]	@ (800a1c0 <vPortSetupTimerInterrupt+0x34>)
 800a1b0:	2207      	movs	r2, #7
 800a1b2:	601a      	str	r2, [r3, #0]
}
 800a1b4:	bf00      	nop
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr
 800a1be:	bf00      	nop
 800a1c0:	e000e010 	.word	0xe000e010
 800a1c4:	e000e018 	.word	0xe000e018
 800a1c8:	20000014 	.word	0x20000014
 800a1cc:	10624dd3 	.word	0x10624dd3
 800a1d0:	e000e014 	.word	0xe000e014

0800a1d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a1d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a1e4 <vPortEnableVFP+0x10>
 800a1d8:	6801      	ldr	r1, [r0, #0]
 800a1da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a1de:	6001      	str	r1, [r0, #0]
 800a1e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a1e2:	bf00      	nop
 800a1e4:	e000ed88 	.word	0xe000ed88

0800a1e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b085      	sub	sp, #20
 800a1ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a1ee:	f3ef 8305 	mrs	r3, IPSR
 800a1f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2b0f      	cmp	r3, #15
 800a1f8:	d915      	bls.n	800a226 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a1fa:	4a18      	ldr	r2, [pc, #96]	@ (800a25c <vPortValidateInterruptPriority+0x74>)
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	4413      	add	r3, r2
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a204:	4b16      	ldr	r3, [pc, #88]	@ (800a260 <vPortValidateInterruptPriority+0x78>)
 800a206:	781b      	ldrb	r3, [r3, #0]
 800a208:	7afa      	ldrb	r2, [r7, #11]
 800a20a:	429a      	cmp	r2, r3
 800a20c:	d20b      	bcs.n	800a226 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a20e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a212:	f383 8811 	msr	BASEPRI, r3
 800a216:	f3bf 8f6f 	isb	sy
 800a21a:	f3bf 8f4f 	dsb	sy
 800a21e:	607b      	str	r3, [r7, #4]
}
 800a220:	bf00      	nop
 800a222:	bf00      	nop
 800a224:	e7fd      	b.n	800a222 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a226:	4b0f      	ldr	r3, [pc, #60]	@ (800a264 <vPortValidateInterruptPriority+0x7c>)
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a22e:	4b0e      	ldr	r3, [pc, #56]	@ (800a268 <vPortValidateInterruptPriority+0x80>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	429a      	cmp	r2, r3
 800a234:	d90b      	bls.n	800a24e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a23a:	f383 8811 	msr	BASEPRI, r3
 800a23e:	f3bf 8f6f 	isb	sy
 800a242:	f3bf 8f4f 	dsb	sy
 800a246:	603b      	str	r3, [r7, #0]
}
 800a248:	bf00      	nop
 800a24a:	bf00      	nop
 800a24c:	e7fd      	b.n	800a24a <vPortValidateInterruptPriority+0x62>
	}
 800a24e:	bf00      	nop
 800a250:	3714      	adds	r7, #20
 800a252:	46bd      	mov	sp, r7
 800a254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a258:	4770      	bx	lr
 800a25a:	bf00      	nop
 800a25c:	e000e3f0 	.word	0xe000e3f0
 800a260:	20000de8 	.word	0x20000de8
 800a264:	e000ed0c 	.word	0xe000ed0c
 800a268:	20000dec 	.word	0x20000dec

0800a26c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b08a      	sub	sp, #40	@ 0x28
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a274:	2300      	movs	r3, #0
 800a276:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a278:	f7fe fbb4 	bl	80089e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a27c:	4b5c      	ldr	r3, [pc, #368]	@ (800a3f0 <pvPortMalloc+0x184>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d101      	bne.n	800a288 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a284:	f000 f924 	bl	800a4d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a288:	4b5a      	ldr	r3, [pc, #360]	@ (800a3f4 <pvPortMalloc+0x188>)
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	4013      	ands	r3, r2
 800a290:	2b00      	cmp	r3, #0
 800a292:	f040 8095 	bne.w	800a3c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d01e      	beq.n	800a2da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a29c:	2208      	movs	r2, #8
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4413      	add	r3, r2
 800a2a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f003 0307 	and.w	r3, r3, #7
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d015      	beq.n	800a2da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f023 0307 	bic.w	r3, r3, #7
 800a2b4:	3308      	adds	r3, #8
 800a2b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f003 0307 	and.w	r3, r3, #7
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d00b      	beq.n	800a2da <pvPortMalloc+0x6e>
	__asm volatile
 800a2c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c6:	f383 8811 	msr	BASEPRI, r3
 800a2ca:	f3bf 8f6f 	isb	sy
 800a2ce:	f3bf 8f4f 	dsb	sy
 800a2d2:	617b      	str	r3, [r7, #20]
}
 800a2d4:	bf00      	nop
 800a2d6:	bf00      	nop
 800a2d8:	e7fd      	b.n	800a2d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d06f      	beq.n	800a3c0 <pvPortMalloc+0x154>
 800a2e0:	4b45      	ldr	r3, [pc, #276]	@ (800a3f8 <pvPortMalloc+0x18c>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d86a      	bhi.n	800a3c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a2ea:	4b44      	ldr	r3, [pc, #272]	@ (800a3fc <pvPortMalloc+0x190>)
 800a2ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a2ee:	4b43      	ldr	r3, [pc, #268]	@ (800a3fc <pvPortMalloc+0x190>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a2f4:	e004      	b.n	800a300 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	687a      	ldr	r2, [r7, #4]
 800a306:	429a      	cmp	r2, r3
 800a308:	d903      	bls.n	800a312 <pvPortMalloc+0xa6>
 800a30a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d1f1      	bne.n	800a2f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a312:	4b37      	ldr	r3, [pc, #220]	@ (800a3f0 <pvPortMalloc+0x184>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a318:	429a      	cmp	r2, r3
 800a31a:	d051      	beq.n	800a3c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a31c:	6a3b      	ldr	r3, [r7, #32]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2208      	movs	r2, #8
 800a322:	4413      	add	r3, r2
 800a324:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	6a3b      	ldr	r3, [r7, #32]
 800a32c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a32e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a330:	685a      	ldr	r2, [r3, #4]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	1ad2      	subs	r2, r2, r3
 800a336:	2308      	movs	r3, #8
 800a338:	005b      	lsls	r3, r3, #1
 800a33a:	429a      	cmp	r2, r3
 800a33c:	d920      	bls.n	800a380 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a33e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	4413      	add	r3, r2
 800a344:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a346:	69bb      	ldr	r3, [r7, #24]
 800a348:	f003 0307 	and.w	r3, r3, #7
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d00b      	beq.n	800a368 <pvPortMalloc+0xfc>
	__asm volatile
 800a350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a354:	f383 8811 	msr	BASEPRI, r3
 800a358:	f3bf 8f6f 	isb	sy
 800a35c:	f3bf 8f4f 	dsb	sy
 800a360:	613b      	str	r3, [r7, #16]
}
 800a362:	bf00      	nop
 800a364:	bf00      	nop
 800a366:	e7fd      	b.n	800a364 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a36a:	685a      	ldr	r2, [r3, #4]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	1ad2      	subs	r2, r2, r3
 800a370:	69bb      	ldr	r3, [r7, #24]
 800a372:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a376:	687a      	ldr	r2, [r7, #4]
 800a378:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a37a:	69b8      	ldr	r0, [r7, #24]
 800a37c:	f000 f90a 	bl	800a594 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a380:	4b1d      	ldr	r3, [pc, #116]	@ (800a3f8 <pvPortMalloc+0x18c>)
 800a382:	681a      	ldr	r2, [r3, #0]
 800a384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	1ad3      	subs	r3, r2, r3
 800a38a:	4a1b      	ldr	r2, [pc, #108]	@ (800a3f8 <pvPortMalloc+0x18c>)
 800a38c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a38e:	4b1a      	ldr	r3, [pc, #104]	@ (800a3f8 <pvPortMalloc+0x18c>)
 800a390:	681a      	ldr	r2, [r3, #0]
 800a392:	4b1b      	ldr	r3, [pc, #108]	@ (800a400 <pvPortMalloc+0x194>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	429a      	cmp	r2, r3
 800a398:	d203      	bcs.n	800a3a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a39a:	4b17      	ldr	r3, [pc, #92]	@ (800a3f8 <pvPortMalloc+0x18c>)
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	4a18      	ldr	r2, [pc, #96]	@ (800a400 <pvPortMalloc+0x194>)
 800a3a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a3a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a4:	685a      	ldr	r2, [r3, #4]
 800a3a6:	4b13      	ldr	r3, [pc, #76]	@ (800a3f4 <pvPortMalloc+0x188>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	431a      	orrs	r2, r3
 800a3ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a3b6:	4b13      	ldr	r3, [pc, #76]	@ (800a404 <pvPortMalloc+0x198>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	3301      	adds	r3, #1
 800a3bc:	4a11      	ldr	r2, [pc, #68]	@ (800a404 <pvPortMalloc+0x198>)
 800a3be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a3c0:	f7fe fb1e 	bl	8008a00 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3c4:	69fb      	ldr	r3, [r7, #28]
 800a3c6:	f003 0307 	and.w	r3, r3, #7
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d00b      	beq.n	800a3e6 <pvPortMalloc+0x17a>
	__asm volatile
 800a3ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d2:	f383 8811 	msr	BASEPRI, r3
 800a3d6:	f3bf 8f6f 	isb	sy
 800a3da:	f3bf 8f4f 	dsb	sy
 800a3de:	60fb      	str	r3, [r7, #12]
}
 800a3e0:	bf00      	nop
 800a3e2:	bf00      	nop
 800a3e4:	e7fd      	b.n	800a3e2 <pvPortMalloc+0x176>
	return pvReturn;
 800a3e6:	69fb      	ldr	r3, [r7, #28]
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3728      	adds	r7, #40	@ 0x28
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}
 800a3f0:	200049f8 	.word	0x200049f8
 800a3f4:	20004a0c 	.word	0x20004a0c
 800a3f8:	200049fc 	.word	0x200049fc
 800a3fc:	200049f0 	.word	0x200049f0
 800a400:	20004a00 	.word	0x20004a00
 800a404:	20004a04 	.word	0x20004a04

0800a408 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b086      	sub	sp, #24
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d04f      	beq.n	800a4ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a41a:	2308      	movs	r3, #8
 800a41c:	425b      	negs	r3, r3
 800a41e:	697a      	ldr	r2, [r7, #20]
 800a420:	4413      	add	r3, r2
 800a422:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	685a      	ldr	r2, [r3, #4]
 800a42c:	4b25      	ldr	r3, [pc, #148]	@ (800a4c4 <vPortFree+0xbc>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	4013      	ands	r3, r2
 800a432:	2b00      	cmp	r3, #0
 800a434:	d10b      	bne.n	800a44e <vPortFree+0x46>
	__asm volatile
 800a436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a43a:	f383 8811 	msr	BASEPRI, r3
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	f3bf 8f4f 	dsb	sy
 800a446:	60fb      	str	r3, [r7, #12]
}
 800a448:	bf00      	nop
 800a44a:	bf00      	nop
 800a44c:	e7fd      	b.n	800a44a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a44e:	693b      	ldr	r3, [r7, #16]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d00b      	beq.n	800a46e <vPortFree+0x66>
	__asm volatile
 800a456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a45a:	f383 8811 	msr	BASEPRI, r3
 800a45e:	f3bf 8f6f 	isb	sy
 800a462:	f3bf 8f4f 	dsb	sy
 800a466:	60bb      	str	r3, [r7, #8]
}
 800a468:	bf00      	nop
 800a46a:	bf00      	nop
 800a46c:	e7fd      	b.n	800a46a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	685a      	ldr	r2, [r3, #4]
 800a472:	4b14      	ldr	r3, [pc, #80]	@ (800a4c4 <vPortFree+0xbc>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	4013      	ands	r3, r2
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d01e      	beq.n	800a4ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d11a      	bne.n	800a4ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a484:	693b      	ldr	r3, [r7, #16]
 800a486:	685a      	ldr	r2, [r3, #4]
 800a488:	4b0e      	ldr	r3, [pc, #56]	@ (800a4c4 <vPortFree+0xbc>)
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	43db      	mvns	r3, r3
 800a48e:	401a      	ands	r2, r3
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a494:	f7fe faa6 	bl	80089e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	685a      	ldr	r2, [r3, #4]
 800a49c:	4b0a      	ldr	r3, [pc, #40]	@ (800a4c8 <vPortFree+0xc0>)
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4413      	add	r3, r2
 800a4a2:	4a09      	ldr	r2, [pc, #36]	@ (800a4c8 <vPortFree+0xc0>)
 800a4a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a4a6:	6938      	ldr	r0, [r7, #16]
 800a4a8:	f000 f874 	bl	800a594 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a4ac:	4b07      	ldr	r3, [pc, #28]	@ (800a4cc <vPortFree+0xc4>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	4a06      	ldr	r2, [pc, #24]	@ (800a4cc <vPortFree+0xc4>)
 800a4b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a4b6:	f7fe faa3 	bl	8008a00 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a4ba:	bf00      	nop
 800a4bc:	3718      	adds	r7, #24
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	20004a0c 	.word	0x20004a0c
 800a4c8:	200049fc 	.word	0x200049fc
 800a4cc:	20004a08 	.word	0x20004a08

0800a4d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a4d0:	b480      	push	{r7}
 800a4d2:	b085      	sub	sp, #20
 800a4d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a4d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a4da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a4dc:	4b27      	ldr	r3, [pc, #156]	@ (800a57c <prvHeapInit+0xac>)
 800a4de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f003 0307 	and.w	r3, r3, #7
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d00c      	beq.n	800a504 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	3307      	adds	r3, #7
 800a4ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f023 0307 	bic.w	r3, r3, #7
 800a4f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a4f8:	68ba      	ldr	r2, [r7, #8]
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	1ad3      	subs	r3, r2, r3
 800a4fe:	4a1f      	ldr	r2, [pc, #124]	@ (800a57c <prvHeapInit+0xac>)
 800a500:	4413      	add	r3, r2
 800a502:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a508:	4a1d      	ldr	r2, [pc, #116]	@ (800a580 <prvHeapInit+0xb0>)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a50e:	4b1c      	ldr	r3, [pc, #112]	@ (800a580 <prvHeapInit+0xb0>)
 800a510:	2200      	movs	r2, #0
 800a512:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	68ba      	ldr	r2, [r7, #8]
 800a518:	4413      	add	r3, r2
 800a51a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a51c:	2208      	movs	r2, #8
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	1a9b      	subs	r3, r3, r2
 800a522:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	f023 0307 	bic.w	r3, r3, #7
 800a52a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	4a15      	ldr	r2, [pc, #84]	@ (800a584 <prvHeapInit+0xb4>)
 800a530:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a532:	4b14      	ldr	r3, [pc, #80]	@ (800a584 <prvHeapInit+0xb4>)
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	2200      	movs	r2, #0
 800a538:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a53a:	4b12      	ldr	r3, [pc, #72]	@ (800a584 <prvHeapInit+0xb4>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	2200      	movs	r2, #0
 800a540:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	68fa      	ldr	r2, [r7, #12]
 800a54a:	1ad2      	subs	r2, r2, r3
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a550:	4b0c      	ldr	r3, [pc, #48]	@ (800a584 <prvHeapInit+0xb4>)
 800a552:	681a      	ldr	r2, [r3, #0]
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	685b      	ldr	r3, [r3, #4]
 800a55c:	4a0a      	ldr	r2, [pc, #40]	@ (800a588 <prvHeapInit+0xb8>)
 800a55e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	685b      	ldr	r3, [r3, #4]
 800a564:	4a09      	ldr	r2, [pc, #36]	@ (800a58c <prvHeapInit+0xbc>)
 800a566:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a568:	4b09      	ldr	r3, [pc, #36]	@ (800a590 <prvHeapInit+0xc0>)
 800a56a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a56e:	601a      	str	r2, [r3, #0]
}
 800a570:	bf00      	nop
 800a572:	3714      	adds	r7, #20
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr
 800a57c:	20000df0 	.word	0x20000df0
 800a580:	200049f0 	.word	0x200049f0
 800a584:	200049f8 	.word	0x200049f8
 800a588:	20004a00 	.word	0x20004a00
 800a58c:	200049fc 	.word	0x200049fc
 800a590:	20004a0c 	.word	0x20004a0c

0800a594 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a594:	b480      	push	{r7}
 800a596:	b085      	sub	sp, #20
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a59c:	4b28      	ldr	r3, [pc, #160]	@ (800a640 <prvInsertBlockIntoFreeList+0xac>)
 800a59e:	60fb      	str	r3, [r7, #12]
 800a5a0:	e002      	b.n	800a5a8 <prvInsertBlockIntoFreeList+0x14>
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	60fb      	str	r3, [r7, #12]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d8f7      	bhi.n	800a5a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	68ba      	ldr	r2, [r7, #8]
 800a5bc:	4413      	add	r3, r2
 800a5be:	687a      	ldr	r2, [r7, #4]
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d108      	bne.n	800a5d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	685a      	ldr	r2, [r3, #4]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	685b      	ldr	r3, [r3, #4]
 800a5cc:	441a      	add	r2, r3
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	685b      	ldr	r3, [r3, #4]
 800a5de:	68ba      	ldr	r2, [r7, #8]
 800a5e0:	441a      	add	r2, r3
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	429a      	cmp	r2, r3
 800a5e8:	d118      	bne.n	800a61c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	681a      	ldr	r2, [r3, #0]
 800a5ee:	4b15      	ldr	r3, [pc, #84]	@ (800a644 <prvInsertBlockIntoFreeList+0xb0>)
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	429a      	cmp	r2, r3
 800a5f4:	d00d      	beq.n	800a612 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	685a      	ldr	r2, [r3, #4]
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	685b      	ldr	r3, [r3, #4]
 800a600:	441a      	add	r2, r3
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	601a      	str	r2, [r3, #0]
 800a610:	e008      	b.n	800a624 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a612:	4b0c      	ldr	r3, [pc, #48]	@ (800a644 <prvInsertBlockIntoFreeList+0xb0>)
 800a614:	681a      	ldr	r2, [r3, #0]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	601a      	str	r2, [r3, #0]
 800a61a:	e003      	b.n	800a624 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	681a      	ldr	r2, [r3, #0]
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a624:	68fa      	ldr	r2, [r7, #12]
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	429a      	cmp	r2, r3
 800a62a:	d002      	beq.n	800a632 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	687a      	ldr	r2, [r7, #4]
 800a630:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a632:	bf00      	nop
 800a634:	3714      	adds	r7, #20
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
 800a63e:	bf00      	nop
 800a640:	200049f0 	.word	0x200049f0
 800a644:	200049f8 	.word	0x200049f8

0800a648 <__cvt>:
 800a648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a64c:	ec57 6b10 	vmov	r6, r7, d0
 800a650:	2f00      	cmp	r7, #0
 800a652:	460c      	mov	r4, r1
 800a654:	4619      	mov	r1, r3
 800a656:	463b      	mov	r3, r7
 800a658:	bfbb      	ittet	lt
 800a65a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a65e:	461f      	movlt	r7, r3
 800a660:	2300      	movge	r3, #0
 800a662:	232d      	movlt	r3, #45	@ 0x2d
 800a664:	700b      	strb	r3, [r1, #0]
 800a666:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a668:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a66c:	4691      	mov	r9, r2
 800a66e:	f023 0820 	bic.w	r8, r3, #32
 800a672:	bfbc      	itt	lt
 800a674:	4632      	movlt	r2, r6
 800a676:	4616      	movlt	r6, r2
 800a678:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a67c:	d005      	beq.n	800a68a <__cvt+0x42>
 800a67e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a682:	d100      	bne.n	800a686 <__cvt+0x3e>
 800a684:	3401      	adds	r4, #1
 800a686:	2102      	movs	r1, #2
 800a688:	e000      	b.n	800a68c <__cvt+0x44>
 800a68a:	2103      	movs	r1, #3
 800a68c:	ab03      	add	r3, sp, #12
 800a68e:	9301      	str	r3, [sp, #4]
 800a690:	ab02      	add	r3, sp, #8
 800a692:	9300      	str	r3, [sp, #0]
 800a694:	ec47 6b10 	vmov	d0, r6, r7
 800a698:	4653      	mov	r3, sl
 800a69a:	4622      	mov	r2, r4
 800a69c:	f001 f8dc 	bl	800b858 <_dtoa_r>
 800a6a0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a6a4:	4605      	mov	r5, r0
 800a6a6:	d119      	bne.n	800a6dc <__cvt+0x94>
 800a6a8:	f019 0f01 	tst.w	r9, #1
 800a6ac:	d00e      	beq.n	800a6cc <__cvt+0x84>
 800a6ae:	eb00 0904 	add.w	r9, r0, r4
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4630      	mov	r0, r6
 800a6b8:	4639      	mov	r1, r7
 800a6ba:	f7f6 fa0d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6be:	b108      	cbz	r0, 800a6c4 <__cvt+0x7c>
 800a6c0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a6c4:	2230      	movs	r2, #48	@ 0x30
 800a6c6:	9b03      	ldr	r3, [sp, #12]
 800a6c8:	454b      	cmp	r3, r9
 800a6ca:	d31e      	bcc.n	800a70a <__cvt+0xc2>
 800a6cc:	9b03      	ldr	r3, [sp, #12]
 800a6ce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a6d0:	1b5b      	subs	r3, r3, r5
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	6013      	str	r3, [r2, #0]
 800a6d6:	b004      	add	sp, #16
 800a6d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6dc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a6e0:	eb00 0904 	add.w	r9, r0, r4
 800a6e4:	d1e5      	bne.n	800a6b2 <__cvt+0x6a>
 800a6e6:	7803      	ldrb	r3, [r0, #0]
 800a6e8:	2b30      	cmp	r3, #48	@ 0x30
 800a6ea:	d10a      	bne.n	800a702 <__cvt+0xba>
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	4630      	mov	r0, r6
 800a6f2:	4639      	mov	r1, r7
 800a6f4:	f7f6 f9f0 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6f8:	b918      	cbnz	r0, 800a702 <__cvt+0xba>
 800a6fa:	f1c4 0401 	rsb	r4, r4, #1
 800a6fe:	f8ca 4000 	str.w	r4, [sl]
 800a702:	f8da 3000 	ldr.w	r3, [sl]
 800a706:	4499      	add	r9, r3
 800a708:	e7d3      	b.n	800a6b2 <__cvt+0x6a>
 800a70a:	1c59      	adds	r1, r3, #1
 800a70c:	9103      	str	r1, [sp, #12]
 800a70e:	701a      	strb	r2, [r3, #0]
 800a710:	e7d9      	b.n	800a6c6 <__cvt+0x7e>

0800a712 <__exponent>:
 800a712:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a714:	2900      	cmp	r1, #0
 800a716:	bfba      	itte	lt
 800a718:	4249      	neglt	r1, r1
 800a71a:	232d      	movlt	r3, #45	@ 0x2d
 800a71c:	232b      	movge	r3, #43	@ 0x2b
 800a71e:	2909      	cmp	r1, #9
 800a720:	7002      	strb	r2, [r0, #0]
 800a722:	7043      	strb	r3, [r0, #1]
 800a724:	dd29      	ble.n	800a77a <__exponent+0x68>
 800a726:	f10d 0307 	add.w	r3, sp, #7
 800a72a:	461d      	mov	r5, r3
 800a72c:	270a      	movs	r7, #10
 800a72e:	461a      	mov	r2, r3
 800a730:	fbb1 f6f7 	udiv	r6, r1, r7
 800a734:	fb07 1416 	mls	r4, r7, r6, r1
 800a738:	3430      	adds	r4, #48	@ 0x30
 800a73a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a73e:	460c      	mov	r4, r1
 800a740:	2c63      	cmp	r4, #99	@ 0x63
 800a742:	f103 33ff 	add.w	r3, r3, #4294967295
 800a746:	4631      	mov	r1, r6
 800a748:	dcf1      	bgt.n	800a72e <__exponent+0x1c>
 800a74a:	3130      	adds	r1, #48	@ 0x30
 800a74c:	1e94      	subs	r4, r2, #2
 800a74e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a752:	1c41      	adds	r1, r0, #1
 800a754:	4623      	mov	r3, r4
 800a756:	42ab      	cmp	r3, r5
 800a758:	d30a      	bcc.n	800a770 <__exponent+0x5e>
 800a75a:	f10d 0309 	add.w	r3, sp, #9
 800a75e:	1a9b      	subs	r3, r3, r2
 800a760:	42ac      	cmp	r4, r5
 800a762:	bf88      	it	hi
 800a764:	2300      	movhi	r3, #0
 800a766:	3302      	adds	r3, #2
 800a768:	4403      	add	r3, r0
 800a76a:	1a18      	subs	r0, r3, r0
 800a76c:	b003      	add	sp, #12
 800a76e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a770:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a774:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a778:	e7ed      	b.n	800a756 <__exponent+0x44>
 800a77a:	2330      	movs	r3, #48	@ 0x30
 800a77c:	3130      	adds	r1, #48	@ 0x30
 800a77e:	7083      	strb	r3, [r0, #2]
 800a780:	70c1      	strb	r1, [r0, #3]
 800a782:	1d03      	adds	r3, r0, #4
 800a784:	e7f1      	b.n	800a76a <__exponent+0x58>
	...

0800a788 <_printf_float>:
 800a788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a78c:	b08d      	sub	sp, #52	@ 0x34
 800a78e:	460c      	mov	r4, r1
 800a790:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a794:	4616      	mov	r6, r2
 800a796:	461f      	mov	r7, r3
 800a798:	4605      	mov	r5, r0
 800a79a:	f000 fee9 	bl	800b570 <_localeconv_r>
 800a79e:	6803      	ldr	r3, [r0, #0]
 800a7a0:	9304      	str	r3, [sp, #16]
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f7f5 fd6c 	bl	8000280 <strlen>
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800a7ac:	f8d8 3000 	ldr.w	r3, [r8]
 800a7b0:	9005      	str	r0, [sp, #20]
 800a7b2:	3307      	adds	r3, #7
 800a7b4:	f023 0307 	bic.w	r3, r3, #7
 800a7b8:	f103 0208 	add.w	r2, r3, #8
 800a7bc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a7c0:	f8d4 b000 	ldr.w	fp, [r4]
 800a7c4:	f8c8 2000 	str.w	r2, [r8]
 800a7c8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a7cc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a7d0:	9307      	str	r3, [sp, #28]
 800a7d2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a7d6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a7da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7de:	4b9c      	ldr	r3, [pc, #624]	@ (800aa50 <_printf_float+0x2c8>)
 800a7e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a7e4:	f7f6 f9aa 	bl	8000b3c <__aeabi_dcmpun>
 800a7e8:	bb70      	cbnz	r0, 800a848 <_printf_float+0xc0>
 800a7ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7ee:	4b98      	ldr	r3, [pc, #608]	@ (800aa50 <_printf_float+0x2c8>)
 800a7f0:	f04f 32ff 	mov.w	r2, #4294967295
 800a7f4:	f7f6 f984 	bl	8000b00 <__aeabi_dcmple>
 800a7f8:	bb30      	cbnz	r0, 800a848 <_printf_float+0xc0>
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	4640      	mov	r0, r8
 800a800:	4649      	mov	r1, r9
 800a802:	f7f6 f973 	bl	8000aec <__aeabi_dcmplt>
 800a806:	b110      	cbz	r0, 800a80e <_printf_float+0x86>
 800a808:	232d      	movs	r3, #45	@ 0x2d
 800a80a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a80e:	4a91      	ldr	r2, [pc, #580]	@ (800aa54 <_printf_float+0x2cc>)
 800a810:	4b91      	ldr	r3, [pc, #580]	@ (800aa58 <_printf_float+0x2d0>)
 800a812:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a816:	bf8c      	ite	hi
 800a818:	4690      	movhi	r8, r2
 800a81a:	4698      	movls	r8, r3
 800a81c:	2303      	movs	r3, #3
 800a81e:	6123      	str	r3, [r4, #16]
 800a820:	f02b 0304 	bic.w	r3, fp, #4
 800a824:	6023      	str	r3, [r4, #0]
 800a826:	f04f 0900 	mov.w	r9, #0
 800a82a:	9700      	str	r7, [sp, #0]
 800a82c:	4633      	mov	r3, r6
 800a82e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a830:	4621      	mov	r1, r4
 800a832:	4628      	mov	r0, r5
 800a834:	f000 f9d2 	bl	800abdc <_printf_common>
 800a838:	3001      	adds	r0, #1
 800a83a:	f040 808d 	bne.w	800a958 <_printf_float+0x1d0>
 800a83e:	f04f 30ff 	mov.w	r0, #4294967295
 800a842:	b00d      	add	sp, #52	@ 0x34
 800a844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a848:	4642      	mov	r2, r8
 800a84a:	464b      	mov	r3, r9
 800a84c:	4640      	mov	r0, r8
 800a84e:	4649      	mov	r1, r9
 800a850:	f7f6 f974 	bl	8000b3c <__aeabi_dcmpun>
 800a854:	b140      	cbz	r0, 800a868 <_printf_float+0xe0>
 800a856:	464b      	mov	r3, r9
 800a858:	2b00      	cmp	r3, #0
 800a85a:	bfbc      	itt	lt
 800a85c:	232d      	movlt	r3, #45	@ 0x2d
 800a85e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a862:	4a7e      	ldr	r2, [pc, #504]	@ (800aa5c <_printf_float+0x2d4>)
 800a864:	4b7e      	ldr	r3, [pc, #504]	@ (800aa60 <_printf_float+0x2d8>)
 800a866:	e7d4      	b.n	800a812 <_printf_float+0x8a>
 800a868:	6863      	ldr	r3, [r4, #4]
 800a86a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a86e:	9206      	str	r2, [sp, #24]
 800a870:	1c5a      	adds	r2, r3, #1
 800a872:	d13b      	bne.n	800a8ec <_printf_float+0x164>
 800a874:	2306      	movs	r3, #6
 800a876:	6063      	str	r3, [r4, #4]
 800a878:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a87c:	2300      	movs	r3, #0
 800a87e:	6022      	str	r2, [r4, #0]
 800a880:	9303      	str	r3, [sp, #12]
 800a882:	ab0a      	add	r3, sp, #40	@ 0x28
 800a884:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a888:	ab09      	add	r3, sp, #36	@ 0x24
 800a88a:	9300      	str	r3, [sp, #0]
 800a88c:	6861      	ldr	r1, [r4, #4]
 800a88e:	ec49 8b10 	vmov	d0, r8, r9
 800a892:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a896:	4628      	mov	r0, r5
 800a898:	f7ff fed6 	bl	800a648 <__cvt>
 800a89c:	9b06      	ldr	r3, [sp, #24]
 800a89e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a8a0:	2b47      	cmp	r3, #71	@ 0x47
 800a8a2:	4680      	mov	r8, r0
 800a8a4:	d129      	bne.n	800a8fa <_printf_float+0x172>
 800a8a6:	1cc8      	adds	r0, r1, #3
 800a8a8:	db02      	blt.n	800a8b0 <_printf_float+0x128>
 800a8aa:	6863      	ldr	r3, [r4, #4]
 800a8ac:	4299      	cmp	r1, r3
 800a8ae:	dd41      	ble.n	800a934 <_printf_float+0x1ac>
 800a8b0:	f1aa 0a02 	sub.w	sl, sl, #2
 800a8b4:	fa5f fa8a 	uxtb.w	sl, sl
 800a8b8:	3901      	subs	r1, #1
 800a8ba:	4652      	mov	r2, sl
 800a8bc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a8c0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a8c2:	f7ff ff26 	bl	800a712 <__exponent>
 800a8c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a8c8:	1813      	adds	r3, r2, r0
 800a8ca:	2a01      	cmp	r2, #1
 800a8cc:	4681      	mov	r9, r0
 800a8ce:	6123      	str	r3, [r4, #16]
 800a8d0:	dc02      	bgt.n	800a8d8 <_printf_float+0x150>
 800a8d2:	6822      	ldr	r2, [r4, #0]
 800a8d4:	07d2      	lsls	r2, r2, #31
 800a8d6:	d501      	bpl.n	800a8dc <_printf_float+0x154>
 800a8d8:	3301      	adds	r3, #1
 800a8da:	6123      	str	r3, [r4, #16]
 800a8dc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d0a2      	beq.n	800a82a <_printf_float+0xa2>
 800a8e4:	232d      	movs	r3, #45	@ 0x2d
 800a8e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8ea:	e79e      	b.n	800a82a <_printf_float+0xa2>
 800a8ec:	9a06      	ldr	r2, [sp, #24]
 800a8ee:	2a47      	cmp	r2, #71	@ 0x47
 800a8f0:	d1c2      	bne.n	800a878 <_printf_float+0xf0>
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d1c0      	bne.n	800a878 <_printf_float+0xf0>
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	e7bd      	b.n	800a876 <_printf_float+0xee>
 800a8fa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a8fe:	d9db      	bls.n	800a8b8 <_printf_float+0x130>
 800a900:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a904:	d118      	bne.n	800a938 <_printf_float+0x1b0>
 800a906:	2900      	cmp	r1, #0
 800a908:	6863      	ldr	r3, [r4, #4]
 800a90a:	dd0b      	ble.n	800a924 <_printf_float+0x19c>
 800a90c:	6121      	str	r1, [r4, #16]
 800a90e:	b913      	cbnz	r3, 800a916 <_printf_float+0x18e>
 800a910:	6822      	ldr	r2, [r4, #0]
 800a912:	07d0      	lsls	r0, r2, #31
 800a914:	d502      	bpl.n	800a91c <_printf_float+0x194>
 800a916:	3301      	adds	r3, #1
 800a918:	440b      	add	r3, r1
 800a91a:	6123      	str	r3, [r4, #16]
 800a91c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a91e:	f04f 0900 	mov.w	r9, #0
 800a922:	e7db      	b.n	800a8dc <_printf_float+0x154>
 800a924:	b913      	cbnz	r3, 800a92c <_printf_float+0x1a4>
 800a926:	6822      	ldr	r2, [r4, #0]
 800a928:	07d2      	lsls	r2, r2, #31
 800a92a:	d501      	bpl.n	800a930 <_printf_float+0x1a8>
 800a92c:	3302      	adds	r3, #2
 800a92e:	e7f4      	b.n	800a91a <_printf_float+0x192>
 800a930:	2301      	movs	r3, #1
 800a932:	e7f2      	b.n	800a91a <_printf_float+0x192>
 800a934:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a93a:	4299      	cmp	r1, r3
 800a93c:	db05      	blt.n	800a94a <_printf_float+0x1c2>
 800a93e:	6823      	ldr	r3, [r4, #0]
 800a940:	6121      	str	r1, [r4, #16]
 800a942:	07d8      	lsls	r0, r3, #31
 800a944:	d5ea      	bpl.n	800a91c <_printf_float+0x194>
 800a946:	1c4b      	adds	r3, r1, #1
 800a948:	e7e7      	b.n	800a91a <_printf_float+0x192>
 800a94a:	2900      	cmp	r1, #0
 800a94c:	bfd4      	ite	le
 800a94e:	f1c1 0202 	rsble	r2, r1, #2
 800a952:	2201      	movgt	r2, #1
 800a954:	4413      	add	r3, r2
 800a956:	e7e0      	b.n	800a91a <_printf_float+0x192>
 800a958:	6823      	ldr	r3, [r4, #0]
 800a95a:	055a      	lsls	r2, r3, #21
 800a95c:	d407      	bmi.n	800a96e <_printf_float+0x1e6>
 800a95e:	6923      	ldr	r3, [r4, #16]
 800a960:	4642      	mov	r2, r8
 800a962:	4631      	mov	r1, r6
 800a964:	4628      	mov	r0, r5
 800a966:	47b8      	blx	r7
 800a968:	3001      	adds	r0, #1
 800a96a:	d12b      	bne.n	800a9c4 <_printf_float+0x23c>
 800a96c:	e767      	b.n	800a83e <_printf_float+0xb6>
 800a96e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a972:	f240 80dd 	bls.w	800ab30 <_printf_float+0x3a8>
 800a976:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a97a:	2200      	movs	r2, #0
 800a97c:	2300      	movs	r3, #0
 800a97e:	f7f6 f8ab 	bl	8000ad8 <__aeabi_dcmpeq>
 800a982:	2800      	cmp	r0, #0
 800a984:	d033      	beq.n	800a9ee <_printf_float+0x266>
 800a986:	4a37      	ldr	r2, [pc, #220]	@ (800aa64 <_printf_float+0x2dc>)
 800a988:	2301      	movs	r3, #1
 800a98a:	4631      	mov	r1, r6
 800a98c:	4628      	mov	r0, r5
 800a98e:	47b8      	blx	r7
 800a990:	3001      	adds	r0, #1
 800a992:	f43f af54 	beq.w	800a83e <_printf_float+0xb6>
 800a996:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a99a:	4543      	cmp	r3, r8
 800a99c:	db02      	blt.n	800a9a4 <_printf_float+0x21c>
 800a99e:	6823      	ldr	r3, [r4, #0]
 800a9a0:	07d8      	lsls	r0, r3, #31
 800a9a2:	d50f      	bpl.n	800a9c4 <_printf_float+0x23c>
 800a9a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9a8:	4631      	mov	r1, r6
 800a9aa:	4628      	mov	r0, r5
 800a9ac:	47b8      	blx	r7
 800a9ae:	3001      	adds	r0, #1
 800a9b0:	f43f af45 	beq.w	800a83e <_printf_float+0xb6>
 800a9b4:	f04f 0900 	mov.w	r9, #0
 800a9b8:	f108 38ff 	add.w	r8, r8, #4294967295
 800a9bc:	f104 0a1a 	add.w	sl, r4, #26
 800a9c0:	45c8      	cmp	r8, r9
 800a9c2:	dc09      	bgt.n	800a9d8 <_printf_float+0x250>
 800a9c4:	6823      	ldr	r3, [r4, #0]
 800a9c6:	079b      	lsls	r3, r3, #30
 800a9c8:	f100 8103 	bmi.w	800abd2 <_printf_float+0x44a>
 800a9cc:	68e0      	ldr	r0, [r4, #12]
 800a9ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a9d0:	4298      	cmp	r0, r3
 800a9d2:	bfb8      	it	lt
 800a9d4:	4618      	movlt	r0, r3
 800a9d6:	e734      	b.n	800a842 <_printf_float+0xba>
 800a9d8:	2301      	movs	r3, #1
 800a9da:	4652      	mov	r2, sl
 800a9dc:	4631      	mov	r1, r6
 800a9de:	4628      	mov	r0, r5
 800a9e0:	47b8      	blx	r7
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	f43f af2b 	beq.w	800a83e <_printf_float+0xb6>
 800a9e8:	f109 0901 	add.w	r9, r9, #1
 800a9ec:	e7e8      	b.n	800a9c0 <_printf_float+0x238>
 800a9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	dc39      	bgt.n	800aa68 <_printf_float+0x2e0>
 800a9f4:	4a1b      	ldr	r2, [pc, #108]	@ (800aa64 <_printf_float+0x2dc>)
 800a9f6:	2301      	movs	r3, #1
 800a9f8:	4631      	mov	r1, r6
 800a9fa:	4628      	mov	r0, r5
 800a9fc:	47b8      	blx	r7
 800a9fe:	3001      	adds	r0, #1
 800aa00:	f43f af1d 	beq.w	800a83e <_printf_float+0xb6>
 800aa04:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aa08:	ea59 0303 	orrs.w	r3, r9, r3
 800aa0c:	d102      	bne.n	800aa14 <_printf_float+0x28c>
 800aa0e:	6823      	ldr	r3, [r4, #0]
 800aa10:	07d9      	lsls	r1, r3, #31
 800aa12:	d5d7      	bpl.n	800a9c4 <_printf_float+0x23c>
 800aa14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa18:	4631      	mov	r1, r6
 800aa1a:	4628      	mov	r0, r5
 800aa1c:	47b8      	blx	r7
 800aa1e:	3001      	adds	r0, #1
 800aa20:	f43f af0d 	beq.w	800a83e <_printf_float+0xb6>
 800aa24:	f04f 0a00 	mov.w	sl, #0
 800aa28:	f104 0b1a 	add.w	fp, r4, #26
 800aa2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa2e:	425b      	negs	r3, r3
 800aa30:	4553      	cmp	r3, sl
 800aa32:	dc01      	bgt.n	800aa38 <_printf_float+0x2b0>
 800aa34:	464b      	mov	r3, r9
 800aa36:	e793      	b.n	800a960 <_printf_float+0x1d8>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	465a      	mov	r2, fp
 800aa3c:	4631      	mov	r1, r6
 800aa3e:	4628      	mov	r0, r5
 800aa40:	47b8      	blx	r7
 800aa42:	3001      	adds	r0, #1
 800aa44:	f43f aefb 	beq.w	800a83e <_printf_float+0xb6>
 800aa48:	f10a 0a01 	add.w	sl, sl, #1
 800aa4c:	e7ee      	b.n	800aa2c <_printf_float+0x2a4>
 800aa4e:	bf00      	nop
 800aa50:	7fefffff 	.word	0x7fefffff
 800aa54:	0800f060 	.word	0x0800f060
 800aa58:	0800f05c 	.word	0x0800f05c
 800aa5c:	0800f068 	.word	0x0800f068
 800aa60:	0800f064 	.word	0x0800f064
 800aa64:	0800f06c 	.word	0x0800f06c
 800aa68:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa6a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa6e:	4553      	cmp	r3, sl
 800aa70:	bfa8      	it	ge
 800aa72:	4653      	movge	r3, sl
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	4699      	mov	r9, r3
 800aa78:	dc36      	bgt.n	800aae8 <_printf_float+0x360>
 800aa7a:	f04f 0b00 	mov.w	fp, #0
 800aa7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aa82:	f104 021a 	add.w	r2, r4, #26
 800aa86:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aa88:	9306      	str	r3, [sp, #24]
 800aa8a:	eba3 0309 	sub.w	r3, r3, r9
 800aa8e:	455b      	cmp	r3, fp
 800aa90:	dc31      	bgt.n	800aaf6 <_printf_float+0x36e>
 800aa92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa94:	459a      	cmp	sl, r3
 800aa96:	dc3a      	bgt.n	800ab0e <_printf_float+0x386>
 800aa98:	6823      	ldr	r3, [r4, #0]
 800aa9a:	07da      	lsls	r2, r3, #31
 800aa9c:	d437      	bmi.n	800ab0e <_printf_float+0x386>
 800aa9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaa0:	ebaa 0903 	sub.w	r9, sl, r3
 800aaa4:	9b06      	ldr	r3, [sp, #24]
 800aaa6:	ebaa 0303 	sub.w	r3, sl, r3
 800aaaa:	4599      	cmp	r9, r3
 800aaac:	bfa8      	it	ge
 800aaae:	4699      	movge	r9, r3
 800aab0:	f1b9 0f00 	cmp.w	r9, #0
 800aab4:	dc33      	bgt.n	800ab1e <_printf_float+0x396>
 800aab6:	f04f 0800 	mov.w	r8, #0
 800aaba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aabe:	f104 0b1a 	add.w	fp, r4, #26
 800aac2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aac4:	ebaa 0303 	sub.w	r3, sl, r3
 800aac8:	eba3 0309 	sub.w	r3, r3, r9
 800aacc:	4543      	cmp	r3, r8
 800aace:	f77f af79 	ble.w	800a9c4 <_printf_float+0x23c>
 800aad2:	2301      	movs	r3, #1
 800aad4:	465a      	mov	r2, fp
 800aad6:	4631      	mov	r1, r6
 800aad8:	4628      	mov	r0, r5
 800aada:	47b8      	blx	r7
 800aadc:	3001      	adds	r0, #1
 800aade:	f43f aeae 	beq.w	800a83e <_printf_float+0xb6>
 800aae2:	f108 0801 	add.w	r8, r8, #1
 800aae6:	e7ec      	b.n	800aac2 <_printf_float+0x33a>
 800aae8:	4642      	mov	r2, r8
 800aaea:	4631      	mov	r1, r6
 800aaec:	4628      	mov	r0, r5
 800aaee:	47b8      	blx	r7
 800aaf0:	3001      	adds	r0, #1
 800aaf2:	d1c2      	bne.n	800aa7a <_printf_float+0x2f2>
 800aaf4:	e6a3      	b.n	800a83e <_printf_float+0xb6>
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	4631      	mov	r1, r6
 800aafa:	4628      	mov	r0, r5
 800aafc:	9206      	str	r2, [sp, #24]
 800aafe:	47b8      	blx	r7
 800ab00:	3001      	adds	r0, #1
 800ab02:	f43f ae9c 	beq.w	800a83e <_printf_float+0xb6>
 800ab06:	9a06      	ldr	r2, [sp, #24]
 800ab08:	f10b 0b01 	add.w	fp, fp, #1
 800ab0c:	e7bb      	b.n	800aa86 <_printf_float+0x2fe>
 800ab0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab12:	4631      	mov	r1, r6
 800ab14:	4628      	mov	r0, r5
 800ab16:	47b8      	blx	r7
 800ab18:	3001      	adds	r0, #1
 800ab1a:	d1c0      	bne.n	800aa9e <_printf_float+0x316>
 800ab1c:	e68f      	b.n	800a83e <_printf_float+0xb6>
 800ab1e:	9a06      	ldr	r2, [sp, #24]
 800ab20:	464b      	mov	r3, r9
 800ab22:	4442      	add	r2, r8
 800ab24:	4631      	mov	r1, r6
 800ab26:	4628      	mov	r0, r5
 800ab28:	47b8      	blx	r7
 800ab2a:	3001      	adds	r0, #1
 800ab2c:	d1c3      	bne.n	800aab6 <_printf_float+0x32e>
 800ab2e:	e686      	b.n	800a83e <_printf_float+0xb6>
 800ab30:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab34:	f1ba 0f01 	cmp.w	sl, #1
 800ab38:	dc01      	bgt.n	800ab3e <_printf_float+0x3b6>
 800ab3a:	07db      	lsls	r3, r3, #31
 800ab3c:	d536      	bpl.n	800abac <_printf_float+0x424>
 800ab3e:	2301      	movs	r3, #1
 800ab40:	4642      	mov	r2, r8
 800ab42:	4631      	mov	r1, r6
 800ab44:	4628      	mov	r0, r5
 800ab46:	47b8      	blx	r7
 800ab48:	3001      	adds	r0, #1
 800ab4a:	f43f ae78 	beq.w	800a83e <_printf_float+0xb6>
 800ab4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab52:	4631      	mov	r1, r6
 800ab54:	4628      	mov	r0, r5
 800ab56:	47b8      	blx	r7
 800ab58:	3001      	adds	r0, #1
 800ab5a:	f43f ae70 	beq.w	800a83e <_printf_float+0xb6>
 800ab5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ab62:	2200      	movs	r2, #0
 800ab64:	2300      	movs	r3, #0
 800ab66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ab6a:	f7f5 ffb5 	bl	8000ad8 <__aeabi_dcmpeq>
 800ab6e:	b9c0      	cbnz	r0, 800aba2 <_printf_float+0x41a>
 800ab70:	4653      	mov	r3, sl
 800ab72:	f108 0201 	add.w	r2, r8, #1
 800ab76:	4631      	mov	r1, r6
 800ab78:	4628      	mov	r0, r5
 800ab7a:	47b8      	blx	r7
 800ab7c:	3001      	adds	r0, #1
 800ab7e:	d10c      	bne.n	800ab9a <_printf_float+0x412>
 800ab80:	e65d      	b.n	800a83e <_printf_float+0xb6>
 800ab82:	2301      	movs	r3, #1
 800ab84:	465a      	mov	r2, fp
 800ab86:	4631      	mov	r1, r6
 800ab88:	4628      	mov	r0, r5
 800ab8a:	47b8      	blx	r7
 800ab8c:	3001      	adds	r0, #1
 800ab8e:	f43f ae56 	beq.w	800a83e <_printf_float+0xb6>
 800ab92:	f108 0801 	add.w	r8, r8, #1
 800ab96:	45d0      	cmp	r8, sl
 800ab98:	dbf3      	blt.n	800ab82 <_printf_float+0x3fa>
 800ab9a:	464b      	mov	r3, r9
 800ab9c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aba0:	e6df      	b.n	800a962 <_printf_float+0x1da>
 800aba2:	f04f 0800 	mov.w	r8, #0
 800aba6:	f104 0b1a 	add.w	fp, r4, #26
 800abaa:	e7f4      	b.n	800ab96 <_printf_float+0x40e>
 800abac:	2301      	movs	r3, #1
 800abae:	4642      	mov	r2, r8
 800abb0:	e7e1      	b.n	800ab76 <_printf_float+0x3ee>
 800abb2:	2301      	movs	r3, #1
 800abb4:	464a      	mov	r2, r9
 800abb6:	4631      	mov	r1, r6
 800abb8:	4628      	mov	r0, r5
 800abba:	47b8      	blx	r7
 800abbc:	3001      	adds	r0, #1
 800abbe:	f43f ae3e 	beq.w	800a83e <_printf_float+0xb6>
 800abc2:	f108 0801 	add.w	r8, r8, #1
 800abc6:	68e3      	ldr	r3, [r4, #12]
 800abc8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800abca:	1a5b      	subs	r3, r3, r1
 800abcc:	4543      	cmp	r3, r8
 800abce:	dcf0      	bgt.n	800abb2 <_printf_float+0x42a>
 800abd0:	e6fc      	b.n	800a9cc <_printf_float+0x244>
 800abd2:	f04f 0800 	mov.w	r8, #0
 800abd6:	f104 0919 	add.w	r9, r4, #25
 800abda:	e7f4      	b.n	800abc6 <_printf_float+0x43e>

0800abdc <_printf_common>:
 800abdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abe0:	4616      	mov	r6, r2
 800abe2:	4698      	mov	r8, r3
 800abe4:	688a      	ldr	r2, [r1, #8]
 800abe6:	690b      	ldr	r3, [r1, #16]
 800abe8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800abec:	4293      	cmp	r3, r2
 800abee:	bfb8      	it	lt
 800abf0:	4613      	movlt	r3, r2
 800abf2:	6033      	str	r3, [r6, #0]
 800abf4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800abf8:	4607      	mov	r7, r0
 800abfa:	460c      	mov	r4, r1
 800abfc:	b10a      	cbz	r2, 800ac02 <_printf_common+0x26>
 800abfe:	3301      	adds	r3, #1
 800ac00:	6033      	str	r3, [r6, #0]
 800ac02:	6823      	ldr	r3, [r4, #0]
 800ac04:	0699      	lsls	r1, r3, #26
 800ac06:	bf42      	ittt	mi
 800ac08:	6833      	ldrmi	r3, [r6, #0]
 800ac0a:	3302      	addmi	r3, #2
 800ac0c:	6033      	strmi	r3, [r6, #0]
 800ac0e:	6825      	ldr	r5, [r4, #0]
 800ac10:	f015 0506 	ands.w	r5, r5, #6
 800ac14:	d106      	bne.n	800ac24 <_printf_common+0x48>
 800ac16:	f104 0a19 	add.w	sl, r4, #25
 800ac1a:	68e3      	ldr	r3, [r4, #12]
 800ac1c:	6832      	ldr	r2, [r6, #0]
 800ac1e:	1a9b      	subs	r3, r3, r2
 800ac20:	42ab      	cmp	r3, r5
 800ac22:	dc26      	bgt.n	800ac72 <_printf_common+0x96>
 800ac24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac28:	6822      	ldr	r2, [r4, #0]
 800ac2a:	3b00      	subs	r3, #0
 800ac2c:	bf18      	it	ne
 800ac2e:	2301      	movne	r3, #1
 800ac30:	0692      	lsls	r2, r2, #26
 800ac32:	d42b      	bmi.n	800ac8c <_printf_common+0xb0>
 800ac34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ac38:	4641      	mov	r1, r8
 800ac3a:	4638      	mov	r0, r7
 800ac3c:	47c8      	blx	r9
 800ac3e:	3001      	adds	r0, #1
 800ac40:	d01e      	beq.n	800ac80 <_printf_common+0xa4>
 800ac42:	6823      	ldr	r3, [r4, #0]
 800ac44:	6922      	ldr	r2, [r4, #16]
 800ac46:	f003 0306 	and.w	r3, r3, #6
 800ac4a:	2b04      	cmp	r3, #4
 800ac4c:	bf02      	ittt	eq
 800ac4e:	68e5      	ldreq	r5, [r4, #12]
 800ac50:	6833      	ldreq	r3, [r6, #0]
 800ac52:	1aed      	subeq	r5, r5, r3
 800ac54:	68a3      	ldr	r3, [r4, #8]
 800ac56:	bf0c      	ite	eq
 800ac58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ac5c:	2500      	movne	r5, #0
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	bfc4      	itt	gt
 800ac62:	1a9b      	subgt	r3, r3, r2
 800ac64:	18ed      	addgt	r5, r5, r3
 800ac66:	2600      	movs	r6, #0
 800ac68:	341a      	adds	r4, #26
 800ac6a:	42b5      	cmp	r5, r6
 800ac6c:	d11a      	bne.n	800aca4 <_printf_common+0xc8>
 800ac6e:	2000      	movs	r0, #0
 800ac70:	e008      	b.n	800ac84 <_printf_common+0xa8>
 800ac72:	2301      	movs	r3, #1
 800ac74:	4652      	mov	r2, sl
 800ac76:	4641      	mov	r1, r8
 800ac78:	4638      	mov	r0, r7
 800ac7a:	47c8      	blx	r9
 800ac7c:	3001      	adds	r0, #1
 800ac7e:	d103      	bne.n	800ac88 <_printf_common+0xac>
 800ac80:	f04f 30ff 	mov.w	r0, #4294967295
 800ac84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac88:	3501      	adds	r5, #1
 800ac8a:	e7c6      	b.n	800ac1a <_printf_common+0x3e>
 800ac8c:	18e1      	adds	r1, r4, r3
 800ac8e:	1c5a      	adds	r2, r3, #1
 800ac90:	2030      	movs	r0, #48	@ 0x30
 800ac92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ac96:	4422      	add	r2, r4
 800ac98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ac9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aca0:	3302      	adds	r3, #2
 800aca2:	e7c7      	b.n	800ac34 <_printf_common+0x58>
 800aca4:	2301      	movs	r3, #1
 800aca6:	4622      	mov	r2, r4
 800aca8:	4641      	mov	r1, r8
 800acaa:	4638      	mov	r0, r7
 800acac:	47c8      	blx	r9
 800acae:	3001      	adds	r0, #1
 800acb0:	d0e6      	beq.n	800ac80 <_printf_common+0xa4>
 800acb2:	3601      	adds	r6, #1
 800acb4:	e7d9      	b.n	800ac6a <_printf_common+0x8e>
	...

0800acb8 <_printf_i>:
 800acb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800acbc:	7e0f      	ldrb	r7, [r1, #24]
 800acbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800acc0:	2f78      	cmp	r7, #120	@ 0x78
 800acc2:	4691      	mov	r9, r2
 800acc4:	4680      	mov	r8, r0
 800acc6:	460c      	mov	r4, r1
 800acc8:	469a      	mov	sl, r3
 800acca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800acce:	d807      	bhi.n	800ace0 <_printf_i+0x28>
 800acd0:	2f62      	cmp	r7, #98	@ 0x62
 800acd2:	d80a      	bhi.n	800acea <_printf_i+0x32>
 800acd4:	2f00      	cmp	r7, #0
 800acd6:	f000 80d1 	beq.w	800ae7c <_printf_i+0x1c4>
 800acda:	2f58      	cmp	r7, #88	@ 0x58
 800acdc:	f000 80b8 	beq.w	800ae50 <_printf_i+0x198>
 800ace0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ace4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ace8:	e03a      	b.n	800ad60 <_printf_i+0xa8>
 800acea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800acee:	2b15      	cmp	r3, #21
 800acf0:	d8f6      	bhi.n	800ace0 <_printf_i+0x28>
 800acf2:	a101      	add	r1, pc, #4	@ (adr r1, 800acf8 <_printf_i+0x40>)
 800acf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800acf8:	0800ad51 	.word	0x0800ad51
 800acfc:	0800ad65 	.word	0x0800ad65
 800ad00:	0800ace1 	.word	0x0800ace1
 800ad04:	0800ace1 	.word	0x0800ace1
 800ad08:	0800ace1 	.word	0x0800ace1
 800ad0c:	0800ace1 	.word	0x0800ace1
 800ad10:	0800ad65 	.word	0x0800ad65
 800ad14:	0800ace1 	.word	0x0800ace1
 800ad18:	0800ace1 	.word	0x0800ace1
 800ad1c:	0800ace1 	.word	0x0800ace1
 800ad20:	0800ace1 	.word	0x0800ace1
 800ad24:	0800ae63 	.word	0x0800ae63
 800ad28:	0800ad8f 	.word	0x0800ad8f
 800ad2c:	0800ae1d 	.word	0x0800ae1d
 800ad30:	0800ace1 	.word	0x0800ace1
 800ad34:	0800ace1 	.word	0x0800ace1
 800ad38:	0800ae85 	.word	0x0800ae85
 800ad3c:	0800ace1 	.word	0x0800ace1
 800ad40:	0800ad8f 	.word	0x0800ad8f
 800ad44:	0800ace1 	.word	0x0800ace1
 800ad48:	0800ace1 	.word	0x0800ace1
 800ad4c:	0800ae25 	.word	0x0800ae25
 800ad50:	6833      	ldr	r3, [r6, #0]
 800ad52:	1d1a      	adds	r2, r3, #4
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	6032      	str	r2, [r6, #0]
 800ad58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ad60:	2301      	movs	r3, #1
 800ad62:	e09c      	b.n	800ae9e <_printf_i+0x1e6>
 800ad64:	6833      	ldr	r3, [r6, #0]
 800ad66:	6820      	ldr	r0, [r4, #0]
 800ad68:	1d19      	adds	r1, r3, #4
 800ad6a:	6031      	str	r1, [r6, #0]
 800ad6c:	0606      	lsls	r6, r0, #24
 800ad6e:	d501      	bpl.n	800ad74 <_printf_i+0xbc>
 800ad70:	681d      	ldr	r5, [r3, #0]
 800ad72:	e003      	b.n	800ad7c <_printf_i+0xc4>
 800ad74:	0645      	lsls	r5, r0, #25
 800ad76:	d5fb      	bpl.n	800ad70 <_printf_i+0xb8>
 800ad78:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ad7c:	2d00      	cmp	r5, #0
 800ad7e:	da03      	bge.n	800ad88 <_printf_i+0xd0>
 800ad80:	232d      	movs	r3, #45	@ 0x2d
 800ad82:	426d      	negs	r5, r5
 800ad84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad88:	4858      	ldr	r0, [pc, #352]	@ (800aeec <_printf_i+0x234>)
 800ad8a:	230a      	movs	r3, #10
 800ad8c:	e011      	b.n	800adb2 <_printf_i+0xfa>
 800ad8e:	6821      	ldr	r1, [r4, #0]
 800ad90:	6833      	ldr	r3, [r6, #0]
 800ad92:	0608      	lsls	r0, r1, #24
 800ad94:	f853 5b04 	ldr.w	r5, [r3], #4
 800ad98:	d402      	bmi.n	800ada0 <_printf_i+0xe8>
 800ad9a:	0649      	lsls	r1, r1, #25
 800ad9c:	bf48      	it	mi
 800ad9e:	b2ad      	uxthmi	r5, r5
 800ada0:	2f6f      	cmp	r7, #111	@ 0x6f
 800ada2:	4852      	ldr	r0, [pc, #328]	@ (800aeec <_printf_i+0x234>)
 800ada4:	6033      	str	r3, [r6, #0]
 800ada6:	bf14      	ite	ne
 800ada8:	230a      	movne	r3, #10
 800adaa:	2308      	moveq	r3, #8
 800adac:	2100      	movs	r1, #0
 800adae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800adb2:	6866      	ldr	r6, [r4, #4]
 800adb4:	60a6      	str	r6, [r4, #8]
 800adb6:	2e00      	cmp	r6, #0
 800adb8:	db05      	blt.n	800adc6 <_printf_i+0x10e>
 800adba:	6821      	ldr	r1, [r4, #0]
 800adbc:	432e      	orrs	r6, r5
 800adbe:	f021 0104 	bic.w	r1, r1, #4
 800adc2:	6021      	str	r1, [r4, #0]
 800adc4:	d04b      	beq.n	800ae5e <_printf_i+0x1a6>
 800adc6:	4616      	mov	r6, r2
 800adc8:	fbb5 f1f3 	udiv	r1, r5, r3
 800adcc:	fb03 5711 	mls	r7, r3, r1, r5
 800add0:	5dc7      	ldrb	r7, [r0, r7]
 800add2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800add6:	462f      	mov	r7, r5
 800add8:	42bb      	cmp	r3, r7
 800adda:	460d      	mov	r5, r1
 800addc:	d9f4      	bls.n	800adc8 <_printf_i+0x110>
 800adde:	2b08      	cmp	r3, #8
 800ade0:	d10b      	bne.n	800adfa <_printf_i+0x142>
 800ade2:	6823      	ldr	r3, [r4, #0]
 800ade4:	07df      	lsls	r7, r3, #31
 800ade6:	d508      	bpl.n	800adfa <_printf_i+0x142>
 800ade8:	6923      	ldr	r3, [r4, #16]
 800adea:	6861      	ldr	r1, [r4, #4]
 800adec:	4299      	cmp	r1, r3
 800adee:	bfde      	ittt	le
 800adf0:	2330      	movle	r3, #48	@ 0x30
 800adf2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800adf6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800adfa:	1b92      	subs	r2, r2, r6
 800adfc:	6122      	str	r2, [r4, #16]
 800adfe:	f8cd a000 	str.w	sl, [sp]
 800ae02:	464b      	mov	r3, r9
 800ae04:	aa03      	add	r2, sp, #12
 800ae06:	4621      	mov	r1, r4
 800ae08:	4640      	mov	r0, r8
 800ae0a:	f7ff fee7 	bl	800abdc <_printf_common>
 800ae0e:	3001      	adds	r0, #1
 800ae10:	d14a      	bne.n	800aea8 <_printf_i+0x1f0>
 800ae12:	f04f 30ff 	mov.w	r0, #4294967295
 800ae16:	b004      	add	sp, #16
 800ae18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae1c:	6823      	ldr	r3, [r4, #0]
 800ae1e:	f043 0320 	orr.w	r3, r3, #32
 800ae22:	6023      	str	r3, [r4, #0]
 800ae24:	4832      	ldr	r0, [pc, #200]	@ (800aef0 <_printf_i+0x238>)
 800ae26:	2778      	movs	r7, #120	@ 0x78
 800ae28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae2c:	6823      	ldr	r3, [r4, #0]
 800ae2e:	6831      	ldr	r1, [r6, #0]
 800ae30:	061f      	lsls	r7, r3, #24
 800ae32:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae36:	d402      	bmi.n	800ae3e <_printf_i+0x186>
 800ae38:	065f      	lsls	r7, r3, #25
 800ae3a:	bf48      	it	mi
 800ae3c:	b2ad      	uxthmi	r5, r5
 800ae3e:	6031      	str	r1, [r6, #0]
 800ae40:	07d9      	lsls	r1, r3, #31
 800ae42:	bf44      	itt	mi
 800ae44:	f043 0320 	orrmi.w	r3, r3, #32
 800ae48:	6023      	strmi	r3, [r4, #0]
 800ae4a:	b11d      	cbz	r5, 800ae54 <_printf_i+0x19c>
 800ae4c:	2310      	movs	r3, #16
 800ae4e:	e7ad      	b.n	800adac <_printf_i+0xf4>
 800ae50:	4826      	ldr	r0, [pc, #152]	@ (800aeec <_printf_i+0x234>)
 800ae52:	e7e9      	b.n	800ae28 <_printf_i+0x170>
 800ae54:	6823      	ldr	r3, [r4, #0]
 800ae56:	f023 0320 	bic.w	r3, r3, #32
 800ae5a:	6023      	str	r3, [r4, #0]
 800ae5c:	e7f6      	b.n	800ae4c <_printf_i+0x194>
 800ae5e:	4616      	mov	r6, r2
 800ae60:	e7bd      	b.n	800adde <_printf_i+0x126>
 800ae62:	6833      	ldr	r3, [r6, #0]
 800ae64:	6825      	ldr	r5, [r4, #0]
 800ae66:	6961      	ldr	r1, [r4, #20]
 800ae68:	1d18      	adds	r0, r3, #4
 800ae6a:	6030      	str	r0, [r6, #0]
 800ae6c:	062e      	lsls	r6, r5, #24
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	d501      	bpl.n	800ae76 <_printf_i+0x1be>
 800ae72:	6019      	str	r1, [r3, #0]
 800ae74:	e002      	b.n	800ae7c <_printf_i+0x1c4>
 800ae76:	0668      	lsls	r0, r5, #25
 800ae78:	d5fb      	bpl.n	800ae72 <_printf_i+0x1ba>
 800ae7a:	8019      	strh	r1, [r3, #0]
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	6123      	str	r3, [r4, #16]
 800ae80:	4616      	mov	r6, r2
 800ae82:	e7bc      	b.n	800adfe <_printf_i+0x146>
 800ae84:	6833      	ldr	r3, [r6, #0]
 800ae86:	1d1a      	adds	r2, r3, #4
 800ae88:	6032      	str	r2, [r6, #0]
 800ae8a:	681e      	ldr	r6, [r3, #0]
 800ae8c:	6862      	ldr	r2, [r4, #4]
 800ae8e:	2100      	movs	r1, #0
 800ae90:	4630      	mov	r0, r6
 800ae92:	f7f5 f9a5 	bl	80001e0 <memchr>
 800ae96:	b108      	cbz	r0, 800ae9c <_printf_i+0x1e4>
 800ae98:	1b80      	subs	r0, r0, r6
 800ae9a:	6060      	str	r0, [r4, #4]
 800ae9c:	6863      	ldr	r3, [r4, #4]
 800ae9e:	6123      	str	r3, [r4, #16]
 800aea0:	2300      	movs	r3, #0
 800aea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aea6:	e7aa      	b.n	800adfe <_printf_i+0x146>
 800aea8:	6923      	ldr	r3, [r4, #16]
 800aeaa:	4632      	mov	r2, r6
 800aeac:	4649      	mov	r1, r9
 800aeae:	4640      	mov	r0, r8
 800aeb0:	47d0      	blx	sl
 800aeb2:	3001      	adds	r0, #1
 800aeb4:	d0ad      	beq.n	800ae12 <_printf_i+0x15a>
 800aeb6:	6823      	ldr	r3, [r4, #0]
 800aeb8:	079b      	lsls	r3, r3, #30
 800aeba:	d413      	bmi.n	800aee4 <_printf_i+0x22c>
 800aebc:	68e0      	ldr	r0, [r4, #12]
 800aebe:	9b03      	ldr	r3, [sp, #12]
 800aec0:	4298      	cmp	r0, r3
 800aec2:	bfb8      	it	lt
 800aec4:	4618      	movlt	r0, r3
 800aec6:	e7a6      	b.n	800ae16 <_printf_i+0x15e>
 800aec8:	2301      	movs	r3, #1
 800aeca:	4632      	mov	r2, r6
 800aecc:	4649      	mov	r1, r9
 800aece:	4640      	mov	r0, r8
 800aed0:	47d0      	blx	sl
 800aed2:	3001      	adds	r0, #1
 800aed4:	d09d      	beq.n	800ae12 <_printf_i+0x15a>
 800aed6:	3501      	adds	r5, #1
 800aed8:	68e3      	ldr	r3, [r4, #12]
 800aeda:	9903      	ldr	r1, [sp, #12]
 800aedc:	1a5b      	subs	r3, r3, r1
 800aede:	42ab      	cmp	r3, r5
 800aee0:	dcf2      	bgt.n	800aec8 <_printf_i+0x210>
 800aee2:	e7eb      	b.n	800aebc <_printf_i+0x204>
 800aee4:	2500      	movs	r5, #0
 800aee6:	f104 0619 	add.w	r6, r4, #25
 800aeea:	e7f5      	b.n	800aed8 <_printf_i+0x220>
 800aeec:	0800f06e 	.word	0x0800f06e
 800aef0:	0800f07f 	.word	0x0800f07f

0800aef4 <_scanf_float>:
 800aef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef8:	b087      	sub	sp, #28
 800aefa:	4691      	mov	r9, r2
 800aefc:	9303      	str	r3, [sp, #12]
 800aefe:	688b      	ldr	r3, [r1, #8]
 800af00:	1e5a      	subs	r2, r3, #1
 800af02:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800af06:	bf81      	itttt	hi
 800af08:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800af0c:	eb03 0b05 	addhi.w	fp, r3, r5
 800af10:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800af14:	608b      	strhi	r3, [r1, #8]
 800af16:	680b      	ldr	r3, [r1, #0]
 800af18:	460a      	mov	r2, r1
 800af1a:	f04f 0500 	mov.w	r5, #0
 800af1e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800af22:	f842 3b1c 	str.w	r3, [r2], #28
 800af26:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800af2a:	4680      	mov	r8, r0
 800af2c:	460c      	mov	r4, r1
 800af2e:	bf98      	it	ls
 800af30:	f04f 0b00 	movls.w	fp, #0
 800af34:	9201      	str	r2, [sp, #4]
 800af36:	4616      	mov	r6, r2
 800af38:	46aa      	mov	sl, r5
 800af3a:	462f      	mov	r7, r5
 800af3c:	9502      	str	r5, [sp, #8]
 800af3e:	68a2      	ldr	r2, [r4, #8]
 800af40:	b15a      	cbz	r2, 800af5a <_scanf_float+0x66>
 800af42:	f8d9 3000 	ldr.w	r3, [r9]
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	2b4e      	cmp	r3, #78	@ 0x4e
 800af4a:	d863      	bhi.n	800b014 <_scanf_float+0x120>
 800af4c:	2b40      	cmp	r3, #64	@ 0x40
 800af4e:	d83b      	bhi.n	800afc8 <_scanf_float+0xd4>
 800af50:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800af54:	b2c8      	uxtb	r0, r1
 800af56:	280e      	cmp	r0, #14
 800af58:	d939      	bls.n	800afce <_scanf_float+0xda>
 800af5a:	b11f      	cbz	r7, 800af64 <_scanf_float+0x70>
 800af5c:	6823      	ldr	r3, [r4, #0]
 800af5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af62:	6023      	str	r3, [r4, #0]
 800af64:	f10a 3aff 	add.w	sl, sl, #4294967295
 800af68:	f1ba 0f01 	cmp.w	sl, #1
 800af6c:	f200 8114 	bhi.w	800b198 <_scanf_float+0x2a4>
 800af70:	9b01      	ldr	r3, [sp, #4]
 800af72:	429e      	cmp	r6, r3
 800af74:	f200 8105 	bhi.w	800b182 <_scanf_float+0x28e>
 800af78:	2001      	movs	r0, #1
 800af7a:	b007      	add	sp, #28
 800af7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af80:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800af84:	2a0d      	cmp	r2, #13
 800af86:	d8e8      	bhi.n	800af5a <_scanf_float+0x66>
 800af88:	a101      	add	r1, pc, #4	@ (adr r1, 800af90 <_scanf_float+0x9c>)
 800af8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800af8e:	bf00      	nop
 800af90:	0800b0d9 	.word	0x0800b0d9
 800af94:	0800af5b 	.word	0x0800af5b
 800af98:	0800af5b 	.word	0x0800af5b
 800af9c:	0800af5b 	.word	0x0800af5b
 800afa0:	0800b135 	.word	0x0800b135
 800afa4:	0800b10f 	.word	0x0800b10f
 800afa8:	0800af5b 	.word	0x0800af5b
 800afac:	0800af5b 	.word	0x0800af5b
 800afb0:	0800b0e7 	.word	0x0800b0e7
 800afb4:	0800af5b 	.word	0x0800af5b
 800afb8:	0800af5b 	.word	0x0800af5b
 800afbc:	0800af5b 	.word	0x0800af5b
 800afc0:	0800af5b 	.word	0x0800af5b
 800afc4:	0800b0a3 	.word	0x0800b0a3
 800afc8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800afcc:	e7da      	b.n	800af84 <_scanf_float+0x90>
 800afce:	290e      	cmp	r1, #14
 800afd0:	d8c3      	bhi.n	800af5a <_scanf_float+0x66>
 800afd2:	a001      	add	r0, pc, #4	@ (adr r0, 800afd8 <_scanf_float+0xe4>)
 800afd4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800afd8:	0800b093 	.word	0x0800b093
 800afdc:	0800af5b 	.word	0x0800af5b
 800afe0:	0800b093 	.word	0x0800b093
 800afe4:	0800b123 	.word	0x0800b123
 800afe8:	0800af5b 	.word	0x0800af5b
 800afec:	0800b035 	.word	0x0800b035
 800aff0:	0800b079 	.word	0x0800b079
 800aff4:	0800b079 	.word	0x0800b079
 800aff8:	0800b079 	.word	0x0800b079
 800affc:	0800b079 	.word	0x0800b079
 800b000:	0800b079 	.word	0x0800b079
 800b004:	0800b079 	.word	0x0800b079
 800b008:	0800b079 	.word	0x0800b079
 800b00c:	0800b079 	.word	0x0800b079
 800b010:	0800b079 	.word	0x0800b079
 800b014:	2b6e      	cmp	r3, #110	@ 0x6e
 800b016:	d809      	bhi.n	800b02c <_scanf_float+0x138>
 800b018:	2b60      	cmp	r3, #96	@ 0x60
 800b01a:	d8b1      	bhi.n	800af80 <_scanf_float+0x8c>
 800b01c:	2b54      	cmp	r3, #84	@ 0x54
 800b01e:	d07b      	beq.n	800b118 <_scanf_float+0x224>
 800b020:	2b59      	cmp	r3, #89	@ 0x59
 800b022:	d19a      	bne.n	800af5a <_scanf_float+0x66>
 800b024:	2d07      	cmp	r5, #7
 800b026:	d198      	bne.n	800af5a <_scanf_float+0x66>
 800b028:	2508      	movs	r5, #8
 800b02a:	e02f      	b.n	800b08c <_scanf_float+0x198>
 800b02c:	2b74      	cmp	r3, #116	@ 0x74
 800b02e:	d073      	beq.n	800b118 <_scanf_float+0x224>
 800b030:	2b79      	cmp	r3, #121	@ 0x79
 800b032:	e7f6      	b.n	800b022 <_scanf_float+0x12e>
 800b034:	6821      	ldr	r1, [r4, #0]
 800b036:	05c8      	lsls	r0, r1, #23
 800b038:	d51e      	bpl.n	800b078 <_scanf_float+0x184>
 800b03a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b03e:	6021      	str	r1, [r4, #0]
 800b040:	3701      	adds	r7, #1
 800b042:	f1bb 0f00 	cmp.w	fp, #0
 800b046:	d003      	beq.n	800b050 <_scanf_float+0x15c>
 800b048:	3201      	adds	r2, #1
 800b04a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b04e:	60a2      	str	r2, [r4, #8]
 800b050:	68a3      	ldr	r3, [r4, #8]
 800b052:	3b01      	subs	r3, #1
 800b054:	60a3      	str	r3, [r4, #8]
 800b056:	6923      	ldr	r3, [r4, #16]
 800b058:	3301      	adds	r3, #1
 800b05a:	6123      	str	r3, [r4, #16]
 800b05c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b060:	3b01      	subs	r3, #1
 800b062:	2b00      	cmp	r3, #0
 800b064:	f8c9 3004 	str.w	r3, [r9, #4]
 800b068:	f340 8082 	ble.w	800b170 <_scanf_float+0x27c>
 800b06c:	f8d9 3000 	ldr.w	r3, [r9]
 800b070:	3301      	adds	r3, #1
 800b072:	f8c9 3000 	str.w	r3, [r9]
 800b076:	e762      	b.n	800af3e <_scanf_float+0x4a>
 800b078:	eb1a 0105 	adds.w	r1, sl, r5
 800b07c:	f47f af6d 	bne.w	800af5a <_scanf_float+0x66>
 800b080:	6822      	ldr	r2, [r4, #0]
 800b082:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b086:	6022      	str	r2, [r4, #0]
 800b088:	460d      	mov	r5, r1
 800b08a:	468a      	mov	sl, r1
 800b08c:	f806 3b01 	strb.w	r3, [r6], #1
 800b090:	e7de      	b.n	800b050 <_scanf_float+0x15c>
 800b092:	6822      	ldr	r2, [r4, #0]
 800b094:	0610      	lsls	r0, r2, #24
 800b096:	f57f af60 	bpl.w	800af5a <_scanf_float+0x66>
 800b09a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b09e:	6022      	str	r2, [r4, #0]
 800b0a0:	e7f4      	b.n	800b08c <_scanf_float+0x198>
 800b0a2:	f1ba 0f00 	cmp.w	sl, #0
 800b0a6:	d10c      	bne.n	800b0c2 <_scanf_float+0x1ce>
 800b0a8:	b977      	cbnz	r7, 800b0c8 <_scanf_float+0x1d4>
 800b0aa:	6822      	ldr	r2, [r4, #0]
 800b0ac:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b0b0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b0b4:	d108      	bne.n	800b0c8 <_scanf_float+0x1d4>
 800b0b6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b0ba:	6022      	str	r2, [r4, #0]
 800b0bc:	f04f 0a01 	mov.w	sl, #1
 800b0c0:	e7e4      	b.n	800b08c <_scanf_float+0x198>
 800b0c2:	f1ba 0f02 	cmp.w	sl, #2
 800b0c6:	d050      	beq.n	800b16a <_scanf_float+0x276>
 800b0c8:	2d01      	cmp	r5, #1
 800b0ca:	d002      	beq.n	800b0d2 <_scanf_float+0x1de>
 800b0cc:	2d04      	cmp	r5, #4
 800b0ce:	f47f af44 	bne.w	800af5a <_scanf_float+0x66>
 800b0d2:	3501      	adds	r5, #1
 800b0d4:	b2ed      	uxtb	r5, r5
 800b0d6:	e7d9      	b.n	800b08c <_scanf_float+0x198>
 800b0d8:	f1ba 0f01 	cmp.w	sl, #1
 800b0dc:	f47f af3d 	bne.w	800af5a <_scanf_float+0x66>
 800b0e0:	f04f 0a02 	mov.w	sl, #2
 800b0e4:	e7d2      	b.n	800b08c <_scanf_float+0x198>
 800b0e6:	b975      	cbnz	r5, 800b106 <_scanf_float+0x212>
 800b0e8:	2f00      	cmp	r7, #0
 800b0ea:	f47f af37 	bne.w	800af5c <_scanf_float+0x68>
 800b0ee:	6822      	ldr	r2, [r4, #0]
 800b0f0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b0f4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b0f8:	f040 8103 	bne.w	800b302 <_scanf_float+0x40e>
 800b0fc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b100:	6022      	str	r2, [r4, #0]
 800b102:	2501      	movs	r5, #1
 800b104:	e7c2      	b.n	800b08c <_scanf_float+0x198>
 800b106:	2d03      	cmp	r5, #3
 800b108:	d0e3      	beq.n	800b0d2 <_scanf_float+0x1de>
 800b10a:	2d05      	cmp	r5, #5
 800b10c:	e7df      	b.n	800b0ce <_scanf_float+0x1da>
 800b10e:	2d02      	cmp	r5, #2
 800b110:	f47f af23 	bne.w	800af5a <_scanf_float+0x66>
 800b114:	2503      	movs	r5, #3
 800b116:	e7b9      	b.n	800b08c <_scanf_float+0x198>
 800b118:	2d06      	cmp	r5, #6
 800b11a:	f47f af1e 	bne.w	800af5a <_scanf_float+0x66>
 800b11e:	2507      	movs	r5, #7
 800b120:	e7b4      	b.n	800b08c <_scanf_float+0x198>
 800b122:	6822      	ldr	r2, [r4, #0]
 800b124:	0591      	lsls	r1, r2, #22
 800b126:	f57f af18 	bpl.w	800af5a <_scanf_float+0x66>
 800b12a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b12e:	6022      	str	r2, [r4, #0]
 800b130:	9702      	str	r7, [sp, #8]
 800b132:	e7ab      	b.n	800b08c <_scanf_float+0x198>
 800b134:	6822      	ldr	r2, [r4, #0]
 800b136:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b13a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b13e:	d005      	beq.n	800b14c <_scanf_float+0x258>
 800b140:	0550      	lsls	r0, r2, #21
 800b142:	f57f af0a 	bpl.w	800af5a <_scanf_float+0x66>
 800b146:	2f00      	cmp	r7, #0
 800b148:	f000 80db 	beq.w	800b302 <_scanf_float+0x40e>
 800b14c:	0591      	lsls	r1, r2, #22
 800b14e:	bf58      	it	pl
 800b150:	9902      	ldrpl	r1, [sp, #8]
 800b152:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b156:	bf58      	it	pl
 800b158:	1a79      	subpl	r1, r7, r1
 800b15a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b15e:	bf58      	it	pl
 800b160:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b164:	6022      	str	r2, [r4, #0]
 800b166:	2700      	movs	r7, #0
 800b168:	e790      	b.n	800b08c <_scanf_float+0x198>
 800b16a:	f04f 0a03 	mov.w	sl, #3
 800b16e:	e78d      	b.n	800b08c <_scanf_float+0x198>
 800b170:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b174:	4649      	mov	r1, r9
 800b176:	4640      	mov	r0, r8
 800b178:	4798      	blx	r3
 800b17a:	2800      	cmp	r0, #0
 800b17c:	f43f aedf 	beq.w	800af3e <_scanf_float+0x4a>
 800b180:	e6eb      	b.n	800af5a <_scanf_float+0x66>
 800b182:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b186:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b18a:	464a      	mov	r2, r9
 800b18c:	4640      	mov	r0, r8
 800b18e:	4798      	blx	r3
 800b190:	6923      	ldr	r3, [r4, #16]
 800b192:	3b01      	subs	r3, #1
 800b194:	6123      	str	r3, [r4, #16]
 800b196:	e6eb      	b.n	800af70 <_scanf_float+0x7c>
 800b198:	1e6b      	subs	r3, r5, #1
 800b19a:	2b06      	cmp	r3, #6
 800b19c:	d824      	bhi.n	800b1e8 <_scanf_float+0x2f4>
 800b19e:	2d02      	cmp	r5, #2
 800b1a0:	d836      	bhi.n	800b210 <_scanf_float+0x31c>
 800b1a2:	9b01      	ldr	r3, [sp, #4]
 800b1a4:	429e      	cmp	r6, r3
 800b1a6:	f67f aee7 	bls.w	800af78 <_scanf_float+0x84>
 800b1aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b1ae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b1b2:	464a      	mov	r2, r9
 800b1b4:	4640      	mov	r0, r8
 800b1b6:	4798      	blx	r3
 800b1b8:	6923      	ldr	r3, [r4, #16]
 800b1ba:	3b01      	subs	r3, #1
 800b1bc:	6123      	str	r3, [r4, #16]
 800b1be:	e7f0      	b.n	800b1a2 <_scanf_float+0x2ae>
 800b1c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b1c4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b1c8:	464a      	mov	r2, r9
 800b1ca:	4640      	mov	r0, r8
 800b1cc:	4798      	blx	r3
 800b1ce:	6923      	ldr	r3, [r4, #16]
 800b1d0:	3b01      	subs	r3, #1
 800b1d2:	6123      	str	r3, [r4, #16]
 800b1d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b1d8:	fa5f fa8a 	uxtb.w	sl, sl
 800b1dc:	f1ba 0f02 	cmp.w	sl, #2
 800b1e0:	d1ee      	bne.n	800b1c0 <_scanf_float+0x2cc>
 800b1e2:	3d03      	subs	r5, #3
 800b1e4:	b2ed      	uxtb	r5, r5
 800b1e6:	1b76      	subs	r6, r6, r5
 800b1e8:	6823      	ldr	r3, [r4, #0]
 800b1ea:	05da      	lsls	r2, r3, #23
 800b1ec:	d530      	bpl.n	800b250 <_scanf_float+0x35c>
 800b1ee:	055b      	lsls	r3, r3, #21
 800b1f0:	d511      	bpl.n	800b216 <_scanf_float+0x322>
 800b1f2:	9b01      	ldr	r3, [sp, #4]
 800b1f4:	429e      	cmp	r6, r3
 800b1f6:	f67f aebf 	bls.w	800af78 <_scanf_float+0x84>
 800b1fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b1fe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b202:	464a      	mov	r2, r9
 800b204:	4640      	mov	r0, r8
 800b206:	4798      	blx	r3
 800b208:	6923      	ldr	r3, [r4, #16]
 800b20a:	3b01      	subs	r3, #1
 800b20c:	6123      	str	r3, [r4, #16]
 800b20e:	e7f0      	b.n	800b1f2 <_scanf_float+0x2fe>
 800b210:	46aa      	mov	sl, r5
 800b212:	46b3      	mov	fp, r6
 800b214:	e7de      	b.n	800b1d4 <_scanf_float+0x2e0>
 800b216:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b21a:	6923      	ldr	r3, [r4, #16]
 800b21c:	2965      	cmp	r1, #101	@ 0x65
 800b21e:	f103 33ff 	add.w	r3, r3, #4294967295
 800b222:	f106 35ff 	add.w	r5, r6, #4294967295
 800b226:	6123      	str	r3, [r4, #16]
 800b228:	d00c      	beq.n	800b244 <_scanf_float+0x350>
 800b22a:	2945      	cmp	r1, #69	@ 0x45
 800b22c:	d00a      	beq.n	800b244 <_scanf_float+0x350>
 800b22e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b232:	464a      	mov	r2, r9
 800b234:	4640      	mov	r0, r8
 800b236:	4798      	blx	r3
 800b238:	6923      	ldr	r3, [r4, #16]
 800b23a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b23e:	3b01      	subs	r3, #1
 800b240:	1eb5      	subs	r5, r6, #2
 800b242:	6123      	str	r3, [r4, #16]
 800b244:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b248:	464a      	mov	r2, r9
 800b24a:	4640      	mov	r0, r8
 800b24c:	4798      	blx	r3
 800b24e:	462e      	mov	r6, r5
 800b250:	6822      	ldr	r2, [r4, #0]
 800b252:	f012 0210 	ands.w	r2, r2, #16
 800b256:	d001      	beq.n	800b25c <_scanf_float+0x368>
 800b258:	2000      	movs	r0, #0
 800b25a:	e68e      	b.n	800af7a <_scanf_float+0x86>
 800b25c:	7032      	strb	r2, [r6, #0]
 800b25e:	6823      	ldr	r3, [r4, #0]
 800b260:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b264:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b268:	d125      	bne.n	800b2b6 <_scanf_float+0x3c2>
 800b26a:	9b02      	ldr	r3, [sp, #8]
 800b26c:	429f      	cmp	r7, r3
 800b26e:	d00a      	beq.n	800b286 <_scanf_float+0x392>
 800b270:	1bda      	subs	r2, r3, r7
 800b272:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b276:	429e      	cmp	r6, r3
 800b278:	bf28      	it	cs
 800b27a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b27e:	4922      	ldr	r1, [pc, #136]	@ (800b308 <_scanf_float+0x414>)
 800b280:	4630      	mov	r0, r6
 800b282:	f000 f907 	bl	800b494 <siprintf>
 800b286:	9901      	ldr	r1, [sp, #4]
 800b288:	2200      	movs	r2, #0
 800b28a:	4640      	mov	r0, r8
 800b28c:	f002 fc60 	bl	800db50 <_strtod_r>
 800b290:	9b03      	ldr	r3, [sp, #12]
 800b292:	6821      	ldr	r1, [r4, #0]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f011 0f02 	tst.w	r1, #2
 800b29a:	ec57 6b10 	vmov	r6, r7, d0
 800b29e:	f103 0204 	add.w	r2, r3, #4
 800b2a2:	d015      	beq.n	800b2d0 <_scanf_float+0x3dc>
 800b2a4:	9903      	ldr	r1, [sp, #12]
 800b2a6:	600a      	str	r2, [r1, #0]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	e9c3 6700 	strd	r6, r7, [r3]
 800b2ae:	68e3      	ldr	r3, [r4, #12]
 800b2b0:	3301      	adds	r3, #1
 800b2b2:	60e3      	str	r3, [r4, #12]
 800b2b4:	e7d0      	b.n	800b258 <_scanf_float+0x364>
 800b2b6:	9b04      	ldr	r3, [sp, #16]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d0e4      	beq.n	800b286 <_scanf_float+0x392>
 800b2bc:	9905      	ldr	r1, [sp, #20]
 800b2be:	230a      	movs	r3, #10
 800b2c0:	3101      	adds	r1, #1
 800b2c2:	4640      	mov	r0, r8
 800b2c4:	f002 fcc4 	bl	800dc50 <_strtol_r>
 800b2c8:	9b04      	ldr	r3, [sp, #16]
 800b2ca:	9e05      	ldr	r6, [sp, #20]
 800b2cc:	1ac2      	subs	r2, r0, r3
 800b2ce:	e7d0      	b.n	800b272 <_scanf_float+0x37e>
 800b2d0:	f011 0f04 	tst.w	r1, #4
 800b2d4:	9903      	ldr	r1, [sp, #12]
 800b2d6:	600a      	str	r2, [r1, #0]
 800b2d8:	d1e6      	bne.n	800b2a8 <_scanf_float+0x3b4>
 800b2da:	681d      	ldr	r5, [r3, #0]
 800b2dc:	4632      	mov	r2, r6
 800b2de:	463b      	mov	r3, r7
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	4639      	mov	r1, r7
 800b2e4:	f7f5 fc2a 	bl	8000b3c <__aeabi_dcmpun>
 800b2e8:	b128      	cbz	r0, 800b2f6 <_scanf_float+0x402>
 800b2ea:	4808      	ldr	r0, [pc, #32]	@ (800b30c <_scanf_float+0x418>)
 800b2ec:	f000 fa24 	bl	800b738 <nanf>
 800b2f0:	ed85 0a00 	vstr	s0, [r5]
 800b2f4:	e7db      	b.n	800b2ae <_scanf_float+0x3ba>
 800b2f6:	4630      	mov	r0, r6
 800b2f8:	4639      	mov	r1, r7
 800b2fa:	f7f5 fc7d 	bl	8000bf8 <__aeabi_d2f>
 800b2fe:	6028      	str	r0, [r5, #0]
 800b300:	e7d5      	b.n	800b2ae <_scanf_float+0x3ba>
 800b302:	2700      	movs	r7, #0
 800b304:	e62e      	b.n	800af64 <_scanf_float+0x70>
 800b306:	bf00      	nop
 800b308:	0800f090 	.word	0x0800f090
 800b30c:	0800f1d1 	.word	0x0800f1d1

0800b310 <std>:
 800b310:	2300      	movs	r3, #0
 800b312:	b510      	push	{r4, lr}
 800b314:	4604      	mov	r4, r0
 800b316:	e9c0 3300 	strd	r3, r3, [r0]
 800b31a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b31e:	6083      	str	r3, [r0, #8]
 800b320:	8181      	strh	r1, [r0, #12]
 800b322:	6643      	str	r3, [r0, #100]	@ 0x64
 800b324:	81c2      	strh	r2, [r0, #14]
 800b326:	6183      	str	r3, [r0, #24]
 800b328:	4619      	mov	r1, r3
 800b32a:	2208      	movs	r2, #8
 800b32c:	305c      	adds	r0, #92	@ 0x5c
 800b32e:	f000 f916 	bl	800b55e <memset>
 800b332:	4b0d      	ldr	r3, [pc, #52]	@ (800b368 <std+0x58>)
 800b334:	6263      	str	r3, [r4, #36]	@ 0x24
 800b336:	4b0d      	ldr	r3, [pc, #52]	@ (800b36c <std+0x5c>)
 800b338:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b33a:	4b0d      	ldr	r3, [pc, #52]	@ (800b370 <std+0x60>)
 800b33c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b33e:	4b0d      	ldr	r3, [pc, #52]	@ (800b374 <std+0x64>)
 800b340:	6323      	str	r3, [r4, #48]	@ 0x30
 800b342:	4b0d      	ldr	r3, [pc, #52]	@ (800b378 <std+0x68>)
 800b344:	6224      	str	r4, [r4, #32]
 800b346:	429c      	cmp	r4, r3
 800b348:	d006      	beq.n	800b358 <std+0x48>
 800b34a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b34e:	4294      	cmp	r4, r2
 800b350:	d002      	beq.n	800b358 <std+0x48>
 800b352:	33d0      	adds	r3, #208	@ 0xd0
 800b354:	429c      	cmp	r4, r3
 800b356:	d105      	bne.n	800b364 <std+0x54>
 800b358:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b35c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b360:	f000 b9d8 	b.w	800b714 <__retarget_lock_init_recursive>
 800b364:	bd10      	pop	{r4, pc}
 800b366:	bf00      	nop
 800b368:	0800b4d9 	.word	0x0800b4d9
 800b36c:	0800b4fb 	.word	0x0800b4fb
 800b370:	0800b533 	.word	0x0800b533
 800b374:	0800b557 	.word	0x0800b557
 800b378:	20004a10 	.word	0x20004a10

0800b37c <stdio_exit_handler>:
 800b37c:	4a02      	ldr	r2, [pc, #8]	@ (800b388 <stdio_exit_handler+0xc>)
 800b37e:	4903      	ldr	r1, [pc, #12]	@ (800b38c <stdio_exit_handler+0x10>)
 800b380:	4803      	ldr	r0, [pc, #12]	@ (800b390 <stdio_exit_handler+0x14>)
 800b382:	f000 b869 	b.w	800b458 <_fwalk_sglue>
 800b386:	bf00      	nop
 800b388:	20000024 	.word	0x20000024
 800b38c:	0800e00d 	.word	0x0800e00d
 800b390:	20000034 	.word	0x20000034

0800b394 <cleanup_stdio>:
 800b394:	6841      	ldr	r1, [r0, #4]
 800b396:	4b0c      	ldr	r3, [pc, #48]	@ (800b3c8 <cleanup_stdio+0x34>)
 800b398:	4299      	cmp	r1, r3
 800b39a:	b510      	push	{r4, lr}
 800b39c:	4604      	mov	r4, r0
 800b39e:	d001      	beq.n	800b3a4 <cleanup_stdio+0x10>
 800b3a0:	f002 fe34 	bl	800e00c <_fflush_r>
 800b3a4:	68a1      	ldr	r1, [r4, #8]
 800b3a6:	4b09      	ldr	r3, [pc, #36]	@ (800b3cc <cleanup_stdio+0x38>)
 800b3a8:	4299      	cmp	r1, r3
 800b3aa:	d002      	beq.n	800b3b2 <cleanup_stdio+0x1e>
 800b3ac:	4620      	mov	r0, r4
 800b3ae:	f002 fe2d 	bl	800e00c <_fflush_r>
 800b3b2:	68e1      	ldr	r1, [r4, #12]
 800b3b4:	4b06      	ldr	r3, [pc, #24]	@ (800b3d0 <cleanup_stdio+0x3c>)
 800b3b6:	4299      	cmp	r1, r3
 800b3b8:	d004      	beq.n	800b3c4 <cleanup_stdio+0x30>
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3c0:	f002 be24 	b.w	800e00c <_fflush_r>
 800b3c4:	bd10      	pop	{r4, pc}
 800b3c6:	bf00      	nop
 800b3c8:	20004a10 	.word	0x20004a10
 800b3cc:	20004a78 	.word	0x20004a78
 800b3d0:	20004ae0 	.word	0x20004ae0

0800b3d4 <global_stdio_init.part.0>:
 800b3d4:	b510      	push	{r4, lr}
 800b3d6:	4b0b      	ldr	r3, [pc, #44]	@ (800b404 <global_stdio_init.part.0+0x30>)
 800b3d8:	4c0b      	ldr	r4, [pc, #44]	@ (800b408 <global_stdio_init.part.0+0x34>)
 800b3da:	4a0c      	ldr	r2, [pc, #48]	@ (800b40c <global_stdio_init.part.0+0x38>)
 800b3dc:	601a      	str	r2, [r3, #0]
 800b3de:	4620      	mov	r0, r4
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	2104      	movs	r1, #4
 800b3e4:	f7ff ff94 	bl	800b310 <std>
 800b3e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	2109      	movs	r1, #9
 800b3f0:	f7ff ff8e 	bl	800b310 <std>
 800b3f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b3f8:	2202      	movs	r2, #2
 800b3fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3fe:	2112      	movs	r1, #18
 800b400:	f7ff bf86 	b.w	800b310 <std>
 800b404:	20004b48 	.word	0x20004b48
 800b408:	20004a10 	.word	0x20004a10
 800b40c:	0800b37d 	.word	0x0800b37d

0800b410 <__sfp_lock_acquire>:
 800b410:	4801      	ldr	r0, [pc, #4]	@ (800b418 <__sfp_lock_acquire+0x8>)
 800b412:	f000 b980 	b.w	800b716 <__retarget_lock_acquire_recursive>
 800b416:	bf00      	nop
 800b418:	20004b51 	.word	0x20004b51

0800b41c <__sfp_lock_release>:
 800b41c:	4801      	ldr	r0, [pc, #4]	@ (800b424 <__sfp_lock_release+0x8>)
 800b41e:	f000 b97b 	b.w	800b718 <__retarget_lock_release_recursive>
 800b422:	bf00      	nop
 800b424:	20004b51 	.word	0x20004b51

0800b428 <__sinit>:
 800b428:	b510      	push	{r4, lr}
 800b42a:	4604      	mov	r4, r0
 800b42c:	f7ff fff0 	bl	800b410 <__sfp_lock_acquire>
 800b430:	6a23      	ldr	r3, [r4, #32]
 800b432:	b11b      	cbz	r3, 800b43c <__sinit+0x14>
 800b434:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b438:	f7ff bff0 	b.w	800b41c <__sfp_lock_release>
 800b43c:	4b04      	ldr	r3, [pc, #16]	@ (800b450 <__sinit+0x28>)
 800b43e:	6223      	str	r3, [r4, #32]
 800b440:	4b04      	ldr	r3, [pc, #16]	@ (800b454 <__sinit+0x2c>)
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d1f5      	bne.n	800b434 <__sinit+0xc>
 800b448:	f7ff ffc4 	bl	800b3d4 <global_stdio_init.part.0>
 800b44c:	e7f2      	b.n	800b434 <__sinit+0xc>
 800b44e:	bf00      	nop
 800b450:	0800b395 	.word	0x0800b395
 800b454:	20004b48 	.word	0x20004b48

0800b458 <_fwalk_sglue>:
 800b458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b45c:	4607      	mov	r7, r0
 800b45e:	4688      	mov	r8, r1
 800b460:	4614      	mov	r4, r2
 800b462:	2600      	movs	r6, #0
 800b464:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b468:	f1b9 0901 	subs.w	r9, r9, #1
 800b46c:	d505      	bpl.n	800b47a <_fwalk_sglue+0x22>
 800b46e:	6824      	ldr	r4, [r4, #0]
 800b470:	2c00      	cmp	r4, #0
 800b472:	d1f7      	bne.n	800b464 <_fwalk_sglue+0xc>
 800b474:	4630      	mov	r0, r6
 800b476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b47a:	89ab      	ldrh	r3, [r5, #12]
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d907      	bls.n	800b490 <_fwalk_sglue+0x38>
 800b480:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b484:	3301      	adds	r3, #1
 800b486:	d003      	beq.n	800b490 <_fwalk_sglue+0x38>
 800b488:	4629      	mov	r1, r5
 800b48a:	4638      	mov	r0, r7
 800b48c:	47c0      	blx	r8
 800b48e:	4306      	orrs	r6, r0
 800b490:	3568      	adds	r5, #104	@ 0x68
 800b492:	e7e9      	b.n	800b468 <_fwalk_sglue+0x10>

0800b494 <siprintf>:
 800b494:	b40e      	push	{r1, r2, r3}
 800b496:	b510      	push	{r4, lr}
 800b498:	b09d      	sub	sp, #116	@ 0x74
 800b49a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b49c:	9002      	str	r0, [sp, #8]
 800b49e:	9006      	str	r0, [sp, #24]
 800b4a0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b4a4:	480a      	ldr	r0, [pc, #40]	@ (800b4d0 <siprintf+0x3c>)
 800b4a6:	9107      	str	r1, [sp, #28]
 800b4a8:	9104      	str	r1, [sp, #16]
 800b4aa:	490a      	ldr	r1, [pc, #40]	@ (800b4d4 <siprintf+0x40>)
 800b4ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4b0:	9105      	str	r1, [sp, #20]
 800b4b2:	2400      	movs	r4, #0
 800b4b4:	a902      	add	r1, sp, #8
 800b4b6:	6800      	ldr	r0, [r0, #0]
 800b4b8:	9301      	str	r3, [sp, #4]
 800b4ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b4bc:	f002 fc26 	bl	800dd0c <_svfiprintf_r>
 800b4c0:	9b02      	ldr	r3, [sp, #8]
 800b4c2:	701c      	strb	r4, [r3, #0]
 800b4c4:	b01d      	add	sp, #116	@ 0x74
 800b4c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4ca:	b003      	add	sp, #12
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop
 800b4d0:	20000030 	.word	0x20000030
 800b4d4:	ffff0208 	.word	0xffff0208

0800b4d8 <__sread>:
 800b4d8:	b510      	push	{r4, lr}
 800b4da:	460c      	mov	r4, r1
 800b4dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4e0:	f000 f8ca 	bl	800b678 <_read_r>
 800b4e4:	2800      	cmp	r0, #0
 800b4e6:	bfab      	itete	ge
 800b4e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b4ea:	89a3      	ldrhlt	r3, [r4, #12]
 800b4ec:	181b      	addge	r3, r3, r0
 800b4ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b4f2:	bfac      	ite	ge
 800b4f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b4f6:	81a3      	strhlt	r3, [r4, #12]
 800b4f8:	bd10      	pop	{r4, pc}

0800b4fa <__swrite>:
 800b4fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4fe:	461f      	mov	r7, r3
 800b500:	898b      	ldrh	r3, [r1, #12]
 800b502:	05db      	lsls	r3, r3, #23
 800b504:	4605      	mov	r5, r0
 800b506:	460c      	mov	r4, r1
 800b508:	4616      	mov	r6, r2
 800b50a:	d505      	bpl.n	800b518 <__swrite+0x1e>
 800b50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b510:	2302      	movs	r3, #2
 800b512:	2200      	movs	r2, #0
 800b514:	f000 f89e 	bl	800b654 <_lseek_r>
 800b518:	89a3      	ldrh	r3, [r4, #12]
 800b51a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b51e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b522:	81a3      	strh	r3, [r4, #12]
 800b524:	4632      	mov	r2, r6
 800b526:	463b      	mov	r3, r7
 800b528:	4628      	mov	r0, r5
 800b52a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b52e:	f000 b8b5 	b.w	800b69c <_write_r>

0800b532 <__sseek>:
 800b532:	b510      	push	{r4, lr}
 800b534:	460c      	mov	r4, r1
 800b536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b53a:	f000 f88b 	bl	800b654 <_lseek_r>
 800b53e:	1c43      	adds	r3, r0, #1
 800b540:	89a3      	ldrh	r3, [r4, #12]
 800b542:	bf15      	itete	ne
 800b544:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b546:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b54a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b54e:	81a3      	strheq	r3, [r4, #12]
 800b550:	bf18      	it	ne
 800b552:	81a3      	strhne	r3, [r4, #12]
 800b554:	bd10      	pop	{r4, pc}

0800b556 <__sclose>:
 800b556:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b55a:	f000 b80d 	b.w	800b578 <_close_r>

0800b55e <memset>:
 800b55e:	4402      	add	r2, r0
 800b560:	4603      	mov	r3, r0
 800b562:	4293      	cmp	r3, r2
 800b564:	d100      	bne.n	800b568 <memset+0xa>
 800b566:	4770      	bx	lr
 800b568:	f803 1b01 	strb.w	r1, [r3], #1
 800b56c:	e7f9      	b.n	800b562 <memset+0x4>
	...

0800b570 <_localeconv_r>:
 800b570:	4800      	ldr	r0, [pc, #0]	@ (800b574 <_localeconv_r+0x4>)
 800b572:	4770      	bx	lr
 800b574:	20000170 	.word	0x20000170

0800b578 <_close_r>:
 800b578:	b538      	push	{r3, r4, r5, lr}
 800b57a:	4d06      	ldr	r5, [pc, #24]	@ (800b594 <_close_r+0x1c>)
 800b57c:	2300      	movs	r3, #0
 800b57e:	4604      	mov	r4, r0
 800b580:	4608      	mov	r0, r1
 800b582:	602b      	str	r3, [r5, #0]
 800b584:	f7f7 fde0 	bl	8003148 <_close>
 800b588:	1c43      	adds	r3, r0, #1
 800b58a:	d102      	bne.n	800b592 <_close_r+0x1a>
 800b58c:	682b      	ldr	r3, [r5, #0]
 800b58e:	b103      	cbz	r3, 800b592 <_close_r+0x1a>
 800b590:	6023      	str	r3, [r4, #0]
 800b592:	bd38      	pop	{r3, r4, r5, pc}
 800b594:	20004b4c 	.word	0x20004b4c

0800b598 <_reclaim_reent>:
 800b598:	4b2d      	ldr	r3, [pc, #180]	@ (800b650 <_reclaim_reent+0xb8>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4283      	cmp	r3, r0
 800b59e:	b570      	push	{r4, r5, r6, lr}
 800b5a0:	4604      	mov	r4, r0
 800b5a2:	d053      	beq.n	800b64c <_reclaim_reent+0xb4>
 800b5a4:	69c3      	ldr	r3, [r0, #28]
 800b5a6:	b31b      	cbz	r3, 800b5f0 <_reclaim_reent+0x58>
 800b5a8:	68db      	ldr	r3, [r3, #12]
 800b5aa:	b163      	cbz	r3, 800b5c6 <_reclaim_reent+0x2e>
 800b5ac:	2500      	movs	r5, #0
 800b5ae:	69e3      	ldr	r3, [r4, #28]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	5959      	ldr	r1, [r3, r5]
 800b5b4:	b9b1      	cbnz	r1, 800b5e4 <_reclaim_reent+0x4c>
 800b5b6:	3504      	adds	r5, #4
 800b5b8:	2d80      	cmp	r5, #128	@ 0x80
 800b5ba:	d1f8      	bne.n	800b5ae <_reclaim_reent+0x16>
 800b5bc:	69e3      	ldr	r3, [r4, #28]
 800b5be:	4620      	mov	r0, r4
 800b5c0:	68d9      	ldr	r1, [r3, #12]
 800b5c2:	f000 ff19 	bl	800c3f8 <_free_r>
 800b5c6:	69e3      	ldr	r3, [r4, #28]
 800b5c8:	6819      	ldr	r1, [r3, #0]
 800b5ca:	b111      	cbz	r1, 800b5d2 <_reclaim_reent+0x3a>
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	f000 ff13 	bl	800c3f8 <_free_r>
 800b5d2:	69e3      	ldr	r3, [r4, #28]
 800b5d4:	689d      	ldr	r5, [r3, #8]
 800b5d6:	b15d      	cbz	r5, 800b5f0 <_reclaim_reent+0x58>
 800b5d8:	4629      	mov	r1, r5
 800b5da:	4620      	mov	r0, r4
 800b5dc:	682d      	ldr	r5, [r5, #0]
 800b5de:	f000 ff0b 	bl	800c3f8 <_free_r>
 800b5e2:	e7f8      	b.n	800b5d6 <_reclaim_reent+0x3e>
 800b5e4:	680e      	ldr	r6, [r1, #0]
 800b5e6:	4620      	mov	r0, r4
 800b5e8:	f000 ff06 	bl	800c3f8 <_free_r>
 800b5ec:	4631      	mov	r1, r6
 800b5ee:	e7e1      	b.n	800b5b4 <_reclaim_reent+0x1c>
 800b5f0:	6961      	ldr	r1, [r4, #20]
 800b5f2:	b111      	cbz	r1, 800b5fa <_reclaim_reent+0x62>
 800b5f4:	4620      	mov	r0, r4
 800b5f6:	f000 feff 	bl	800c3f8 <_free_r>
 800b5fa:	69e1      	ldr	r1, [r4, #28]
 800b5fc:	b111      	cbz	r1, 800b604 <_reclaim_reent+0x6c>
 800b5fe:	4620      	mov	r0, r4
 800b600:	f000 fefa 	bl	800c3f8 <_free_r>
 800b604:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b606:	b111      	cbz	r1, 800b60e <_reclaim_reent+0x76>
 800b608:	4620      	mov	r0, r4
 800b60a:	f000 fef5 	bl	800c3f8 <_free_r>
 800b60e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b610:	b111      	cbz	r1, 800b618 <_reclaim_reent+0x80>
 800b612:	4620      	mov	r0, r4
 800b614:	f000 fef0 	bl	800c3f8 <_free_r>
 800b618:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b61a:	b111      	cbz	r1, 800b622 <_reclaim_reent+0x8a>
 800b61c:	4620      	mov	r0, r4
 800b61e:	f000 feeb 	bl	800c3f8 <_free_r>
 800b622:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b624:	b111      	cbz	r1, 800b62c <_reclaim_reent+0x94>
 800b626:	4620      	mov	r0, r4
 800b628:	f000 fee6 	bl	800c3f8 <_free_r>
 800b62c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b62e:	b111      	cbz	r1, 800b636 <_reclaim_reent+0x9e>
 800b630:	4620      	mov	r0, r4
 800b632:	f000 fee1 	bl	800c3f8 <_free_r>
 800b636:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b638:	b111      	cbz	r1, 800b640 <_reclaim_reent+0xa8>
 800b63a:	4620      	mov	r0, r4
 800b63c:	f000 fedc 	bl	800c3f8 <_free_r>
 800b640:	6a23      	ldr	r3, [r4, #32]
 800b642:	b11b      	cbz	r3, 800b64c <_reclaim_reent+0xb4>
 800b644:	4620      	mov	r0, r4
 800b646:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b64a:	4718      	bx	r3
 800b64c:	bd70      	pop	{r4, r5, r6, pc}
 800b64e:	bf00      	nop
 800b650:	20000030 	.word	0x20000030

0800b654 <_lseek_r>:
 800b654:	b538      	push	{r3, r4, r5, lr}
 800b656:	4d07      	ldr	r5, [pc, #28]	@ (800b674 <_lseek_r+0x20>)
 800b658:	4604      	mov	r4, r0
 800b65a:	4608      	mov	r0, r1
 800b65c:	4611      	mov	r1, r2
 800b65e:	2200      	movs	r2, #0
 800b660:	602a      	str	r2, [r5, #0]
 800b662:	461a      	mov	r2, r3
 800b664:	f7f7 fd97 	bl	8003196 <_lseek>
 800b668:	1c43      	adds	r3, r0, #1
 800b66a:	d102      	bne.n	800b672 <_lseek_r+0x1e>
 800b66c:	682b      	ldr	r3, [r5, #0]
 800b66e:	b103      	cbz	r3, 800b672 <_lseek_r+0x1e>
 800b670:	6023      	str	r3, [r4, #0]
 800b672:	bd38      	pop	{r3, r4, r5, pc}
 800b674:	20004b4c 	.word	0x20004b4c

0800b678 <_read_r>:
 800b678:	b538      	push	{r3, r4, r5, lr}
 800b67a:	4d07      	ldr	r5, [pc, #28]	@ (800b698 <_read_r+0x20>)
 800b67c:	4604      	mov	r4, r0
 800b67e:	4608      	mov	r0, r1
 800b680:	4611      	mov	r1, r2
 800b682:	2200      	movs	r2, #0
 800b684:	602a      	str	r2, [r5, #0]
 800b686:	461a      	mov	r2, r3
 800b688:	f7f7 fd25 	bl	80030d6 <_read>
 800b68c:	1c43      	adds	r3, r0, #1
 800b68e:	d102      	bne.n	800b696 <_read_r+0x1e>
 800b690:	682b      	ldr	r3, [r5, #0]
 800b692:	b103      	cbz	r3, 800b696 <_read_r+0x1e>
 800b694:	6023      	str	r3, [r4, #0]
 800b696:	bd38      	pop	{r3, r4, r5, pc}
 800b698:	20004b4c 	.word	0x20004b4c

0800b69c <_write_r>:
 800b69c:	b538      	push	{r3, r4, r5, lr}
 800b69e:	4d07      	ldr	r5, [pc, #28]	@ (800b6bc <_write_r+0x20>)
 800b6a0:	4604      	mov	r4, r0
 800b6a2:	4608      	mov	r0, r1
 800b6a4:	4611      	mov	r1, r2
 800b6a6:	2200      	movs	r2, #0
 800b6a8:	602a      	str	r2, [r5, #0]
 800b6aa:	461a      	mov	r2, r3
 800b6ac:	f7f7 fd30 	bl	8003110 <_write>
 800b6b0:	1c43      	adds	r3, r0, #1
 800b6b2:	d102      	bne.n	800b6ba <_write_r+0x1e>
 800b6b4:	682b      	ldr	r3, [r5, #0]
 800b6b6:	b103      	cbz	r3, 800b6ba <_write_r+0x1e>
 800b6b8:	6023      	str	r3, [r4, #0]
 800b6ba:	bd38      	pop	{r3, r4, r5, pc}
 800b6bc:	20004b4c 	.word	0x20004b4c

0800b6c0 <__errno>:
 800b6c0:	4b01      	ldr	r3, [pc, #4]	@ (800b6c8 <__errno+0x8>)
 800b6c2:	6818      	ldr	r0, [r3, #0]
 800b6c4:	4770      	bx	lr
 800b6c6:	bf00      	nop
 800b6c8:	20000030 	.word	0x20000030

0800b6cc <__libc_init_array>:
 800b6cc:	b570      	push	{r4, r5, r6, lr}
 800b6ce:	4d0d      	ldr	r5, [pc, #52]	@ (800b704 <__libc_init_array+0x38>)
 800b6d0:	4c0d      	ldr	r4, [pc, #52]	@ (800b708 <__libc_init_array+0x3c>)
 800b6d2:	1b64      	subs	r4, r4, r5
 800b6d4:	10a4      	asrs	r4, r4, #2
 800b6d6:	2600      	movs	r6, #0
 800b6d8:	42a6      	cmp	r6, r4
 800b6da:	d109      	bne.n	800b6f0 <__libc_init_array+0x24>
 800b6dc:	4d0b      	ldr	r5, [pc, #44]	@ (800b70c <__libc_init_array+0x40>)
 800b6de:	4c0c      	ldr	r4, [pc, #48]	@ (800b710 <__libc_init_array+0x44>)
 800b6e0:	f003 fb78 	bl	800edd4 <_init>
 800b6e4:	1b64      	subs	r4, r4, r5
 800b6e6:	10a4      	asrs	r4, r4, #2
 800b6e8:	2600      	movs	r6, #0
 800b6ea:	42a6      	cmp	r6, r4
 800b6ec:	d105      	bne.n	800b6fa <__libc_init_array+0x2e>
 800b6ee:	bd70      	pop	{r4, r5, r6, pc}
 800b6f0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6f4:	4798      	blx	r3
 800b6f6:	3601      	adds	r6, #1
 800b6f8:	e7ee      	b.n	800b6d8 <__libc_init_array+0xc>
 800b6fa:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6fe:	4798      	blx	r3
 800b700:	3601      	adds	r6, #1
 800b702:	e7f2      	b.n	800b6ea <__libc_init_array+0x1e>
 800b704:	0800f48c 	.word	0x0800f48c
 800b708:	0800f48c 	.word	0x0800f48c
 800b70c:	0800f48c 	.word	0x0800f48c
 800b710:	0800f490 	.word	0x0800f490

0800b714 <__retarget_lock_init_recursive>:
 800b714:	4770      	bx	lr

0800b716 <__retarget_lock_acquire_recursive>:
 800b716:	4770      	bx	lr

0800b718 <__retarget_lock_release_recursive>:
 800b718:	4770      	bx	lr

0800b71a <memcpy>:
 800b71a:	440a      	add	r2, r1
 800b71c:	4291      	cmp	r1, r2
 800b71e:	f100 33ff 	add.w	r3, r0, #4294967295
 800b722:	d100      	bne.n	800b726 <memcpy+0xc>
 800b724:	4770      	bx	lr
 800b726:	b510      	push	{r4, lr}
 800b728:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b72c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b730:	4291      	cmp	r1, r2
 800b732:	d1f9      	bne.n	800b728 <memcpy+0xe>
 800b734:	bd10      	pop	{r4, pc}
	...

0800b738 <nanf>:
 800b738:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b740 <nanf+0x8>
 800b73c:	4770      	bx	lr
 800b73e:	bf00      	nop
 800b740:	7fc00000 	.word	0x7fc00000

0800b744 <quorem>:
 800b744:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b748:	6903      	ldr	r3, [r0, #16]
 800b74a:	690c      	ldr	r4, [r1, #16]
 800b74c:	42a3      	cmp	r3, r4
 800b74e:	4607      	mov	r7, r0
 800b750:	db7e      	blt.n	800b850 <quorem+0x10c>
 800b752:	3c01      	subs	r4, #1
 800b754:	f101 0814 	add.w	r8, r1, #20
 800b758:	00a3      	lsls	r3, r4, #2
 800b75a:	f100 0514 	add.w	r5, r0, #20
 800b75e:	9300      	str	r3, [sp, #0]
 800b760:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b764:	9301      	str	r3, [sp, #4]
 800b766:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b76a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b76e:	3301      	adds	r3, #1
 800b770:	429a      	cmp	r2, r3
 800b772:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b776:	fbb2 f6f3 	udiv	r6, r2, r3
 800b77a:	d32e      	bcc.n	800b7da <quorem+0x96>
 800b77c:	f04f 0a00 	mov.w	sl, #0
 800b780:	46c4      	mov	ip, r8
 800b782:	46ae      	mov	lr, r5
 800b784:	46d3      	mov	fp, sl
 800b786:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b78a:	b298      	uxth	r0, r3
 800b78c:	fb06 a000 	mla	r0, r6, r0, sl
 800b790:	0c02      	lsrs	r2, r0, #16
 800b792:	0c1b      	lsrs	r3, r3, #16
 800b794:	fb06 2303 	mla	r3, r6, r3, r2
 800b798:	f8de 2000 	ldr.w	r2, [lr]
 800b79c:	b280      	uxth	r0, r0
 800b79e:	b292      	uxth	r2, r2
 800b7a0:	1a12      	subs	r2, r2, r0
 800b7a2:	445a      	add	r2, fp
 800b7a4:	f8de 0000 	ldr.w	r0, [lr]
 800b7a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b7b2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b7b6:	b292      	uxth	r2, r2
 800b7b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b7bc:	45e1      	cmp	r9, ip
 800b7be:	f84e 2b04 	str.w	r2, [lr], #4
 800b7c2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b7c6:	d2de      	bcs.n	800b786 <quorem+0x42>
 800b7c8:	9b00      	ldr	r3, [sp, #0]
 800b7ca:	58eb      	ldr	r3, [r5, r3]
 800b7cc:	b92b      	cbnz	r3, 800b7da <quorem+0x96>
 800b7ce:	9b01      	ldr	r3, [sp, #4]
 800b7d0:	3b04      	subs	r3, #4
 800b7d2:	429d      	cmp	r5, r3
 800b7d4:	461a      	mov	r2, r3
 800b7d6:	d32f      	bcc.n	800b838 <quorem+0xf4>
 800b7d8:	613c      	str	r4, [r7, #16]
 800b7da:	4638      	mov	r0, r7
 800b7dc:	f001 f9c8 	bl	800cb70 <__mcmp>
 800b7e0:	2800      	cmp	r0, #0
 800b7e2:	db25      	blt.n	800b830 <quorem+0xec>
 800b7e4:	4629      	mov	r1, r5
 800b7e6:	2000      	movs	r0, #0
 800b7e8:	f858 2b04 	ldr.w	r2, [r8], #4
 800b7ec:	f8d1 c000 	ldr.w	ip, [r1]
 800b7f0:	fa1f fe82 	uxth.w	lr, r2
 800b7f4:	fa1f f38c 	uxth.w	r3, ip
 800b7f8:	eba3 030e 	sub.w	r3, r3, lr
 800b7fc:	4403      	add	r3, r0
 800b7fe:	0c12      	lsrs	r2, r2, #16
 800b800:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b804:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b808:	b29b      	uxth	r3, r3
 800b80a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b80e:	45c1      	cmp	r9, r8
 800b810:	f841 3b04 	str.w	r3, [r1], #4
 800b814:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b818:	d2e6      	bcs.n	800b7e8 <quorem+0xa4>
 800b81a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b81e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b822:	b922      	cbnz	r2, 800b82e <quorem+0xea>
 800b824:	3b04      	subs	r3, #4
 800b826:	429d      	cmp	r5, r3
 800b828:	461a      	mov	r2, r3
 800b82a:	d30b      	bcc.n	800b844 <quorem+0x100>
 800b82c:	613c      	str	r4, [r7, #16]
 800b82e:	3601      	adds	r6, #1
 800b830:	4630      	mov	r0, r6
 800b832:	b003      	add	sp, #12
 800b834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b838:	6812      	ldr	r2, [r2, #0]
 800b83a:	3b04      	subs	r3, #4
 800b83c:	2a00      	cmp	r2, #0
 800b83e:	d1cb      	bne.n	800b7d8 <quorem+0x94>
 800b840:	3c01      	subs	r4, #1
 800b842:	e7c6      	b.n	800b7d2 <quorem+0x8e>
 800b844:	6812      	ldr	r2, [r2, #0]
 800b846:	3b04      	subs	r3, #4
 800b848:	2a00      	cmp	r2, #0
 800b84a:	d1ef      	bne.n	800b82c <quorem+0xe8>
 800b84c:	3c01      	subs	r4, #1
 800b84e:	e7ea      	b.n	800b826 <quorem+0xe2>
 800b850:	2000      	movs	r0, #0
 800b852:	e7ee      	b.n	800b832 <quorem+0xee>
 800b854:	0000      	movs	r0, r0
	...

0800b858 <_dtoa_r>:
 800b858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b85c:	69c7      	ldr	r7, [r0, #28]
 800b85e:	b097      	sub	sp, #92	@ 0x5c
 800b860:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b864:	ec55 4b10 	vmov	r4, r5, d0
 800b868:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b86a:	9107      	str	r1, [sp, #28]
 800b86c:	4681      	mov	r9, r0
 800b86e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b870:	9311      	str	r3, [sp, #68]	@ 0x44
 800b872:	b97f      	cbnz	r7, 800b894 <_dtoa_r+0x3c>
 800b874:	2010      	movs	r0, #16
 800b876:	f000 fe09 	bl	800c48c <malloc>
 800b87a:	4602      	mov	r2, r0
 800b87c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b880:	b920      	cbnz	r0, 800b88c <_dtoa_r+0x34>
 800b882:	4ba9      	ldr	r3, [pc, #676]	@ (800bb28 <_dtoa_r+0x2d0>)
 800b884:	21ef      	movs	r1, #239	@ 0xef
 800b886:	48a9      	ldr	r0, [pc, #676]	@ (800bb2c <_dtoa_r+0x2d4>)
 800b888:	f002 fc2e 	bl	800e0e8 <__assert_func>
 800b88c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b890:	6007      	str	r7, [r0, #0]
 800b892:	60c7      	str	r7, [r0, #12]
 800b894:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b898:	6819      	ldr	r1, [r3, #0]
 800b89a:	b159      	cbz	r1, 800b8b4 <_dtoa_r+0x5c>
 800b89c:	685a      	ldr	r2, [r3, #4]
 800b89e:	604a      	str	r2, [r1, #4]
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	4093      	lsls	r3, r2
 800b8a4:	608b      	str	r3, [r1, #8]
 800b8a6:	4648      	mov	r0, r9
 800b8a8:	f000 fee6 	bl	800c678 <_Bfree>
 800b8ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	601a      	str	r2, [r3, #0]
 800b8b4:	1e2b      	subs	r3, r5, #0
 800b8b6:	bfb9      	ittee	lt
 800b8b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b8bc:	9305      	strlt	r3, [sp, #20]
 800b8be:	2300      	movge	r3, #0
 800b8c0:	6033      	strge	r3, [r6, #0]
 800b8c2:	9f05      	ldr	r7, [sp, #20]
 800b8c4:	4b9a      	ldr	r3, [pc, #616]	@ (800bb30 <_dtoa_r+0x2d8>)
 800b8c6:	bfbc      	itt	lt
 800b8c8:	2201      	movlt	r2, #1
 800b8ca:	6032      	strlt	r2, [r6, #0]
 800b8cc:	43bb      	bics	r3, r7
 800b8ce:	d112      	bne.n	800b8f6 <_dtoa_r+0x9e>
 800b8d0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b8d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b8d6:	6013      	str	r3, [r2, #0]
 800b8d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8dc:	4323      	orrs	r3, r4
 800b8de:	f000 855a 	beq.w	800c396 <_dtoa_r+0xb3e>
 800b8e2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8e4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb44 <_dtoa_r+0x2ec>
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f000 855c 	beq.w	800c3a6 <_dtoa_r+0xb4e>
 800b8ee:	f10a 0303 	add.w	r3, sl, #3
 800b8f2:	f000 bd56 	b.w	800c3a2 <_dtoa_r+0xb4a>
 800b8f6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	ec51 0b17 	vmov	r0, r1, d7
 800b900:	2300      	movs	r3, #0
 800b902:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b906:	f7f5 f8e7 	bl	8000ad8 <__aeabi_dcmpeq>
 800b90a:	4680      	mov	r8, r0
 800b90c:	b158      	cbz	r0, 800b926 <_dtoa_r+0xce>
 800b90e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b910:	2301      	movs	r3, #1
 800b912:	6013      	str	r3, [r2, #0]
 800b914:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b916:	b113      	cbz	r3, 800b91e <_dtoa_r+0xc6>
 800b918:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b91a:	4b86      	ldr	r3, [pc, #536]	@ (800bb34 <_dtoa_r+0x2dc>)
 800b91c:	6013      	str	r3, [r2, #0]
 800b91e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bb48 <_dtoa_r+0x2f0>
 800b922:	f000 bd40 	b.w	800c3a6 <_dtoa_r+0xb4e>
 800b926:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b92a:	aa14      	add	r2, sp, #80	@ 0x50
 800b92c:	a915      	add	r1, sp, #84	@ 0x54
 800b92e:	4648      	mov	r0, r9
 800b930:	f001 fa3e 	bl	800cdb0 <__d2b>
 800b934:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b938:	9002      	str	r0, [sp, #8]
 800b93a:	2e00      	cmp	r6, #0
 800b93c:	d078      	beq.n	800ba30 <_dtoa_r+0x1d8>
 800b93e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b940:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b948:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b94c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b950:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b954:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b958:	4619      	mov	r1, r3
 800b95a:	2200      	movs	r2, #0
 800b95c:	4b76      	ldr	r3, [pc, #472]	@ (800bb38 <_dtoa_r+0x2e0>)
 800b95e:	f7f4 fc9b 	bl	8000298 <__aeabi_dsub>
 800b962:	a36b      	add	r3, pc, #428	@ (adr r3, 800bb10 <_dtoa_r+0x2b8>)
 800b964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b968:	f7f4 fe4e 	bl	8000608 <__aeabi_dmul>
 800b96c:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb18 <_dtoa_r+0x2c0>)
 800b96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b972:	f7f4 fc93 	bl	800029c <__adddf3>
 800b976:	4604      	mov	r4, r0
 800b978:	4630      	mov	r0, r6
 800b97a:	460d      	mov	r5, r1
 800b97c:	f7f4 fdda 	bl	8000534 <__aeabi_i2d>
 800b980:	a367      	add	r3, pc, #412	@ (adr r3, 800bb20 <_dtoa_r+0x2c8>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	f7f4 fe3f 	bl	8000608 <__aeabi_dmul>
 800b98a:	4602      	mov	r2, r0
 800b98c:	460b      	mov	r3, r1
 800b98e:	4620      	mov	r0, r4
 800b990:	4629      	mov	r1, r5
 800b992:	f7f4 fc83 	bl	800029c <__adddf3>
 800b996:	4604      	mov	r4, r0
 800b998:	460d      	mov	r5, r1
 800b99a:	f7f5 f8e5 	bl	8000b68 <__aeabi_d2iz>
 800b99e:	2200      	movs	r2, #0
 800b9a0:	4607      	mov	r7, r0
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	4620      	mov	r0, r4
 800b9a6:	4629      	mov	r1, r5
 800b9a8:	f7f5 f8a0 	bl	8000aec <__aeabi_dcmplt>
 800b9ac:	b140      	cbz	r0, 800b9c0 <_dtoa_r+0x168>
 800b9ae:	4638      	mov	r0, r7
 800b9b0:	f7f4 fdc0 	bl	8000534 <__aeabi_i2d>
 800b9b4:	4622      	mov	r2, r4
 800b9b6:	462b      	mov	r3, r5
 800b9b8:	f7f5 f88e 	bl	8000ad8 <__aeabi_dcmpeq>
 800b9bc:	b900      	cbnz	r0, 800b9c0 <_dtoa_r+0x168>
 800b9be:	3f01      	subs	r7, #1
 800b9c0:	2f16      	cmp	r7, #22
 800b9c2:	d852      	bhi.n	800ba6a <_dtoa_r+0x212>
 800b9c4:	4b5d      	ldr	r3, [pc, #372]	@ (800bb3c <_dtoa_r+0x2e4>)
 800b9c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9d2:	f7f5 f88b 	bl	8000aec <__aeabi_dcmplt>
 800b9d6:	2800      	cmp	r0, #0
 800b9d8:	d049      	beq.n	800ba6e <_dtoa_r+0x216>
 800b9da:	3f01      	subs	r7, #1
 800b9dc:	2300      	movs	r3, #0
 800b9de:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9e0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9e2:	1b9b      	subs	r3, r3, r6
 800b9e4:	1e5a      	subs	r2, r3, #1
 800b9e6:	bf45      	ittet	mi
 800b9e8:	f1c3 0301 	rsbmi	r3, r3, #1
 800b9ec:	9300      	strmi	r3, [sp, #0]
 800b9ee:	2300      	movpl	r3, #0
 800b9f0:	2300      	movmi	r3, #0
 800b9f2:	9206      	str	r2, [sp, #24]
 800b9f4:	bf54      	ite	pl
 800b9f6:	9300      	strpl	r3, [sp, #0]
 800b9f8:	9306      	strmi	r3, [sp, #24]
 800b9fa:	2f00      	cmp	r7, #0
 800b9fc:	db39      	blt.n	800ba72 <_dtoa_r+0x21a>
 800b9fe:	9b06      	ldr	r3, [sp, #24]
 800ba00:	970d      	str	r7, [sp, #52]	@ 0x34
 800ba02:	443b      	add	r3, r7
 800ba04:	9306      	str	r3, [sp, #24]
 800ba06:	2300      	movs	r3, #0
 800ba08:	9308      	str	r3, [sp, #32]
 800ba0a:	9b07      	ldr	r3, [sp, #28]
 800ba0c:	2b09      	cmp	r3, #9
 800ba0e:	d863      	bhi.n	800bad8 <_dtoa_r+0x280>
 800ba10:	2b05      	cmp	r3, #5
 800ba12:	bfc4      	itt	gt
 800ba14:	3b04      	subgt	r3, #4
 800ba16:	9307      	strgt	r3, [sp, #28]
 800ba18:	9b07      	ldr	r3, [sp, #28]
 800ba1a:	f1a3 0302 	sub.w	r3, r3, #2
 800ba1e:	bfcc      	ite	gt
 800ba20:	2400      	movgt	r4, #0
 800ba22:	2401      	movle	r4, #1
 800ba24:	2b03      	cmp	r3, #3
 800ba26:	d863      	bhi.n	800baf0 <_dtoa_r+0x298>
 800ba28:	e8df f003 	tbb	[pc, r3]
 800ba2c:	2b375452 	.word	0x2b375452
 800ba30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba34:	441e      	add	r6, r3
 800ba36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba3a:	2b20      	cmp	r3, #32
 800ba3c:	bfc1      	itttt	gt
 800ba3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba42:	409f      	lslgt	r7, r3
 800ba44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba48:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba4c:	bfd6      	itet	le
 800ba4e:	f1c3 0320 	rsble	r3, r3, #32
 800ba52:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba56:	fa04 f003 	lslle.w	r0, r4, r3
 800ba5a:	f7f4 fd5b 	bl	8000514 <__aeabi_ui2d>
 800ba5e:	2201      	movs	r2, #1
 800ba60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ba64:	3e01      	subs	r6, #1
 800ba66:	9212      	str	r2, [sp, #72]	@ 0x48
 800ba68:	e776      	b.n	800b958 <_dtoa_r+0x100>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	e7b7      	b.n	800b9de <_dtoa_r+0x186>
 800ba6e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ba70:	e7b6      	b.n	800b9e0 <_dtoa_r+0x188>
 800ba72:	9b00      	ldr	r3, [sp, #0]
 800ba74:	1bdb      	subs	r3, r3, r7
 800ba76:	9300      	str	r3, [sp, #0]
 800ba78:	427b      	negs	r3, r7
 800ba7a:	9308      	str	r3, [sp, #32]
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ba80:	e7c3      	b.n	800ba0a <_dtoa_r+0x1b2>
 800ba82:	2301      	movs	r3, #1
 800ba84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba88:	eb07 0b03 	add.w	fp, r7, r3
 800ba8c:	f10b 0301 	add.w	r3, fp, #1
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	9303      	str	r3, [sp, #12]
 800ba94:	bfb8      	it	lt
 800ba96:	2301      	movlt	r3, #1
 800ba98:	e006      	b.n	800baa8 <_dtoa_r+0x250>
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	dd28      	ble.n	800baf6 <_dtoa_r+0x29e>
 800baa4:	469b      	mov	fp, r3
 800baa6:	9303      	str	r3, [sp, #12]
 800baa8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800baac:	2100      	movs	r1, #0
 800baae:	2204      	movs	r2, #4
 800bab0:	f102 0514 	add.w	r5, r2, #20
 800bab4:	429d      	cmp	r5, r3
 800bab6:	d926      	bls.n	800bb06 <_dtoa_r+0x2ae>
 800bab8:	6041      	str	r1, [r0, #4]
 800baba:	4648      	mov	r0, r9
 800babc:	f000 fd9c 	bl	800c5f8 <_Balloc>
 800bac0:	4682      	mov	sl, r0
 800bac2:	2800      	cmp	r0, #0
 800bac4:	d142      	bne.n	800bb4c <_dtoa_r+0x2f4>
 800bac6:	4b1e      	ldr	r3, [pc, #120]	@ (800bb40 <_dtoa_r+0x2e8>)
 800bac8:	4602      	mov	r2, r0
 800baca:	f240 11af 	movw	r1, #431	@ 0x1af
 800bace:	e6da      	b.n	800b886 <_dtoa_r+0x2e>
 800bad0:	2300      	movs	r3, #0
 800bad2:	e7e3      	b.n	800ba9c <_dtoa_r+0x244>
 800bad4:	2300      	movs	r3, #0
 800bad6:	e7d5      	b.n	800ba84 <_dtoa_r+0x22c>
 800bad8:	2401      	movs	r4, #1
 800bada:	2300      	movs	r3, #0
 800badc:	9307      	str	r3, [sp, #28]
 800bade:	9409      	str	r4, [sp, #36]	@ 0x24
 800bae0:	f04f 3bff 	mov.w	fp, #4294967295
 800bae4:	2200      	movs	r2, #0
 800bae6:	f8cd b00c 	str.w	fp, [sp, #12]
 800baea:	2312      	movs	r3, #18
 800baec:	920c      	str	r2, [sp, #48]	@ 0x30
 800baee:	e7db      	b.n	800baa8 <_dtoa_r+0x250>
 800baf0:	2301      	movs	r3, #1
 800baf2:	9309      	str	r3, [sp, #36]	@ 0x24
 800baf4:	e7f4      	b.n	800bae0 <_dtoa_r+0x288>
 800baf6:	f04f 0b01 	mov.w	fp, #1
 800bafa:	f8cd b00c 	str.w	fp, [sp, #12]
 800bafe:	465b      	mov	r3, fp
 800bb00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bb04:	e7d0      	b.n	800baa8 <_dtoa_r+0x250>
 800bb06:	3101      	adds	r1, #1
 800bb08:	0052      	lsls	r2, r2, #1
 800bb0a:	e7d1      	b.n	800bab0 <_dtoa_r+0x258>
 800bb0c:	f3af 8000 	nop.w
 800bb10:	636f4361 	.word	0x636f4361
 800bb14:	3fd287a7 	.word	0x3fd287a7
 800bb18:	8b60c8b3 	.word	0x8b60c8b3
 800bb1c:	3fc68a28 	.word	0x3fc68a28
 800bb20:	509f79fb 	.word	0x509f79fb
 800bb24:	3fd34413 	.word	0x3fd34413
 800bb28:	0800f0a2 	.word	0x0800f0a2
 800bb2c:	0800f0b9 	.word	0x0800f0b9
 800bb30:	7ff00000 	.word	0x7ff00000
 800bb34:	0800f06d 	.word	0x0800f06d
 800bb38:	3ff80000 	.word	0x3ff80000
 800bb3c:	0800f268 	.word	0x0800f268
 800bb40:	0800f111 	.word	0x0800f111
 800bb44:	0800f09e 	.word	0x0800f09e
 800bb48:	0800f06c 	.word	0x0800f06c
 800bb4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb50:	6018      	str	r0, [r3, #0]
 800bb52:	9b03      	ldr	r3, [sp, #12]
 800bb54:	2b0e      	cmp	r3, #14
 800bb56:	f200 80a1 	bhi.w	800bc9c <_dtoa_r+0x444>
 800bb5a:	2c00      	cmp	r4, #0
 800bb5c:	f000 809e 	beq.w	800bc9c <_dtoa_r+0x444>
 800bb60:	2f00      	cmp	r7, #0
 800bb62:	dd33      	ble.n	800bbcc <_dtoa_r+0x374>
 800bb64:	4b9c      	ldr	r3, [pc, #624]	@ (800bdd8 <_dtoa_r+0x580>)
 800bb66:	f007 020f 	and.w	r2, r7, #15
 800bb6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb6e:	ed93 7b00 	vldr	d7, [r3]
 800bb72:	05f8      	lsls	r0, r7, #23
 800bb74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bb78:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bb7c:	d516      	bpl.n	800bbac <_dtoa_r+0x354>
 800bb7e:	4b97      	ldr	r3, [pc, #604]	@ (800bddc <_dtoa_r+0x584>)
 800bb80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb88:	f7f4 fe68 	bl	800085c <__aeabi_ddiv>
 800bb8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb90:	f004 040f 	and.w	r4, r4, #15
 800bb94:	2603      	movs	r6, #3
 800bb96:	4d91      	ldr	r5, [pc, #580]	@ (800bddc <_dtoa_r+0x584>)
 800bb98:	b954      	cbnz	r4, 800bbb0 <_dtoa_r+0x358>
 800bb9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bb9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bba2:	f7f4 fe5b 	bl	800085c <__aeabi_ddiv>
 800bba6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbaa:	e028      	b.n	800bbfe <_dtoa_r+0x3a6>
 800bbac:	2602      	movs	r6, #2
 800bbae:	e7f2      	b.n	800bb96 <_dtoa_r+0x33e>
 800bbb0:	07e1      	lsls	r1, r4, #31
 800bbb2:	d508      	bpl.n	800bbc6 <_dtoa_r+0x36e>
 800bbb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bbb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bbbc:	f7f4 fd24 	bl	8000608 <__aeabi_dmul>
 800bbc0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bbc4:	3601      	adds	r6, #1
 800bbc6:	1064      	asrs	r4, r4, #1
 800bbc8:	3508      	adds	r5, #8
 800bbca:	e7e5      	b.n	800bb98 <_dtoa_r+0x340>
 800bbcc:	f000 80af 	beq.w	800bd2e <_dtoa_r+0x4d6>
 800bbd0:	427c      	negs	r4, r7
 800bbd2:	4b81      	ldr	r3, [pc, #516]	@ (800bdd8 <_dtoa_r+0x580>)
 800bbd4:	4d81      	ldr	r5, [pc, #516]	@ (800bddc <_dtoa_r+0x584>)
 800bbd6:	f004 020f 	and.w	r2, r4, #15
 800bbda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbe6:	f7f4 fd0f 	bl	8000608 <__aeabi_dmul>
 800bbea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbee:	1124      	asrs	r4, r4, #4
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	2602      	movs	r6, #2
 800bbf4:	2c00      	cmp	r4, #0
 800bbf6:	f040 808f 	bne.w	800bd18 <_dtoa_r+0x4c0>
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d1d3      	bne.n	800bba6 <_dtoa_r+0x34e>
 800bbfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	f000 8094 	beq.w	800bd32 <_dtoa_r+0x4da>
 800bc0a:	4b75      	ldr	r3, [pc, #468]	@ (800bde0 <_dtoa_r+0x588>)
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	4620      	mov	r0, r4
 800bc10:	4629      	mov	r1, r5
 800bc12:	f7f4 ff6b 	bl	8000aec <__aeabi_dcmplt>
 800bc16:	2800      	cmp	r0, #0
 800bc18:	f000 808b 	beq.w	800bd32 <_dtoa_r+0x4da>
 800bc1c:	9b03      	ldr	r3, [sp, #12]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	f000 8087 	beq.w	800bd32 <_dtoa_r+0x4da>
 800bc24:	f1bb 0f00 	cmp.w	fp, #0
 800bc28:	dd34      	ble.n	800bc94 <_dtoa_r+0x43c>
 800bc2a:	4620      	mov	r0, r4
 800bc2c:	4b6d      	ldr	r3, [pc, #436]	@ (800bde4 <_dtoa_r+0x58c>)
 800bc2e:	2200      	movs	r2, #0
 800bc30:	4629      	mov	r1, r5
 800bc32:	f7f4 fce9 	bl	8000608 <__aeabi_dmul>
 800bc36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc3a:	f107 38ff 	add.w	r8, r7, #4294967295
 800bc3e:	3601      	adds	r6, #1
 800bc40:	465c      	mov	r4, fp
 800bc42:	4630      	mov	r0, r6
 800bc44:	f7f4 fc76 	bl	8000534 <__aeabi_i2d>
 800bc48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc4c:	f7f4 fcdc 	bl	8000608 <__aeabi_dmul>
 800bc50:	4b65      	ldr	r3, [pc, #404]	@ (800bde8 <_dtoa_r+0x590>)
 800bc52:	2200      	movs	r2, #0
 800bc54:	f7f4 fb22 	bl	800029c <__adddf3>
 800bc58:	4605      	mov	r5, r0
 800bc5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bc5e:	2c00      	cmp	r4, #0
 800bc60:	d16a      	bne.n	800bd38 <_dtoa_r+0x4e0>
 800bc62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc66:	4b61      	ldr	r3, [pc, #388]	@ (800bdec <_dtoa_r+0x594>)
 800bc68:	2200      	movs	r2, #0
 800bc6a:	f7f4 fb15 	bl	8000298 <__aeabi_dsub>
 800bc6e:	4602      	mov	r2, r0
 800bc70:	460b      	mov	r3, r1
 800bc72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bc76:	462a      	mov	r2, r5
 800bc78:	4633      	mov	r3, r6
 800bc7a:	f7f4 ff55 	bl	8000b28 <__aeabi_dcmpgt>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	f040 8298 	bne.w	800c1b4 <_dtoa_r+0x95c>
 800bc84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc88:	462a      	mov	r2, r5
 800bc8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bc8e:	f7f4 ff2d 	bl	8000aec <__aeabi_dcmplt>
 800bc92:	bb38      	cbnz	r0, 800bce4 <_dtoa_r+0x48c>
 800bc94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bc98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bc9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	f2c0 8157 	blt.w	800bf52 <_dtoa_r+0x6fa>
 800bca4:	2f0e      	cmp	r7, #14
 800bca6:	f300 8154 	bgt.w	800bf52 <_dtoa_r+0x6fa>
 800bcaa:	4b4b      	ldr	r3, [pc, #300]	@ (800bdd8 <_dtoa_r+0x580>)
 800bcac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bcb0:	ed93 7b00 	vldr	d7, [r3]
 800bcb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	ed8d 7b00 	vstr	d7, [sp]
 800bcbc:	f280 80e5 	bge.w	800be8a <_dtoa_r+0x632>
 800bcc0:	9b03      	ldr	r3, [sp, #12]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	f300 80e1 	bgt.w	800be8a <_dtoa_r+0x632>
 800bcc8:	d10c      	bne.n	800bce4 <_dtoa_r+0x48c>
 800bcca:	4b48      	ldr	r3, [pc, #288]	@ (800bdec <_dtoa_r+0x594>)
 800bccc:	2200      	movs	r2, #0
 800bcce:	ec51 0b17 	vmov	r0, r1, d7
 800bcd2:	f7f4 fc99 	bl	8000608 <__aeabi_dmul>
 800bcd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcda:	f7f4 ff1b 	bl	8000b14 <__aeabi_dcmpge>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	f000 8266 	beq.w	800c1b0 <_dtoa_r+0x958>
 800bce4:	2400      	movs	r4, #0
 800bce6:	4625      	mov	r5, r4
 800bce8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcea:	4656      	mov	r6, sl
 800bcec:	ea6f 0803 	mvn.w	r8, r3
 800bcf0:	2700      	movs	r7, #0
 800bcf2:	4621      	mov	r1, r4
 800bcf4:	4648      	mov	r0, r9
 800bcf6:	f000 fcbf 	bl	800c678 <_Bfree>
 800bcfa:	2d00      	cmp	r5, #0
 800bcfc:	f000 80bd 	beq.w	800be7a <_dtoa_r+0x622>
 800bd00:	b12f      	cbz	r7, 800bd0e <_dtoa_r+0x4b6>
 800bd02:	42af      	cmp	r7, r5
 800bd04:	d003      	beq.n	800bd0e <_dtoa_r+0x4b6>
 800bd06:	4639      	mov	r1, r7
 800bd08:	4648      	mov	r0, r9
 800bd0a:	f000 fcb5 	bl	800c678 <_Bfree>
 800bd0e:	4629      	mov	r1, r5
 800bd10:	4648      	mov	r0, r9
 800bd12:	f000 fcb1 	bl	800c678 <_Bfree>
 800bd16:	e0b0      	b.n	800be7a <_dtoa_r+0x622>
 800bd18:	07e2      	lsls	r2, r4, #31
 800bd1a:	d505      	bpl.n	800bd28 <_dtoa_r+0x4d0>
 800bd1c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd20:	f7f4 fc72 	bl	8000608 <__aeabi_dmul>
 800bd24:	3601      	adds	r6, #1
 800bd26:	2301      	movs	r3, #1
 800bd28:	1064      	asrs	r4, r4, #1
 800bd2a:	3508      	adds	r5, #8
 800bd2c:	e762      	b.n	800bbf4 <_dtoa_r+0x39c>
 800bd2e:	2602      	movs	r6, #2
 800bd30:	e765      	b.n	800bbfe <_dtoa_r+0x3a6>
 800bd32:	9c03      	ldr	r4, [sp, #12]
 800bd34:	46b8      	mov	r8, r7
 800bd36:	e784      	b.n	800bc42 <_dtoa_r+0x3ea>
 800bd38:	4b27      	ldr	r3, [pc, #156]	@ (800bdd8 <_dtoa_r+0x580>)
 800bd3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd44:	4454      	add	r4, sl
 800bd46:	2900      	cmp	r1, #0
 800bd48:	d054      	beq.n	800bdf4 <_dtoa_r+0x59c>
 800bd4a:	4929      	ldr	r1, [pc, #164]	@ (800bdf0 <_dtoa_r+0x598>)
 800bd4c:	2000      	movs	r0, #0
 800bd4e:	f7f4 fd85 	bl	800085c <__aeabi_ddiv>
 800bd52:	4633      	mov	r3, r6
 800bd54:	462a      	mov	r2, r5
 800bd56:	f7f4 fa9f 	bl	8000298 <__aeabi_dsub>
 800bd5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd5e:	4656      	mov	r6, sl
 800bd60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd64:	f7f4 ff00 	bl	8000b68 <__aeabi_d2iz>
 800bd68:	4605      	mov	r5, r0
 800bd6a:	f7f4 fbe3 	bl	8000534 <__aeabi_i2d>
 800bd6e:	4602      	mov	r2, r0
 800bd70:	460b      	mov	r3, r1
 800bd72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd76:	f7f4 fa8f 	bl	8000298 <__aeabi_dsub>
 800bd7a:	3530      	adds	r5, #48	@ 0x30
 800bd7c:	4602      	mov	r2, r0
 800bd7e:	460b      	mov	r3, r1
 800bd80:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd84:	f806 5b01 	strb.w	r5, [r6], #1
 800bd88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd8c:	f7f4 feae 	bl	8000aec <__aeabi_dcmplt>
 800bd90:	2800      	cmp	r0, #0
 800bd92:	d172      	bne.n	800be7a <_dtoa_r+0x622>
 800bd94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd98:	4911      	ldr	r1, [pc, #68]	@ (800bde0 <_dtoa_r+0x588>)
 800bd9a:	2000      	movs	r0, #0
 800bd9c:	f7f4 fa7c 	bl	8000298 <__aeabi_dsub>
 800bda0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bda4:	f7f4 fea2 	bl	8000aec <__aeabi_dcmplt>
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	f040 80b4 	bne.w	800bf16 <_dtoa_r+0x6be>
 800bdae:	42a6      	cmp	r6, r4
 800bdb0:	f43f af70 	beq.w	800bc94 <_dtoa_r+0x43c>
 800bdb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bdb8:	4b0a      	ldr	r3, [pc, #40]	@ (800bde4 <_dtoa_r+0x58c>)
 800bdba:	2200      	movs	r2, #0
 800bdbc:	f7f4 fc24 	bl	8000608 <__aeabi_dmul>
 800bdc0:	4b08      	ldr	r3, [pc, #32]	@ (800bde4 <_dtoa_r+0x58c>)
 800bdc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdcc:	f7f4 fc1c 	bl	8000608 <__aeabi_dmul>
 800bdd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bdd4:	e7c4      	b.n	800bd60 <_dtoa_r+0x508>
 800bdd6:	bf00      	nop
 800bdd8:	0800f268 	.word	0x0800f268
 800bddc:	0800f240 	.word	0x0800f240
 800bde0:	3ff00000 	.word	0x3ff00000
 800bde4:	40240000 	.word	0x40240000
 800bde8:	401c0000 	.word	0x401c0000
 800bdec:	40140000 	.word	0x40140000
 800bdf0:	3fe00000 	.word	0x3fe00000
 800bdf4:	4631      	mov	r1, r6
 800bdf6:	4628      	mov	r0, r5
 800bdf8:	f7f4 fc06 	bl	8000608 <__aeabi_dmul>
 800bdfc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be00:	9413      	str	r4, [sp, #76]	@ 0x4c
 800be02:	4656      	mov	r6, sl
 800be04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be08:	f7f4 feae 	bl	8000b68 <__aeabi_d2iz>
 800be0c:	4605      	mov	r5, r0
 800be0e:	f7f4 fb91 	bl	8000534 <__aeabi_i2d>
 800be12:	4602      	mov	r2, r0
 800be14:	460b      	mov	r3, r1
 800be16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be1a:	f7f4 fa3d 	bl	8000298 <__aeabi_dsub>
 800be1e:	3530      	adds	r5, #48	@ 0x30
 800be20:	f806 5b01 	strb.w	r5, [r6], #1
 800be24:	4602      	mov	r2, r0
 800be26:	460b      	mov	r3, r1
 800be28:	42a6      	cmp	r6, r4
 800be2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be2e:	f04f 0200 	mov.w	r2, #0
 800be32:	d124      	bne.n	800be7e <_dtoa_r+0x626>
 800be34:	4baf      	ldr	r3, [pc, #700]	@ (800c0f4 <_dtoa_r+0x89c>)
 800be36:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be3a:	f7f4 fa2f 	bl	800029c <__adddf3>
 800be3e:	4602      	mov	r2, r0
 800be40:	460b      	mov	r3, r1
 800be42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be46:	f7f4 fe6f 	bl	8000b28 <__aeabi_dcmpgt>
 800be4a:	2800      	cmp	r0, #0
 800be4c:	d163      	bne.n	800bf16 <_dtoa_r+0x6be>
 800be4e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be52:	49a8      	ldr	r1, [pc, #672]	@ (800c0f4 <_dtoa_r+0x89c>)
 800be54:	2000      	movs	r0, #0
 800be56:	f7f4 fa1f 	bl	8000298 <__aeabi_dsub>
 800be5a:	4602      	mov	r2, r0
 800be5c:	460b      	mov	r3, r1
 800be5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be62:	f7f4 fe43 	bl	8000aec <__aeabi_dcmplt>
 800be66:	2800      	cmp	r0, #0
 800be68:	f43f af14 	beq.w	800bc94 <_dtoa_r+0x43c>
 800be6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800be6e:	1e73      	subs	r3, r6, #1
 800be70:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800be76:	2b30      	cmp	r3, #48	@ 0x30
 800be78:	d0f8      	beq.n	800be6c <_dtoa_r+0x614>
 800be7a:	4647      	mov	r7, r8
 800be7c:	e03b      	b.n	800bef6 <_dtoa_r+0x69e>
 800be7e:	4b9e      	ldr	r3, [pc, #632]	@ (800c0f8 <_dtoa_r+0x8a0>)
 800be80:	f7f4 fbc2 	bl	8000608 <__aeabi_dmul>
 800be84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be88:	e7bc      	b.n	800be04 <_dtoa_r+0x5ac>
 800be8a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800be8e:	4656      	mov	r6, sl
 800be90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be94:	4620      	mov	r0, r4
 800be96:	4629      	mov	r1, r5
 800be98:	f7f4 fce0 	bl	800085c <__aeabi_ddiv>
 800be9c:	f7f4 fe64 	bl	8000b68 <__aeabi_d2iz>
 800bea0:	4680      	mov	r8, r0
 800bea2:	f7f4 fb47 	bl	8000534 <__aeabi_i2d>
 800bea6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beaa:	f7f4 fbad 	bl	8000608 <__aeabi_dmul>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	4620      	mov	r0, r4
 800beb4:	4629      	mov	r1, r5
 800beb6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800beba:	f7f4 f9ed 	bl	8000298 <__aeabi_dsub>
 800bebe:	f806 4b01 	strb.w	r4, [r6], #1
 800bec2:	9d03      	ldr	r5, [sp, #12]
 800bec4:	eba6 040a 	sub.w	r4, r6, sl
 800bec8:	42a5      	cmp	r5, r4
 800beca:	4602      	mov	r2, r0
 800becc:	460b      	mov	r3, r1
 800bece:	d133      	bne.n	800bf38 <_dtoa_r+0x6e0>
 800bed0:	f7f4 f9e4 	bl	800029c <__adddf3>
 800bed4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bed8:	4604      	mov	r4, r0
 800beda:	460d      	mov	r5, r1
 800bedc:	f7f4 fe24 	bl	8000b28 <__aeabi_dcmpgt>
 800bee0:	b9c0      	cbnz	r0, 800bf14 <_dtoa_r+0x6bc>
 800bee2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bee6:	4620      	mov	r0, r4
 800bee8:	4629      	mov	r1, r5
 800beea:	f7f4 fdf5 	bl	8000ad8 <__aeabi_dcmpeq>
 800beee:	b110      	cbz	r0, 800bef6 <_dtoa_r+0x69e>
 800bef0:	f018 0f01 	tst.w	r8, #1
 800bef4:	d10e      	bne.n	800bf14 <_dtoa_r+0x6bc>
 800bef6:	9902      	ldr	r1, [sp, #8]
 800bef8:	4648      	mov	r0, r9
 800befa:	f000 fbbd 	bl	800c678 <_Bfree>
 800befe:	2300      	movs	r3, #0
 800bf00:	7033      	strb	r3, [r6, #0]
 800bf02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf04:	3701      	adds	r7, #1
 800bf06:	601f      	str	r7, [r3, #0]
 800bf08:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	f000 824b 	beq.w	800c3a6 <_dtoa_r+0xb4e>
 800bf10:	601e      	str	r6, [r3, #0]
 800bf12:	e248      	b.n	800c3a6 <_dtoa_r+0xb4e>
 800bf14:	46b8      	mov	r8, r7
 800bf16:	4633      	mov	r3, r6
 800bf18:	461e      	mov	r6, r3
 800bf1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf1e:	2a39      	cmp	r2, #57	@ 0x39
 800bf20:	d106      	bne.n	800bf30 <_dtoa_r+0x6d8>
 800bf22:	459a      	cmp	sl, r3
 800bf24:	d1f8      	bne.n	800bf18 <_dtoa_r+0x6c0>
 800bf26:	2230      	movs	r2, #48	@ 0x30
 800bf28:	f108 0801 	add.w	r8, r8, #1
 800bf2c:	f88a 2000 	strb.w	r2, [sl]
 800bf30:	781a      	ldrb	r2, [r3, #0]
 800bf32:	3201      	adds	r2, #1
 800bf34:	701a      	strb	r2, [r3, #0]
 800bf36:	e7a0      	b.n	800be7a <_dtoa_r+0x622>
 800bf38:	4b6f      	ldr	r3, [pc, #444]	@ (800c0f8 <_dtoa_r+0x8a0>)
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	f7f4 fb64 	bl	8000608 <__aeabi_dmul>
 800bf40:	2200      	movs	r2, #0
 800bf42:	2300      	movs	r3, #0
 800bf44:	4604      	mov	r4, r0
 800bf46:	460d      	mov	r5, r1
 800bf48:	f7f4 fdc6 	bl	8000ad8 <__aeabi_dcmpeq>
 800bf4c:	2800      	cmp	r0, #0
 800bf4e:	d09f      	beq.n	800be90 <_dtoa_r+0x638>
 800bf50:	e7d1      	b.n	800bef6 <_dtoa_r+0x69e>
 800bf52:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf54:	2a00      	cmp	r2, #0
 800bf56:	f000 80ea 	beq.w	800c12e <_dtoa_r+0x8d6>
 800bf5a:	9a07      	ldr	r2, [sp, #28]
 800bf5c:	2a01      	cmp	r2, #1
 800bf5e:	f300 80cd 	bgt.w	800c0fc <_dtoa_r+0x8a4>
 800bf62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bf64:	2a00      	cmp	r2, #0
 800bf66:	f000 80c1 	beq.w	800c0ec <_dtoa_r+0x894>
 800bf6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bf6e:	9c08      	ldr	r4, [sp, #32]
 800bf70:	9e00      	ldr	r6, [sp, #0]
 800bf72:	9a00      	ldr	r2, [sp, #0]
 800bf74:	441a      	add	r2, r3
 800bf76:	9200      	str	r2, [sp, #0]
 800bf78:	9a06      	ldr	r2, [sp, #24]
 800bf7a:	2101      	movs	r1, #1
 800bf7c:	441a      	add	r2, r3
 800bf7e:	4648      	mov	r0, r9
 800bf80:	9206      	str	r2, [sp, #24]
 800bf82:	f000 fc77 	bl	800c874 <__i2b>
 800bf86:	4605      	mov	r5, r0
 800bf88:	b166      	cbz	r6, 800bfa4 <_dtoa_r+0x74c>
 800bf8a:	9b06      	ldr	r3, [sp, #24]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	dd09      	ble.n	800bfa4 <_dtoa_r+0x74c>
 800bf90:	42b3      	cmp	r3, r6
 800bf92:	9a00      	ldr	r2, [sp, #0]
 800bf94:	bfa8      	it	ge
 800bf96:	4633      	movge	r3, r6
 800bf98:	1ad2      	subs	r2, r2, r3
 800bf9a:	9200      	str	r2, [sp, #0]
 800bf9c:	9a06      	ldr	r2, [sp, #24]
 800bf9e:	1af6      	subs	r6, r6, r3
 800bfa0:	1ad3      	subs	r3, r2, r3
 800bfa2:	9306      	str	r3, [sp, #24]
 800bfa4:	9b08      	ldr	r3, [sp, #32]
 800bfa6:	b30b      	cbz	r3, 800bfec <_dtoa_r+0x794>
 800bfa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	f000 80c6 	beq.w	800c13c <_dtoa_r+0x8e4>
 800bfb0:	2c00      	cmp	r4, #0
 800bfb2:	f000 80c0 	beq.w	800c136 <_dtoa_r+0x8de>
 800bfb6:	4629      	mov	r1, r5
 800bfb8:	4622      	mov	r2, r4
 800bfba:	4648      	mov	r0, r9
 800bfbc:	f000 fd12 	bl	800c9e4 <__pow5mult>
 800bfc0:	9a02      	ldr	r2, [sp, #8]
 800bfc2:	4601      	mov	r1, r0
 800bfc4:	4605      	mov	r5, r0
 800bfc6:	4648      	mov	r0, r9
 800bfc8:	f000 fc6a 	bl	800c8a0 <__multiply>
 800bfcc:	9902      	ldr	r1, [sp, #8]
 800bfce:	4680      	mov	r8, r0
 800bfd0:	4648      	mov	r0, r9
 800bfd2:	f000 fb51 	bl	800c678 <_Bfree>
 800bfd6:	9b08      	ldr	r3, [sp, #32]
 800bfd8:	1b1b      	subs	r3, r3, r4
 800bfda:	9308      	str	r3, [sp, #32]
 800bfdc:	f000 80b1 	beq.w	800c142 <_dtoa_r+0x8ea>
 800bfe0:	9a08      	ldr	r2, [sp, #32]
 800bfe2:	4641      	mov	r1, r8
 800bfe4:	4648      	mov	r0, r9
 800bfe6:	f000 fcfd 	bl	800c9e4 <__pow5mult>
 800bfea:	9002      	str	r0, [sp, #8]
 800bfec:	2101      	movs	r1, #1
 800bfee:	4648      	mov	r0, r9
 800bff0:	f000 fc40 	bl	800c874 <__i2b>
 800bff4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bff6:	4604      	mov	r4, r0
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	f000 81d8 	beq.w	800c3ae <_dtoa_r+0xb56>
 800bffe:	461a      	mov	r2, r3
 800c000:	4601      	mov	r1, r0
 800c002:	4648      	mov	r0, r9
 800c004:	f000 fcee 	bl	800c9e4 <__pow5mult>
 800c008:	9b07      	ldr	r3, [sp, #28]
 800c00a:	2b01      	cmp	r3, #1
 800c00c:	4604      	mov	r4, r0
 800c00e:	f300 809f 	bgt.w	800c150 <_dtoa_r+0x8f8>
 800c012:	9b04      	ldr	r3, [sp, #16]
 800c014:	2b00      	cmp	r3, #0
 800c016:	f040 8097 	bne.w	800c148 <_dtoa_r+0x8f0>
 800c01a:	9b05      	ldr	r3, [sp, #20]
 800c01c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c020:	2b00      	cmp	r3, #0
 800c022:	f040 8093 	bne.w	800c14c <_dtoa_r+0x8f4>
 800c026:	9b05      	ldr	r3, [sp, #20]
 800c028:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c02c:	0d1b      	lsrs	r3, r3, #20
 800c02e:	051b      	lsls	r3, r3, #20
 800c030:	b133      	cbz	r3, 800c040 <_dtoa_r+0x7e8>
 800c032:	9b00      	ldr	r3, [sp, #0]
 800c034:	3301      	adds	r3, #1
 800c036:	9300      	str	r3, [sp, #0]
 800c038:	9b06      	ldr	r3, [sp, #24]
 800c03a:	3301      	adds	r3, #1
 800c03c:	9306      	str	r3, [sp, #24]
 800c03e:	2301      	movs	r3, #1
 800c040:	9308      	str	r3, [sp, #32]
 800c042:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c044:	2b00      	cmp	r3, #0
 800c046:	f000 81b8 	beq.w	800c3ba <_dtoa_r+0xb62>
 800c04a:	6923      	ldr	r3, [r4, #16]
 800c04c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c050:	6918      	ldr	r0, [r3, #16]
 800c052:	f000 fbc3 	bl	800c7dc <__hi0bits>
 800c056:	f1c0 0020 	rsb	r0, r0, #32
 800c05a:	9b06      	ldr	r3, [sp, #24]
 800c05c:	4418      	add	r0, r3
 800c05e:	f010 001f 	ands.w	r0, r0, #31
 800c062:	f000 8082 	beq.w	800c16a <_dtoa_r+0x912>
 800c066:	f1c0 0320 	rsb	r3, r0, #32
 800c06a:	2b04      	cmp	r3, #4
 800c06c:	dd73      	ble.n	800c156 <_dtoa_r+0x8fe>
 800c06e:	9b00      	ldr	r3, [sp, #0]
 800c070:	f1c0 001c 	rsb	r0, r0, #28
 800c074:	4403      	add	r3, r0
 800c076:	9300      	str	r3, [sp, #0]
 800c078:	9b06      	ldr	r3, [sp, #24]
 800c07a:	4403      	add	r3, r0
 800c07c:	4406      	add	r6, r0
 800c07e:	9306      	str	r3, [sp, #24]
 800c080:	9b00      	ldr	r3, [sp, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	dd05      	ble.n	800c092 <_dtoa_r+0x83a>
 800c086:	9902      	ldr	r1, [sp, #8]
 800c088:	461a      	mov	r2, r3
 800c08a:	4648      	mov	r0, r9
 800c08c:	f000 fd04 	bl	800ca98 <__lshift>
 800c090:	9002      	str	r0, [sp, #8]
 800c092:	9b06      	ldr	r3, [sp, #24]
 800c094:	2b00      	cmp	r3, #0
 800c096:	dd05      	ble.n	800c0a4 <_dtoa_r+0x84c>
 800c098:	4621      	mov	r1, r4
 800c09a:	461a      	mov	r2, r3
 800c09c:	4648      	mov	r0, r9
 800c09e:	f000 fcfb 	bl	800ca98 <__lshift>
 800c0a2:	4604      	mov	r4, r0
 800c0a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d061      	beq.n	800c16e <_dtoa_r+0x916>
 800c0aa:	9802      	ldr	r0, [sp, #8]
 800c0ac:	4621      	mov	r1, r4
 800c0ae:	f000 fd5f 	bl	800cb70 <__mcmp>
 800c0b2:	2800      	cmp	r0, #0
 800c0b4:	da5b      	bge.n	800c16e <_dtoa_r+0x916>
 800c0b6:	2300      	movs	r3, #0
 800c0b8:	9902      	ldr	r1, [sp, #8]
 800c0ba:	220a      	movs	r2, #10
 800c0bc:	4648      	mov	r0, r9
 800c0be:	f000 fafd 	bl	800c6bc <__multadd>
 800c0c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0c4:	9002      	str	r0, [sp, #8]
 800c0c6:	f107 38ff 	add.w	r8, r7, #4294967295
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	f000 8177 	beq.w	800c3be <_dtoa_r+0xb66>
 800c0d0:	4629      	mov	r1, r5
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	220a      	movs	r2, #10
 800c0d6:	4648      	mov	r0, r9
 800c0d8:	f000 faf0 	bl	800c6bc <__multadd>
 800c0dc:	f1bb 0f00 	cmp.w	fp, #0
 800c0e0:	4605      	mov	r5, r0
 800c0e2:	dc6f      	bgt.n	800c1c4 <_dtoa_r+0x96c>
 800c0e4:	9b07      	ldr	r3, [sp, #28]
 800c0e6:	2b02      	cmp	r3, #2
 800c0e8:	dc49      	bgt.n	800c17e <_dtoa_r+0x926>
 800c0ea:	e06b      	b.n	800c1c4 <_dtoa_r+0x96c>
 800c0ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c0ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c0f2:	e73c      	b.n	800bf6e <_dtoa_r+0x716>
 800c0f4:	3fe00000 	.word	0x3fe00000
 800c0f8:	40240000 	.word	0x40240000
 800c0fc:	9b03      	ldr	r3, [sp, #12]
 800c0fe:	1e5c      	subs	r4, r3, #1
 800c100:	9b08      	ldr	r3, [sp, #32]
 800c102:	42a3      	cmp	r3, r4
 800c104:	db09      	blt.n	800c11a <_dtoa_r+0x8c2>
 800c106:	1b1c      	subs	r4, r3, r4
 800c108:	9b03      	ldr	r3, [sp, #12]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	f6bf af30 	bge.w	800bf70 <_dtoa_r+0x718>
 800c110:	9b00      	ldr	r3, [sp, #0]
 800c112:	9a03      	ldr	r2, [sp, #12]
 800c114:	1a9e      	subs	r6, r3, r2
 800c116:	2300      	movs	r3, #0
 800c118:	e72b      	b.n	800bf72 <_dtoa_r+0x71a>
 800c11a:	9b08      	ldr	r3, [sp, #32]
 800c11c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c11e:	9408      	str	r4, [sp, #32]
 800c120:	1ae3      	subs	r3, r4, r3
 800c122:	441a      	add	r2, r3
 800c124:	9e00      	ldr	r6, [sp, #0]
 800c126:	9b03      	ldr	r3, [sp, #12]
 800c128:	920d      	str	r2, [sp, #52]	@ 0x34
 800c12a:	2400      	movs	r4, #0
 800c12c:	e721      	b.n	800bf72 <_dtoa_r+0x71a>
 800c12e:	9c08      	ldr	r4, [sp, #32]
 800c130:	9e00      	ldr	r6, [sp, #0]
 800c132:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c134:	e728      	b.n	800bf88 <_dtoa_r+0x730>
 800c136:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c13a:	e751      	b.n	800bfe0 <_dtoa_r+0x788>
 800c13c:	9a08      	ldr	r2, [sp, #32]
 800c13e:	9902      	ldr	r1, [sp, #8]
 800c140:	e750      	b.n	800bfe4 <_dtoa_r+0x78c>
 800c142:	f8cd 8008 	str.w	r8, [sp, #8]
 800c146:	e751      	b.n	800bfec <_dtoa_r+0x794>
 800c148:	2300      	movs	r3, #0
 800c14a:	e779      	b.n	800c040 <_dtoa_r+0x7e8>
 800c14c:	9b04      	ldr	r3, [sp, #16]
 800c14e:	e777      	b.n	800c040 <_dtoa_r+0x7e8>
 800c150:	2300      	movs	r3, #0
 800c152:	9308      	str	r3, [sp, #32]
 800c154:	e779      	b.n	800c04a <_dtoa_r+0x7f2>
 800c156:	d093      	beq.n	800c080 <_dtoa_r+0x828>
 800c158:	9a00      	ldr	r2, [sp, #0]
 800c15a:	331c      	adds	r3, #28
 800c15c:	441a      	add	r2, r3
 800c15e:	9200      	str	r2, [sp, #0]
 800c160:	9a06      	ldr	r2, [sp, #24]
 800c162:	441a      	add	r2, r3
 800c164:	441e      	add	r6, r3
 800c166:	9206      	str	r2, [sp, #24]
 800c168:	e78a      	b.n	800c080 <_dtoa_r+0x828>
 800c16a:	4603      	mov	r3, r0
 800c16c:	e7f4      	b.n	800c158 <_dtoa_r+0x900>
 800c16e:	9b03      	ldr	r3, [sp, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	46b8      	mov	r8, r7
 800c174:	dc20      	bgt.n	800c1b8 <_dtoa_r+0x960>
 800c176:	469b      	mov	fp, r3
 800c178:	9b07      	ldr	r3, [sp, #28]
 800c17a:	2b02      	cmp	r3, #2
 800c17c:	dd1e      	ble.n	800c1bc <_dtoa_r+0x964>
 800c17e:	f1bb 0f00 	cmp.w	fp, #0
 800c182:	f47f adb1 	bne.w	800bce8 <_dtoa_r+0x490>
 800c186:	4621      	mov	r1, r4
 800c188:	465b      	mov	r3, fp
 800c18a:	2205      	movs	r2, #5
 800c18c:	4648      	mov	r0, r9
 800c18e:	f000 fa95 	bl	800c6bc <__multadd>
 800c192:	4601      	mov	r1, r0
 800c194:	4604      	mov	r4, r0
 800c196:	9802      	ldr	r0, [sp, #8]
 800c198:	f000 fcea 	bl	800cb70 <__mcmp>
 800c19c:	2800      	cmp	r0, #0
 800c19e:	f77f ada3 	ble.w	800bce8 <_dtoa_r+0x490>
 800c1a2:	4656      	mov	r6, sl
 800c1a4:	2331      	movs	r3, #49	@ 0x31
 800c1a6:	f806 3b01 	strb.w	r3, [r6], #1
 800c1aa:	f108 0801 	add.w	r8, r8, #1
 800c1ae:	e59f      	b.n	800bcf0 <_dtoa_r+0x498>
 800c1b0:	9c03      	ldr	r4, [sp, #12]
 800c1b2:	46b8      	mov	r8, r7
 800c1b4:	4625      	mov	r5, r4
 800c1b6:	e7f4      	b.n	800c1a2 <_dtoa_r+0x94a>
 800c1b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c1bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	f000 8101 	beq.w	800c3c6 <_dtoa_r+0xb6e>
 800c1c4:	2e00      	cmp	r6, #0
 800c1c6:	dd05      	ble.n	800c1d4 <_dtoa_r+0x97c>
 800c1c8:	4629      	mov	r1, r5
 800c1ca:	4632      	mov	r2, r6
 800c1cc:	4648      	mov	r0, r9
 800c1ce:	f000 fc63 	bl	800ca98 <__lshift>
 800c1d2:	4605      	mov	r5, r0
 800c1d4:	9b08      	ldr	r3, [sp, #32]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d05c      	beq.n	800c294 <_dtoa_r+0xa3c>
 800c1da:	6869      	ldr	r1, [r5, #4]
 800c1dc:	4648      	mov	r0, r9
 800c1de:	f000 fa0b 	bl	800c5f8 <_Balloc>
 800c1e2:	4606      	mov	r6, r0
 800c1e4:	b928      	cbnz	r0, 800c1f2 <_dtoa_r+0x99a>
 800c1e6:	4b82      	ldr	r3, [pc, #520]	@ (800c3f0 <_dtoa_r+0xb98>)
 800c1e8:	4602      	mov	r2, r0
 800c1ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c1ee:	f7ff bb4a 	b.w	800b886 <_dtoa_r+0x2e>
 800c1f2:	692a      	ldr	r2, [r5, #16]
 800c1f4:	3202      	adds	r2, #2
 800c1f6:	0092      	lsls	r2, r2, #2
 800c1f8:	f105 010c 	add.w	r1, r5, #12
 800c1fc:	300c      	adds	r0, #12
 800c1fe:	f7ff fa8c 	bl	800b71a <memcpy>
 800c202:	2201      	movs	r2, #1
 800c204:	4631      	mov	r1, r6
 800c206:	4648      	mov	r0, r9
 800c208:	f000 fc46 	bl	800ca98 <__lshift>
 800c20c:	f10a 0301 	add.w	r3, sl, #1
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	eb0a 030b 	add.w	r3, sl, fp
 800c216:	9308      	str	r3, [sp, #32]
 800c218:	9b04      	ldr	r3, [sp, #16]
 800c21a:	f003 0301 	and.w	r3, r3, #1
 800c21e:	462f      	mov	r7, r5
 800c220:	9306      	str	r3, [sp, #24]
 800c222:	4605      	mov	r5, r0
 800c224:	9b00      	ldr	r3, [sp, #0]
 800c226:	9802      	ldr	r0, [sp, #8]
 800c228:	4621      	mov	r1, r4
 800c22a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c22e:	f7ff fa89 	bl	800b744 <quorem>
 800c232:	4603      	mov	r3, r0
 800c234:	3330      	adds	r3, #48	@ 0x30
 800c236:	9003      	str	r0, [sp, #12]
 800c238:	4639      	mov	r1, r7
 800c23a:	9802      	ldr	r0, [sp, #8]
 800c23c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c23e:	f000 fc97 	bl	800cb70 <__mcmp>
 800c242:	462a      	mov	r2, r5
 800c244:	9004      	str	r0, [sp, #16]
 800c246:	4621      	mov	r1, r4
 800c248:	4648      	mov	r0, r9
 800c24a:	f000 fcad 	bl	800cba8 <__mdiff>
 800c24e:	68c2      	ldr	r2, [r0, #12]
 800c250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c252:	4606      	mov	r6, r0
 800c254:	bb02      	cbnz	r2, 800c298 <_dtoa_r+0xa40>
 800c256:	4601      	mov	r1, r0
 800c258:	9802      	ldr	r0, [sp, #8]
 800c25a:	f000 fc89 	bl	800cb70 <__mcmp>
 800c25e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c260:	4602      	mov	r2, r0
 800c262:	4631      	mov	r1, r6
 800c264:	4648      	mov	r0, r9
 800c266:	920c      	str	r2, [sp, #48]	@ 0x30
 800c268:	9309      	str	r3, [sp, #36]	@ 0x24
 800c26a:	f000 fa05 	bl	800c678 <_Bfree>
 800c26e:	9b07      	ldr	r3, [sp, #28]
 800c270:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c272:	9e00      	ldr	r6, [sp, #0]
 800c274:	ea42 0103 	orr.w	r1, r2, r3
 800c278:	9b06      	ldr	r3, [sp, #24]
 800c27a:	4319      	orrs	r1, r3
 800c27c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c27e:	d10d      	bne.n	800c29c <_dtoa_r+0xa44>
 800c280:	2b39      	cmp	r3, #57	@ 0x39
 800c282:	d027      	beq.n	800c2d4 <_dtoa_r+0xa7c>
 800c284:	9a04      	ldr	r2, [sp, #16]
 800c286:	2a00      	cmp	r2, #0
 800c288:	dd01      	ble.n	800c28e <_dtoa_r+0xa36>
 800c28a:	9b03      	ldr	r3, [sp, #12]
 800c28c:	3331      	adds	r3, #49	@ 0x31
 800c28e:	f88b 3000 	strb.w	r3, [fp]
 800c292:	e52e      	b.n	800bcf2 <_dtoa_r+0x49a>
 800c294:	4628      	mov	r0, r5
 800c296:	e7b9      	b.n	800c20c <_dtoa_r+0x9b4>
 800c298:	2201      	movs	r2, #1
 800c29a:	e7e2      	b.n	800c262 <_dtoa_r+0xa0a>
 800c29c:	9904      	ldr	r1, [sp, #16]
 800c29e:	2900      	cmp	r1, #0
 800c2a0:	db04      	blt.n	800c2ac <_dtoa_r+0xa54>
 800c2a2:	9807      	ldr	r0, [sp, #28]
 800c2a4:	4301      	orrs	r1, r0
 800c2a6:	9806      	ldr	r0, [sp, #24]
 800c2a8:	4301      	orrs	r1, r0
 800c2aa:	d120      	bne.n	800c2ee <_dtoa_r+0xa96>
 800c2ac:	2a00      	cmp	r2, #0
 800c2ae:	ddee      	ble.n	800c28e <_dtoa_r+0xa36>
 800c2b0:	9902      	ldr	r1, [sp, #8]
 800c2b2:	9300      	str	r3, [sp, #0]
 800c2b4:	2201      	movs	r2, #1
 800c2b6:	4648      	mov	r0, r9
 800c2b8:	f000 fbee 	bl	800ca98 <__lshift>
 800c2bc:	4621      	mov	r1, r4
 800c2be:	9002      	str	r0, [sp, #8]
 800c2c0:	f000 fc56 	bl	800cb70 <__mcmp>
 800c2c4:	2800      	cmp	r0, #0
 800c2c6:	9b00      	ldr	r3, [sp, #0]
 800c2c8:	dc02      	bgt.n	800c2d0 <_dtoa_r+0xa78>
 800c2ca:	d1e0      	bne.n	800c28e <_dtoa_r+0xa36>
 800c2cc:	07da      	lsls	r2, r3, #31
 800c2ce:	d5de      	bpl.n	800c28e <_dtoa_r+0xa36>
 800c2d0:	2b39      	cmp	r3, #57	@ 0x39
 800c2d2:	d1da      	bne.n	800c28a <_dtoa_r+0xa32>
 800c2d4:	2339      	movs	r3, #57	@ 0x39
 800c2d6:	f88b 3000 	strb.w	r3, [fp]
 800c2da:	4633      	mov	r3, r6
 800c2dc:	461e      	mov	r6, r3
 800c2de:	3b01      	subs	r3, #1
 800c2e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c2e4:	2a39      	cmp	r2, #57	@ 0x39
 800c2e6:	d04e      	beq.n	800c386 <_dtoa_r+0xb2e>
 800c2e8:	3201      	adds	r2, #1
 800c2ea:	701a      	strb	r2, [r3, #0]
 800c2ec:	e501      	b.n	800bcf2 <_dtoa_r+0x49a>
 800c2ee:	2a00      	cmp	r2, #0
 800c2f0:	dd03      	ble.n	800c2fa <_dtoa_r+0xaa2>
 800c2f2:	2b39      	cmp	r3, #57	@ 0x39
 800c2f4:	d0ee      	beq.n	800c2d4 <_dtoa_r+0xa7c>
 800c2f6:	3301      	adds	r3, #1
 800c2f8:	e7c9      	b.n	800c28e <_dtoa_r+0xa36>
 800c2fa:	9a00      	ldr	r2, [sp, #0]
 800c2fc:	9908      	ldr	r1, [sp, #32]
 800c2fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c302:	428a      	cmp	r2, r1
 800c304:	d028      	beq.n	800c358 <_dtoa_r+0xb00>
 800c306:	9902      	ldr	r1, [sp, #8]
 800c308:	2300      	movs	r3, #0
 800c30a:	220a      	movs	r2, #10
 800c30c:	4648      	mov	r0, r9
 800c30e:	f000 f9d5 	bl	800c6bc <__multadd>
 800c312:	42af      	cmp	r7, r5
 800c314:	9002      	str	r0, [sp, #8]
 800c316:	f04f 0300 	mov.w	r3, #0
 800c31a:	f04f 020a 	mov.w	r2, #10
 800c31e:	4639      	mov	r1, r7
 800c320:	4648      	mov	r0, r9
 800c322:	d107      	bne.n	800c334 <_dtoa_r+0xadc>
 800c324:	f000 f9ca 	bl	800c6bc <__multadd>
 800c328:	4607      	mov	r7, r0
 800c32a:	4605      	mov	r5, r0
 800c32c:	9b00      	ldr	r3, [sp, #0]
 800c32e:	3301      	adds	r3, #1
 800c330:	9300      	str	r3, [sp, #0]
 800c332:	e777      	b.n	800c224 <_dtoa_r+0x9cc>
 800c334:	f000 f9c2 	bl	800c6bc <__multadd>
 800c338:	4629      	mov	r1, r5
 800c33a:	4607      	mov	r7, r0
 800c33c:	2300      	movs	r3, #0
 800c33e:	220a      	movs	r2, #10
 800c340:	4648      	mov	r0, r9
 800c342:	f000 f9bb 	bl	800c6bc <__multadd>
 800c346:	4605      	mov	r5, r0
 800c348:	e7f0      	b.n	800c32c <_dtoa_r+0xad4>
 800c34a:	f1bb 0f00 	cmp.w	fp, #0
 800c34e:	bfcc      	ite	gt
 800c350:	465e      	movgt	r6, fp
 800c352:	2601      	movle	r6, #1
 800c354:	4456      	add	r6, sl
 800c356:	2700      	movs	r7, #0
 800c358:	9902      	ldr	r1, [sp, #8]
 800c35a:	9300      	str	r3, [sp, #0]
 800c35c:	2201      	movs	r2, #1
 800c35e:	4648      	mov	r0, r9
 800c360:	f000 fb9a 	bl	800ca98 <__lshift>
 800c364:	4621      	mov	r1, r4
 800c366:	9002      	str	r0, [sp, #8]
 800c368:	f000 fc02 	bl	800cb70 <__mcmp>
 800c36c:	2800      	cmp	r0, #0
 800c36e:	dcb4      	bgt.n	800c2da <_dtoa_r+0xa82>
 800c370:	d102      	bne.n	800c378 <_dtoa_r+0xb20>
 800c372:	9b00      	ldr	r3, [sp, #0]
 800c374:	07db      	lsls	r3, r3, #31
 800c376:	d4b0      	bmi.n	800c2da <_dtoa_r+0xa82>
 800c378:	4633      	mov	r3, r6
 800c37a:	461e      	mov	r6, r3
 800c37c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c380:	2a30      	cmp	r2, #48	@ 0x30
 800c382:	d0fa      	beq.n	800c37a <_dtoa_r+0xb22>
 800c384:	e4b5      	b.n	800bcf2 <_dtoa_r+0x49a>
 800c386:	459a      	cmp	sl, r3
 800c388:	d1a8      	bne.n	800c2dc <_dtoa_r+0xa84>
 800c38a:	2331      	movs	r3, #49	@ 0x31
 800c38c:	f108 0801 	add.w	r8, r8, #1
 800c390:	f88a 3000 	strb.w	r3, [sl]
 800c394:	e4ad      	b.n	800bcf2 <_dtoa_r+0x49a>
 800c396:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c398:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c3f4 <_dtoa_r+0xb9c>
 800c39c:	b11b      	cbz	r3, 800c3a6 <_dtoa_r+0xb4e>
 800c39e:	f10a 0308 	add.w	r3, sl, #8
 800c3a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c3a4:	6013      	str	r3, [r2, #0]
 800c3a6:	4650      	mov	r0, sl
 800c3a8:	b017      	add	sp, #92	@ 0x5c
 800c3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3ae:	9b07      	ldr	r3, [sp, #28]
 800c3b0:	2b01      	cmp	r3, #1
 800c3b2:	f77f ae2e 	ble.w	800c012 <_dtoa_r+0x7ba>
 800c3b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3b8:	9308      	str	r3, [sp, #32]
 800c3ba:	2001      	movs	r0, #1
 800c3bc:	e64d      	b.n	800c05a <_dtoa_r+0x802>
 800c3be:	f1bb 0f00 	cmp.w	fp, #0
 800c3c2:	f77f aed9 	ble.w	800c178 <_dtoa_r+0x920>
 800c3c6:	4656      	mov	r6, sl
 800c3c8:	9802      	ldr	r0, [sp, #8]
 800c3ca:	4621      	mov	r1, r4
 800c3cc:	f7ff f9ba 	bl	800b744 <quorem>
 800c3d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c3d4:	f806 3b01 	strb.w	r3, [r6], #1
 800c3d8:	eba6 020a 	sub.w	r2, r6, sl
 800c3dc:	4593      	cmp	fp, r2
 800c3de:	ddb4      	ble.n	800c34a <_dtoa_r+0xaf2>
 800c3e0:	9902      	ldr	r1, [sp, #8]
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	220a      	movs	r2, #10
 800c3e6:	4648      	mov	r0, r9
 800c3e8:	f000 f968 	bl	800c6bc <__multadd>
 800c3ec:	9002      	str	r0, [sp, #8]
 800c3ee:	e7eb      	b.n	800c3c8 <_dtoa_r+0xb70>
 800c3f0:	0800f111 	.word	0x0800f111
 800c3f4:	0800f095 	.word	0x0800f095

0800c3f8 <_free_r>:
 800c3f8:	b538      	push	{r3, r4, r5, lr}
 800c3fa:	4605      	mov	r5, r0
 800c3fc:	2900      	cmp	r1, #0
 800c3fe:	d041      	beq.n	800c484 <_free_r+0x8c>
 800c400:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c404:	1f0c      	subs	r4, r1, #4
 800c406:	2b00      	cmp	r3, #0
 800c408:	bfb8      	it	lt
 800c40a:	18e4      	addlt	r4, r4, r3
 800c40c:	f000 f8e8 	bl	800c5e0 <__malloc_lock>
 800c410:	4a1d      	ldr	r2, [pc, #116]	@ (800c488 <_free_r+0x90>)
 800c412:	6813      	ldr	r3, [r2, #0]
 800c414:	b933      	cbnz	r3, 800c424 <_free_r+0x2c>
 800c416:	6063      	str	r3, [r4, #4]
 800c418:	6014      	str	r4, [r2, #0]
 800c41a:	4628      	mov	r0, r5
 800c41c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c420:	f000 b8e4 	b.w	800c5ec <__malloc_unlock>
 800c424:	42a3      	cmp	r3, r4
 800c426:	d908      	bls.n	800c43a <_free_r+0x42>
 800c428:	6820      	ldr	r0, [r4, #0]
 800c42a:	1821      	adds	r1, r4, r0
 800c42c:	428b      	cmp	r3, r1
 800c42e:	bf01      	itttt	eq
 800c430:	6819      	ldreq	r1, [r3, #0]
 800c432:	685b      	ldreq	r3, [r3, #4]
 800c434:	1809      	addeq	r1, r1, r0
 800c436:	6021      	streq	r1, [r4, #0]
 800c438:	e7ed      	b.n	800c416 <_free_r+0x1e>
 800c43a:	461a      	mov	r2, r3
 800c43c:	685b      	ldr	r3, [r3, #4]
 800c43e:	b10b      	cbz	r3, 800c444 <_free_r+0x4c>
 800c440:	42a3      	cmp	r3, r4
 800c442:	d9fa      	bls.n	800c43a <_free_r+0x42>
 800c444:	6811      	ldr	r1, [r2, #0]
 800c446:	1850      	adds	r0, r2, r1
 800c448:	42a0      	cmp	r0, r4
 800c44a:	d10b      	bne.n	800c464 <_free_r+0x6c>
 800c44c:	6820      	ldr	r0, [r4, #0]
 800c44e:	4401      	add	r1, r0
 800c450:	1850      	adds	r0, r2, r1
 800c452:	4283      	cmp	r3, r0
 800c454:	6011      	str	r1, [r2, #0]
 800c456:	d1e0      	bne.n	800c41a <_free_r+0x22>
 800c458:	6818      	ldr	r0, [r3, #0]
 800c45a:	685b      	ldr	r3, [r3, #4]
 800c45c:	6053      	str	r3, [r2, #4]
 800c45e:	4408      	add	r0, r1
 800c460:	6010      	str	r0, [r2, #0]
 800c462:	e7da      	b.n	800c41a <_free_r+0x22>
 800c464:	d902      	bls.n	800c46c <_free_r+0x74>
 800c466:	230c      	movs	r3, #12
 800c468:	602b      	str	r3, [r5, #0]
 800c46a:	e7d6      	b.n	800c41a <_free_r+0x22>
 800c46c:	6820      	ldr	r0, [r4, #0]
 800c46e:	1821      	adds	r1, r4, r0
 800c470:	428b      	cmp	r3, r1
 800c472:	bf04      	itt	eq
 800c474:	6819      	ldreq	r1, [r3, #0]
 800c476:	685b      	ldreq	r3, [r3, #4]
 800c478:	6063      	str	r3, [r4, #4]
 800c47a:	bf04      	itt	eq
 800c47c:	1809      	addeq	r1, r1, r0
 800c47e:	6021      	streq	r1, [r4, #0]
 800c480:	6054      	str	r4, [r2, #4]
 800c482:	e7ca      	b.n	800c41a <_free_r+0x22>
 800c484:	bd38      	pop	{r3, r4, r5, pc}
 800c486:	bf00      	nop
 800c488:	20004b58 	.word	0x20004b58

0800c48c <malloc>:
 800c48c:	4b02      	ldr	r3, [pc, #8]	@ (800c498 <malloc+0xc>)
 800c48e:	4601      	mov	r1, r0
 800c490:	6818      	ldr	r0, [r3, #0]
 800c492:	f000 b825 	b.w	800c4e0 <_malloc_r>
 800c496:	bf00      	nop
 800c498:	20000030 	.word	0x20000030

0800c49c <sbrk_aligned>:
 800c49c:	b570      	push	{r4, r5, r6, lr}
 800c49e:	4e0f      	ldr	r6, [pc, #60]	@ (800c4dc <sbrk_aligned+0x40>)
 800c4a0:	460c      	mov	r4, r1
 800c4a2:	6831      	ldr	r1, [r6, #0]
 800c4a4:	4605      	mov	r5, r0
 800c4a6:	b911      	cbnz	r1, 800c4ae <sbrk_aligned+0x12>
 800c4a8:	f001 fe04 	bl	800e0b4 <_sbrk_r>
 800c4ac:	6030      	str	r0, [r6, #0]
 800c4ae:	4621      	mov	r1, r4
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	f001 fdff 	bl	800e0b4 <_sbrk_r>
 800c4b6:	1c43      	adds	r3, r0, #1
 800c4b8:	d103      	bne.n	800c4c2 <sbrk_aligned+0x26>
 800c4ba:	f04f 34ff 	mov.w	r4, #4294967295
 800c4be:	4620      	mov	r0, r4
 800c4c0:	bd70      	pop	{r4, r5, r6, pc}
 800c4c2:	1cc4      	adds	r4, r0, #3
 800c4c4:	f024 0403 	bic.w	r4, r4, #3
 800c4c8:	42a0      	cmp	r0, r4
 800c4ca:	d0f8      	beq.n	800c4be <sbrk_aligned+0x22>
 800c4cc:	1a21      	subs	r1, r4, r0
 800c4ce:	4628      	mov	r0, r5
 800c4d0:	f001 fdf0 	bl	800e0b4 <_sbrk_r>
 800c4d4:	3001      	adds	r0, #1
 800c4d6:	d1f2      	bne.n	800c4be <sbrk_aligned+0x22>
 800c4d8:	e7ef      	b.n	800c4ba <sbrk_aligned+0x1e>
 800c4da:	bf00      	nop
 800c4dc:	20004b54 	.word	0x20004b54

0800c4e0 <_malloc_r>:
 800c4e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4e4:	1ccd      	adds	r5, r1, #3
 800c4e6:	f025 0503 	bic.w	r5, r5, #3
 800c4ea:	3508      	adds	r5, #8
 800c4ec:	2d0c      	cmp	r5, #12
 800c4ee:	bf38      	it	cc
 800c4f0:	250c      	movcc	r5, #12
 800c4f2:	2d00      	cmp	r5, #0
 800c4f4:	4606      	mov	r6, r0
 800c4f6:	db01      	blt.n	800c4fc <_malloc_r+0x1c>
 800c4f8:	42a9      	cmp	r1, r5
 800c4fa:	d904      	bls.n	800c506 <_malloc_r+0x26>
 800c4fc:	230c      	movs	r3, #12
 800c4fe:	6033      	str	r3, [r6, #0]
 800c500:	2000      	movs	r0, #0
 800c502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c506:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c5dc <_malloc_r+0xfc>
 800c50a:	f000 f869 	bl	800c5e0 <__malloc_lock>
 800c50e:	f8d8 3000 	ldr.w	r3, [r8]
 800c512:	461c      	mov	r4, r3
 800c514:	bb44      	cbnz	r4, 800c568 <_malloc_r+0x88>
 800c516:	4629      	mov	r1, r5
 800c518:	4630      	mov	r0, r6
 800c51a:	f7ff ffbf 	bl	800c49c <sbrk_aligned>
 800c51e:	1c43      	adds	r3, r0, #1
 800c520:	4604      	mov	r4, r0
 800c522:	d158      	bne.n	800c5d6 <_malloc_r+0xf6>
 800c524:	f8d8 4000 	ldr.w	r4, [r8]
 800c528:	4627      	mov	r7, r4
 800c52a:	2f00      	cmp	r7, #0
 800c52c:	d143      	bne.n	800c5b6 <_malloc_r+0xd6>
 800c52e:	2c00      	cmp	r4, #0
 800c530:	d04b      	beq.n	800c5ca <_malloc_r+0xea>
 800c532:	6823      	ldr	r3, [r4, #0]
 800c534:	4639      	mov	r1, r7
 800c536:	4630      	mov	r0, r6
 800c538:	eb04 0903 	add.w	r9, r4, r3
 800c53c:	f001 fdba 	bl	800e0b4 <_sbrk_r>
 800c540:	4581      	cmp	r9, r0
 800c542:	d142      	bne.n	800c5ca <_malloc_r+0xea>
 800c544:	6821      	ldr	r1, [r4, #0]
 800c546:	1a6d      	subs	r5, r5, r1
 800c548:	4629      	mov	r1, r5
 800c54a:	4630      	mov	r0, r6
 800c54c:	f7ff ffa6 	bl	800c49c <sbrk_aligned>
 800c550:	3001      	adds	r0, #1
 800c552:	d03a      	beq.n	800c5ca <_malloc_r+0xea>
 800c554:	6823      	ldr	r3, [r4, #0]
 800c556:	442b      	add	r3, r5
 800c558:	6023      	str	r3, [r4, #0]
 800c55a:	f8d8 3000 	ldr.w	r3, [r8]
 800c55e:	685a      	ldr	r2, [r3, #4]
 800c560:	bb62      	cbnz	r2, 800c5bc <_malloc_r+0xdc>
 800c562:	f8c8 7000 	str.w	r7, [r8]
 800c566:	e00f      	b.n	800c588 <_malloc_r+0xa8>
 800c568:	6822      	ldr	r2, [r4, #0]
 800c56a:	1b52      	subs	r2, r2, r5
 800c56c:	d420      	bmi.n	800c5b0 <_malloc_r+0xd0>
 800c56e:	2a0b      	cmp	r2, #11
 800c570:	d917      	bls.n	800c5a2 <_malloc_r+0xc2>
 800c572:	1961      	adds	r1, r4, r5
 800c574:	42a3      	cmp	r3, r4
 800c576:	6025      	str	r5, [r4, #0]
 800c578:	bf18      	it	ne
 800c57a:	6059      	strne	r1, [r3, #4]
 800c57c:	6863      	ldr	r3, [r4, #4]
 800c57e:	bf08      	it	eq
 800c580:	f8c8 1000 	streq.w	r1, [r8]
 800c584:	5162      	str	r2, [r4, r5]
 800c586:	604b      	str	r3, [r1, #4]
 800c588:	4630      	mov	r0, r6
 800c58a:	f000 f82f 	bl	800c5ec <__malloc_unlock>
 800c58e:	f104 000b 	add.w	r0, r4, #11
 800c592:	1d23      	adds	r3, r4, #4
 800c594:	f020 0007 	bic.w	r0, r0, #7
 800c598:	1ac2      	subs	r2, r0, r3
 800c59a:	bf1c      	itt	ne
 800c59c:	1a1b      	subne	r3, r3, r0
 800c59e:	50a3      	strne	r3, [r4, r2]
 800c5a0:	e7af      	b.n	800c502 <_malloc_r+0x22>
 800c5a2:	6862      	ldr	r2, [r4, #4]
 800c5a4:	42a3      	cmp	r3, r4
 800c5a6:	bf0c      	ite	eq
 800c5a8:	f8c8 2000 	streq.w	r2, [r8]
 800c5ac:	605a      	strne	r2, [r3, #4]
 800c5ae:	e7eb      	b.n	800c588 <_malloc_r+0xa8>
 800c5b0:	4623      	mov	r3, r4
 800c5b2:	6864      	ldr	r4, [r4, #4]
 800c5b4:	e7ae      	b.n	800c514 <_malloc_r+0x34>
 800c5b6:	463c      	mov	r4, r7
 800c5b8:	687f      	ldr	r7, [r7, #4]
 800c5ba:	e7b6      	b.n	800c52a <_malloc_r+0x4a>
 800c5bc:	461a      	mov	r2, r3
 800c5be:	685b      	ldr	r3, [r3, #4]
 800c5c0:	42a3      	cmp	r3, r4
 800c5c2:	d1fb      	bne.n	800c5bc <_malloc_r+0xdc>
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	6053      	str	r3, [r2, #4]
 800c5c8:	e7de      	b.n	800c588 <_malloc_r+0xa8>
 800c5ca:	230c      	movs	r3, #12
 800c5cc:	6033      	str	r3, [r6, #0]
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	f000 f80c 	bl	800c5ec <__malloc_unlock>
 800c5d4:	e794      	b.n	800c500 <_malloc_r+0x20>
 800c5d6:	6005      	str	r5, [r0, #0]
 800c5d8:	e7d6      	b.n	800c588 <_malloc_r+0xa8>
 800c5da:	bf00      	nop
 800c5dc:	20004b58 	.word	0x20004b58

0800c5e0 <__malloc_lock>:
 800c5e0:	4801      	ldr	r0, [pc, #4]	@ (800c5e8 <__malloc_lock+0x8>)
 800c5e2:	f7ff b898 	b.w	800b716 <__retarget_lock_acquire_recursive>
 800c5e6:	bf00      	nop
 800c5e8:	20004b50 	.word	0x20004b50

0800c5ec <__malloc_unlock>:
 800c5ec:	4801      	ldr	r0, [pc, #4]	@ (800c5f4 <__malloc_unlock+0x8>)
 800c5ee:	f7ff b893 	b.w	800b718 <__retarget_lock_release_recursive>
 800c5f2:	bf00      	nop
 800c5f4:	20004b50 	.word	0x20004b50

0800c5f8 <_Balloc>:
 800c5f8:	b570      	push	{r4, r5, r6, lr}
 800c5fa:	69c6      	ldr	r6, [r0, #28]
 800c5fc:	4604      	mov	r4, r0
 800c5fe:	460d      	mov	r5, r1
 800c600:	b976      	cbnz	r6, 800c620 <_Balloc+0x28>
 800c602:	2010      	movs	r0, #16
 800c604:	f7ff ff42 	bl	800c48c <malloc>
 800c608:	4602      	mov	r2, r0
 800c60a:	61e0      	str	r0, [r4, #28]
 800c60c:	b920      	cbnz	r0, 800c618 <_Balloc+0x20>
 800c60e:	4b18      	ldr	r3, [pc, #96]	@ (800c670 <_Balloc+0x78>)
 800c610:	4818      	ldr	r0, [pc, #96]	@ (800c674 <_Balloc+0x7c>)
 800c612:	216b      	movs	r1, #107	@ 0x6b
 800c614:	f001 fd68 	bl	800e0e8 <__assert_func>
 800c618:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c61c:	6006      	str	r6, [r0, #0]
 800c61e:	60c6      	str	r6, [r0, #12]
 800c620:	69e6      	ldr	r6, [r4, #28]
 800c622:	68f3      	ldr	r3, [r6, #12]
 800c624:	b183      	cbz	r3, 800c648 <_Balloc+0x50>
 800c626:	69e3      	ldr	r3, [r4, #28]
 800c628:	68db      	ldr	r3, [r3, #12]
 800c62a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c62e:	b9b8      	cbnz	r0, 800c660 <_Balloc+0x68>
 800c630:	2101      	movs	r1, #1
 800c632:	fa01 f605 	lsl.w	r6, r1, r5
 800c636:	1d72      	adds	r2, r6, #5
 800c638:	0092      	lsls	r2, r2, #2
 800c63a:	4620      	mov	r0, r4
 800c63c:	f001 fd72 	bl	800e124 <_calloc_r>
 800c640:	b160      	cbz	r0, 800c65c <_Balloc+0x64>
 800c642:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c646:	e00e      	b.n	800c666 <_Balloc+0x6e>
 800c648:	2221      	movs	r2, #33	@ 0x21
 800c64a:	2104      	movs	r1, #4
 800c64c:	4620      	mov	r0, r4
 800c64e:	f001 fd69 	bl	800e124 <_calloc_r>
 800c652:	69e3      	ldr	r3, [r4, #28]
 800c654:	60f0      	str	r0, [r6, #12]
 800c656:	68db      	ldr	r3, [r3, #12]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d1e4      	bne.n	800c626 <_Balloc+0x2e>
 800c65c:	2000      	movs	r0, #0
 800c65e:	bd70      	pop	{r4, r5, r6, pc}
 800c660:	6802      	ldr	r2, [r0, #0]
 800c662:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c666:	2300      	movs	r3, #0
 800c668:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c66c:	e7f7      	b.n	800c65e <_Balloc+0x66>
 800c66e:	bf00      	nop
 800c670:	0800f0a2 	.word	0x0800f0a2
 800c674:	0800f122 	.word	0x0800f122

0800c678 <_Bfree>:
 800c678:	b570      	push	{r4, r5, r6, lr}
 800c67a:	69c6      	ldr	r6, [r0, #28]
 800c67c:	4605      	mov	r5, r0
 800c67e:	460c      	mov	r4, r1
 800c680:	b976      	cbnz	r6, 800c6a0 <_Bfree+0x28>
 800c682:	2010      	movs	r0, #16
 800c684:	f7ff ff02 	bl	800c48c <malloc>
 800c688:	4602      	mov	r2, r0
 800c68a:	61e8      	str	r0, [r5, #28]
 800c68c:	b920      	cbnz	r0, 800c698 <_Bfree+0x20>
 800c68e:	4b09      	ldr	r3, [pc, #36]	@ (800c6b4 <_Bfree+0x3c>)
 800c690:	4809      	ldr	r0, [pc, #36]	@ (800c6b8 <_Bfree+0x40>)
 800c692:	218f      	movs	r1, #143	@ 0x8f
 800c694:	f001 fd28 	bl	800e0e8 <__assert_func>
 800c698:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c69c:	6006      	str	r6, [r0, #0]
 800c69e:	60c6      	str	r6, [r0, #12]
 800c6a0:	b13c      	cbz	r4, 800c6b2 <_Bfree+0x3a>
 800c6a2:	69eb      	ldr	r3, [r5, #28]
 800c6a4:	6862      	ldr	r2, [r4, #4]
 800c6a6:	68db      	ldr	r3, [r3, #12]
 800c6a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6ac:	6021      	str	r1, [r4, #0]
 800c6ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c6b2:	bd70      	pop	{r4, r5, r6, pc}
 800c6b4:	0800f0a2 	.word	0x0800f0a2
 800c6b8:	0800f122 	.word	0x0800f122

0800c6bc <__multadd>:
 800c6bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6c0:	690d      	ldr	r5, [r1, #16]
 800c6c2:	4607      	mov	r7, r0
 800c6c4:	460c      	mov	r4, r1
 800c6c6:	461e      	mov	r6, r3
 800c6c8:	f101 0c14 	add.w	ip, r1, #20
 800c6cc:	2000      	movs	r0, #0
 800c6ce:	f8dc 3000 	ldr.w	r3, [ip]
 800c6d2:	b299      	uxth	r1, r3
 800c6d4:	fb02 6101 	mla	r1, r2, r1, r6
 800c6d8:	0c1e      	lsrs	r6, r3, #16
 800c6da:	0c0b      	lsrs	r3, r1, #16
 800c6dc:	fb02 3306 	mla	r3, r2, r6, r3
 800c6e0:	b289      	uxth	r1, r1
 800c6e2:	3001      	adds	r0, #1
 800c6e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c6e8:	4285      	cmp	r5, r0
 800c6ea:	f84c 1b04 	str.w	r1, [ip], #4
 800c6ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c6f2:	dcec      	bgt.n	800c6ce <__multadd+0x12>
 800c6f4:	b30e      	cbz	r6, 800c73a <__multadd+0x7e>
 800c6f6:	68a3      	ldr	r3, [r4, #8]
 800c6f8:	42ab      	cmp	r3, r5
 800c6fa:	dc19      	bgt.n	800c730 <__multadd+0x74>
 800c6fc:	6861      	ldr	r1, [r4, #4]
 800c6fe:	4638      	mov	r0, r7
 800c700:	3101      	adds	r1, #1
 800c702:	f7ff ff79 	bl	800c5f8 <_Balloc>
 800c706:	4680      	mov	r8, r0
 800c708:	b928      	cbnz	r0, 800c716 <__multadd+0x5a>
 800c70a:	4602      	mov	r2, r0
 800c70c:	4b0c      	ldr	r3, [pc, #48]	@ (800c740 <__multadd+0x84>)
 800c70e:	480d      	ldr	r0, [pc, #52]	@ (800c744 <__multadd+0x88>)
 800c710:	21ba      	movs	r1, #186	@ 0xba
 800c712:	f001 fce9 	bl	800e0e8 <__assert_func>
 800c716:	6922      	ldr	r2, [r4, #16]
 800c718:	3202      	adds	r2, #2
 800c71a:	f104 010c 	add.w	r1, r4, #12
 800c71e:	0092      	lsls	r2, r2, #2
 800c720:	300c      	adds	r0, #12
 800c722:	f7fe fffa 	bl	800b71a <memcpy>
 800c726:	4621      	mov	r1, r4
 800c728:	4638      	mov	r0, r7
 800c72a:	f7ff ffa5 	bl	800c678 <_Bfree>
 800c72e:	4644      	mov	r4, r8
 800c730:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c734:	3501      	adds	r5, #1
 800c736:	615e      	str	r6, [r3, #20]
 800c738:	6125      	str	r5, [r4, #16]
 800c73a:	4620      	mov	r0, r4
 800c73c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c740:	0800f111 	.word	0x0800f111
 800c744:	0800f122 	.word	0x0800f122

0800c748 <__s2b>:
 800c748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c74c:	460c      	mov	r4, r1
 800c74e:	4615      	mov	r5, r2
 800c750:	461f      	mov	r7, r3
 800c752:	2209      	movs	r2, #9
 800c754:	3308      	adds	r3, #8
 800c756:	4606      	mov	r6, r0
 800c758:	fb93 f3f2 	sdiv	r3, r3, r2
 800c75c:	2100      	movs	r1, #0
 800c75e:	2201      	movs	r2, #1
 800c760:	429a      	cmp	r2, r3
 800c762:	db09      	blt.n	800c778 <__s2b+0x30>
 800c764:	4630      	mov	r0, r6
 800c766:	f7ff ff47 	bl	800c5f8 <_Balloc>
 800c76a:	b940      	cbnz	r0, 800c77e <__s2b+0x36>
 800c76c:	4602      	mov	r2, r0
 800c76e:	4b19      	ldr	r3, [pc, #100]	@ (800c7d4 <__s2b+0x8c>)
 800c770:	4819      	ldr	r0, [pc, #100]	@ (800c7d8 <__s2b+0x90>)
 800c772:	21d3      	movs	r1, #211	@ 0xd3
 800c774:	f001 fcb8 	bl	800e0e8 <__assert_func>
 800c778:	0052      	lsls	r2, r2, #1
 800c77a:	3101      	adds	r1, #1
 800c77c:	e7f0      	b.n	800c760 <__s2b+0x18>
 800c77e:	9b08      	ldr	r3, [sp, #32]
 800c780:	6143      	str	r3, [r0, #20]
 800c782:	2d09      	cmp	r5, #9
 800c784:	f04f 0301 	mov.w	r3, #1
 800c788:	6103      	str	r3, [r0, #16]
 800c78a:	dd16      	ble.n	800c7ba <__s2b+0x72>
 800c78c:	f104 0909 	add.w	r9, r4, #9
 800c790:	46c8      	mov	r8, r9
 800c792:	442c      	add	r4, r5
 800c794:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c798:	4601      	mov	r1, r0
 800c79a:	3b30      	subs	r3, #48	@ 0x30
 800c79c:	220a      	movs	r2, #10
 800c79e:	4630      	mov	r0, r6
 800c7a0:	f7ff ff8c 	bl	800c6bc <__multadd>
 800c7a4:	45a0      	cmp	r8, r4
 800c7a6:	d1f5      	bne.n	800c794 <__s2b+0x4c>
 800c7a8:	f1a5 0408 	sub.w	r4, r5, #8
 800c7ac:	444c      	add	r4, r9
 800c7ae:	1b2d      	subs	r5, r5, r4
 800c7b0:	1963      	adds	r3, r4, r5
 800c7b2:	42bb      	cmp	r3, r7
 800c7b4:	db04      	blt.n	800c7c0 <__s2b+0x78>
 800c7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ba:	340a      	adds	r4, #10
 800c7bc:	2509      	movs	r5, #9
 800c7be:	e7f6      	b.n	800c7ae <__s2b+0x66>
 800c7c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c7c4:	4601      	mov	r1, r0
 800c7c6:	3b30      	subs	r3, #48	@ 0x30
 800c7c8:	220a      	movs	r2, #10
 800c7ca:	4630      	mov	r0, r6
 800c7cc:	f7ff ff76 	bl	800c6bc <__multadd>
 800c7d0:	e7ee      	b.n	800c7b0 <__s2b+0x68>
 800c7d2:	bf00      	nop
 800c7d4:	0800f111 	.word	0x0800f111
 800c7d8:	0800f122 	.word	0x0800f122

0800c7dc <__hi0bits>:
 800c7dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	bf36      	itet	cc
 800c7e4:	0403      	lslcc	r3, r0, #16
 800c7e6:	2000      	movcs	r0, #0
 800c7e8:	2010      	movcc	r0, #16
 800c7ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c7ee:	bf3c      	itt	cc
 800c7f0:	021b      	lslcc	r3, r3, #8
 800c7f2:	3008      	addcc	r0, #8
 800c7f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7f8:	bf3c      	itt	cc
 800c7fa:	011b      	lslcc	r3, r3, #4
 800c7fc:	3004      	addcc	r0, #4
 800c7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c802:	bf3c      	itt	cc
 800c804:	009b      	lslcc	r3, r3, #2
 800c806:	3002      	addcc	r0, #2
 800c808:	2b00      	cmp	r3, #0
 800c80a:	db05      	blt.n	800c818 <__hi0bits+0x3c>
 800c80c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c810:	f100 0001 	add.w	r0, r0, #1
 800c814:	bf08      	it	eq
 800c816:	2020      	moveq	r0, #32
 800c818:	4770      	bx	lr

0800c81a <__lo0bits>:
 800c81a:	6803      	ldr	r3, [r0, #0]
 800c81c:	4602      	mov	r2, r0
 800c81e:	f013 0007 	ands.w	r0, r3, #7
 800c822:	d00b      	beq.n	800c83c <__lo0bits+0x22>
 800c824:	07d9      	lsls	r1, r3, #31
 800c826:	d421      	bmi.n	800c86c <__lo0bits+0x52>
 800c828:	0798      	lsls	r0, r3, #30
 800c82a:	bf49      	itett	mi
 800c82c:	085b      	lsrmi	r3, r3, #1
 800c82e:	089b      	lsrpl	r3, r3, #2
 800c830:	2001      	movmi	r0, #1
 800c832:	6013      	strmi	r3, [r2, #0]
 800c834:	bf5c      	itt	pl
 800c836:	6013      	strpl	r3, [r2, #0]
 800c838:	2002      	movpl	r0, #2
 800c83a:	4770      	bx	lr
 800c83c:	b299      	uxth	r1, r3
 800c83e:	b909      	cbnz	r1, 800c844 <__lo0bits+0x2a>
 800c840:	0c1b      	lsrs	r3, r3, #16
 800c842:	2010      	movs	r0, #16
 800c844:	b2d9      	uxtb	r1, r3
 800c846:	b909      	cbnz	r1, 800c84c <__lo0bits+0x32>
 800c848:	3008      	adds	r0, #8
 800c84a:	0a1b      	lsrs	r3, r3, #8
 800c84c:	0719      	lsls	r1, r3, #28
 800c84e:	bf04      	itt	eq
 800c850:	091b      	lsreq	r3, r3, #4
 800c852:	3004      	addeq	r0, #4
 800c854:	0799      	lsls	r1, r3, #30
 800c856:	bf04      	itt	eq
 800c858:	089b      	lsreq	r3, r3, #2
 800c85a:	3002      	addeq	r0, #2
 800c85c:	07d9      	lsls	r1, r3, #31
 800c85e:	d403      	bmi.n	800c868 <__lo0bits+0x4e>
 800c860:	085b      	lsrs	r3, r3, #1
 800c862:	f100 0001 	add.w	r0, r0, #1
 800c866:	d003      	beq.n	800c870 <__lo0bits+0x56>
 800c868:	6013      	str	r3, [r2, #0]
 800c86a:	4770      	bx	lr
 800c86c:	2000      	movs	r0, #0
 800c86e:	4770      	bx	lr
 800c870:	2020      	movs	r0, #32
 800c872:	4770      	bx	lr

0800c874 <__i2b>:
 800c874:	b510      	push	{r4, lr}
 800c876:	460c      	mov	r4, r1
 800c878:	2101      	movs	r1, #1
 800c87a:	f7ff febd 	bl	800c5f8 <_Balloc>
 800c87e:	4602      	mov	r2, r0
 800c880:	b928      	cbnz	r0, 800c88e <__i2b+0x1a>
 800c882:	4b05      	ldr	r3, [pc, #20]	@ (800c898 <__i2b+0x24>)
 800c884:	4805      	ldr	r0, [pc, #20]	@ (800c89c <__i2b+0x28>)
 800c886:	f240 1145 	movw	r1, #325	@ 0x145
 800c88a:	f001 fc2d 	bl	800e0e8 <__assert_func>
 800c88e:	2301      	movs	r3, #1
 800c890:	6144      	str	r4, [r0, #20]
 800c892:	6103      	str	r3, [r0, #16]
 800c894:	bd10      	pop	{r4, pc}
 800c896:	bf00      	nop
 800c898:	0800f111 	.word	0x0800f111
 800c89c:	0800f122 	.word	0x0800f122

0800c8a0 <__multiply>:
 800c8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a4:	4617      	mov	r7, r2
 800c8a6:	690a      	ldr	r2, [r1, #16]
 800c8a8:	693b      	ldr	r3, [r7, #16]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	bfa8      	it	ge
 800c8ae:	463b      	movge	r3, r7
 800c8b0:	4689      	mov	r9, r1
 800c8b2:	bfa4      	itt	ge
 800c8b4:	460f      	movge	r7, r1
 800c8b6:	4699      	movge	r9, r3
 800c8b8:	693d      	ldr	r5, [r7, #16]
 800c8ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	6879      	ldr	r1, [r7, #4]
 800c8c2:	eb05 060a 	add.w	r6, r5, sl
 800c8c6:	42b3      	cmp	r3, r6
 800c8c8:	b085      	sub	sp, #20
 800c8ca:	bfb8      	it	lt
 800c8cc:	3101      	addlt	r1, #1
 800c8ce:	f7ff fe93 	bl	800c5f8 <_Balloc>
 800c8d2:	b930      	cbnz	r0, 800c8e2 <__multiply+0x42>
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	4b41      	ldr	r3, [pc, #260]	@ (800c9dc <__multiply+0x13c>)
 800c8d8:	4841      	ldr	r0, [pc, #260]	@ (800c9e0 <__multiply+0x140>)
 800c8da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c8de:	f001 fc03 	bl	800e0e8 <__assert_func>
 800c8e2:	f100 0414 	add.w	r4, r0, #20
 800c8e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c8ea:	4623      	mov	r3, r4
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	4573      	cmp	r3, lr
 800c8f0:	d320      	bcc.n	800c934 <__multiply+0x94>
 800c8f2:	f107 0814 	add.w	r8, r7, #20
 800c8f6:	f109 0114 	add.w	r1, r9, #20
 800c8fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c8fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c902:	9302      	str	r3, [sp, #8]
 800c904:	1beb      	subs	r3, r5, r7
 800c906:	3b15      	subs	r3, #21
 800c908:	f023 0303 	bic.w	r3, r3, #3
 800c90c:	3304      	adds	r3, #4
 800c90e:	3715      	adds	r7, #21
 800c910:	42bd      	cmp	r5, r7
 800c912:	bf38      	it	cc
 800c914:	2304      	movcc	r3, #4
 800c916:	9301      	str	r3, [sp, #4]
 800c918:	9b02      	ldr	r3, [sp, #8]
 800c91a:	9103      	str	r1, [sp, #12]
 800c91c:	428b      	cmp	r3, r1
 800c91e:	d80c      	bhi.n	800c93a <__multiply+0x9a>
 800c920:	2e00      	cmp	r6, #0
 800c922:	dd03      	ble.n	800c92c <__multiply+0x8c>
 800c924:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d055      	beq.n	800c9d8 <__multiply+0x138>
 800c92c:	6106      	str	r6, [r0, #16]
 800c92e:	b005      	add	sp, #20
 800c930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c934:	f843 2b04 	str.w	r2, [r3], #4
 800c938:	e7d9      	b.n	800c8ee <__multiply+0x4e>
 800c93a:	f8b1 a000 	ldrh.w	sl, [r1]
 800c93e:	f1ba 0f00 	cmp.w	sl, #0
 800c942:	d01f      	beq.n	800c984 <__multiply+0xe4>
 800c944:	46c4      	mov	ip, r8
 800c946:	46a1      	mov	r9, r4
 800c948:	2700      	movs	r7, #0
 800c94a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c94e:	f8d9 3000 	ldr.w	r3, [r9]
 800c952:	fa1f fb82 	uxth.w	fp, r2
 800c956:	b29b      	uxth	r3, r3
 800c958:	fb0a 330b 	mla	r3, sl, fp, r3
 800c95c:	443b      	add	r3, r7
 800c95e:	f8d9 7000 	ldr.w	r7, [r9]
 800c962:	0c12      	lsrs	r2, r2, #16
 800c964:	0c3f      	lsrs	r7, r7, #16
 800c966:	fb0a 7202 	mla	r2, sl, r2, r7
 800c96a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c96e:	b29b      	uxth	r3, r3
 800c970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c974:	4565      	cmp	r5, ip
 800c976:	f849 3b04 	str.w	r3, [r9], #4
 800c97a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c97e:	d8e4      	bhi.n	800c94a <__multiply+0xaa>
 800c980:	9b01      	ldr	r3, [sp, #4]
 800c982:	50e7      	str	r7, [r4, r3]
 800c984:	9b03      	ldr	r3, [sp, #12]
 800c986:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c98a:	3104      	adds	r1, #4
 800c98c:	f1b9 0f00 	cmp.w	r9, #0
 800c990:	d020      	beq.n	800c9d4 <__multiply+0x134>
 800c992:	6823      	ldr	r3, [r4, #0]
 800c994:	4647      	mov	r7, r8
 800c996:	46a4      	mov	ip, r4
 800c998:	f04f 0a00 	mov.w	sl, #0
 800c99c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c9a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c9a4:	fb09 220b 	mla	r2, r9, fp, r2
 800c9a8:	4452      	add	r2, sl
 800c9aa:	b29b      	uxth	r3, r3
 800c9ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c9b0:	f84c 3b04 	str.w	r3, [ip], #4
 800c9b4:	f857 3b04 	ldr.w	r3, [r7], #4
 800c9b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c9bc:	f8bc 3000 	ldrh.w	r3, [ip]
 800c9c0:	fb09 330a 	mla	r3, r9, sl, r3
 800c9c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c9c8:	42bd      	cmp	r5, r7
 800c9ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c9ce:	d8e5      	bhi.n	800c99c <__multiply+0xfc>
 800c9d0:	9a01      	ldr	r2, [sp, #4]
 800c9d2:	50a3      	str	r3, [r4, r2]
 800c9d4:	3404      	adds	r4, #4
 800c9d6:	e79f      	b.n	800c918 <__multiply+0x78>
 800c9d8:	3e01      	subs	r6, #1
 800c9da:	e7a1      	b.n	800c920 <__multiply+0x80>
 800c9dc:	0800f111 	.word	0x0800f111
 800c9e0:	0800f122 	.word	0x0800f122

0800c9e4 <__pow5mult>:
 800c9e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9e8:	4615      	mov	r5, r2
 800c9ea:	f012 0203 	ands.w	r2, r2, #3
 800c9ee:	4607      	mov	r7, r0
 800c9f0:	460e      	mov	r6, r1
 800c9f2:	d007      	beq.n	800ca04 <__pow5mult+0x20>
 800c9f4:	4c25      	ldr	r4, [pc, #148]	@ (800ca8c <__pow5mult+0xa8>)
 800c9f6:	3a01      	subs	r2, #1
 800c9f8:	2300      	movs	r3, #0
 800c9fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c9fe:	f7ff fe5d 	bl	800c6bc <__multadd>
 800ca02:	4606      	mov	r6, r0
 800ca04:	10ad      	asrs	r5, r5, #2
 800ca06:	d03d      	beq.n	800ca84 <__pow5mult+0xa0>
 800ca08:	69fc      	ldr	r4, [r7, #28]
 800ca0a:	b97c      	cbnz	r4, 800ca2c <__pow5mult+0x48>
 800ca0c:	2010      	movs	r0, #16
 800ca0e:	f7ff fd3d 	bl	800c48c <malloc>
 800ca12:	4602      	mov	r2, r0
 800ca14:	61f8      	str	r0, [r7, #28]
 800ca16:	b928      	cbnz	r0, 800ca24 <__pow5mult+0x40>
 800ca18:	4b1d      	ldr	r3, [pc, #116]	@ (800ca90 <__pow5mult+0xac>)
 800ca1a:	481e      	ldr	r0, [pc, #120]	@ (800ca94 <__pow5mult+0xb0>)
 800ca1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ca20:	f001 fb62 	bl	800e0e8 <__assert_func>
 800ca24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca28:	6004      	str	r4, [r0, #0]
 800ca2a:	60c4      	str	r4, [r0, #12]
 800ca2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ca30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca34:	b94c      	cbnz	r4, 800ca4a <__pow5mult+0x66>
 800ca36:	f240 2171 	movw	r1, #625	@ 0x271
 800ca3a:	4638      	mov	r0, r7
 800ca3c:	f7ff ff1a 	bl	800c874 <__i2b>
 800ca40:	2300      	movs	r3, #0
 800ca42:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca46:	4604      	mov	r4, r0
 800ca48:	6003      	str	r3, [r0, #0]
 800ca4a:	f04f 0900 	mov.w	r9, #0
 800ca4e:	07eb      	lsls	r3, r5, #31
 800ca50:	d50a      	bpl.n	800ca68 <__pow5mult+0x84>
 800ca52:	4631      	mov	r1, r6
 800ca54:	4622      	mov	r2, r4
 800ca56:	4638      	mov	r0, r7
 800ca58:	f7ff ff22 	bl	800c8a0 <__multiply>
 800ca5c:	4631      	mov	r1, r6
 800ca5e:	4680      	mov	r8, r0
 800ca60:	4638      	mov	r0, r7
 800ca62:	f7ff fe09 	bl	800c678 <_Bfree>
 800ca66:	4646      	mov	r6, r8
 800ca68:	106d      	asrs	r5, r5, #1
 800ca6a:	d00b      	beq.n	800ca84 <__pow5mult+0xa0>
 800ca6c:	6820      	ldr	r0, [r4, #0]
 800ca6e:	b938      	cbnz	r0, 800ca80 <__pow5mult+0x9c>
 800ca70:	4622      	mov	r2, r4
 800ca72:	4621      	mov	r1, r4
 800ca74:	4638      	mov	r0, r7
 800ca76:	f7ff ff13 	bl	800c8a0 <__multiply>
 800ca7a:	6020      	str	r0, [r4, #0]
 800ca7c:	f8c0 9000 	str.w	r9, [r0]
 800ca80:	4604      	mov	r4, r0
 800ca82:	e7e4      	b.n	800ca4e <__pow5mult+0x6a>
 800ca84:	4630      	mov	r0, r6
 800ca86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca8a:	bf00      	nop
 800ca8c:	0800f234 	.word	0x0800f234
 800ca90:	0800f0a2 	.word	0x0800f0a2
 800ca94:	0800f122 	.word	0x0800f122

0800ca98 <__lshift>:
 800ca98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca9c:	460c      	mov	r4, r1
 800ca9e:	6849      	ldr	r1, [r1, #4]
 800caa0:	6923      	ldr	r3, [r4, #16]
 800caa2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800caa6:	68a3      	ldr	r3, [r4, #8]
 800caa8:	4607      	mov	r7, r0
 800caaa:	4691      	mov	r9, r2
 800caac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cab0:	f108 0601 	add.w	r6, r8, #1
 800cab4:	42b3      	cmp	r3, r6
 800cab6:	db0b      	blt.n	800cad0 <__lshift+0x38>
 800cab8:	4638      	mov	r0, r7
 800caba:	f7ff fd9d 	bl	800c5f8 <_Balloc>
 800cabe:	4605      	mov	r5, r0
 800cac0:	b948      	cbnz	r0, 800cad6 <__lshift+0x3e>
 800cac2:	4602      	mov	r2, r0
 800cac4:	4b28      	ldr	r3, [pc, #160]	@ (800cb68 <__lshift+0xd0>)
 800cac6:	4829      	ldr	r0, [pc, #164]	@ (800cb6c <__lshift+0xd4>)
 800cac8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cacc:	f001 fb0c 	bl	800e0e8 <__assert_func>
 800cad0:	3101      	adds	r1, #1
 800cad2:	005b      	lsls	r3, r3, #1
 800cad4:	e7ee      	b.n	800cab4 <__lshift+0x1c>
 800cad6:	2300      	movs	r3, #0
 800cad8:	f100 0114 	add.w	r1, r0, #20
 800cadc:	f100 0210 	add.w	r2, r0, #16
 800cae0:	4618      	mov	r0, r3
 800cae2:	4553      	cmp	r3, sl
 800cae4:	db33      	blt.n	800cb4e <__lshift+0xb6>
 800cae6:	6920      	ldr	r0, [r4, #16]
 800cae8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800caec:	f104 0314 	add.w	r3, r4, #20
 800caf0:	f019 091f 	ands.w	r9, r9, #31
 800caf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800caf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cafc:	d02b      	beq.n	800cb56 <__lshift+0xbe>
 800cafe:	f1c9 0e20 	rsb	lr, r9, #32
 800cb02:	468a      	mov	sl, r1
 800cb04:	2200      	movs	r2, #0
 800cb06:	6818      	ldr	r0, [r3, #0]
 800cb08:	fa00 f009 	lsl.w	r0, r0, r9
 800cb0c:	4310      	orrs	r0, r2
 800cb0e:	f84a 0b04 	str.w	r0, [sl], #4
 800cb12:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb16:	459c      	cmp	ip, r3
 800cb18:	fa22 f20e 	lsr.w	r2, r2, lr
 800cb1c:	d8f3      	bhi.n	800cb06 <__lshift+0x6e>
 800cb1e:	ebac 0304 	sub.w	r3, ip, r4
 800cb22:	3b15      	subs	r3, #21
 800cb24:	f023 0303 	bic.w	r3, r3, #3
 800cb28:	3304      	adds	r3, #4
 800cb2a:	f104 0015 	add.w	r0, r4, #21
 800cb2e:	4560      	cmp	r0, ip
 800cb30:	bf88      	it	hi
 800cb32:	2304      	movhi	r3, #4
 800cb34:	50ca      	str	r2, [r1, r3]
 800cb36:	b10a      	cbz	r2, 800cb3c <__lshift+0xa4>
 800cb38:	f108 0602 	add.w	r6, r8, #2
 800cb3c:	3e01      	subs	r6, #1
 800cb3e:	4638      	mov	r0, r7
 800cb40:	612e      	str	r6, [r5, #16]
 800cb42:	4621      	mov	r1, r4
 800cb44:	f7ff fd98 	bl	800c678 <_Bfree>
 800cb48:	4628      	mov	r0, r5
 800cb4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb4e:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb52:	3301      	adds	r3, #1
 800cb54:	e7c5      	b.n	800cae2 <__lshift+0x4a>
 800cb56:	3904      	subs	r1, #4
 800cb58:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb5c:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb60:	459c      	cmp	ip, r3
 800cb62:	d8f9      	bhi.n	800cb58 <__lshift+0xc0>
 800cb64:	e7ea      	b.n	800cb3c <__lshift+0xa4>
 800cb66:	bf00      	nop
 800cb68:	0800f111 	.word	0x0800f111
 800cb6c:	0800f122 	.word	0x0800f122

0800cb70 <__mcmp>:
 800cb70:	690a      	ldr	r2, [r1, #16]
 800cb72:	4603      	mov	r3, r0
 800cb74:	6900      	ldr	r0, [r0, #16]
 800cb76:	1a80      	subs	r0, r0, r2
 800cb78:	b530      	push	{r4, r5, lr}
 800cb7a:	d10e      	bne.n	800cb9a <__mcmp+0x2a>
 800cb7c:	3314      	adds	r3, #20
 800cb7e:	3114      	adds	r1, #20
 800cb80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb90:	4295      	cmp	r5, r2
 800cb92:	d003      	beq.n	800cb9c <__mcmp+0x2c>
 800cb94:	d205      	bcs.n	800cba2 <__mcmp+0x32>
 800cb96:	f04f 30ff 	mov.w	r0, #4294967295
 800cb9a:	bd30      	pop	{r4, r5, pc}
 800cb9c:	42a3      	cmp	r3, r4
 800cb9e:	d3f3      	bcc.n	800cb88 <__mcmp+0x18>
 800cba0:	e7fb      	b.n	800cb9a <__mcmp+0x2a>
 800cba2:	2001      	movs	r0, #1
 800cba4:	e7f9      	b.n	800cb9a <__mcmp+0x2a>
	...

0800cba8 <__mdiff>:
 800cba8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbac:	4689      	mov	r9, r1
 800cbae:	4606      	mov	r6, r0
 800cbb0:	4611      	mov	r1, r2
 800cbb2:	4648      	mov	r0, r9
 800cbb4:	4614      	mov	r4, r2
 800cbb6:	f7ff ffdb 	bl	800cb70 <__mcmp>
 800cbba:	1e05      	subs	r5, r0, #0
 800cbbc:	d112      	bne.n	800cbe4 <__mdiff+0x3c>
 800cbbe:	4629      	mov	r1, r5
 800cbc0:	4630      	mov	r0, r6
 800cbc2:	f7ff fd19 	bl	800c5f8 <_Balloc>
 800cbc6:	4602      	mov	r2, r0
 800cbc8:	b928      	cbnz	r0, 800cbd6 <__mdiff+0x2e>
 800cbca:	4b3f      	ldr	r3, [pc, #252]	@ (800ccc8 <__mdiff+0x120>)
 800cbcc:	f240 2137 	movw	r1, #567	@ 0x237
 800cbd0:	483e      	ldr	r0, [pc, #248]	@ (800cccc <__mdiff+0x124>)
 800cbd2:	f001 fa89 	bl	800e0e8 <__assert_func>
 800cbd6:	2301      	movs	r3, #1
 800cbd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cbdc:	4610      	mov	r0, r2
 800cbde:	b003      	add	sp, #12
 800cbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe4:	bfbc      	itt	lt
 800cbe6:	464b      	movlt	r3, r9
 800cbe8:	46a1      	movlt	r9, r4
 800cbea:	4630      	mov	r0, r6
 800cbec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cbf0:	bfba      	itte	lt
 800cbf2:	461c      	movlt	r4, r3
 800cbf4:	2501      	movlt	r5, #1
 800cbf6:	2500      	movge	r5, #0
 800cbf8:	f7ff fcfe 	bl	800c5f8 <_Balloc>
 800cbfc:	4602      	mov	r2, r0
 800cbfe:	b918      	cbnz	r0, 800cc08 <__mdiff+0x60>
 800cc00:	4b31      	ldr	r3, [pc, #196]	@ (800ccc8 <__mdiff+0x120>)
 800cc02:	f240 2145 	movw	r1, #581	@ 0x245
 800cc06:	e7e3      	b.n	800cbd0 <__mdiff+0x28>
 800cc08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cc0c:	6926      	ldr	r6, [r4, #16]
 800cc0e:	60c5      	str	r5, [r0, #12]
 800cc10:	f109 0310 	add.w	r3, r9, #16
 800cc14:	f109 0514 	add.w	r5, r9, #20
 800cc18:	f104 0e14 	add.w	lr, r4, #20
 800cc1c:	f100 0b14 	add.w	fp, r0, #20
 800cc20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cc24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cc28:	9301      	str	r3, [sp, #4]
 800cc2a:	46d9      	mov	r9, fp
 800cc2c:	f04f 0c00 	mov.w	ip, #0
 800cc30:	9b01      	ldr	r3, [sp, #4]
 800cc32:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cc36:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cc3a:	9301      	str	r3, [sp, #4]
 800cc3c:	fa1f f38a 	uxth.w	r3, sl
 800cc40:	4619      	mov	r1, r3
 800cc42:	b283      	uxth	r3, r0
 800cc44:	1acb      	subs	r3, r1, r3
 800cc46:	0c00      	lsrs	r0, r0, #16
 800cc48:	4463      	add	r3, ip
 800cc4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cc4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cc52:	b29b      	uxth	r3, r3
 800cc54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cc58:	4576      	cmp	r6, lr
 800cc5a:	f849 3b04 	str.w	r3, [r9], #4
 800cc5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc62:	d8e5      	bhi.n	800cc30 <__mdiff+0x88>
 800cc64:	1b33      	subs	r3, r6, r4
 800cc66:	3b15      	subs	r3, #21
 800cc68:	f023 0303 	bic.w	r3, r3, #3
 800cc6c:	3415      	adds	r4, #21
 800cc6e:	3304      	adds	r3, #4
 800cc70:	42a6      	cmp	r6, r4
 800cc72:	bf38      	it	cc
 800cc74:	2304      	movcc	r3, #4
 800cc76:	441d      	add	r5, r3
 800cc78:	445b      	add	r3, fp
 800cc7a:	461e      	mov	r6, r3
 800cc7c:	462c      	mov	r4, r5
 800cc7e:	4544      	cmp	r4, r8
 800cc80:	d30e      	bcc.n	800cca0 <__mdiff+0xf8>
 800cc82:	f108 0103 	add.w	r1, r8, #3
 800cc86:	1b49      	subs	r1, r1, r5
 800cc88:	f021 0103 	bic.w	r1, r1, #3
 800cc8c:	3d03      	subs	r5, #3
 800cc8e:	45a8      	cmp	r8, r5
 800cc90:	bf38      	it	cc
 800cc92:	2100      	movcc	r1, #0
 800cc94:	440b      	add	r3, r1
 800cc96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cc9a:	b191      	cbz	r1, 800ccc2 <__mdiff+0x11a>
 800cc9c:	6117      	str	r7, [r2, #16]
 800cc9e:	e79d      	b.n	800cbdc <__mdiff+0x34>
 800cca0:	f854 1b04 	ldr.w	r1, [r4], #4
 800cca4:	46e6      	mov	lr, ip
 800cca6:	0c08      	lsrs	r0, r1, #16
 800cca8:	fa1c fc81 	uxtah	ip, ip, r1
 800ccac:	4471      	add	r1, lr
 800ccae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ccb2:	b289      	uxth	r1, r1
 800ccb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ccb8:	f846 1b04 	str.w	r1, [r6], #4
 800ccbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ccc0:	e7dd      	b.n	800cc7e <__mdiff+0xd6>
 800ccc2:	3f01      	subs	r7, #1
 800ccc4:	e7e7      	b.n	800cc96 <__mdiff+0xee>
 800ccc6:	bf00      	nop
 800ccc8:	0800f111 	.word	0x0800f111
 800cccc:	0800f122 	.word	0x0800f122

0800ccd0 <__ulp>:
 800ccd0:	b082      	sub	sp, #8
 800ccd2:	ed8d 0b00 	vstr	d0, [sp]
 800ccd6:	9a01      	ldr	r2, [sp, #4]
 800ccd8:	4b0f      	ldr	r3, [pc, #60]	@ (800cd18 <__ulp+0x48>)
 800ccda:	4013      	ands	r3, r2
 800ccdc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	dc08      	bgt.n	800ccf6 <__ulp+0x26>
 800cce4:	425b      	negs	r3, r3
 800cce6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ccea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ccee:	da04      	bge.n	800ccfa <__ulp+0x2a>
 800ccf0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ccf4:	4113      	asrs	r3, r2
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	e008      	b.n	800cd0c <__ulp+0x3c>
 800ccfa:	f1a2 0314 	sub.w	r3, r2, #20
 800ccfe:	2b1e      	cmp	r3, #30
 800cd00:	bfda      	itte	le
 800cd02:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800cd06:	40da      	lsrle	r2, r3
 800cd08:	2201      	movgt	r2, #1
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	4619      	mov	r1, r3
 800cd0e:	4610      	mov	r0, r2
 800cd10:	ec41 0b10 	vmov	d0, r0, r1
 800cd14:	b002      	add	sp, #8
 800cd16:	4770      	bx	lr
 800cd18:	7ff00000 	.word	0x7ff00000

0800cd1c <__b2d>:
 800cd1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd20:	6906      	ldr	r6, [r0, #16]
 800cd22:	f100 0814 	add.w	r8, r0, #20
 800cd26:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800cd2a:	1f37      	subs	r7, r6, #4
 800cd2c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cd30:	4610      	mov	r0, r2
 800cd32:	f7ff fd53 	bl	800c7dc <__hi0bits>
 800cd36:	f1c0 0320 	rsb	r3, r0, #32
 800cd3a:	280a      	cmp	r0, #10
 800cd3c:	600b      	str	r3, [r1, #0]
 800cd3e:	491b      	ldr	r1, [pc, #108]	@ (800cdac <__b2d+0x90>)
 800cd40:	dc15      	bgt.n	800cd6e <__b2d+0x52>
 800cd42:	f1c0 0c0b 	rsb	ip, r0, #11
 800cd46:	fa22 f30c 	lsr.w	r3, r2, ip
 800cd4a:	45b8      	cmp	r8, r7
 800cd4c:	ea43 0501 	orr.w	r5, r3, r1
 800cd50:	bf34      	ite	cc
 800cd52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cd56:	2300      	movcs	r3, #0
 800cd58:	3015      	adds	r0, #21
 800cd5a:	fa02 f000 	lsl.w	r0, r2, r0
 800cd5e:	fa23 f30c 	lsr.w	r3, r3, ip
 800cd62:	4303      	orrs	r3, r0
 800cd64:	461c      	mov	r4, r3
 800cd66:	ec45 4b10 	vmov	d0, r4, r5
 800cd6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd6e:	45b8      	cmp	r8, r7
 800cd70:	bf3a      	itte	cc
 800cd72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cd76:	f1a6 0708 	subcc.w	r7, r6, #8
 800cd7a:	2300      	movcs	r3, #0
 800cd7c:	380b      	subs	r0, #11
 800cd7e:	d012      	beq.n	800cda6 <__b2d+0x8a>
 800cd80:	f1c0 0120 	rsb	r1, r0, #32
 800cd84:	fa23 f401 	lsr.w	r4, r3, r1
 800cd88:	4082      	lsls	r2, r0
 800cd8a:	4322      	orrs	r2, r4
 800cd8c:	4547      	cmp	r7, r8
 800cd8e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800cd92:	bf8c      	ite	hi
 800cd94:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800cd98:	2200      	movls	r2, #0
 800cd9a:	4083      	lsls	r3, r0
 800cd9c:	40ca      	lsrs	r2, r1
 800cd9e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800cda2:	4313      	orrs	r3, r2
 800cda4:	e7de      	b.n	800cd64 <__b2d+0x48>
 800cda6:	ea42 0501 	orr.w	r5, r2, r1
 800cdaa:	e7db      	b.n	800cd64 <__b2d+0x48>
 800cdac:	3ff00000 	.word	0x3ff00000

0800cdb0 <__d2b>:
 800cdb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cdb4:	460f      	mov	r7, r1
 800cdb6:	2101      	movs	r1, #1
 800cdb8:	ec59 8b10 	vmov	r8, r9, d0
 800cdbc:	4616      	mov	r6, r2
 800cdbe:	f7ff fc1b 	bl	800c5f8 <_Balloc>
 800cdc2:	4604      	mov	r4, r0
 800cdc4:	b930      	cbnz	r0, 800cdd4 <__d2b+0x24>
 800cdc6:	4602      	mov	r2, r0
 800cdc8:	4b23      	ldr	r3, [pc, #140]	@ (800ce58 <__d2b+0xa8>)
 800cdca:	4824      	ldr	r0, [pc, #144]	@ (800ce5c <__d2b+0xac>)
 800cdcc:	f240 310f 	movw	r1, #783	@ 0x30f
 800cdd0:	f001 f98a 	bl	800e0e8 <__assert_func>
 800cdd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cdd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cddc:	b10d      	cbz	r5, 800cde2 <__d2b+0x32>
 800cdde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cde2:	9301      	str	r3, [sp, #4]
 800cde4:	f1b8 0300 	subs.w	r3, r8, #0
 800cde8:	d023      	beq.n	800ce32 <__d2b+0x82>
 800cdea:	4668      	mov	r0, sp
 800cdec:	9300      	str	r3, [sp, #0]
 800cdee:	f7ff fd14 	bl	800c81a <__lo0bits>
 800cdf2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cdf6:	b1d0      	cbz	r0, 800ce2e <__d2b+0x7e>
 800cdf8:	f1c0 0320 	rsb	r3, r0, #32
 800cdfc:	fa02 f303 	lsl.w	r3, r2, r3
 800ce00:	430b      	orrs	r3, r1
 800ce02:	40c2      	lsrs	r2, r0
 800ce04:	6163      	str	r3, [r4, #20]
 800ce06:	9201      	str	r2, [sp, #4]
 800ce08:	9b01      	ldr	r3, [sp, #4]
 800ce0a:	61a3      	str	r3, [r4, #24]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	bf0c      	ite	eq
 800ce10:	2201      	moveq	r2, #1
 800ce12:	2202      	movne	r2, #2
 800ce14:	6122      	str	r2, [r4, #16]
 800ce16:	b1a5      	cbz	r5, 800ce42 <__d2b+0x92>
 800ce18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ce1c:	4405      	add	r5, r0
 800ce1e:	603d      	str	r5, [r7, #0]
 800ce20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ce24:	6030      	str	r0, [r6, #0]
 800ce26:	4620      	mov	r0, r4
 800ce28:	b003      	add	sp, #12
 800ce2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ce2e:	6161      	str	r1, [r4, #20]
 800ce30:	e7ea      	b.n	800ce08 <__d2b+0x58>
 800ce32:	a801      	add	r0, sp, #4
 800ce34:	f7ff fcf1 	bl	800c81a <__lo0bits>
 800ce38:	9b01      	ldr	r3, [sp, #4]
 800ce3a:	6163      	str	r3, [r4, #20]
 800ce3c:	3020      	adds	r0, #32
 800ce3e:	2201      	movs	r2, #1
 800ce40:	e7e8      	b.n	800ce14 <__d2b+0x64>
 800ce42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ce46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ce4a:	6038      	str	r0, [r7, #0]
 800ce4c:	6918      	ldr	r0, [r3, #16]
 800ce4e:	f7ff fcc5 	bl	800c7dc <__hi0bits>
 800ce52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ce56:	e7e5      	b.n	800ce24 <__d2b+0x74>
 800ce58:	0800f111 	.word	0x0800f111
 800ce5c:	0800f122 	.word	0x0800f122

0800ce60 <__ratio>:
 800ce60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce64:	b085      	sub	sp, #20
 800ce66:	e9cd 1000 	strd	r1, r0, [sp]
 800ce6a:	a902      	add	r1, sp, #8
 800ce6c:	f7ff ff56 	bl	800cd1c <__b2d>
 800ce70:	9800      	ldr	r0, [sp, #0]
 800ce72:	a903      	add	r1, sp, #12
 800ce74:	ec55 4b10 	vmov	r4, r5, d0
 800ce78:	f7ff ff50 	bl	800cd1c <__b2d>
 800ce7c:	9b01      	ldr	r3, [sp, #4]
 800ce7e:	6919      	ldr	r1, [r3, #16]
 800ce80:	9b00      	ldr	r3, [sp, #0]
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	1ac9      	subs	r1, r1, r3
 800ce86:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ce8a:	1a9b      	subs	r3, r3, r2
 800ce8c:	ec5b ab10 	vmov	sl, fp, d0
 800ce90:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	bfce      	itee	gt
 800ce98:	462a      	movgt	r2, r5
 800ce9a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ce9e:	465a      	movle	r2, fp
 800cea0:	462f      	mov	r7, r5
 800cea2:	46d9      	mov	r9, fp
 800cea4:	bfcc      	ite	gt
 800cea6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ceaa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ceae:	464b      	mov	r3, r9
 800ceb0:	4652      	mov	r2, sl
 800ceb2:	4620      	mov	r0, r4
 800ceb4:	4639      	mov	r1, r7
 800ceb6:	f7f3 fcd1 	bl	800085c <__aeabi_ddiv>
 800ceba:	ec41 0b10 	vmov	d0, r0, r1
 800cebe:	b005      	add	sp, #20
 800cec0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cec4 <__copybits>:
 800cec4:	3901      	subs	r1, #1
 800cec6:	b570      	push	{r4, r5, r6, lr}
 800cec8:	1149      	asrs	r1, r1, #5
 800ceca:	6914      	ldr	r4, [r2, #16]
 800cecc:	3101      	adds	r1, #1
 800cece:	f102 0314 	add.w	r3, r2, #20
 800ced2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ced6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ceda:	1f05      	subs	r5, r0, #4
 800cedc:	42a3      	cmp	r3, r4
 800cede:	d30c      	bcc.n	800cefa <__copybits+0x36>
 800cee0:	1aa3      	subs	r3, r4, r2
 800cee2:	3b11      	subs	r3, #17
 800cee4:	f023 0303 	bic.w	r3, r3, #3
 800cee8:	3211      	adds	r2, #17
 800ceea:	42a2      	cmp	r2, r4
 800ceec:	bf88      	it	hi
 800ceee:	2300      	movhi	r3, #0
 800cef0:	4418      	add	r0, r3
 800cef2:	2300      	movs	r3, #0
 800cef4:	4288      	cmp	r0, r1
 800cef6:	d305      	bcc.n	800cf04 <__copybits+0x40>
 800cef8:	bd70      	pop	{r4, r5, r6, pc}
 800cefa:	f853 6b04 	ldr.w	r6, [r3], #4
 800cefe:	f845 6f04 	str.w	r6, [r5, #4]!
 800cf02:	e7eb      	b.n	800cedc <__copybits+0x18>
 800cf04:	f840 3b04 	str.w	r3, [r0], #4
 800cf08:	e7f4      	b.n	800cef4 <__copybits+0x30>

0800cf0a <__any_on>:
 800cf0a:	f100 0214 	add.w	r2, r0, #20
 800cf0e:	6900      	ldr	r0, [r0, #16]
 800cf10:	114b      	asrs	r3, r1, #5
 800cf12:	4298      	cmp	r0, r3
 800cf14:	b510      	push	{r4, lr}
 800cf16:	db11      	blt.n	800cf3c <__any_on+0x32>
 800cf18:	dd0a      	ble.n	800cf30 <__any_on+0x26>
 800cf1a:	f011 011f 	ands.w	r1, r1, #31
 800cf1e:	d007      	beq.n	800cf30 <__any_on+0x26>
 800cf20:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cf24:	fa24 f001 	lsr.w	r0, r4, r1
 800cf28:	fa00 f101 	lsl.w	r1, r0, r1
 800cf2c:	428c      	cmp	r4, r1
 800cf2e:	d10b      	bne.n	800cf48 <__any_on+0x3e>
 800cf30:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cf34:	4293      	cmp	r3, r2
 800cf36:	d803      	bhi.n	800cf40 <__any_on+0x36>
 800cf38:	2000      	movs	r0, #0
 800cf3a:	bd10      	pop	{r4, pc}
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	e7f7      	b.n	800cf30 <__any_on+0x26>
 800cf40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf44:	2900      	cmp	r1, #0
 800cf46:	d0f5      	beq.n	800cf34 <__any_on+0x2a>
 800cf48:	2001      	movs	r0, #1
 800cf4a:	e7f6      	b.n	800cf3a <__any_on+0x30>

0800cf4c <sulp>:
 800cf4c:	b570      	push	{r4, r5, r6, lr}
 800cf4e:	4604      	mov	r4, r0
 800cf50:	460d      	mov	r5, r1
 800cf52:	ec45 4b10 	vmov	d0, r4, r5
 800cf56:	4616      	mov	r6, r2
 800cf58:	f7ff feba 	bl	800ccd0 <__ulp>
 800cf5c:	ec51 0b10 	vmov	r0, r1, d0
 800cf60:	b17e      	cbz	r6, 800cf82 <sulp+0x36>
 800cf62:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cf66:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	dd09      	ble.n	800cf82 <sulp+0x36>
 800cf6e:	051b      	lsls	r3, r3, #20
 800cf70:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800cf74:	2400      	movs	r4, #0
 800cf76:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800cf7a:	4622      	mov	r2, r4
 800cf7c:	462b      	mov	r3, r5
 800cf7e:	f7f3 fb43 	bl	8000608 <__aeabi_dmul>
 800cf82:	ec41 0b10 	vmov	d0, r0, r1
 800cf86:	bd70      	pop	{r4, r5, r6, pc}

0800cf88 <_strtod_l>:
 800cf88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf8c:	b09f      	sub	sp, #124	@ 0x7c
 800cf8e:	460c      	mov	r4, r1
 800cf90:	9217      	str	r2, [sp, #92]	@ 0x5c
 800cf92:	2200      	movs	r2, #0
 800cf94:	921a      	str	r2, [sp, #104]	@ 0x68
 800cf96:	9005      	str	r0, [sp, #20]
 800cf98:	f04f 0a00 	mov.w	sl, #0
 800cf9c:	f04f 0b00 	mov.w	fp, #0
 800cfa0:	460a      	mov	r2, r1
 800cfa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800cfa4:	7811      	ldrb	r1, [r2, #0]
 800cfa6:	292b      	cmp	r1, #43	@ 0x2b
 800cfa8:	d04a      	beq.n	800d040 <_strtod_l+0xb8>
 800cfaa:	d838      	bhi.n	800d01e <_strtod_l+0x96>
 800cfac:	290d      	cmp	r1, #13
 800cfae:	d832      	bhi.n	800d016 <_strtod_l+0x8e>
 800cfb0:	2908      	cmp	r1, #8
 800cfb2:	d832      	bhi.n	800d01a <_strtod_l+0x92>
 800cfb4:	2900      	cmp	r1, #0
 800cfb6:	d03b      	beq.n	800d030 <_strtod_l+0xa8>
 800cfb8:	2200      	movs	r2, #0
 800cfba:	920e      	str	r2, [sp, #56]	@ 0x38
 800cfbc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800cfbe:	782a      	ldrb	r2, [r5, #0]
 800cfc0:	2a30      	cmp	r2, #48	@ 0x30
 800cfc2:	f040 80b2 	bne.w	800d12a <_strtod_l+0x1a2>
 800cfc6:	786a      	ldrb	r2, [r5, #1]
 800cfc8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cfcc:	2a58      	cmp	r2, #88	@ 0x58
 800cfce:	d16e      	bne.n	800d0ae <_strtod_l+0x126>
 800cfd0:	9302      	str	r3, [sp, #8]
 800cfd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfd4:	9301      	str	r3, [sp, #4]
 800cfd6:	ab1a      	add	r3, sp, #104	@ 0x68
 800cfd8:	9300      	str	r3, [sp, #0]
 800cfda:	4a8f      	ldr	r2, [pc, #572]	@ (800d218 <_strtod_l+0x290>)
 800cfdc:	9805      	ldr	r0, [sp, #20]
 800cfde:	ab1b      	add	r3, sp, #108	@ 0x6c
 800cfe0:	a919      	add	r1, sp, #100	@ 0x64
 800cfe2:	f001 f91b 	bl	800e21c <__gethex>
 800cfe6:	f010 060f 	ands.w	r6, r0, #15
 800cfea:	4604      	mov	r4, r0
 800cfec:	d005      	beq.n	800cffa <_strtod_l+0x72>
 800cfee:	2e06      	cmp	r6, #6
 800cff0:	d128      	bne.n	800d044 <_strtod_l+0xbc>
 800cff2:	3501      	adds	r5, #1
 800cff4:	2300      	movs	r3, #0
 800cff6:	9519      	str	r5, [sp, #100]	@ 0x64
 800cff8:	930e      	str	r3, [sp, #56]	@ 0x38
 800cffa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	f040 858e 	bne.w	800db1e <_strtod_l+0xb96>
 800d002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d004:	b1cb      	cbz	r3, 800d03a <_strtod_l+0xb2>
 800d006:	4652      	mov	r2, sl
 800d008:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d00c:	ec43 2b10 	vmov	d0, r2, r3
 800d010:	b01f      	add	sp, #124	@ 0x7c
 800d012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d016:	2920      	cmp	r1, #32
 800d018:	d1ce      	bne.n	800cfb8 <_strtod_l+0x30>
 800d01a:	3201      	adds	r2, #1
 800d01c:	e7c1      	b.n	800cfa2 <_strtod_l+0x1a>
 800d01e:	292d      	cmp	r1, #45	@ 0x2d
 800d020:	d1ca      	bne.n	800cfb8 <_strtod_l+0x30>
 800d022:	2101      	movs	r1, #1
 800d024:	910e      	str	r1, [sp, #56]	@ 0x38
 800d026:	1c51      	adds	r1, r2, #1
 800d028:	9119      	str	r1, [sp, #100]	@ 0x64
 800d02a:	7852      	ldrb	r2, [r2, #1]
 800d02c:	2a00      	cmp	r2, #0
 800d02e:	d1c5      	bne.n	800cfbc <_strtod_l+0x34>
 800d030:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d032:	9419      	str	r4, [sp, #100]	@ 0x64
 800d034:	2b00      	cmp	r3, #0
 800d036:	f040 8570 	bne.w	800db1a <_strtod_l+0xb92>
 800d03a:	4652      	mov	r2, sl
 800d03c:	465b      	mov	r3, fp
 800d03e:	e7e5      	b.n	800d00c <_strtod_l+0x84>
 800d040:	2100      	movs	r1, #0
 800d042:	e7ef      	b.n	800d024 <_strtod_l+0x9c>
 800d044:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d046:	b13a      	cbz	r2, 800d058 <_strtod_l+0xd0>
 800d048:	2135      	movs	r1, #53	@ 0x35
 800d04a:	a81c      	add	r0, sp, #112	@ 0x70
 800d04c:	f7ff ff3a 	bl	800cec4 <__copybits>
 800d050:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d052:	9805      	ldr	r0, [sp, #20]
 800d054:	f7ff fb10 	bl	800c678 <_Bfree>
 800d058:	3e01      	subs	r6, #1
 800d05a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d05c:	2e04      	cmp	r6, #4
 800d05e:	d806      	bhi.n	800d06e <_strtod_l+0xe6>
 800d060:	e8df f006 	tbb	[pc, r6]
 800d064:	201d0314 	.word	0x201d0314
 800d068:	14          	.byte	0x14
 800d069:	00          	.byte	0x00
 800d06a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d06e:	05e1      	lsls	r1, r4, #23
 800d070:	bf48      	it	mi
 800d072:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d076:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d07a:	0d1b      	lsrs	r3, r3, #20
 800d07c:	051b      	lsls	r3, r3, #20
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d1bb      	bne.n	800cffa <_strtod_l+0x72>
 800d082:	f7fe fb1d 	bl	800b6c0 <__errno>
 800d086:	2322      	movs	r3, #34	@ 0x22
 800d088:	6003      	str	r3, [r0, #0]
 800d08a:	e7b6      	b.n	800cffa <_strtod_l+0x72>
 800d08c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d090:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d094:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d098:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d09c:	e7e7      	b.n	800d06e <_strtod_l+0xe6>
 800d09e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d220 <_strtod_l+0x298>
 800d0a2:	e7e4      	b.n	800d06e <_strtod_l+0xe6>
 800d0a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d0a8:	f04f 3aff 	mov.w	sl, #4294967295
 800d0ac:	e7df      	b.n	800d06e <_strtod_l+0xe6>
 800d0ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d0b0:	1c5a      	adds	r2, r3, #1
 800d0b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d0b4:	785b      	ldrb	r3, [r3, #1]
 800d0b6:	2b30      	cmp	r3, #48	@ 0x30
 800d0b8:	d0f9      	beq.n	800d0ae <_strtod_l+0x126>
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d09d      	beq.n	800cffa <_strtod_l+0x72>
 800d0be:	2301      	movs	r3, #1
 800d0c0:	2700      	movs	r7, #0
 800d0c2:	9308      	str	r3, [sp, #32]
 800d0c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d0c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800d0c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d0ca:	46b9      	mov	r9, r7
 800d0cc:	220a      	movs	r2, #10
 800d0ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d0d0:	7805      	ldrb	r5, [r0, #0]
 800d0d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d0d6:	b2d9      	uxtb	r1, r3
 800d0d8:	2909      	cmp	r1, #9
 800d0da:	d928      	bls.n	800d12e <_strtod_l+0x1a6>
 800d0dc:	494f      	ldr	r1, [pc, #316]	@ (800d21c <_strtod_l+0x294>)
 800d0de:	2201      	movs	r2, #1
 800d0e0:	f000 ffd6 	bl	800e090 <strncmp>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	d032      	beq.n	800d14e <_strtod_l+0x1c6>
 800d0e8:	2000      	movs	r0, #0
 800d0ea:	462a      	mov	r2, r5
 800d0ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800d0ee:	464d      	mov	r5, r9
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	2a65      	cmp	r2, #101	@ 0x65
 800d0f4:	d001      	beq.n	800d0fa <_strtod_l+0x172>
 800d0f6:	2a45      	cmp	r2, #69	@ 0x45
 800d0f8:	d114      	bne.n	800d124 <_strtod_l+0x19c>
 800d0fa:	b91d      	cbnz	r5, 800d104 <_strtod_l+0x17c>
 800d0fc:	9a08      	ldr	r2, [sp, #32]
 800d0fe:	4302      	orrs	r2, r0
 800d100:	d096      	beq.n	800d030 <_strtod_l+0xa8>
 800d102:	2500      	movs	r5, #0
 800d104:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d106:	1c62      	adds	r2, r4, #1
 800d108:	9219      	str	r2, [sp, #100]	@ 0x64
 800d10a:	7862      	ldrb	r2, [r4, #1]
 800d10c:	2a2b      	cmp	r2, #43	@ 0x2b
 800d10e:	d07a      	beq.n	800d206 <_strtod_l+0x27e>
 800d110:	2a2d      	cmp	r2, #45	@ 0x2d
 800d112:	d07e      	beq.n	800d212 <_strtod_l+0x28a>
 800d114:	f04f 0c00 	mov.w	ip, #0
 800d118:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d11c:	2909      	cmp	r1, #9
 800d11e:	f240 8085 	bls.w	800d22c <_strtod_l+0x2a4>
 800d122:	9419      	str	r4, [sp, #100]	@ 0x64
 800d124:	f04f 0800 	mov.w	r8, #0
 800d128:	e0a5      	b.n	800d276 <_strtod_l+0x2ee>
 800d12a:	2300      	movs	r3, #0
 800d12c:	e7c8      	b.n	800d0c0 <_strtod_l+0x138>
 800d12e:	f1b9 0f08 	cmp.w	r9, #8
 800d132:	bfd8      	it	le
 800d134:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d136:	f100 0001 	add.w	r0, r0, #1
 800d13a:	bfda      	itte	le
 800d13c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d140:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d142:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d146:	f109 0901 	add.w	r9, r9, #1
 800d14a:	9019      	str	r0, [sp, #100]	@ 0x64
 800d14c:	e7bf      	b.n	800d0ce <_strtod_l+0x146>
 800d14e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d150:	1c5a      	adds	r2, r3, #1
 800d152:	9219      	str	r2, [sp, #100]	@ 0x64
 800d154:	785a      	ldrb	r2, [r3, #1]
 800d156:	f1b9 0f00 	cmp.w	r9, #0
 800d15a:	d03b      	beq.n	800d1d4 <_strtod_l+0x24c>
 800d15c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d15e:	464d      	mov	r5, r9
 800d160:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d164:	2b09      	cmp	r3, #9
 800d166:	d912      	bls.n	800d18e <_strtod_l+0x206>
 800d168:	2301      	movs	r3, #1
 800d16a:	e7c2      	b.n	800d0f2 <_strtod_l+0x16a>
 800d16c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d16e:	1c5a      	adds	r2, r3, #1
 800d170:	9219      	str	r2, [sp, #100]	@ 0x64
 800d172:	785a      	ldrb	r2, [r3, #1]
 800d174:	3001      	adds	r0, #1
 800d176:	2a30      	cmp	r2, #48	@ 0x30
 800d178:	d0f8      	beq.n	800d16c <_strtod_l+0x1e4>
 800d17a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d17e:	2b08      	cmp	r3, #8
 800d180:	f200 84d2 	bhi.w	800db28 <_strtod_l+0xba0>
 800d184:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d186:	900a      	str	r0, [sp, #40]	@ 0x28
 800d188:	2000      	movs	r0, #0
 800d18a:	930c      	str	r3, [sp, #48]	@ 0x30
 800d18c:	4605      	mov	r5, r0
 800d18e:	3a30      	subs	r2, #48	@ 0x30
 800d190:	f100 0301 	add.w	r3, r0, #1
 800d194:	d018      	beq.n	800d1c8 <_strtod_l+0x240>
 800d196:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d198:	4419      	add	r1, r3
 800d19a:	910a      	str	r1, [sp, #40]	@ 0x28
 800d19c:	462e      	mov	r6, r5
 800d19e:	f04f 0e0a 	mov.w	lr, #10
 800d1a2:	1c71      	adds	r1, r6, #1
 800d1a4:	eba1 0c05 	sub.w	ip, r1, r5
 800d1a8:	4563      	cmp	r3, ip
 800d1aa:	dc15      	bgt.n	800d1d8 <_strtod_l+0x250>
 800d1ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d1b0:	182b      	adds	r3, r5, r0
 800d1b2:	2b08      	cmp	r3, #8
 800d1b4:	f105 0501 	add.w	r5, r5, #1
 800d1b8:	4405      	add	r5, r0
 800d1ba:	dc1a      	bgt.n	800d1f2 <_strtod_l+0x26a>
 800d1bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d1be:	230a      	movs	r3, #10
 800d1c0:	fb03 2301 	mla	r3, r3, r1, r2
 800d1c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d1ca:	1c51      	adds	r1, r2, #1
 800d1cc:	9119      	str	r1, [sp, #100]	@ 0x64
 800d1ce:	7852      	ldrb	r2, [r2, #1]
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	e7c5      	b.n	800d160 <_strtod_l+0x1d8>
 800d1d4:	4648      	mov	r0, r9
 800d1d6:	e7ce      	b.n	800d176 <_strtod_l+0x1ee>
 800d1d8:	2e08      	cmp	r6, #8
 800d1da:	dc05      	bgt.n	800d1e8 <_strtod_l+0x260>
 800d1dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d1de:	fb0e f606 	mul.w	r6, lr, r6
 800d1e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d1e4:	460e      	mov	r6, r1
 800d1e6:	e7dc      	b.n	800d1a2 <_strtod_l+0x21a>
 800d1e8:	2910      	cmp	r1, #16
 800d1ea:	bfd8      	it	le
 800d1ec:	fb0e f707 	mulle.w	r7, lr, r7
 800d1f0:	e7f8      	b.n	800d1e4 <_strtod_l+0x25c>
 800d1f2:	2b0f      	cmp	r3, #15
 800d1f4:	bfdc      	itt	le
 800d1f6:	230a      	movle	r3, #10
 800d1f8:	fb03 2707 	mlale	r7, r3, r7, r2
 800d1fc:	e7e3      	b.n	800d1c6 <_strtod_l+0x23e>
 800d1fe:	2300      	movs	r3, #0
 800d200:	930a      	str	r3, [sp, #40]	@ 0x28
 800d202:	2301      	movs	r3, #1
 800d204:	e77a      	b.n	800d0fc <_strtod_l+0x174>
 800d206:	f04f 0c00 	mov.w	ip, #0
 800d20a:	1ca2      	adds	r2, r4, #2
 800d20c:	9219      	str	r2, [sp, #100]	@ 0x64
 800d20e:	78a2      	ldrb	r2, [r4, #2]
 800d210:	e782      	b.n	800d118 <_strtod_l+0x190>
 800d212:	f04f 0c01 	mov.w	ip, #1
 800d216:	e7f8      	b.n	800d20a <_strtod_l+0x282>
 800d218:	0800f344 	.word	0x0800f344
 800d21c:	0800f17b 	.word	0x0800f17b
 800d220:	7ff00000 	.word	0x7ff00000
 800d224:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d226:	1c51      	adds	r1, r2, #1
 800d228:	9119      	str	r1, [sp, #100]	@ 0x64
 800d22a:	7852      	ldrb	r2, [r2, #1]
 800d22c:	2a30      	cmp	r2, #48	@ 0x30
 800d22e:	d0f9      	beq.n	800d224 <_strtod_l+0x29c>
 800d230:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d234:	2908      	cmp	r1, #8
 800d236:	f63f af75 	bhi.w	800d124 <_strtod_l+0x19c>
 800d23a:	3a30      	subs	r2, #48	@ 0x30
 800d23c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d23e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d240:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d242:	f04f 080a 	mov.w	r8, #10
 800d246:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d248:	1c56      	adds	r6, r2, #1
 800d24a:	9619      	str	r6, [sp, #100]	@ 0x64
 800d24c:	7852      	ldrb	r2, [r2, #1]
 800d24e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d252:	f1be 0f09 	cmp.w	lr, #9
 800d256:	d939      	bls.n	800d2cc <_strtod_l+0x344>
 800d258:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d25a:	1a76      	subs	r6, r6, r1
 800d25c:	2e08      	cmp	r6, #8
 800d25e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d262:	dc03      	bgt.n	800d26c <_strtod_l+0x2e4>
 800d264:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d266:	4588      	cmp	r8, r1
 800d268:	bfa8      	it	ge
 800d26a:	4688      	movge	r8, r1
 800d26c:	f1bc 0f00 	cmp.w	ip, #0
 800d270:	d001      	beq.n	800d276 <_strtod_l+0x2ee>
 800d272:	f1c8 0800 	rsb	r8, r8, #0
 800d276:	2d00      	cmp	r5, #0
 800d278:	d14e      	bne.n	800d318 <_strtod_l+0x390>
 800d27a:	9908      	ldr	r1, [sp, #32]
 800d27c:	4308      	orrs	r0, r1
 800d27e:	f47f aebc 	bne.w	800cffa <_strtod_l+0x72>
 800d282:	2b00      	cmp	r3, #0
 800d284:	f47f aed4 	bne.w	800d030 <_strtod_l+0xa8>
 800d288:	2a69      	cmp	r2, #105	@ 0x69
 800d28a:	d028      	beq.n	800d2de <_strtod_l+0x356>
 800d28c:	dc25      	bgt.n	800d2da <_strtod_l+0x352>
 800d28e:	2a49      	cmp	r2, #73	@ 0x49
 800d290:	d025      	beq.n	800d2de <_strtod_l+0x356>
 800d292:	2a4e      	cmp	r2, #78	@ 0x4e
 800d294:	f47f aecc 	bne.w	800d030 <_strtod_l+0xa8>
 800d298:	499a      	ldr	r1, [pc, #616]	@ (800d504 <_strtod_l+0x57c>)
 800d29a:	a819      	add	r0, sp, #100	@ 0x64
 800d29c:	f001 f9e0 	bl	800e660 <__match>
 800d2a0:	2800      	cmp	r0, #0
 800d2a2:	f43f aec5 	beq.w	800d030 <_strtod_l+0xa8>
 800d2a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d2a8:	781b      	ldrb	r3, [r3, #0]
 800d2aa:	2b28      	cmp	r3, #40	@ 0x28
 800d2ac:	d12e      	bne.n	800d30c <_strtod_l+0x384>
 800d2ae:	4996      	ldr	r1, [pc, #600]	@ (800d508 <_strtod_l+0x580>)
 800d2b0:	aa1c      	add	r2, sp, #112	@ 0x70
 800d2b2:	a819      	add	r0, sp, #100	@ 0x64
 800d2b4:	f001 f9e8 	bl	800e688 <__hexnan>
 800d2b8:	2805      	cmp	r0, #5
 800d2ba:	d127      	bne.n	800d30c <_strtod_l+0x384>
 800d2bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d2be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d2c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d2c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d2ca:	e696      	b.n	800cffa <_strtod_l+0x72>
 800d2cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d2ce:	fb08 2101 	mla	r1, r8, r1, r2
 800d2d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d2d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800d2d8:	e7b5      	b.n	800d246 <_strtod_l+0x2be>
 800d2da:	2a6e      	cmp	r2, #110	@ 0x6e
 800d2dc:	e7da      	b.n	800d294 <_strtod_l+0x30c>
 800d2de:	498b      	ldr	r1, [pc, #556]	@ (800d50c <_strtod_l+0x584>)
 800d2e0:	a819      	add	r0, sp, #100	@ 0x64
 800d2e2:	f001 f9bd 	bl	800e660 <__match>
 800d2e6:	2800      	cmp	r0, #0
 800d2e8:	f43f aea2 	beq.w	800d030 <_strtod_l+0xa8>
 800d2ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d2ee:	4988      	ldr	r1, [pc, #544]	@ (800d510 <_strtod_l+0x588>)
 800d2f0:	3b01      	subs	r3, #1
 800d2f2:	a819      	add	r0, sp, #100	@ 0x64
 800d2f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800d2f6:	f001 f9b3 	bl	800e660 <__match>
 800d2fa:	b910      	cbnz	r0, 800d302 <_strtod_l+0x37a>
 800d2fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d2fe:	3301      	adds	r3, #1
 800d300:	9319      	str	r3, [sp, #100]	@ 0x64
 800d302:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800d520 <_strtod_l+0x598>
 800d306:	f04f 0a00 	mov.w	sl, #0
 800d30a:	e676      	b.n	800cffa <_strtod_l+0x72>
 800d30c:	4881      	ldr	r0, [pc, #516]	@ (800d514 <_strtod_l+0x58c>)
 800d30e:	f000 fee3 	bl	800e0d8 <nan>
 800d312:	ec5b ab10 	vmov	sl, fp, d0
 800d316:	e670      	b.n	800cffa <_strtod_l+0x72>
 800d318:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d31a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d31c:	eba8 0303 	sub.w	r3, r8, r3
 800d320:	f1b9 0f00 	cmp.w	r9, #0
 800d324:	bf08      	it	eq
 800d326:	46a9      	moveq	r9, r5
 800d328:	2d10      	cmp	r5, #16
 800d32a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d32c:	462c      	mov	r4, r5
 800d32e:	bfa8      	it	ge
 800d330:	2410      	movge	r4, #16
 800d332:	f7f3 f8ef 	bl	8000514 <__aeabi_ui2d>
 800d336:	2d09      	cmp	r5, #9
 800d338:	4682      	mov	sl, r0
 800d33a:	468b      	mov	fp, r1
 800d33c:	dc13      	bgt.n	800d366 <_strtod_l+0x3de>
 800d33e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d340:	2b00      	cmp	r3, #0
 800d342:	f43f ae5a 	beq.w	800cffa <_strtod_l+0x72>
 800d346:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d348:	dd78      	ble.n	800d43c <_strtod_l+0x4b4>
 800d34a:	2b16      	cmp	r3, #22
 800d34c:	dc5f      	bgt.n	800d40e <_strtod_l+0x486>
 800d34e:	4972      	ldr	r1, [pc, #456]	@ (800d518 <_strtod_l+0x590>)
 800d350:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d354:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d358:	4652      	mov	r2, sl
 800d35a:	465b      	mov	r3, fp
 800d35c:	f7f3 f954 	bl	8000608 <__aeabi_dmul>
 800d360:	4682      	mov	sl, r0
 800d362:	468b      	mov	fp, r1
 800d364:	e649      	b.n	800cffa <_strtod_l+0x72>
 800d366:	4b6c      	ldr	r3, [pc, #432]	@ (800d518 <_strtod_l+0x590>)
 800d368:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d36c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d370:	f7f3 f94a 	bl	8000608 <__aeabi_dmul>
 800d374:	4682      	mov	sl, r0
 800d376:	4638      	mov	r0, r7
 800d378:	468b      	mov	fp, r1
 800d37a:	f7f3 f8cb 	bl	8000514 <__aeabi_ui2d>
 800d37e:	4602      	mov	r2, r0
 800d380:	460b      	mov	r3, r1
 800d382:	4650      	mov	r0, sl
 800d384:	4659      	mov	r1, fp
 800d386:	f7f2 ff89 	bl	800029c <__adddf3>
 800d38a:	2d0f      	cmp	r5, #15
 800d38c:	4682      	mov	sl, r0
 800d38e:	468b      	mov	fp, r1
 800d390:	ddd5      	ble.n	800d33e <_strtod_l+0x3b6>
 800d392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d394:	1b2c      	subs	r4, r5, r4
 800d396:	441c      	add	r4, r3
 800d398:	2c00      	cmp	r4, #0
 800d39a:	f340 8093 	ble.w	800d4c4 <_strtod_l+0x53c>
 800d39e:	f014 030f 	ands.w	r3, r4, #15
 800d3a2:	d00a      	beq.n	800d3ba <_strtod_l+0x432>
 800d3a4:	495c      	ldr	r1, [pc, #368]	@ (800d518 <_strtod_l+0x590>)
 800d3a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d3aa:	4652      	mov	r2, sl
 800d3ac:	465b      	mov	r3, fp
 800d3ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3b2:	f7f3 f929 	bl	8000608 <__aeabi_dmul>
 800d3b6:	4682      	mov	sl, r0
 800d3b8:	468b      	mov	fp, r1
 800d3ba:	f034 040f 	bics.w	r4, r4, #15
 800d3be:	d073      	beq.n	800d4a8 <_strtod_l+0x520>
 800d3c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d3c4:	dd49      	ble.n	800d45a <_strtod_l+0x4d2>
 800d3c6:	2400      	movs	r4, #0
 800d3c8:	46a0      	mov	r8, r4
 800d3ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d3cc:	46a1      	mov	r9, r4
 800d3ce:	9a05      	ldr	r2, [sp, #20]
 800d3d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800d520 <_strtod_l+0x598>
 800d3d4:	2322      	movs	r3, #34	@ 0x22
 800d3d6:	6013      	str	r3, [r2, #0]
 800d3d8:	f04f 0a00 	mov.w	sl, #0
 800d3dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	f43f ae0b 	beq.w	800cffa <_strtod_l+0x72>
 800d3e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d3e6:	9805      	ldr	r0, [sp, #20]
 800d3e8:	f7ff f946 	bl	800c678 <_Bfree>
 800d3ec:	9805      	ldr	r0, [sp, #20]
 800d3ee:	4649      	mov	r1, r9
 800d3f0:	f7ff f942 	bl	800c678 <_Bfree>
 800d3f4:	9805      	ldr	r0, [sp, #20]
 800d3f6:	4641      	mov	r1, r8
 800d3f8:	f7ff f93e 	bl	800c678 <_Bfree>
 800d3fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d3fe:	9805      	ldr	r0, [sp, #20]
 800d400:	f7ff f93a 	bl	800c678 <_Bfree>
 800d404:	9805      	ldr	r0, [sp, #20]
 800d406:	4621      	mov	r1, r4
 800d408:	f7ff f936 	bl	800c678 <_Bfree>
 800d40c:	e5f5      	b.n	800cffa <_strtod_l+0x72>
 800d40e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d410:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d414:	4293      	cmp	r3, r2
 800d416:	dbbc      	blt.n	800d392 <_strtod_l+0x40a>
 800d418:	4c3f      	ldr	r4, [pc, #252]	@ (800d518 <_strtod_l+0x590>)
 800d41a:	f1c5 050f 	rsb	r5, r5, #15
 800d41e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d422:	4652      	mov	r2, sl
 800d424:	465b      	mov	r3, fp
 800d426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d42a:	f7f3 f8ed 	bl	8000608 <__aeabi_dmul>
 800d42e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d430:	1b5d      	subs	r5, r3, r5
 800d432:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d436:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d43a:	e78f      	b.n	800d35c <_strtod_l+0x3d4>
 800d43c:	3316      	adds	r3, #22
 800d43e:	dba8      	blt.n	800d392 <_strtod_l+0x40a>
 800d440:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d442:	eba3 0808 	sub.w	r8, r3, r8
 800d446:	4b34      	ldr	r3, [pc, #208]	@ (800d518 <_strtod_l+0x590>)
 800d448:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d44c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d450:	4650      	mov	r0, sl
 800d452:	4659      	mov	r1, fp
 800d454:	f7f3 fa02 	bl	800085c <__aeabi_ddiv>
 800d458:	e782      	b.n	800d360 <_strtod_l+0x3d8>
 800d45a:	2300      	movs	r3, #0
 800d45c:	4f2f      	ldr	r7, [pc, #188]	@ (800d51c <_strtod_l+0x594>)
 800d45e:	1124      	asrs	r4, r4, #4
 800d460:	4650      	mov	r0, sl
 800d462:	4659      	mov	r1, fp
 800d464:	461e      	mov	r6, r3
 800d466:	2c01      	cmp	r4, #1
 800d468:	dc21      	bgt.n	800d4ae <_strtod_l+0x526>
 800d46a:	b10b      	cbz	r3, 800d470 <_strtod_l+0x4e8>
 800d46c:	4682      	mov	sl, r0
 800d46e:	468b      	mov	fp, r1
 800d470:	492a      	ldr	r1, [pc, #168]	@ (800d51c <_strtod_l+0x594>)
 800d472:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d476:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d47a:	4652      	mov	r2, sl
 800d47c:	465b      	mov	r3, fp
 800d47e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d482:	f7f3 f8c1 	bl	8000608 <__aeabi_dmul>
 800d486:	4b26      	ldr	r3, [pc, #152]	@ (800d520 <_strtod_l+0x598>)
 800d488:	460a      	mov	r2, r1
 800d48a:	400b      	ands	r3, r1
 800d48c:	4925      	ldr	r1, [pc, #148]	@ (800d524 <_strtod_l+0x59c>)
 800d48e:	428b      	cmp	r3, r1
 800d490:	4682      	mov	sl, r0
 800d492:	d898      	bhi.n	800d3c6 <_strtod_l+0x43e>
 800d494:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d498:	428b      	cmp	r3, r1
 800d49a:	bf86      	itte	hi
 800d49c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800d528 <_strtod_l+0x5a0>
 800d4a0:	f04f 3aff 	movhi.w	sl, #4294967295
 800d4a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	9308      	str	r3, [sp, #32]
 800d4ac:	e076      	b.n	800d59c <_strtod_l+0x614>
 800d4ae:	07e2      	lsls	r2, r4, #31
 800d4b0:	d504      	bpl.n	800d4bc <_strtod_l+0x534>
 800d4b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d4b6:	f7f3 f8a7 	bl	8000608 <__aeabi_dmul>
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	3601      	adds	r6, #1
 800d4be:	1064      	asrs	r4, r4, #1
 800d4c0:	3708      	adds	r7, #8
 800d4c2:	e7d0      	b.n	800d466 <_strtod_l+0x4de>
 800d4c4:	d0f0      	beq.n	800d4a8 <_strtod_l+0x520>
 800d4c6:	4264      	negs	r4, r4
 800d4c8:	f014 020f 	ands.w	r2, r4, #15
 800d4cc:	d00a      	beq.n	800d4e4 <_strtod_l+0x55c>
 800d4ce:	4b12      	ldr	r3, [pc, #72]	@ (800d518 <_strtod_l+0x590>)
 800d4d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4d4:	4650      	mov	r0, sl
 800d4d6:	4659      	mov	r1, fp
 800d4d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4dc:	f7f3 f9be 	bl	800085c <__aeabi_ddiv>
 800d4e0:	4682      	mov	sl, r0
 800d4e2:	468b      	mov	fp, r1
 800d4e4:	1124      	asrs	r4, r4, #4
 800d4e6:	d0df      	beq.n	800d4a8 <_strtod_l+0x520>
 800d4e8:	2c1f      	cmp	r4, #31
 800d4ea:	dd1f      	ble.n	800d52c <_strtod_l+0x5a4>
 800d4ec:	2400      	movs	r4, #0
 800d4ee:	46a0      	mov	r8, r4
 800d4f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d4f2:	46a1      	mov	r9, r4
 800d4f4:	9a05      	ldr	r2, [sp, #20]
 800d4f6:	2322      	movs	r3, #34	@ 0x22
 800d4f8:	f04f 0a00 	mov.w	sl, #0
 800d4fc:	f04f 0b00 	mov.w	fp, #0
 800d500:	6013      	str	r3, [r2, #0]
 800d502:	e76b      	b.n	800d3dc <_strtod_l+0x454>
 800d504:	0800f069 	.word	0x0800f069
 800d508:	0800f330 	.word	0x0800f330
 800d50c:	0800f061 	.word	0x0800f061
 800d510:	0800f098 	.word	0x0800f098
 800d514:	0800f1d1 	.word	0x0800f1d1
 800d518:	0800f268 	.word	0x0800f268
 800d51c:	0800f240 	.word	0x0800f240
 800d520:	7ff00000 	.word	0x7ff00000
 800d524:	7ca00000 	.word	0x7ca00000
 800d528:	7fefffff 	.word	0x7fefffff
 800d52c:	f014 0310 	ands.w	r3, r4, #16
 800d530:	bf18      	it	ne
 800d532:	236a      	movne	r3, #106	@ 0x6a
 800d534:	4ea9      	ldr	r6, [pc, #676]	@ (800d7dc <_strtod_l+0x854>)
 800d536:	9308      	str	r3, [sp, #32]
 800d538:	4650      	mov	r0, sl
 800d53a:	4659      	mov	r1, fp
 800d53c:	2300      	movs	r3, #0
 800d53e:	07e7      	lsls	r7, r4, #31
 800d540:	d504      	bpl.n	800d54c <_strtod_l+0x5c4>
 800d542:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d546:	f7f3 f85f 	bl	8000608 <__aeabi_dmul>
 800d54a:	2301      	movs	r3, #1
 800d54c:	1064      	asrs	r4, r4, #1
 800d54e:	f106 0608 	add.w	r6, r6, #8
 800d552:	d1f4      	bne.n	800d53e <_strtod_l+0x5b6>
 800d554:	b10b      	cbz	r3, 800d55a <_strtod_l+0x5d2>
 800d556:	4682      	mov	sl, r0
 800d558:	468b      	mov	fp, r1
 800d55a:	9b08      	ldr	r3, [sp, #32]
 800d55c:	b1b3      	cbz	r3, 800d58c <_strtod_l+0x604>
 800d55e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800d562:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800d566:	2b00      	cmp	r3, #0
 800d568:	4659      	mov	r1, fp
 800d56a:	dd0f      	ble.n	800d58c <_strtod_l+0x604>
 800d56c:	2b1f      	cmp	r3, #31
 800d56e:	dd56      	ble.n	800d61e <_strtod_l+0x696>
 800d570:	2b34      	cmp	r3, #52	@ 0x34
 800d572:	bfde      	ittt	le
 800d574:	f04f 33ff 	movle.w	r3, #4294967295
 800d578:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800d57c:	4093      	lslle	r3, r2
 800d57e:	f04f 0a00 	mov.w	sl, #0
 800d582:	bfcc      	ite	gt
 800d584:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800d588:	ea03 0b01 	andle.w	fp, r3, r1
 800d58c:	2200      	movs	r2, #0
 800d58e:	2300      	movs	r3, #0
 800d590:	4650      	mov	r0, sl
 800d592:	4659      	mov	r1, fp
 800d594:	f7f3 faa0 	bl	8000ad8 <__aeabi_dcmpeq>
 800d598:	2800      	cmp	r0, #0
 800d59a:	d1a7      	bne.n	800d4ec <_strtod_l+0x564>
 800d59c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d59e:	9300      	str	r3, [sp, #0]
 800d5a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800d5a2:	9805      	ldr	r0, [sp, #20]
 800d5a4:	462b      	mov	r3, r5
 800d5a6:	464a      	mov	r2, r9
 800d5a8:	f7ff f8ce 	bl	800c748 <__s2b>
 800d5ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800d5ae:	2800      	cmp	r0, #0
 800d5b0:	f43f af09 	beq.w	800d3c6 <_strtod_l+0x43e>
 800d5b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d5b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5b8:	2a00      	cmp	r2, #0
 800d5ba:	eba3 0308 	sub.w	r3, r3, r8
 800d5be:	bfa8      	it	ge
 800d5c0:	2300      	movge	r3, #0
 800d5c2:	9312      	str	r3, [sp, #72]	@ 0x48
 800d5c4:	2400      	movs	r4, #0
 800d5c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800d5ca:	9316      	str	r3, [sp, #88]	@ 0x58
 800d5cc:	46a0      	mov	r8, r4
 800d5ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5d0:	9805      	ldr	r0, [sp, #20]
 800d5d2:	6859      	ldr	r1, [r3, #4]
 800d5d4:	f7ff f810 	bl	800c5f8 <_Balloc>
 800d5d8:	4681      	mov	r9, r0
 800d5da:	2800      	cmp	r0, #0
 800d5dc:	f43f aef7 	beq.w	800d3ce <_strtod_l+0x446>
 800d5e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5e2:	691a      	ldr	r2, [r3, #16]
 800d5e4:	3202      	adds	r2, #2
 800d5e6:	f103 010c 	add.w	r1, r3, #12
 800d5ea:	0092      	lsls	r2, r2, #2
 800d5ec:	300c      	adds	r0, #12
 800d5ee:	f7fe f894 	bl	800b71a <memcpy>
 800d5f2:	ec4b ab10 	vmov	d0, sl, fp
 800d5f6:	9805      	ldr	r0, [sp, #20]
 800d5f8:	aa1c      	add	r2, sp, #112	@ 0x70
 800d5fa:	a91b      	add	r1, sp, #108	@ 0x6c
 800d5fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800d600:	f7ff fbd6 	bl	800cdb0 <__d2b>
 800d604:	901a      	str	r0, [sp, #104]	@ 0x68
 800d606:	2800      	cmp	r0, #0
 800d608:	f43f aee1 	beq.w	800d3ce <_strtod_l+0x446>
 800d60c:	9805      	ldr	r0, [sp, #20]
 800d60e:	2101      	movs	r1, #1
 800d610:	f7ff f930 	bl	800c874 <__i2b>
 800d614:	4680      	mov	r8, r0
 800d616:	b948      	cbnz	r0, 800d62c <_strtod_l+0x6a4>
 800d618:	f04f 0800 	mov.w	r8, #0
 800d61c:	e6d7      	b.n	800d3ce <_strtod_l+0x446>
 800d61e:	f04f 32ff 	mov.w	r2, #4294967295
 800d622:	fa02 f303 	lsl.w	r3, r2, r3
 800d626:	ea03 0a0a 	and.w	sl, r3, sl
 800d62a:	e7af      	b.n	800d58c <_strtod_l+0x604>
 800d62c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800d62e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800d630:	2d00      	cmp	r5, #0
 800d632:	bfab      	itete	ge
 800d634:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800d636:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800d638:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800d63a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800d63c:	bfac      	ite	ge
 800d63e:	18ef      	addge	r7, r5, r3
 800d640:	1b5e      	sublt	r6, r3, r5
 800d642:	9b08      	ldr	r3, [sp, #32]
 800d644:	1aed      	subs	r5, r5, r3
 800d646:	4415      	add	r5, r2
 800d648:	4b65      	ldr	r3, [pc, #404]	@ (800d7e0 <_strtod_l+0x858>)
 800d64a:	3d01      	subs	r5, #1
 800d64c:	429d      	cmp	r5, r3
 800d64e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d652:	da50      	bge.n	800d6f6 <_strtod_l+0x76e>
 800d654:	1b5b      	subs	r3, r3, r5
 800d656:	2b1f      	cmp	r3, #31
 800d658:	eba2 0203 	sub.w	r2, r2, r3
 800d65c:	f04f 0101 	mov.w	r1, #1
 800d660:	dc3d      	bgt.n	800d6de <_strtod_l+0x756>
 800d662:	fa01 f303 	lsl.w	r3, r1, r3
 800d666:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d668:	2300      	movs	r3, #0
 800d66a:	9310      	str	r3, [sp, #64]	@ 0x40
 800d66c:	18bd      	adds	r5, r7, r2
 800d66e:	9b08      	ldr	r3, [sp, #32]
 800d670:	42af      	cmp	r7, r5
 800d672:	4416      	add	r6, r2
 800d674:	441e      	add	r6, r3
 800d676:	463b      	mov	r3, r7
 800d678:	bfa8      	it	ge
 800d67a:	462b      	movge	r3, r5
 800d67c:	42b3      	cmp	r3, r6
 800d67e:	bfa8      	it	ge
 800d680:	4633      	movge	r3, r6
 800d682:	2b00      	cmp	r3, #0
 800d684:	bfc2      	ittt	gt
 800d686:	1aed      	subgt	r5, r5, r3
 800d688:	1af6      	subgt	r6, r6, r3
 800d68a:	1aff      	subgt	r7, r7, r3
 800d68c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d68e:	2b00      	cmp	r3, #0
 800d690:	dd16      	ble.n	800d6c0 <_strtod_l+0x738>
 800d692:	4641      	mov	r1, r8
 800d694:	9805      	ldr	r0, [sp, #20]
 800d696:	461a      	mov	r2, r3
 800d698:	f7ff f9a4 	bl	800c9e4 <__pow5mult>
 800d69c:	4680      	mov	r8, r0
 800d69e:	2800      	cmp	r0, #0
 800d6a0:	d0ba      	beq.n	800d618 <_strtod_l+0x690>
 800d6a2:	4601      	mov	r1, r0
 800d6a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d6a6:	9805      	ldr	r0, [sp, #20]
 800d6a8:	f7ff f8fa 	bl	800c8a0 <__multiply>
 800d6ac:	900a      	str	r0, [sp, #40]	@ 0x28
 800d6ae:	2800      	cmp	r0, #0
 800d6b0:	f43f ae8d 	beq.w	800d3ce <_strtod_l+0x446>
 800d6b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d6b6:	9805      	ldr	r0, [sp, #20]
 800d6b8:	f7fe ffde 	bl	800c678 <_Bfree>
 800d6bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d6be:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6c0:	2d00      	cmp	r5, #0
 800d6c2:	dc1d      	bgt.n	800d700 <_strtod_l+0x778>
 800d6c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	dd23      	ble.n	800d712 <_strtod_l+0x78a>
 800d6ca:	4649      	mov	r1, r9
 800d6cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800d6ce:	9805      	ldr	r0, [sp, #20]
 800d6d0:	f7ff f988 	bl	800c9e4 <__pow5mult>
 800d6d4:	4681      	mov	r9, r0
 800d6d6:	b9e0      	cbnz	r0, 800d712 <_strtod_l+0x78a>
 800d6d8:	f04f 0900 	mov.w	r9, #0
 800d6dc:	e677      	b.n	800d3ce <_strtod_l+0x446>
 800d6de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800d6e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800d6e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800d6ea:	35e2      	adds	r5, #226	@ 0xe2
 800d6ec:	fa01 f305 	lsl.w	r3, r1, r5
 800d6f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800d6f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800d6f4:	e7ba      	b.n	800d66c <_strtod_l+0x6e4>
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800d6fa:	2301      	movs	r3, #1
 800d6fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d6fe:	e7b5      	b.n	800d66c <_strtod_l+0x6e4>
 800d700:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d702:	9805      	ldr	r0, [sp, #20]
 800d704:	462a      	mov	r2, r5
 800d706:	f7ff f9c7 	bl	800ca98 <__lshift>
 800d70a:	901a      	str	r0, [sp, #104]	@ 0x68
 800d70c:	2800      	cmp	r0, #0
 800d70e:	d1d9      	bne.n	800d6c4 <_strtod_l+0x73c>
 800d710:	e65d      	b.n	800d3ce <_strtod_l+0x446>
 800d712:	2e00      	cmp	r6, #0
 800d714:	dd07      	ble.n	800d726 <_strtod_l+0x79e>
 800d716:	4649      	mov	r1, r9
 800d718:	9805      	ldr	r0, [sp, #20]
 800d71a:	4632      	mov	r2, r6
 800d71c:	f7ff f9bc 	bl	800ca98 <__lshift>
 800d720:	4681      	mov	r9, r0
 800d722:	2800      	cmp	r0, #0
 800d724:	d0d8      	beq.n	800d6d8 <_strtod_l+0x750>
 800d726:	2f00      	cmp	r7, #0
 800d728:	dd08      	ble.n	800d73c <_strtod_l+0x7b4>
 800d72a:	4641      	mov	r1, r8
 800d72c:	9805      	ldr	r0, [sp, #20]
 800d72e:	463a      	mov	r2, r7
 800d730:	f7ff f9b2 	bl	800ca98 <__lshift>
 800d734:	4680      	mov	r8, r0
 800d736:	2800      	cmp	r0, #0
 800d738:	f43f ae49 	beq.w	800d3ce <_strtod_l+0x446>
 800d73c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d73e:	9805      	ldr	r0, [sp, #20]
 800d740:	464a      	mov	r2, r9
 800d742:	f7ff fa31 	bl	800cba8 <__mdiff>
 800d746:	4604      	mov	r4, r0
 800d748:	2800      	cmp	r0, #0
 800d74a:	f43f ae40 	beq.w	800d3ce <_strtod_l+0x446>
 800d74e:	68c3      	ldr	r3, [r0, #12]
 800d750:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d752:	2300      	movs	r3, #0
 800d754:	60c3      	str	r3, [r0, #12]
 800d756:	4641      	mov	r1, r8
 800d758:	f7ff fa0a 	bl	800cb70 <__mcmp>
 800d75c:	2800      	cmp	r0, #0
 800d75e:	da45      	bge.n	800d7ec <_strtod_l+0x864>
 800d760:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d762:	ea53 030a 	orrs.w	r3, r3, sl
 800d766:	d16b      	bne.n	800d840 <_strtod_l+0x8b8>
 800d768:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d167      	bne.n	800d840 <_strtod_l+0x8b8>
 800d770:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d774:	0d1b      	lsrs	r3, r3, #20
 800d776:	051b      	lsls	r3, r3, #20
 800d778:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d77c:	d960      	bls.n	800d840 <_strtod_l+0x8b8>
 800d77e:	6963      	ldr	r3, [r4, #20]
 800d780:	b913      	cbnz	r3, 800d788 <_strtod_l+0x800>
 800d782:	6923      	ldr	r3, [r4, #16]
 800d784:	2b01      	cmp	r3, #1
 800d786:	dd5b      	ble.n	800d840 <_strtod_l+0x8b8>
 800d788:	4621      	mov	r1, r4
 800d78a:	2201      	movs	r2, #1
 800d78c:	9805      	ldr	r0, [sp, #20]
 800d78e:	f7ff f983 	bl	800ca98 <__lshift>
 800d792:	4641      	mov	r1, r8
 800d794:	4604      	mov	r4, r0
 800d796:	f7ff f9eb 	bl	800cb70 <__mcmp>
 800d79a:	2800      	cmp	r0, #0
 800d79c:	dd50      	ble.n	800d840 <_strtod_l+0x8b8>
 800d79e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d7a2:	9a08      	ldr	r2, [sp, #32]
 800d7a4:	0d1b      	lsrs	r3, r3, #20
 800d7a6:	051b      	lsls	r3, r3, #20
 800d7a8:	2a00      	cmp	r2, #0
 800d7aa:	d06a      	beq.n	800d882 <_strtod_l+0x8fa>
 800d7ac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800d7b0:	d867      	bhi.n	800d882 <_strtod_l+0x8fa>
 800d7b2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800d7b6:	f67f ae9d 	bls.w	800d4f4 <_strtod_l+0x56c>
 800d7ba:	4b0a      	ldr	r3, [pc, #40]	@ (800d7e4 <_strtod_l+0x85c>)
 800d7bc:	4650      	mov	r0, sl
 800d7be:	4659      	mov	r1, fp
 800d7c0:	2200      	movs	r2, #0
 800d7c2:	f7f2 ff21 	bl	8000608 <__aeabi_dmul>
 800d7c6:	4b08      	ldr	r3, [pc, #32]	@ (800d7e8 <_strtod_l+0x860>)
 800d7c8:	400b      	ands	r3, r1
 800d7ca:	4682      	mov	sl, r0
 800d7cc:	468b      	mov	fp, r1
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	f47f ae08 	bne.w	800d3e4 <_strtod_l+0x45c>
 800d7d4:	9a05      	ldr	r2, [sp, #20]
 800d7d6:	2322      	movs	r3, #34	@ 0x22
 800d7d8:	6013      	str	r3, [r2, #0]
 800d7da:	e603      	b.n	800d3e4 <_strtod_l+0x45c>
 800d7dc:	0800f358 	.word	0x0800f358
 800d7e0:	fffffc02 	.word	0xfffffc02
 800d7e4:	39500000 	.word	0x39500000
 800d7e8:	7ff00000 	.word	0x7ff00000
 800d7ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d7f0:	d165      	bne.n	800d8be <_strtod_l+0x936>
 800d7f2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d7f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d7f8:	b35a      	cbz	r2, 800d852 <_strtod_l+0x8ca>
 800d7fa:	4a9f      	ldr	r2, [pc, #636]	@ (800da78 <_strtod_l+0xaf0>)
 800d7fc:	4293      	cmp	r3, r2
 800d7fe:	d12b      	bne.n	800d858 <_strtod_l+0x8d0>
 800d800:	9b08      	ldr	r3, [sp, #32]
 800d802:	4651      	mov	r1, sl
 800d804:	b303      	cbz	r3, 800d848 <_strtod_l+0x8c0>
 800d806:	4b9d      	ldr	r3, [pc, #628]	@ (800da7c <_strtod_l+0xaf4>)
 800d808:	465a      	mov	r2, fp
 800d80a:	4013      	ands	r3, r2
 800d80c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800d810:	f04f 32ff 	mov.w	r2, #4294967295
 800d814:	d81b      	bhi.n	800d84e <_strtod_l+0x8c6>
 800d816:	0d1b      	lsrs	r3, r3, #20
 800d818:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d81c:	fa02 f303 	lsl.w	r3, r2, r3
 800d820:	4299      	cmp	r1, r3
 800d822:	d119      	bne.n	800d858 <_strtod_l+0x8d0>
 800d824:	4b96      	ldr	r3, [pc, #600]	@ (800da80 <_strtod_l+0xaf8>)
 800d826:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d828:	429a      	cmp	r2, r3
 800d82a:	d102      	bne.n	800d832 <_strtod_l+0x8aa>
 800d82c:	3101      	adds	r1, #1
 800d82e:	f43f adce 	beq.w	800d3ce <_strtod_l+0x446>
 800d832:	4b92      	ldr	r3, [pc, #584]	@ (800da7c <_strtod_l+0xaf4>)
 800d834:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d836:	401a      	ands	r2, r3
 800d838:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800d83c:	f04f 0a00 	mov.w	sl, #0
 800d840:	9b08      	ldr	r3, [sp, #32]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d1b9      	bne.n	800d7ba <_strtod_l+0x832>
 800d846:	e5cd      	b.n	800d3e4 <_strtod_l+0x45c>
 800d848:	f04f 33ff 	mov.w	r3, #4294967295
 800d84c:	e7e8      	b.n	800d820 <_strtod_l+0x898>
 800d84e:	4613      	mov	r3, r2
 800d850:	e7e6      	b.n	800d820 <_strtod_l+0x898>
 800d852:	ea53 030a 	orrs.w	r3, r3, sl
 800d856:	d0a2      	beq.n	800d79e <_strtod_l+0x816>
 800d858:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d85a:	b1db      	cbz	r3, 800d894 <_strtod_l+0x90c>
 800d85c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d85e:	4213      	tst	r3, r2
 800d860:	d0ee      	beq.n	800d840 <_strtod_l+0x8b8>
 800d862:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d864:	9a08      	ldr	r2, [sp, #32]
 800d866:	4650      	mov	r0, sl
 800d868:	4659      	mov	r1, fp
 800d86a:	b1bb      	cbz	r3, 800d89c <_strtod_l+0x914>
 800d86c:	f7ff fb6e 	bl	800cf4c <sulp>
 800d870:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d874:	ec53 2b10 	vmov	r2, r3, d0
 800d878:	f7f2 fd10 	bl	800029c <__adddf3>
 800d87c:	4682      	mov	sl, r0
 800d87e:	468b      	mov	fp, r1
 800d880:	e7de      	b.n	800d840 <_strtod_l+0x8b8>
 800d882:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800d886:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d88a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d88e:	f04f 3aff 	mov.w	sl, #4294967295
 800d892:	e7d5      	b.n	800d840 <_strtod_l+0x8b8>
 800d894:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d896:	ea13 0f0a 	tst.w	r3, sl
 800d89a:	e7e1      	b.n	800d860 <_strtod_l+0x8d8>
 800d89c:	f7ff fb56 	bl	800cf4c <sulp>
 800d8a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d8a4:	ec53 2b10 	vmov	r2, r3, d0
 800d8a8:	f7f2 fcf6 	bl	8000298 <__aeabi_dsub>
 800d8ac:	2200      	movs	r2, #0
 800d8ae:	2300      	movs	r3, #0
 800d8b0:	4682      	mov	sl, r0
 800d8b2:	468b      	mov	fp, r1
 800d8b4:	f7f3 f910 	bl	8000ad8 <__aeabi_dcmpeq>
 800d8b8:	2800      	cmp	r0, #0
 800d8ba:	d0c1      	beq.n	800d840 <_strtod_l+0x8b8>
 800d8bc:	e61a      	b.n	800d4f4 <_strtod_l+0x56c>
 800d8be:	4641      	mov	r1, r8
 800d8c0:	4620      	mov	r0, r4
 800d8c2:	f7ff facd 	bl	800ce60 <__ratio>
 800d8c6:	ec57 6b10 	vmov	r6, r7, d0
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	4639      	mov	r1, r7
 800d8d4:	f7f3 f914 	bl	8000b00 <__aeabi_dcmple>
 800d8d8:	2800      	cmp	r0, #0
 800d8da:	d06f      	beq.n	800d9bc <_strtod_l+0xa34>
 800d8dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d17a      	bne.n	800d9d8 <_strtod_l+0xa50>
 800d8e2:	f1ba 0f00 	cmp.w	sl, #0
 800d8e6:	d158      	bne.n	800d99a <_strtod_l+0xa12>
 800d8e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d8ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d15a      	bne.n	800d9a8 <_strtod_l+0xa20>
 800d8f2:	4b64      	ldr	r3, [pc, #400]	@ (800da84 <_strtod_l+0xafc>)
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	4630      	mov	r0, r6
 800d8f8:	4639      	mov	r1, r7
 800d8fa:	f7f3 f8f7 	bl	8000aec <__aeabi_dcmplt>
 800d8fe:	2800      	cmp	r0, #0
 800d900:	d159      	bne.n	800d9b6 <_strtod_l+0xa2e>
 800d902:	4630      	mov	r0, r6
 800d904:	4639      	mov	r1, r7
 800d906:	4b60      	ldr	r3, [pc, #384]	@ (800da88 <_strtod_l+0xb00>)
 800d908:	2200      	movs	r2, #0
 800d90a:	f7f2 fe7d 	bl	8000608 <__aeabi_dmul>
 800d90e:	4606      	mov	r6, r0
 800d910:	460f      	mov	r7, r1
 800d912:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800d916:	9606      	str	r6, [sp, #24]
 800d918:	9307      	str	r3, [sp, #28]
 800d91a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d91e:	4d57      	ldr	r5, [pc, #348]	@ (800da7c <_strtod_l+0xaf4>)
 800d920:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d926:	401d      	ands	r5, r3
 800d928:	4b58      	ldr	r3, [pc, #352]	@ (800da8c <_strtod_l+0xb04>)
 800d92a:	429d      	cmp	r5, r3
 800d92c:	f040 80b2 	bne.w	800da94 <_strtod_l+0xb0c>
 800d930:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d932:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800d936:	ec4b ab10 	vmov	d0, sl, fp
 800d93a:	f7ff f9c9 	bl	800ccd0 <__ulp>
 800d93e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d942:	ec51 0b10 	vmov	r0, r1, d0
 800d946:	f7f2 fe5f 	bl	8000608 <__aeabi_dmul>
 800d94a:	4652      	mov	r2, sl
 800d94c:	465b      	mov	r3, fp
 800d94e:	f7f2 fca5 	bl	800029c <__adddf3>
 800d952:	460b      	mov	r3, r1
 800d954:	4949      	ldr	r1, [pc, #292]	@ (800da7c <_strtod_l+0xaf4>)
 800d956:	4a4e      	ldr	r2, [pc, #312]	@ (800da90 <_strtod_l+0xb08>)
 800d958:	4019      	ands	r1, r3
 800d95a:	4291      	cmp	r1, r2
 800d95c:	4682      	mov	sl, r0
 800d95e:	d942      	bls.n	800d9e6 <_strtod_l+0xa5e>
 800d960:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d962:	4b47      	ldr	r3, [pc, #284]	@ (800da80 <_strtod_l+0xaf8>)
 800d964:	429a      	cmp	r2, r3
 800d966:	d103      	bne.n	800d970 <_strtod_l+0x9e8>
 800d968:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d96a:	3301      	adds	r3, #1
 800d96c:	f43f ad2f 	beq.w	800d3ce <_strtod_l+0x446>
 800d970:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800da80 <_strtod_l+0xaf8>
 800d974:	f04f 3aff 	mov.w	sl, #4294967295
 800d978:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d97a:	9805      	ldr	r0, [sp, #20]
 800d97c:	f7fe fe7c 	bl	800c678 <_Bfree>
 800d980:	9805      	ldr	r0, [sp, #20]
 800d982:	4649      	mov	r1, r9
 800d984:	f7fe fe78 	bl	800c678 <_Bfree>
 800d988:	9805      	ldr	r0, [sp, #20]
 800d98a:	4641      	mov	r1, r8
 800d98c:	f7fe fe74 	bl	800c678 <_Bfree>
 800d990:	9805      	ldr	r0, [sp, #20]
 800d992:	4621      	mov	r1, r4
 800d994:	f7fe fe70 	bl	800c678 <_Bfree>
 800d998:	e619      	b.n	800d5ce <_strtod_l+0x646>
 800d99a:	f1ba 0f01 	cmp.w	sl, #1
 800d99e:	d103      	bne.n	800d9a8 <_strtod_l+0xa20>
 800d9a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d9a2:	2b00      	cmp	r3, #0
 800d9a4:	f43f ada6 	beq.w	800d4f4 <_strtod_l+0x56c>
 800d9a8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800da58 <_strtod_l+0xad0>
 800d9ac:	4f35      	ldr	r7, [pc, #212]	@ (800da84 <_strtod_l+0xafc>)
 800d9ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d9b2:	2600      	movs	r6, #0
 800d9b4:	e7b1      	b.n	800d91a <_strtod_l+0x992>
 800d9b6:	4f34      	ldr	r7, [pc, #208]	@ (800da88 <_strtod_l+0xb00>)
 800d9b8:	2600      	movs	r6, #0
 800d9ba:	e7aa      	b.n	800d912 <_strtod_l+0x98a>
 800d9bc:	4b32      	ldr	r3, [pc, #200]	@ (800da88 <_strtod_l+0xb00>)
 800d9be:	4630      	mov	r0, r6
 800d9c0:	4639      	mov	r1, r7
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	f7f2 fe20 	bl	8000608 <__aeabi_dmul>
 800d9c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d9ca:	4606      	mov	r6, r0
 800d9cc:	460f      	mov	r7, r1
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d09f      	beq.n	800d912 <_strtod_l+0x98a>
 800d9d2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d9d6:	e7a0      	b.n	800d91a <_strtod_l+0x992>
 800d9d8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800da60 <_strtod_l+0xad8>
 800d9dc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d9e0:	ec57 6b17 	vmov	r6, r7, d7
 800d9e4:	e799      	b.n	800d91a <_strtod_l+0x992>
 800d9e6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d9ea:	9b08      	ldr	r3, [sp, #32]
 800d9ec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d1c1      	bne.n	800d978 <_strtod_l+0x9f0>
 800d9f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d9f8:	0d1b      	lsrs	r3, r3, #20
 800d9fa:	051b      	lsls	r3, r3, #20
 800d9fc:	429d      	cmp	r5, r3
 800d9fe:	d1bb      	bne.n	800d978 <_strtod_l+0x9f0>
 800da00:	4630      	mov	r0, r6
 800da02:	4639      	mov	r1, r7
 800da04:	f7f3 f960 	bl	8000cc8 <__aeabi_d2lz>
 800da08:	f7f2 fdd0 	bl	80005ac <__aeabi_l2d>
 800da0c:	4602      	mov	r2, r0
 800da0e:	460b      	mov	r3, r1
 800da10:	4630      	mov	r0, r6
 800da12:	4639      	mov	r1, r7
 800da14:	f7f2 fc40 	bl	8000298 <__aeabi_dsub>
 800da18:	460b      	mov	r3, r1
 800da1a:	4602      	mov	r2, r0
 800da1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800da20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800da24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da26:	ea46 060a 	orr.w	r6, r6, sl
 800da2a:	431e      	orrs	r6, r3
 800da2c:	d06f      	beq.n	800db0e <_strtod_l+0xb86>
 800da2e:	a30e      	add	r3, pc, #56	@ (adr r3, 800da68 <_strtod_l+0xae0>)
 800da30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da34:	f7f3 f85a 	bl	8000aec <__aeabi_dcmplt>
 800da38:	2800      	cmp	r0, #0
 800da3a:	f47f acd3 	bne.w	800d3e4 <_strtod_l+0x45c>
 800da3e:	a30c      	add	r3, pc, #48	@ (adr r3, 800da70 <_strtod_l+0xae8>)
 800da40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800da48:	f7f3 f86e 	bl	8000b28 <__aeabi_dcmpgt>
 800da4c:	2800      	cmp	r0, #0
 800da4e:	d093      	beq.n	800d978 <_strtod_l+0x9f0>
 800da50:	e4c8      	b.n	800d3e4 <_strtod_l+0x45c>
 800da52:	bf00      	nop
 800da54:	f3af 8000 	nop.w
 800da58:	00000000 	.word	0x00000000
 800da5c:	bff00000 	.word	0xbff00000
 800da60:	00000000 	.word	0x00000000
 800da64:	3ff00000 	.word	0x3ff00000
 800da68:	94a03595 	.word	0x94a03595
 800da6c:	3fdfffff 	.word	0x3fdfffff
 800da70:	35afe535 	.word	0x35afe535
 800da74:	3fe00000 	.word	0x3fe00000
 800da78:	000fffff 	.word	0x000fffff
 800da7c:	7ff00000 	.word	0x7ff00000
 800da80:	7fefffff 	.word	0x7fefffff
 800da84:	3ff00000 	.word	0x3ff00000
 800da88:	3fe00000 	.word	0x3fe00000
 800da8c:	7fe00000 	.word	0x7fe00000
 800da90:	7c9fffff 	.word	0x7c9fffff
 800da94:	9b08      	ldr	r3, [sp, #32]
 800da96:	b323      	cbz	r3, 800dae2 <_strtod_l+0xb5a>
 800da98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800da9c:	d821      	bhi.n	800dae2 <_strtod_l+0xb5a>
 800da9e:	a328      	add	r3, pc, #160	@ (adr r3, 800db40 <_strtod_l+0xbb8>)
 800daa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daa4:	4630      	mov	r0, r6
 800daa6:	4639      	mov	r1, r7
 800daa8:	f7f3 f82a 	bl	8000b00 <__aeabi_dcmple>
 800daac:	b1a0      	cbz	r0, 800dad8 <_strtod_l+0xb50>
 800daae:	4639      	mov	r1, r7
 800dab0:	4630      	mov	r0, r6
 800dab2:	f7f3 f881 	bl	8000bb8 <__aeabi_d2uiz>
 800dab6:	2801      	cmp	r0, #1
 800dab8:	bf38      	it	cc
 800daba:	2001      	movcc	r0, #1
 800dabc:	f7f2 fd2a 	bl	8000514 <__aeabi_ui2d>
 800dac0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dac2:	4606      	mov	r6, r0
 800dac4:	460f      	mov	r7, r1
 800dac6:	b9fb      	cbnz	r3, 800db08 <_strtod_l+0xb80>
 800dac8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dacc:	9014      	str	r0, [sp, #80]	@ 0x50
 800dace:	9315      	str	r3, [sp, #84]	@ 0x54
 800dad0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800dad4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800dad8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dada:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800dade:	1b5b      	subs	r3, r3, r5
 800dae0:	9311      	str	r3, [sp, #68]	@ 0x44
 800dae2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800dae6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800daea:	f7ff f8f1 	bl	800ccd0 <__ulp>
 800daee:	4650      	mov	r0, sl
 800daf0:	ec53 2b10 	vmov	r2, r3, d0
 800daf4:	4659      	mov	r1, fp
 800daf6:	f7f2 fd87 	bl	8000608 <__aeabi_dmul>
 800dafa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800dafe:	f7f2 fbcd 	bl	800029c <__adddf3>
 800db02:	4682      	mov	sl, r0
 800db04:	468b      	mov	fp, r1
 800db06:	e770      	b.n	800d9ea <_strtod_l+0xa62>
 800db08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800db0c:	e7e0      	b.n	800dad0 <_strtod_l+0xb48>
 800db0e:	a30e      	add	r3, pc, #56	@ (adr r3, 800db48 <_strtod_l+0xbc0>)
 800db10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db14:	f7f2 ffea 	bl	8000aec <__aeabi_dcmplt>
 800db18:	e798      	b.n	800da4c <_strtod_l+0xac4>
 800db1a:	2300      	movs	r3, #0
 800db1c:	930e      	str	r3, [sp, #56]	@ 0x38
 800db1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800db20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800db22:	6013      	str	r3, [r2, #0]
 800db24:	f7ff ba6d 	b.w	800d002 <_strtod_l+0x7a>
 800db28:	2a65      	cmp	r2, #101	@ 0x65
 800db2a:	f43f ab68 	beq.w	800d1fe <_strtod_l+0x276>
 800db2e:	2a45      	cmp	r2, #69	@ 0x45
 800db30:	f43f ab65 	beq.w	800d1fe <_strtod_l+0x276>
 800db34:	2301      	movs	r3, #1
 800db36:	f7ff bba0 	b.w	800d27a <_strtod_l+0x2f2>
 800db3a:	bf00      	nop
 800db3c:	f3af 8000 	nop.w
 800db40:	ffc00000 	.word	0xffc00000
 800db44:	41dfffff 	.word	0x41dfffff
 800db48:	94a03595 	.word	0x94a03595
 800db4c:	3fcfffff 	.word	0x3fcfffff

0800db50 <_strtod_r>:
 800db50:	4b01      	ldr	r3, [pc, #4]	@ (800db58 <_strtod_r+0x8>)
 800db52:	f7ff ba19 	b.w	800cf88 <_strtod_l>
 800db56:	bf00      	nop
 800db58:	20000080 	.word	0x20000080

0800db5c <_strtol_l.isra.0>:
 800db5c:	2b24      	cmp	r3, #36	@ 0x24
 800db5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db62:	4686      	mov	lr, r0
 800db64:	4690      	mov	r8, r2
 800db66:	d801      	bhi.n	800db6c <_strtol_l.isra.0+0x10>
 800db68:	2b01      	cmp	r3, #1
 800db6a:	d106      	bne.n	800db7a <_strtol_l.isra.0+0x1e>
 800db6c:	f7fd fda8 	bl	800b6c0 <__errno>
 800db70:	2316      	movs	r3, #22
 800db72:	6003      	str	r3, [r0, #0]
 800db74:	2000      	movs	r0, #0
 800db76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800db7a:	4834      	ldr	r0, [pc, #208]	@ (800dc4c <_strtol_l.isra.0+0xf0>)
 800db7c:	460d      	mov	r5, r1
 800db7e:	462a      	mov	r2, r5
 800db80:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db84:	5d06      	ldrb	r6, [r0, r4]
 800db86:	f016 0608 	ands.w	r6, r6, #8
 800db8a:	d1f8      	bne.n	800db7e <_strtol_l.isra.0+0x22>
 800db8c:	2c2d      	cmp	r4, #45	@ 0x2d
 800db8e:	d110      	bne.n	800dbb2 <_strtol_l.isra.0+0x56>
 800db90:	782c      	ldrb	r4, [r5, #0]
 800db92:	2601      	movs	r6, #1
 800db94:	1c95      	adds	r5, r2, #2
 800db96:	f033 0210 	bics.w	r2, r3, #16
 800db9a:	d115      	bne.n	800dbc8 <_strtol_l.isra.0+0x6c>
 800db9c:	2c30      	cmp	r4, #48	@ 0x30
 800db9e:	d10d      	bne.n	800dbbc <_strtol_l.isra.0+0x60>
 800dba0:	782a      	ldrb	r2, [r5, #0]
 800dba2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dba6:	2a58      	cmp	r2, #88	@ 0x58
 800dba8:	d108      	bne.n	800dbbc <_strtol_l.isra.0+0x60>
 800dbaa:	786c      	ldrb	r4, [r5, #1]
 800dbac:	3502      	adds	r5, #2
 800dbae:	2310      	movs	r3, #16
 800dbb0:	e00a      	b.n	800dbc8 <_strtol_l.isra.0+0x6c>
 800dbb2:	2c2b      	cmp	r4, #43	@ 0x2b
 800dbb4:	bf04      	itt	eq
 800dbb6:	782c      	ldrbeq	r4, [r5, #0]
 800dbb8:	1c95      	addeq	r5, r2, #2
 800dbba:	e7ec      	b.n	800db96 <_strtol_l.isra.0+0x3a>
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d1f6      	bne.n	800dbae <_strtol_l.isra.0+0x52>
 800dbc0:	2c30      	cmp	r4, #48	@ 0x30
 800dbc2:	bf14      	ite	ne
 800dbc4:	230a      	movne	r3, #10
 800dbc6:	2308      	moveq	r3, #8
 800dbc8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800dbcc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800dbd0:	2200      	movs	r2, #0
 800dbd2:	fbbc f9f3 	udiv	r9, ip, r3
 800dbd6:	4610      	mov	r0, r2
 800dbd8:	fb03 ca19 	mls	sl, r3, r9, ip
 800dbdc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800dbe0:	2f09      	cmp	r7, #9
 800dbe2:	d80f      	bhi.n	800dc04 <_strtol_l.isra.0+0xa8>
 800dbe4:	463c      	mov	r4, r7
 800dbe6:	42a3      	cmp	r3, r4
 800dbe8:	dd1b      	ble.n	800dc22 <_strtol_l.isra.0+0xc6>
 800dbea:	1c57      	adds	r7, r2, #1
 800dbec:	d007      	beq.n	800dbfe <_strtol_l.isra.0+0xa2>
 800dbee:	4581      	cmp	r9, r0
 800dbf0:	d314      	bcc.n	800dc1c <_strtol_l.isra.0+0xc0>
 800dbf2:	d101      	bne.n	800dbf8 <_strtol_l.isra.0+0x9c>
 800dbf4:	45a2      	cmp	sl, r4
 800dbf6:	db11      	blt.n	800dc1c <_strtol_l.isra.0+0xc0>
 800dbf8:	fb00 4003 	mla	r0, r0, r3, r4
 800dbfc:	2201      	movs	r2, #1
 800dbfe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dc02:	e7eb      	b.n	800dbdc <_strtol_l.isra.0+0x80>
 800dc04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800dc08:	2f19      	cmp	r7, #25
 800dc0a:	d801      	bhi.n	800dc10 <_strtol_l.isra.0+0xb4>
 800dc0c:	3c37      	subs	r4, #55	@ 0x37
 800dc0e:	e7ea      	b.n	800dbe6 <_strtol_l.isra.0+0x8a>
 800dc10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800dc14:	2f19      	cmp	r7, #25
 800dc16:	d804      	bhi.n	800dc22 <_strtol_l.isra.0+0xc6>
 800dc18:	3c57      	subs	r4, #87	@ 0x57
 800dc1a:	e7e4      	b.n	800dbe6 <_strtol_l.isra.0+0x8a>
 800dc1c:	f04f 32ff 	mov.w	r2, #4294967295
 800dc20:	e7ed      	b.n	800dbfe <_strtol_l.isra.0+0xa2>
 800dc22:	1c53      	adds	r3, r2, #1
 800dc24:	d108      	bne.n	800dc38 <_strtol_l.isra.0+0xdc>
 800dc26:	2322      	movs	r3, #34	@ 0x22
 800dc28:	f8ce 3000 	str.w	r3, [lr]
 800dc2c:	4660      	mov	r0, ip
 800dc2e:	f1b8 0f00 	cmp.w	r8, #0
 800dc32:	d0a0      	beq.n	800db76 <_strtol_l.isra.0+0x1a>
 800dc34:	1e69      	subs	r1, r5, #1
 800dc36:	e006      	b.n	800dc46 <_strtol_l.isra.0+0xea>
 800dc38:	b106      	cbz	r6, 800dc3c <_strtol_l.isra.0+0xe0>
 800dc3a:	4240      	negs	r0, r0
 800dc3c:	f1b8 0f00 	cmp.w	r8, #0
 800dc40:	d099      	beq.n	800db76 <_strtol_l.isra.0+0x1a>
 800dc42:	2a00      	cmp	r2, #0
 800dc44:	d1f6      	bne.n	800dc34 <_strtol_l.isra.0+0xd8>
 800dc46:	f8c8 1000 	str.w	r1, [r8]
 800dc4a:	e794      	b.n	800db76 <_strtol_l.isra.0+0x1a>
 800dc4c:	0800f381 	.word	0x0800f381

0800dc50 <_strtol_r>:
 800dc50:	f7ff bf84 	b.w	800db5c <_strtol_l.isra.0>

0800dc54 <__ssputs_r>:
 800dc54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc58:	688e      	ldr	r6, [r1, #8]
 800dc5a:	461f      	mov	r7, r3
 800dc5c:	42be      	cmp	r6, r7
 800dc5e:	680b      	ldr	r3, [r1, #0]
 800dc60:	4682      	mov	sl, r0
 800dc62:	460c      	mov	r4, r1
 800dc64:	4690      	mov	r8, r2
 800dc66:	d82d      	bhi.n	800dcc4 <__ssputs_r+0x70>
 800dc68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dc70:	d026      	beq.n	800dcc0 <__ssputs_r+0x6c>
 800dc72:	6965      	ldr	r5, [r4, #20]
 800dc74:	6909      	ldr	r1, [r1, #16]
 800dc76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc7a:	eba3 0901 	sub.w	r9, r3, r1
 800dc7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dc82:	1c7b      	adds	r3, r7, #1
 800dc84:	444b      	add	r3, r9
 800dc86:	106d      	asrs	r5, r5, #1
 800dc88:	429d      	cmp	r5, r3
 800dc8a:	bf38      	it	cc
 800dc8c:	461d      	movcc	r5, r3
 800dc8e:	0553      	lsls	r3, r2, #21
 800dc90:	d527      	bpl.n	800dce2 <__ssputs_r+0x8e>
 800dc92:	4629      	mov	r1, r5
 800dc94:	f7fe fc24 	bl	800c4e0 <_malloc_r>
 800dc98:	4606      	mov	r6, r0
 800dc9a:	b360      	cbz	r0, 800dcf6 <__ssputs_r+0xa2>
 800dc9c:	6921      	ldr	r1, [r4, #16]
 800dc9e:	464a      	mov	r2, r9
 800dca0:	f7fd fd3b 	bl	800b71a <memcpy>
 800dca4:	89a3      	ldrh	r3, [r4, #12]
 800dca6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dcaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dcae:	81a3      	strh	r3, [r4, #12]
 800dcb0:	6126      	str	r6, [r4, #16]
 800dcb2:	6165      	str	r5, [r4, #20]
 800dcb4:	444e      	add	r6, r9
 800dcb6:	eba5 0509 	sub.w	r5, r5, r9
 800dcba:	6026      	str	r6, [r4, #0]
 800dcbc:	60a5      	str	r5, [r4, #8]
 800dcbe:	463e      	mov	r6, r7
 800dcc0:	42be      	cmp	r6, r7
 800dcc2:	d900      	bls.n	800dcc6 <__ssputs_r+0x72>
 800dcc4:	463e      	mov	r6, r7
 800dcc6:	6820      	ldr	r0, [r4, #0]
 800dcc8:	4632      	mov	r2, r6
 800dcca:	4641      	mov	r1, r8
 800dccc:	f000 f9c6 	bl	800e05c <memmove>
 800dcd0:	68a3      	ldr	r3, [r4, #8]
 800dcd2:	1b9b      	subs	r3, r3, r6
 800dcd4:	60a3      	str	r3, [r4, #8]
 800dcd6:	6823      	ldr	r3, [r4, #0]
 800dcd8:	4433      	add	r3, r6
 800dcda:	6023      	str	r3, [r4, #0]
 800dcdc:	2000      	movs	r0, #0
 800dcde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dce2:	462a      	mov	r2, r5
 800dce4:	f000 fd7d 	bl	800e7e2 <_realloc_r>
 800dce8:	4606      	mov	r6, r0
 800dcea:	2800      	cmp	r0, #0
 800dcec:	d1e0      	bne.n	800dcb0 <__ssputs_r+0x5c>
 800dcee:	6921      	ldr	r1, [r4, #16]
 800dcf0:	4650      	mov	r0, sl
 800dcf2:	f7fe fb81 	bl	800c3f8 <_free_r>
 800dcf6:	230c      	movs	r3, #12
 800dcf8:	f8ca 3000 	str.w	r3, [sl]
 800dcfc:	89a3      	ldrh	r3, [r4, #12]
 800dcfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd02:	81a3      	strh	r3, [r4, #12]
 800dd04:	f04f 30ff 	mov.w	r0, #4294967295
 800dd08:	e7e9      	b.n	800dcde <__ssputs_r+0x8a>
	...

0800dd0c <_svfiprintf_r>:
 800dd0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd10:	4698      	mov	r8, r3
 800dd12:	898b      	ldrh	r3, [r1, #12]
 800dd14:	061b      	lsls	r3, r3, #24
 800dd16:	b09d      	sub	sp, #116	@ 0x74
 800dd18:	4607      	mov	r7, r0
 800dd1a:	460d      	mov	r5, r1
 800dd1c:	4614      	mov	r4, r2
 800dd1e:	d510      	bpl.n	800dd42 <_svfiprintf_r+0x36>
 800dd20:	690b      	ldr	r3, [r1, #16]
 800dd22:	b973      	cbnz	r3, 800dd42 <_svfiprintf_r+0x36>
 800dd24:	2140      	movs	r1, #64	@ 0x40
 800dd26:	f7fe fbdb 	bl	800c4e0 <_malloc_r>
 800dd2a:	6028      	str	r0, [r5, #0]
 800dd2c:	6128      	str	r0, [r5, #16]
 800dd2e:	b930      	cbnz	r0, 800dd3e <_svfiprintf_r+0x32>
 800dd30:	230c      	movs	r3, #12
 800dd32:	603b      	str	r3, [r7, #0]
 800dd34:	f04f 30ff 	mov.w	r0, #4294967295
 800dd38:	b01d      	add	sp, #116	@ 0x74
 800dd3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd3e:	2340      	movs	r3, #64	@ 0x40
 800dd40:	616b      	str	r3, [r5, #20]
 800dd42:	2300      	movs	r3, #0
 800dd44:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd46:	2320      	movs	r3, #32
 800dd48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dd4c:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd50:	2330      	movs	r3, #48	@ 0x30
 800dd52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800def0 <_svfiprintf_r+0x1e4>
 800dd56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dd5a:	f04f 0901 	mov.w	r9, #1
 800dd5e:	4623      	mov	r3, r4
 800dd60:	469a      	mov	sl, r3
 800dd62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd66:	b10a      	cbz	r2, 800dd6c <_svfiprintf_r+0x60>
 800dd68:	2a25      	cmp	r2, #37	@ 0x25
 800dd6a:	d1f9      	bne.n	800dd60 <_svfiprintf_r+0x54>
 800dd6c:	ebba 0b04 	subs.w	fp, sl, r4
 800dd70:	d00b      	beq.n	800dd8a <_svfiprintf_r+0x7e>
 800dd72:	465b      	mov	r3, fp
 800dd74:	4622      	mov	r2, r4
 800dd76:	4629      	mov	r1, r5
 800dd78:	4638      	mov	r0, r7
 800dd7a:	f7ff ff6b 	bl	800dc54 <__ssputs_r>
 800dd7e:	3001      	adds	r0, #1
 800dd80:	f000 80a7 	beq.w	800ded2 <_svfiprintf_r+0x1c6>
 800dd84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd86:	445a      	add	r2, fp
 800dd88:	9209      	str	r2, [sp, #36]	@ 0x24
 800dd8a:	f89a 3000 	ldrb.w	r3, [sl]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	f000 809f 	beq.w	800ded2 <_svfiprintf_r+0x1c6>
 800dd94:	2300      	movs	r3, #0
 800dd96:	f04f 32ff 	mov.w	r2, #4294967295
 800dd9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd9e:	f10a 0a01 	add.w	sl, sl, #1
 800dda2:	9304      	str	r3, [sp, #16]
 800dda4:	9307      	str	r3, [sp, #28]
 800dda6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ddaa:	931a      	str	r3, [sp, #104]	@ 0x68
 800ddac:	4654      	mov	r4, sl
 800ddae:	2205      	movs	r2, #5
 800ddb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddb4:	484e      	ldr	r0, [pc, #312]	@ (800def0 <_svfiprintf_r+0x1e4>)
 800ddb6:	f7f2 fa13 	bl	80001e0 <memchr>
 800ddba:	9a04      	ldr	r2, [sp, #16]
 800ddbc:	b9d8      	cbnz	r0, 800ddf6 <_svfiprintf_r+0xea>
 800ddbe:	06d0      	lsls	r0, r2, #27
 800ddc0:	bf44      	itt	mi
 800ddc2:	2320      	movmi	r3, #32
 800ddc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ddc8:	0711      	lsls	r1, r2, #28
 800ddca:	bf44      	itt	mi
 800ddcc:	232b      	movmi	r3, #43	@ 0x2b
 800ddce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ddd2:	f89a 3000 	ldrb.w	r3, [sl]
 800ddd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ddd8:	d015      	beq.n	800de06 <_svfiprintf_r+0xfa>
 800ddda:	9a07      	ldr	r2, [sp, #28]
 800dddc:	4654      	mov	r4, sl
 800ddde:	2000      	movs	r0, #0
 800dde0:	f04f 0c0a 	mov.w	ip, #10
 800dde4:	4621      	mov	r1, r4
 800dde6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ddea:	3b30      	subs	r3, #48	@ 0x30
 800ddec:	2b09      	cmp	r3, #9
 800ddee:	d94b      	bls.n	800de88 <_svfiprintf_r+0x17c>
 800ddf0:	b1b0      	cbz	r0, 800de20 <_svfiprintf_r+0x114>
 800ddf2:	9207      	str	r2, [sp, #28]
 800ddf4:	e014      	b.n	800de20 <_svfiprintf_r+0x114>
 800ddf6:	eba0 0308 	sub.w	r3, r0, r8
 800ddfa:	fa09 f303 	lsl.w	r3, r9, r3
 800ddfe:	4313      	orrs	r3, r2
 800de00:	9304      	str	r3, [sp, #16]
 800de02:	46a2      	mov	sl, r4
 800de04:	e7d2      	b.n	800ddac <_svfiprintf_r+0xa0>
 800de06:	9b03      	ldr	r3, [sp, #12]
 800de08:	1d19      	adds	r1, r3, #4
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	9103      	str	r1, [sp, #12]
 800de0e:	2b00      	cmp	r3, #0
 800de10:	bfbb      	ittet	lt
 800de12:	425b      	neglt	r3, r3
 800de14:	f042 0202 	orrlt.w	r2, r2, #2
 800de18:	9307      	strge	r3, [sp, #28]
 800de1a:	9307      	strlt	r3, [sp, #28]
 800de1c:	bfb8      	it	lt
 800de1e:	9204      	strlt	r2, [sp, #16]
 800de20:	7823      	ldrb	r3, [r4, #0]
 800de22:	2b2e      	cmp	r3, #46	@ 0x2e
 800de24:	d10a      	bne.n	800de3c <_svfiprintf_r+0x130>
 800de26:	7863      	ldrb	r3, [r4, #1]
 800de28:	2b2a      	cmp	r3, #42	@ 0x2a
 800de2a:	d132      	bne.n	800de92 <_svfiprintf_r+0x186>
 800de2c:	9b03      	ldr	r3, [sp, #12]
 800de2e:	1d1a      	adds	r2, r3, #4
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	9203      	str	r2, [sp, #12]
 800de34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800de38:	3402      	adds	r4, #2
 800de3a:	9305      	str	r3, [sp, #20]
 800de3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800df00 <_svfiprintf_r+0x1f4>
 800de40:	7821      	ldrb	r1, [r4, #0]
 800de42:	2203      	movs	r2, #3
 800de44:	4650      	mov	r0, sl
 800de46:	f7f2 f9cb 	bl	80001e0 <memchr>
 800de4a:	b138      	cbz	r0, 800de5c <_svfiprintf_r+0x150>
 800de4c:	9b04      	ldr	r3, [sp, #16]
 800de4e:	eba0 000a 	sub.w	r0, r0, sl
 800de52:	2240      	movs	r2, #64	@ 0x40
 800de54:	4082      	lsls	r2, r0
 800de56:	4313      	orrs	r3, r2
 800de58:	3401      	adds	r4, #1
 800de5a:	9304      	str	r3, [sp, #16]
 800de5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de60:	4824      	ldr	r0, [pc, #144]	@ (800def4 <_svfiprintf_r+0x1e8>)
 800de62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800de66:	2206      	movs	r2, #6
 800de68:	f7f2 f9ba 	bl	80001e0 <memchr>
 800de6c:	2800      	cmp	r0, #0
 800de6e:	d036      	beq.n	800dede <_svfiprintf_r+0x1d2>
 800de70:	4b21      	ldr	r3, [pc, #132]	@ (800def8 <_svfiprintf_r+0x1ec>)
 800de72:	bb1b      	cbnz	r3, 800debc <_svfiprintf_r+0x1b0>
 800de74:	9b03      	ldr	r3, [sp, #12]
 800de76:	3307      	adds	r3, #7
 800de78:	f023 0307 	bic.w	r3, r3, #7
 800de7c:	3308      	adds	r3, #8
 800de7e:	9303      	str	r3, [sp, #12]
 800de80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de82:	4433      	add	r3, r6
 800de84:	9309      	str	r3, [sp, #36]	@ 0x24
 800de86:	e76a      	b.n	800dd5e <_svfiprintf_r+0x52>
 800de88:	fb0c 3202 	mla	r2, ip, r2, r3
 800de8c:	460c      	mov	r4, r1
 800de8e:	2001      	movs	r0, #1
 800de90:	e7a8      	b.n	800dde4 <_svfiprintf_r+0xd8>
 800de92:	2300      	movs	r3, #0
 800de94:	3401      	adds	r4, #1
 800de96:	9305      	str	r3, [sp, #20]
 800de98:	4619      	mov	r1, r3
 800de9a:	f04f 0c0a 	mov.w	ip, #10
 800de9e:	4620      	mov	r0, r4
 800dea0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dea4:	3a30      	subs	r2, #48	@ 0x30
 800dea6:	2a09      	cmp	r2, #9
 800dea8:	d903      	bls.n	800deb2 <_svfiprintf_r+0x1a6>
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d0c6      	beq.n	800de3c <_svfiprintf_r+0x130>
 800deae:	9105      	str	r1, [sp, #20]
 800deb0:	e7c4      	b.n	800de3c <_svfiprintf_r+0x130>
 800deb2:	fb0c 2101 	mla	r1, ip, r1, r2
 800deb6:	4604      	mov	r4, r0
 800deb8:	2301      	movs	r3, #1
 800deba:	e7f0      	b.n	800de9e <_svfiprintf_r+0x192>
 800debc:	ab03      	add	r3, sp, #12
 800debe:	9300      	str	r3, [sp, #0]
 800dec0:	462a      	mov	r2, r5
 800dec2:	4b0e      	ldr	r3, [pc, #56]	@ (800defc <_svfiprintf_r+0x1f0>)
 800dec4:	a904      	add	r1, sp, #16
 800dec6:	4638      	mov	r0, r7
 800dec8:	f7fc fc5e 	bl	800a788 <_printf_float>
 800decc:	1c42      	adds	r2, r0, #1
 800dece:	4606      	mov	r6, r0
 800ded0:	d1d6      	bne.n	800de80 <_svfiprintf_r+0x174>
 800ded2:	89ab      	ldrh	r3, [r5, #12]
 800ded4:	065b      	lsls	r3, r3, #25
 800ded6:	f53f af2d 	bmi.w	800dd34 <_svfiprintf_r+0x28>
 800deda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dedc:	e72c      	b.n	800dd38 <_svfiprintf_r+0x2c>
 800dede:	ab03      	add	r3, sp, #12
 800dee0:	9300      	str	r3, [sp, #0]
 800dee2:	462a      	mov	r2, r5
 800dee4:	4b05      	ldr	r3, [pc, #20]	@ (800defc <_svfiprintf_r+0x1f0>)
 800dee6:	a904      	add	r1, sp, #16
 800dee8:	4638      	mov	r0, r7
 800deea:	f7fc fee5 	bl	800acb8 <_printf_i>
 800deee:	e7ed      	b.n	800decc <_svfiprintf_r+0x1c0>
 800def0:	0800f17d 	.word	0x0800f17d
 800def4:	0800f187 	.word	0x0800f187
 800def8:	0800a789 	.word	0x0800a789
 800defc:	0800dc55 	.word	0x0800dc55
 800df00:	0800f183 	.word	0x0800f183

0800df04 <__sflush_r>:
 800df04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800df08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df0c:	0716      	lsls	r6, r2, #28
 800df0e:	4605      	mov	r5, r0
 800df10:	460c      	mov	r4, r1
 800df12:	d454      	bmi.n	800dfbe <__sflush_r+0xba>
 800df14:	684b      	ldr	r3, [r1, #4]
 800df16:	2b00      	cmp	r3, #0
 800df18:	dc02      	bgt.n	800df20 <__sflush_r+0x1c>
 800df1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	dd48      	ble.n	800dfb2 <__sflush_r+0xae>
 800df20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800df22:	2e00      	cmp	r6, #0
 800df24:	d045      	beq.n	800dfb2 <__sflush_r+0xae>
 800df26:	2300      	movs	r3, #0
 800df28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800df2c:	682f      	ldr	r7, [r5, #0]
 800df2e:	6a21      	ldr	r1, [r4, #32]
 800df30:	602b      	str	r3, [r5, #0]
 800df32:	d030      	beq.n	800df96 <__sflush_r+0x92>
 800df34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800df36:	89a3      	ldrh	r3, [r4, #12]
 800df38:	0759      	lsls	r1, r3, #29
 800df3a:	d505      	bpl.n	800df48 <__sflush_r+0x44>
 800df3c:	6863      	ldr	r3, [r4, #4]
 800df3e:	1ad2      	subs	r2, r2, r3
 800df40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800df42:	b10b      	cbz	r3, 800df48 <__sflush_r+0x44>
 800df44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800df46:	1ad2      	subs	r2, r2, r3
 800df48:	2300      	movs	r3, #0
 800df4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800df4c:	6a21      	ldr	r1, [r4, #32]
 800df4e:	4628      	mov	r0, r5
 800df50:	47b0      	blx	r6
 800df52:	1c43      	adds	r3, r0, #1
 800df54:	89a3      	ldrh	r3, [r4, #12]
 800df56:	d106      	bne.n	800df66 <__sflush_r+0x62>
 800df58:	6829      	ldr	r1, [r5, #0]
 800df5a:	291d      	cmp	r1, #29
 800df5c:	d82b      	bhi.n	800dfb6 <__sflush_r+0xb2>
 800df5e:	4a2a      	ldr	r2, [pc, #168]	@ (800e008 <__sflush_r+0x104>)
 800df60:	40ca      	lsrs	r2, r1
 800df62:	07d6      	lsls	r6, r2, #31
 800df64:	d527      	bpl.n	800dfb6 <__sflush_r+0xb2>
 800df66:	2200      	movs	r2, #0
 800df68:	6062      	str	r2, [r4, #4]
 800df6a:	04d9      	lsls	r1, r3, #19
 800df6c:	6922      	ldr	r2, [r4, #16]
 800df6e:	6022      	str	r2, [r4, #0]
 800df70:	d504      	bpl.n	800df7c <__sflush_r+0x78>
 800df72:	1c42      	adds	r2, r0, #1
 800df74:	d101      	bne.n	800df7a <__sflush_r+0x76>
 800df76:	682b      	ldr	r3, [r5, #0]
 800df78:	b903      	cbnz	r3, 800df7c <__sflush_r+0x78>
 800df7a:	6560      	str	r0, [r4, #84]	@ 0x54
 800df7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800df7e:	602f      	str	r7, [r5, #0]
 800df80:	b1b9      	cbz	r1, 800dfb2 <__sflush_r+0xae>
 800df82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800df86:	4299      	cmp	r1, r3
 800df88:	d002      	beq.n	800df90 <__sflush_r+0x8c>
 800df8a:	4628      	mov	r0, r5
 800df8c:	f7fe fa34 	bl	800c3f8 <_free_r>
 800df90:	2300      	movs	r3, #0
 800df92:	6363      	str	r3, [r4, #52]	@ 0x34
 800df94:	e00d      	b.n	800dfb2 <__sflush_r+0xae>
 800df96:	2301      	movs	r3, #1
 800df98:	4628      	mov	r0, r5
 800df9a:	47b0      	blx	r6
 800df9c:	4602      	mov	r2, r0
 800df9e:	1c50      	adds	r0, r2, #1
 800dfa0:	d1c9      	bne.n	800df36 <__sflush_r+0x32>
 800dfa2:	682b      	ldr	r3, [r5, #0]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d0c6      	beq.n	800df36 <__sflush_r+0x32>
 800dfa8:	2b1d      	cmp	r3, #29
 800dfaa:	d001      	beq.n	800dfb0 <__sflush_r+0xac>
 800dfac:	2b16      	cmp	r3, #22
 800dfae:	d11e      	bne.n	800dfee <__sflush_r+0xea>
 800dfb0:	602f      	str	r7, [r5, #0]
 800dfb2:	2000      	movs	r0, #0
 800dfb4:	e022      	b.n	800dffc <__sflush_r+0xf8>
 800dfb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dfba:	b21b      	sxth	r3, r3
 800dfbc:	e01b      	b.n	800dff6 <__sflush_r+0xf2>
 800dfbe:	690f      	ldr	r7, [r1, #16]
 800dfc0:	2f00      	cmp	r7, #0
 800dfc2:	d0f6      	beq.n	800dfb2 <__sflush_r+0xae>
 800dfc4:	0793      	lsls	r3, r2, #30
 800dfc6:	680e      	ldr	r6, [r1, #0]
 800dfc8:	bf08      	it	eq
 800dfca:	694b      	ldreq	r3, [r1, #20]
 800dfcc:	600f      	str	r7, [r1, #0]
 800dfce:	bf18      	it	ne
 800dfd0:	2300      	movne	r3, #0
 800dfd2:	eba6 0807 	sub.w	r8, r6, r7
 800dfd6:	608b      	str	r3, [r1, #8]
 800dfd8:	f1b8 0f00 	cmp.w	r8, #0
 800dfdc:	dde9      	ble.n	800dfb2 <__sflush_r+0xae>
 800dfde:	6a21      	ldr	r1, [r4, #32]
 800dfe0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dfe2:	4643      	mov	r3, r8
 800dfe4:	463a      	mov	r2, r7
 800dfe6:	4628      	mov	r0, r5
 800dfe8:	47b0      	blx	r6
 800dfea:	2800      	cmp	r0, #0
 800dfec:	dc08      	bgt.n	800e000 <__sflush_r+0xfc>
 800dfee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dff2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dff6:	81a3      	strh	r3, [r4, #12]
 800dff8:	f04f 30ff 	mov.w	r0, #4294967295
 800dffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e000:	4407      	add	r7, r0
 800e002:	eba8 0800 	sub.w	r8, r8, r0
 800e006:	e7e7      	b.n	800dfd8 <__sflush_r+0xd4>
 800e008:	20400001 	.word	0x20400001

0800e00c <_fflush_r>:
 800e00c:	b538      	push	{r3, r4, r5, lr}
 800e00e:	690b      	ldr	r3, [r1, #16]
 800e010:	4605      	mov	r5, r0
 800e012:	460c      	mov	r4, r1
 800e014:	b913      	cbnz	r3, 800e01c <_fflush_r+0x10>
 800e016:	2500      	movs	r5, #0
 800e018:	4628      	mov	r0, r5
 800e01a:	bd38      	pop	{r3, r4, r5, pc}
 800e01c:	b118      	cbz	r0, 800e026 <_fflush_r+0x1a>
 800e01e:	6a03      	ldr	r3, [r0, #32]
 800e020:	b90b      	cbnz	r3, 800e026 <_fflush_r+0x1a>
 800e022:	f7fd fa01 	bl	800b428 <__sinit>
 800e026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d0f3      	beq.n	800e016 <_fflush_r+0xa>
 800e02e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e030:	07d0      	lsls	r0, r2, #31
 800e032:	d404      	bmi.n	800e03e <_fflush_r+0x32>
 800e034:	0599      	lsls	r1, r3, #22
 800e036:	d402      	bmi.n	800e03e <_fflush_r+0x32>
 800e038:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e03a:	f7fd fb6c 	bl	800b716 <__retarget_lock_acquire_recursive>
 800e03e:	4628      	mov	r0, r5
 800e040:	4621      	mov	r1, r4
 800e042:	f7ff ff5f 	bl	800df04 <__sflush_r>
 800e046:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e048:	07da      	lsls	r2, r3, #31
 800e04a:	4605      	mov	r5, r0
 800e04c:	d4e4      	bmi.n	800e018 <_fflush_r+0xc>
 800e04e:	89a3      	ldrh	r3, [r4, #12]
 800e050:	059b      	lsls	r3, r3, #22
 800e052:	d4e1      	bmi.n	800e018 <_fflush_r+0xc>
 800e054:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e056:	f7fd fb5f 	bl	800b718 <__retarget_lock_release_recursive>
 800e05a:	e7dd      	b.n	800e018 <_fflush_r+0xc>

0800e05c <memmove>:
 800e05c:	4288      	cmp	r0, r1
 800e05e:	b510      	push	{r4, lr}
 800e060:	eb01 0402 	add.w	r4, r1, r2
 800e064:	d902      	bls.n	800e06c <memmove+0x10>
 800e066:	4284      	cmp	r4, r0
 800e068:	4623      	mov	r3, r4
 800e06a:	d807      	bhi.n	800e07c <memmove+0x20>
 800e06c:	1e43      	subs	r3, r0, #1
 800e06e:	42a1      	cmp	r1, r4
 800e070:	d008      	beq.n	800e084 <memmove+0x28>
 800e072:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e076:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e07a:	e7f8      	b.n	800e06e <memmove+0x12>
 800e07c:	4402      	add	r2, r0
 800e07e:	4601      	mov	r1, r0
 800e080:	428a      	cmp	r2, r1
 800e082:	d100      	bne.n	800e086 <memmove+0x2a>
 800e084:	bd10      	pop	{r4, pc}
 800e086:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e08a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e08e:	e7f7      	b.n	800e080 <memmove+0x24>

0800e090 <strncmp>:
 800e090:	b510      	push	{r4, lr}
 800e092:	b16a      	cbz	r2, 800e0b0 <strncmp+0x20>
 800e094:	3901      	subs	r1, #1
 800e096:	1884      	adds	r4, r0, r2
 800e098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e09c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	d103      	bne.n	800e0ac <strncmp+0x1c>
 800e0a4:	42a0      	cmp	r0, r4
 800e0a6:	d001      	beq.n	800e0ac <strncmp+0x1c>
 800e0a8:	2a00      	cmp	r2, #0
 800e0aa:	d1f5      	bne.n	800e098 <strncmp+0x8>
 800e0ac:	1ad0      	subs	r0, r2, r3
 800e0ae:	bd10      	pop	{r4, pc}
 800e0b0:	4610      	mov	r0, r2
 800e0b2:	e7fc      	b.n	800e0ae <strncmp+0x1e>

0800e0b4 <_sbrk_r>:
 800e0b4:	b538      	push	{r3, r4, r5, lr}
 800e0b6:	4d06      	ldr	r5, [pc, #24]	@ (800e0d0 <_sbrk_r+0x1c>)
 800e0b8:	2300      	movs	r3, #0
 800e0ba:	4604      	mov	r4, r0
 800e0bc:	4608      	mov	r0, r1
 800e0be:	602b      	str	r3, [r5, #0]
 800e0c0:	f7f5 f876 	bl	80031b0 <_sbrk>
 800e0c4:	1c43      	adds	r3, r0, #1
 800e0c6:	d102      	bne.n	800e0ce <_sbrk_r+0x1a>
 800e0c8:	682b      	ldr	r3, [r5, #0]
 800e0ca:	b103      	cbz	r3, 800e0ce <_sbrk_r+0x1a>
 800e0cc:	6023      	str	r3, [r4, #0]
 800e0ce:	bd38      	pop	{r3, r4, r5, pc}
 800e0d0:	20004b4c 	.word	0x20004b4c
 800e0d4:	00000000 	.word	0x00000000

0800e0d8 <nan>:
 800e0d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e0e0 <nan+0x8>
 800e0dc:	4770      	bx	lr
 800e0de:	bf00      	nop
 800e0e0:	00000000 	.word	0x00000000
 800e0e4:	7ff80000 	.word	0x7ff80000

0800e0e8 <__assert_func>:
 800e0e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0ea:	4614      	mov	r4, r2
 800e0ec:	461a      	mov	r2, r3
 800e0ee:	4b09      	ldr	r3, [pc, #36]	@ (800e114 <__assert_func+0x2c>)
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	4605      	mov	r5, r0
 800e0f4:	68d8      	ldr	r0, [r3, #12]
 800e0f6:	b14c      	cbz	r4, 800e10c <__assert_func+0x24>
 800e0f8:	4b07      	ldr	r3, [pc, #28]	@ (800e118 <__assert_func+0x30>)
 800e0fa:	9100      	str	r1, [sp, #0]
 800e0fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e100:	4906      	ldr	r1, [pc, #24]	@ (800e11c <__assert_func+0x34>)
 800e102:	462b      	mov	r3, r5
 800e104:	f000 fba8 	bl	800e858 <fiprintf>
 800e108:	f000 fbb8 	bl	800e87c <abort>
 800e10c:	4b04      	ldr	r3, [pc, #16]	@ (800e120 <__assert_func+0x38>)
 800e10e:	461c      	mov	r4, r3
 800e110:	e7f3      	b.n	800e0fa <__assert_func+0x12>
 800e112:	bf00      	nop
 800e114:	20000030 	.word	0x20000030
 800e118:	0800f196 	.word	0x0800f196
 800e11c:	0800f1a3 	.word	0x0800f1a3
 800e120:	0800f1d1 	.word	0x0800f1d1

0800e124 <_calloc_r>:
 800e124:	b570      	push	{r4, r5, r6, lr}
 800e126:	fba1 5402 	umull	r5, r4, r1, r2
 800e12a:	b934      	cbnz	r4, 800e13a <_calloc_r+0x16>
 800e12c:	4629      	mov	r1, r5
 800e12e:	f7fe f9d7 	bl	800c4e0 <_malloc_r>
 800e132:	4606      	mov	r6, r0
 800e134:	b928      	cbnz	r0, 800e142 <_calloc_r+0x1e>
 800e136:	4630      	mov	r0, r6
 800e138:	bd70      	pop	{r4, r5, r6, pc}
 800e13a:	220c      	movs	r2, #12
 800e13c:	6002      	str	r2, [r0, #0]
 800e13e:	2600      	movs	r6, #0
 800e140:	e7f9      	b.n	800e136 <_calloc_r+0x12>
 800e142:	462a      	mov	r2, r5
 800e144:	4621      	mov	r1, r4
 800e146:	f7fd fa0a 	bl	800b55e <memset>
 800e14a:	e7f4      	b.n	800e136 <_calloc_r+0x12>

0800e14c <rshift>:
 800e14c:	6903      	ldr	r3, [r0, #16]
 800e14e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e152:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e156:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e15a:	f100 0414 	add.w	r4, r0, #20
 800e15e:	dd45      	ble.n	800e1ec <rshift+0xa0>
 800e160:	f011 011f 	ands.w	r1, r1, #31
 800e164:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e168:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e16c:	d10c      	bne.n	800e188 <rshift+0x3c>
 800e16e:	f100 0710 	add.w	r7, r0, #16
 800e172:	4629      	mov	r1, r5
 800e174:	42b1      	cmp	r1, r6
 800e176:	d334      	bcc.n	800e1e2 <rshift+0x96>
 800e178:	1a9b      	subs	r3, r3, r2
 800e17a:	009b      	lsls	r3, r3, #2
 800e17c:	1eea      	subs	r2, r5, #3
 800e17e:	4296      	cmp	r6, r2
 800e180:	bf38      	it	cc
 800e182:	2300      	movcc	r3, #0
 800e184:	4423      	add	r3, r4
 800e186:	e015      	b.n	800e1b4 <rshift+0x68>
 800e188:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e18c:	f1c1 0820 	rsb	r8, r1, #32
 800e190:	40cf      	lsrs	r7, r1
 800e192:	f105 0e04 	add.w	lr, r5, #4
 800e196:	46a1      	mov	r9, r4
 800e198:	4576      	cmp	r6, lr
 800e19a:	46f4      	mov	ip, lr
 800e19c:	d815      	bhi.n	800e1ca <rshift+0x7e>
 800e19e:	1a9a      	subs	r2, r3, r2
 800e1a0:	0092      	lsls	r2, r2, #2
 800e1a2:	3a04      	subs	r2, #4
 800e1a4:	3501      	adds	r5, #1
 800e1a6:	42ae      	cmp	r6, r5
 800e1a8:	bf38      	it	cc
 800e1aa:	2200      	movcc	r2, #0
 800e1ac:	18a3      	adds	r3, r4, r2
 800e1ae:	50a7      	str	r7, [r4, r2]
 800e1b0:	b107      	cbz	r7, 800e1b4 <rshift+0x68>
 800e1b2:	3304      	adds	r3, #4
 800e1b4:	1b1a      	subs	r2, r3, r4
 800e1b6:	42a3      	cmp	r3, r4
 800e1b8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e1bc:	bf08      	it	eq
 800e1be:	2300      	moveq	r3, #0
 800e1c0:	6102      	str	r2, [r0, #16]
 800e1c2:	bf08      	it	eq
 800e1c4:	6143      	streq	r3, [r0, #20]
 800e1c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e1ca:	f8dc c000 	ldr.w	ip, [ip]
 800e1ce:	fa0c fc08 	lsl.w	ip, ip, r8
 800e1d2:	ea4c 0707 	orr.w	r7, ip, r7
 800e1d6:	f849 7b04 	str.w	r7, [r9], #4
 800e1da:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e1de:	40cf      	lsrs	r7, r1
 800e1e0:	e7da      	b.n	800e198 <rshift+0x4c>
 800e1e2:	f851 cb04 	ldr.w	ip, [r1], #4
 800e1e6:	f847 cf04 	str.w	ip, [r7, #4]!
 800e1ea:	e7c3      	b.n	800e174 <rshift+0x28>
 800e1ec:	4623      	mov	r3, r4
 800e1ee:	e7e1      	b.n	800e1b4 <rshift+0x68>

0800e1f0 <__hexdig_fun>:
 800e1f0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e1f4:	2b09      	cmp	r3, #9
 800e1f6:	d802      	bhi.n	800e1fe <__hexdig_fun+0xe>
 800e1f8:	3820      	subs	r0, #32
 800e1fa:	b2c0      	uxtb	r0, r0
 800e1fc:	4770      	bx	lr
 800e1fe:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e202:	2b05      	cmp	r3, #5
 800e204:	d801      	bhi.n	800e20a <__hexdig_fun+0x1a>
 800e206:	3847      	subs	r0, #71	@ 0x47
 800e208:	e7f7      	b.n	800e1fa <__hexdig_fun+0xa>
 800e20a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e20e:	2b05      	cmp	r3, #5
 800e210:	d801      	bhi.n	800e216 <__hexdig_fun+0x26>
 800e212:	3827      	subs	r0, #39	@ 0x27
 800e214:	e7f1      	b.n	800e1fa <__hexdig_fun+0xa>
 800e216:	2000      	movs	r0, #0
 800e218:	4770      	bx	lr
	...

0800e21c <__gethex>:
 800e21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e220:	b085      	sub	sp, #20
 800e222:	468a      	mov	sl, r1
 800e224:	9302      	str	r3, [sp, #8]
 800e226:	680b      	ldr	r3, [r1, #0]
 800e228:	9001      	str	r0, [sp, #4]
 800e22a:	4690      	mov	r8, r2
 800e22c:	1c9c      	adds	r4, r3, #2
 800e22e:	46a1      	mov	r9, r4
 800e230:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e234:	2830      	cmp	r0, #48	@ 0x30
 800e236:	d0fa      	beq.n	800e22e <__gethex+0x12>
 800e238:	eba9 0303 	sub.w	r3, r9, r3
 800e23c:	f1a3 0b02 	sub.w	fp, r3, #2
 800e240:	f7ff ffd6 	bl	800e1f0 <__hexdig_fun>
 800e244:	4605      	mov	r5, r0
 800e246:	2800      	cmp	r0, #0
 800e248:	d168      	bne.n	800e31c <__gethex+0x100>
 800e24a:	49a0      	ldr	r1, [pc, #640]	@ (800e4cc <__gethex+0x2b0>)
 800e24c:	2201      	movs	r2, #1
 800e24e:	4648      	mov	r0, r9
 800e250:	f7ff ff1e 	bl	800e090 <strncmp>
 800e254:	4607      	mov	r7, r0
 800e256:	2800      	cmp	r0, #0
 800e258:	d167      	bne.n	800e32a <__gethex+0x10e>
 800e25a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e25e:	4626      	mov	r6, r4
 800e260:	f7ff ffc6 	bl	800e1f0 <__hexdig_fun>
 800e264:	2800      	cmp	r0, #0
 800e266:	d062      	beq.n	800e32e <__gethex+0x112>
 800e268:	4623      	mov	r3, r4
 800e26a:	7818      	ldrb	r0, [r3, #0]
 800e26c:	2830      	cmp	r0, #48	@ 0x30
 800e26e:	4699      	mov	r9, r3
 800e270:	f103 0301 	add.w	r3, r3, #1
 800e274:	d0f9      	beq.n	800e26a <__gethex+0x4e>
 800e276:	f7ff ffbb 	bl	800e1f0 <__hexdig_fun>
 800e27a:	fab0 f580 	clz	r5, r0
 800e27e:	096d      	lsrs	r5, r5, #5
 800e280:	f04f 0b01 	mov.w	fp, #1
 800e284:	464a      	mov	r2, r9
 800e286:	4616      	mov	r6, r2
 800e288:	3201      	adds	r2, #1
 800e28a:	7830      	ldrb	r0, [r6, #0]
 800e28c:	f7ff ffb0 	bl	800e1f0 <__hexdig_fun>
 800e290:	2800      	cmp	r0, #0
 800e292:	d1f8      	bne.n	800e286 <__gethex+0x6a>
 800e294:	498d      	ldr	r1, [pc, #564]	@ (800e4cc <__gethex+0x2b0>)
 800e296:	2201      	movs	r2, #1
 800e298:	4630      	mov	r0, r6
 800e29a:	f7ff fef9 	bl	800e090 <strncmp>
 800e29e:	2800      	cmp	r0, #0
 800e2a0:	d13f      	bne.n	800e322 <__gethex+0x106>
 800e2a2:	b944      	cbnz	r4, 800e2b6 <__gethex+0x9a>
 800e2a4:	1c74      	adds	r4, r6, #1
 800e2a6:	4622      	mov	r2, r4
 800e2a8:	4616      	mov	r6, r2
 800e2aa:	3201      	adds	r2, #1
 800e2ac:	7830      	ldrb	r0, [r6, #0]
 800e2ae:	f7ff ff9f 	bl	800e1f0 <__hexdig_fun>
 800e2b2:	2800      	cmp	r0, #0
 800e2b4:	d1f8      	bne.n	800e2a8 <__gethex+0x8c>
 800e2b6:	1ba4      	subs	r4, r4, r6
 800e2b8:	00a7      	lsls	r7, r4, #2
 800e2ba:	7833      	ldrb	r3, [r6, #0]
 800e2bc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e2c0:	2b50      	cmp	r3, #80	@ 0x50
 800e2c2:	d13e      	bne.n	800e342 <__gethex+0x126>
 800e2c4:	7873      	ldrb	r3, [r6, #1]
 800e2c6:	2b2b      	cmp	r3, #43	@ 0x2b
 800e2c8:	d033      	beq.n	800e332 <__gethex+0x116>
 800e2ca:	2b2d      	cmp	r3, #45	@ 0x2d
 800e2cc:	d034      	beq.n	800e338 <__gethex+0x11c>
 800e2ce:	1c71      	adds	r1, r6, #1
 800e2d0:	2400      	movs	r4, #0
 800e2d2:	7808      	ldrb	r0, [r1, #0]
 800e2d4:	f7ff ff8c 	bl	800e1f0 <__hexdig_fun>
 800e2d8:	1e43      	subs	r3, r0, #1
 800e2da:	b2db      	uxtb	r3, r3
 800e2dc:	2b18      	cmp	r3, #24
 800e2de:	d830      	bhi.n	800e342 <__gethex+0x126>
 800e2e0:	f1a0 0210 	sub.w	r2, r0, #16
 800e2e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e2e8:	f7ff ff82 	bl	800e1f0 <__hexdig_fun>
 800e2ec:	f100 3cff 	add.w	ip, r0, #4294967295
 800e2f0:	fa5f fc8c 	uxtb.w	ip, ip
 800e2f4:	f1bc 0f18 	cmp.w	ip, #24
 800e2f8:	f04f 030a 	mov.w	r3, #10
 800e2fc:	d91e      	bls.n	800e33c <__gethex+0x120>
 800e2fe:	b104      	cbz	r4, 800e302 <__gethex+0xe6>
 800e300:	4252      	negs	r2, r2
 800e302:	4417      	add	r7, r2
 800e304:	f8ca 1000 	str.w	r1, [sl]
 800e308:	b1ed      	cbz	r5, 800e346 <__gethex+0x12a>
 800e30a:	f1bb 0f00 	cmp.w	fp, #0
 800e30e:	bf0c      	ite	eq
 800e310:	2506      	moveq	r5, #6
 800e312:	2500      	movne	r5, #0
 800e314:	4628      	mov	r0, r5
 800e316:	b005      	add	sp, #20
 800e318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e31c:	2500      	movs	r5, #0
 800e31e:	462c      	mov	r4, r5
 800e320:	e7b0      	b.n	800e284 <__gethex+0x68>
 800e322:	2c00      	cmp	r4, #0
 800e324:	d1c7      	bne.n	800e2b6 <__gethex+0x9a>
 800e326:	4627      	mov	r7, r4
 800e328:	e7c7      	b.n	800e2ba <__gethex+0x9e>
 800e32a:	464e      	mov	r6, r9
 800e32c:	462f      	mov	r7, r5
 800e32e:	2501      	movs	r5, #1
 800e330:	e7c3      	b.n	800e2ba <__gethex+0x9e>
 800e332:	2400      	movs	r4, #0
 800e334:	1cb1      	adds	r1, r6, #2
 800e336:	e7cc      	b.n	800e2d2 <__gethex+0xb6>
 800e338:	2401      	movs	r4, #1
 800e33a:	e7fb      	b.n	800e334 <__gethex+0x118>
 800e33c:	fb03 0002 	mla	r0, r3, r2, r0
 800e340:	e7ce      	b.n	800e2e0 <__gethex+0xc4>
 800e342:	4631      	mov	r1, r6
 800e344:	e7de      	b.n	800e304 <__gethex+0xe8>
 800e346:	eba6 0309 	sub.w	r3, r6, r9
 800e34a:	3b01      	subs	r3, #1
 800e34c:	4629      	mov	r1, r5
 800e34e:	2b07      	cmp	r3, #7
 800e350:	dc0a      	bgt.n	800e368 <__gethex+0x14c>
 800e352:	9801      	ldr	r0, [sp, #4]
 800e354:	f7fe f950 	bl	800c5f8 <_Balloc>
 800e358:	4604      	mov	r4, r0
 800e35a:	b940      	cbnz	r0, 800e36e <__gethex+0x152>
 800e35c:	4b5c      	ldr	r3, [pc, #368]	@ (800e4d0 <__gethex+0x2b4>)
 800e35e:	4602      	mov	r2, r0
 800e360:	21e4      	movs	r1, #228	@ 0xe4
 800e362:	485c      	ldr	r0, [pc, #368]	@ (800e4d4 <__gethex+0x2b8>)
 800e364:	f7ff fec0 	bl	800e0e8 <__assert_func>
 800e368:	3101      	adds	r1, #1
 800e36a:	105b      	asrs	r3, r3, #1
 800e36c:	e7ef      	b.n	800e34e <__gethex+0x132>
 800e36e:	f100 0a14 	add.w	sl, r0, #20
 800e372:	2300      	movs	r3, #0
 800e374:	4655      	mov	r5, sl
 800e376:	469b      	mov	fp, r3
 800e378:	45b1      	cmp	r9, r6
 800e37a:	d337      	bcc.n	800e3ec <__gethex+0x1d0>
 800e37c:	f845 bb04 	str.w	fp, [r5], #4
 800e380:	eba5 050a 	sub.w	r5, r5, sl
 800e384:	10ad      	asrs	r5, r5, #2
 800e386:	6125      	str	r5, [r4, #16]
 800e388:	4658      	mov	r0, fp
 800e38a:	f7fe fa27 	bl	800c7dc <__hi0bits>
 800e38e:	016d      	lsls	r5, r5, #5
 800e390:	f8d8 6000 	ldr.w	r6, [r8]
 800e394:	1a2d      	subs	r5, r5, r0
 800e396:	42b5      	cmp	r5, r6
 800e398:	dd54      	ble.n	800e444 <__gethex+0x228>
 800e39a:	1bad      	subs	r5, r5, r6
 800e39c:	4629      	mov	r1, r5
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f7fe fdb3 	bl	800cf0a <__any_on>
 800e3a4:	4681      	mov	r9, r0
 800e3a6:	b178      	cbz	r0, 800e3c8 <__gethex+0x1ac>
 800e3a8:	1e6b      	subs	r3, r5, #1
 800e3aa:	1159      	asrs	r1, r3, #5
 800e3ac:	f003 021f 	and.w	r2, r3, #31
 800e3b0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e3b4:	f04f 0901 	mov.w	r9, #1
 800e3b8:	fa09 f202 	lsl.w	r2, r9, r2
 800e3bc:	420a      	tst	r2, r1
 800e3be:	d003      	beq.n	800e3c8 <__gethex+0x1ac>
 800e3c0:	454b      	cmp	r3, r9
 800e3c2:	dc36      	bgt.n	800e432 <__gethex+0x216>
 800e3c4:	f04f 0902 	mov.w	r9, #2
 800e3c8:	4629      	mov	r1, r5
 800e3ca:	4620      	mov	r0, r4
 800e3cc:	f7ff febe 	bl	800e14c <rshift>
 800e3d0:	442f      	add	r7, r5
 800e3d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e3d6:	42bb      	cmp	r3, r7
 800e3d8:	da42      	bge.n	800e460 <__gethex+0x244>
 800e3da:	9801      	ldr	r0, [sp, #4]
 800e3dc:	4621      	mov	r1, r4
 800e3de:	f7fe f94b 	bl	800c678 <_Bfree>
 800e3e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	6013      	str	r3, [r2, #0]
 800e3e8:	25a3      	movs	r5, #163	@ 0xa3
 800e3ea:	e793      	b.n	800e314 <__gethex+0xf8>
 800e3ec:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e3f0:	2a2e      	cmp	r2, #46	@ 0x2e
 800e3f2:	d012      	beq.n	800e41a <__gethex+0x1fe>
 800e3f4:	2b20      	cmp	r3, #32
 800e3f6:	d104      	bne.n	800e402 <__gethex+0x1e6>
 800e3f8:	f845 bb04 	str.w	fp, [r5], #4
 800e3fc:	f04f 0b00 	mov.w	fp, #0
 800e400:	465b      	mov	r3, fp
 800e402:	7830      	ldrb	r0, [r6, #0]
 800e404:	9303      	str	r3, [sp, #12]
 800e406:	f7ff fef3 	bl	800e1f0 <__hexdig_fun>
 800e40a:	9b03      	ldr	r3, [sp, #12]
 800e40c:	f000 000f 	and.w	r0, r0, #15
 800e410:	4098      	lsls	r0, r3
 800e412:	ea4b 0b00 	orr.w	fp, fp, r0
 800e416:	3304      	adds	r3, #4
 800e418:	e7ae      	b.n	800e378 <__gethex+0x15c>
 800e41a:	45b1      	cmp	r9, r6
 800e41c:	d8ea      	bhi.n	800e3f4 <__gethex+0x1d8>
 800e41e:	492b      	ldr	r1, [pc, #172]	@ (800e4cc <__gethex+0x2b0>)
 800e420:	9303      	str	r3, [sp, #12]
 800e422:	2201      	movs	r2, #1
 800e424:	4630      	mov	r0, r6
 800e426:	f7ff fe33 	bl	800e090 <strncmp>
 800e42a:	9b03      	ldr	r3, [sp, #12]
 800e42c:	2800      	cmp	r0, #0
 800e42e:	d1e1      	bne.n	800e3f4 <__gethex+0x1d8>
 800e430:	e7a2      	b.n	800e378 <__gethex+0x15c>
 800e432:	1ea9      	subs	r1, r5, #2
 800e434:	4620      	mov	r0, r4
 800e436:	f7fe fd68 	bl	800cf0a <__any_on>
 800e43a:	2800      	cmp	r0, #0
 800e43c:	d0c2      	beq.n	800e3c4 <__gethex+0x1a8>
 800e43e:	f04f 0903 	mov.w	r9, #3
 800e442:	e7c1      	b.n	800e3c8 <__gethex+0x1ac>
 800e444:	da09      	bge.n	800e45a <__gethex+0x23e>
 800e446:	1b75      	subs	r5, r6, r5
 800e448:	4621      	mov	r1, r4
 800e44a:	9801      	ldr	r0, [sp, #4]
 800e44c:	462a      	mov	r2, r5
 800e44e:	f7fe fb23 	bl	800ca98 <__lshift>
 800e452:	1b7f      	subs	r7, r7, r5
 800e454:	4604      	mov	r4, r0
 800e456:	f100 0a14 	add.w	sl, r0, #20
 800e45a:	f04f 0900 	mov.w	r9, #0
 800e45e:	e7b8      	b.n	800e3d2 <__gethex+0x1b6>
 800e460:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e464:	42bd      	cmp	r5, r7
 800e466:	dd6f      	ble.n	800e548 <__gethex+0x32c>
 800e468:	1bed      	subs	r5, r5, r7
 800e46a:	42ae      	cmp	r6, r5
 800e46c:	dc34      	bgt.n	800e4d8 <__gethex+0x2bc>
 800e46e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e472:	2b02      	cmp	r3, #2
 800e474:	d022      	beq.n	800e4bc <__gethex+0x2a0>
 800e476:	2b03      	cmp	r3, #3
 800e478:	d024      	beq.n	800e4c4 <__gethex+0x2a8>
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d115      	bne.n	800e4aa <__gethex+0x28e>
 800e47e:	42ae      	cmp	r6, r5
 800e480:	d113      	bne.n	800e4aa <__gethex+0x28e>
 800e482:	2e01      	cmp	r6, #1
 800e484:	d10b      	bne.n	800e49e <__gethex+0x282>
 800e486:	9a02      	ldr	r2, [sp, #8]
 800e488:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e48c:	6013      	str	r3, [r2, #0]
 800e48e:	2301      	movs	r3, #1
 800e490:	6123      	str	r3, [r4, #16]
 800e492:	f8ca 3000 	str.w	r3, [sl]
 800e496:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e498:	2562      	movs	r5, #98	@ 0x62
 800e49a:	601c      	str	r4, [r3, #0]
 800e49c:	e73a      	b.n	800e314 <__gethex+0xf8>
 800e49e:	1e71      	subs	r1, r6, #1
 800e4a0:	4620      	mov	r0, r4
 800e4a2:	f7fe fd32 	bl	800cf0a <__any_on>
 800e4a6:	2800      	cmp	r0, #0
 800e4a8:	d1ed      	bne.n	800e486 <__gethex+0x26a>
 800e4aa:	9801      	ldr	r0, [sp, #4]
 800e4ac:	4621      	mov	r1, r4
 800e4ae:	f7fe f8e3 	bl	800c678 <_Bfree>
 800e4b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	6013      	str	r3, [r2, #0]
 800e4b8:	2550      	movs	r5, #80	@ 0x50
 800e4ba:	e72b      	b.n	800e314 <__gethex+0xf8>
 800e4bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d1f3      	bne.n	800e4aa <__gethex+0x28e>
 800e4c2:	e7e0      	b.n	800e486 <__gethex+0x26a>
 800e4c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d1dd      	bne.n	800e486 <__gethex+0x26a>
 800e4ca:	e7ee      	b.n	800e4aa <__gethex+0x28e>
 800e4cc:	0800f17b 	.word	0x0800f17b
 800e4d0:	0800f111 	.word	0x0800f111
 800e4d4:	0800f1d2 	.word	0x0800f1d2
 800e4d8:	1e6f      	subs	r7, r5, #1
 800e4da:	f1b9 0f00 	cmp.w	r9, #0
 800e4de:	d130      	bne.n	800e542 <__gethex+0x326>
 800e4e0:	b127      	cbz	r7, 800e4ec <__gethex+0x2d0>
 800e4e2:	4639      	mov	r1, r7
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	f7fe fd10 	bl	800cf0a <__any_on>
 800e4ea:	4681      	mov	r9, r0
 800e4ec:	117a      	asrs	r2, r7, #5
 800e4ee:	2301      	movs	r3, #1
 800e4f0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800e4f4:	f007 071f 	and.w	r7, r7, #31
 800e4f8:	40bb      	lsls	r3, r7
 800e4fa:	4213      	tst	r3, r2
 800e4fc:	4629      	mov	r1, r5
 800e4fe:	4620      	mov	r0, r4
 800e500:	bf18      	it	ne
 800e502:	f049 0902 	orrne.w	r9, r9, #2
 800e506:	f7ff fe21 	bl	800e14c <rshift>
 800e50a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800e50e:	1b76      	subs	r6, r6, r5
 800e510:	2502      	movs	r5, #2
 800e512:	f1b9 0f00 	cmp.w	r9, #0
 800e516:	d047      	beq.n	800e5a8 <__gethex+0x38c>
 800e518:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e51c:	2b02      	cmp	r3, #2
 800e51e:	d015      	beq.n	800e54c <__gethex+0x330>
 800e520:	2b03      	cmp	r3, #3
 800e522:	d017      	beq.n	800e554 <__gethex+0x338>
 800e524:	2b01      	cmp	r3, #1
 800e526:	d109      	bne.n	800e53c <__gethex+0x320>
 800e528:	f019 0f02 	tst.w	r9, #2
 800e52c:	d006      	beq.n	800e53c <__gethex+0x320>
 800e52e:	f8da 3000 	ldr.w	r3, [sl]
 800e532:	ea49 0903 	orr.w	r9, r9, r3
 800e536:	f019 0f01 	tst.w	r9, #1
 800e53a:	d10e      	bne.n	800e55a <__gethex+0x33e>
 800e53c:	f045 0510 	orr.w	r5, r5, #16
 800e540:	e032      	b.n	800e5a8 <__gethex+0x38c>
 800e542:	f04f 0901 	mov.w	r9, #1
 800e546:	e7d1      	b.n	800e4ec <__gethex+0x2d0>
 800e548:	2501      	movs	r5, #1
 800e54a:	e7e2      	b.n	800e512 <__gethex+0x2f6>
 800e54c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e54e:	f1c3 0301 	rsb	r3, r3, #1
 800e552:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e554:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e556:	2b00      	cmp	r3, #0
 800e558:	d0f0      	beq.n	800e53c <__gethex+0x320>
 800e55a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800e55e:	f104 0314 	add.w	r3, r4, #20
 800e562:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800e566:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800e56a:	f04f 0c00 	mov.w	ip, #0
 800e56e:	4618      	mov	r0, r3
 800e570:	f853 2b04 	ldr.w	r2, [r3], #4
 800e574:	f1b2 3fff 	cmp.w	r2, #4294967295
 800e578:	d01b      	beq.n	800e5b2 <__gethex+0x396>
 800e57a:	3201      	adds	r2, #1
 800e57c:	6002      	str	r2, [r0, #0]
 800e57e:	2d02      	cmp	r5, #2
 800e580:	f104 0314 	add.w	r3, r4, #20
 800e584:	d13c      	bne.n	800e600 <__gethex+0x3e4>
 800e586:	f8d8 2000 	ldr.w	r2, [r8]
 800e58a:	3a01      	subs	r2, #1
 800e58c:	42b2      	cmp	r2, r6
 800e58e:	d109      	bne.n	800e5a4 <__gethex+0x388>
 800e590:	1171      	asrs	r1, r6, #5
 800e592:	2201      	movs	r2, #1
 800e594:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e598:	f006 061f 	and.w	r6, r6, #31
 800e59c:	fa02 f606 	lsl.w	r6, r2, r6
 800e5a0:	421e      	tst	r6, r3
 800e5a2:	d13a      	bne.n	800e61a <__gethex+0x3fe>
 800e5a4:	f045 0520 	orr.w	r5, r5, #32
 800e5a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e5aa:	601c      	str	r4, [r3, #0]
 800e5ac:	9b02      	ldr	r3, [sp, #8]
 800e5ae:	601f      	str	r7, [r3, #0]
 800e5b0:	e6b0      	b.n	800e314 <__gethex+0xf8>
 800e5b2:	4299      	cmp	r1, r3
 800e5b4:	f843 cc04 	str.w	ip, [r3, #-4]
 800e5b8:	d8d9      	bhi.n	800e56e <__gethex+0x352>
 800e5ba:	68a3      	ldr	r3, [r4, #8]
 800e5bc:	459b      	cmp	fp, r3
 800e5be:	db17      	blt.n	800e5f0 <__gethex+0x3d4>
 800e5c0:	6861      	ldr	r1, [r4, #4]
 800e5c2:	9801      	ldr	r0, [sp, #4]
 800e5c4:	3101      	adds	r1, #1
 800e5c6:	f7fe f817 	bl	800c5f8 <_Balloc>
 800e5ca:	4681      	mov	r9, r0
 800e5cc:	b918      	cbnz	r0, 800e5d6 <__gethex+0x3ba>
 800e5ce:	4b1a      	ldr	r3, [pc, #104]	@ (800e638 <__gethex+0x41c>)
 800e5d0:	4602      	mov	r2, r0
 800e5d2:	2184      	movs	r1, #132	@ 0x84
 800e5d4:	e6c5      	b.n	800e362 <__gethex+0x146>
 800e5d6:	6922      	ldr	r2, [r4, #16]
 800e5d8:	3202      	adds	r2, #2
 800e5da:	f104 010c 	add.w	r1, r4, #12
 800e5de:	0092      	lsls	r2, r2, #2
 800e5e0:	300c      	adds	r0, #12
 800e5e2:	f7fd f89a 	bl	800b71a <memcpy>
 800e5e6:	4621      	mov	r1, r4
 800e5e8:	9801      	ldr	r0, [sp, #4]
 800e5ea:	f7fe f845 	bl	800c678 <_Bfree>
 800e5ee:	464c      	mov	r4, r9
 800e5f0:	6923      	ldr	r3, [r4, #16]
 800e5f2:	1c5a      	adds	r2, r3, #1
 800e5f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e5f8:	6122      	str	r2, [r4, #16]
 800e5fa:	2201      	movs	r2, #1
 800e5fc:	615a      	str	r2, [r3, #20]
 800e5fe:	e7be      	b.n	800e57e <__gethex+0x362>
 800e600:	6922      	ldr	r2, [r4, #16]
 800e602:	455a      	cmp	r2, fp
 800e604:	dd0b      	ble.n	800e61e <__gethex+0x402>
 800e606:	2101      	movs	r1, #1
 800e608:	4620      	mov	r0, r4
 800e60a:	f7ff fd9f 	bl	800e14c <rshift>
 800e60e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e612:	3701      	adds	r7, #1
 800e614:	42bb      	cmp	r3, r7
 800e616:	f6ff aee0 	blt.w	800e3da <__gethex+0x1be>
 800e61a:	2501      	movs	r5, #1
 800e61c:	e7c2      	b.n	800e5a4 <__gethex+0x388>
 800e61e:	f016 061f 	ands.w	r6, r6, #31
 800e622:	d0fa      	beq.n	800e61a <__gethex+0x3fe>
 800e624:	4453      	add	r3, sl
 800e626:	f1c6 0620 	rsb	r6, r6, #32
 800e62a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e62e:	f7fe f8d5 	bl	800c7dc <__hi0bits>
 800e632:	42b0      	cmp	r0, r6
 800e634:	dbe7      	blt.n	800e606 <__gethex+0x3ea>
 800e636:	e7f0      	b.n	800e61a <__gethex+0x3fe>
 800e638:	0800f111 	.word	0x0800f111

0800e63c <L_shift>:
 800e63c:	f1c2 0208 	rsb	r2, r2, #8
 800e640:	0092      	lsls	r2, r2, #2
 800e642:	b570      	push	{r4, r5, r6, lr}
 800e644:	f1c2 0620 	rsb	r6, r2, #32
 800e648:	6843      	ldr	r3, [r0, #4]
 800e64a:	6804      	ldr	r4, [r0, #0]
 800e64c:	fa03 f506 	lsl.w	r5, r3, r6
 800e650:	432c      	orrs	r4, r5
 800e652:	40d3      	lsrs	r3, r2
 800e654:	6004      	str	r4, [r0, #0]
 800e656:	f840 3f04 	str.w	r3, [r0, #4]!
 800e65a:	4288      	cmp	r0, r1
 800e65c:	d3f4      	bcc.n	800e648 <L_shift+0xc>
 800e65e:	bd70      	pop	{r4, r5, r6, pc}

0800e660 <__match>:
 800e660:	b530      	push	{r4, r5, lr}
 800e662:	6803      	ldr	r3, [r0, #0]
 800e664:	3301      	adds	r3, #1
 800e666:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e66a:	b914      	cbnz	r4, 800e672 <__match+0x12>
 800e66c:	6003      	str	r3, [r0, #0]
 800e66e:	2001      	movs	r0, #1
 800e670:	bd30      	pop	{r4, r5, pc}
 800e672:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e676:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e67a:	2d19      	cmp	r5, #25
 800e67c:	bf98      	it	ls
 800e67e:	3220      	addls	r2, #32
 800e680:	42a2      	cmp	r2, r4
 800e682:	d0f0      	beq.n	800e666 <__match+0x6>
 800e684:	2000      	movs	r0, #0
 800e686:	e7f3      	b.n	800e670 <__match+0x10>

0800e688 <__hexnan>:
 800e688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e68c:	680b      	ldr	r3, [r1, #0]
 800e68e:	6801      	ldr	r1, [r0, #0]
 800e690:	115e      	asrs	r6, r3, #5
 800e692:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e696:	f013 031f 	ands.w	r3, r3, #31
 800e69a:	b087      	sub	sp, #28
 800e69c:	bf18      	it	ne
 800e69e:	3604      	addne	r6, #4
 800e6a0:	2500      	movs	r5, #0
 800e6a2:	1f37      	subs	r7, r6, #4
 800e6a4:	4682      	mov	sl, r0
 800e6a6:	4690      	mov	r8, r2
 800e6a8:	9301      	str	r3, [sp, #4]
 800e6aa:	f846 5c04 	str.w	r5, [r6, #-4]
 800e6ae:	46b9      	mov	r9, r7
 800e6b0:	463c      	mov	r4, r7
 800e6b2:	9502      	str	r5, [sp, #8]
 800e6b4:	46ab      	mov	fp, r5
 800e6b6:	784a      	ldrb	r2, [r1, #1]
 800e6b8:	1c4b      	adds	r3, r1, #1
 800e6ba:	9303      	str	r3, [sp, #12]
 800e6bc:	b342      	cbz	r2, 800e710 <__hexnan+0x88>
 800e6be:	4610      	mov	r0, r2
 800e6c0:	9105      	str	r1, [sp, #20]
 800e6c2:	9204      	str	r2, [sp, #16]
 800e6c4:	f7ff fd94 	bl	800e1f0 <__hexdig_fun>
 800e6c8:	2800      	cmp	r0, #0
 800e6ca:	d151      	bne.n	800e770 <__hexnan+0xe8>
 800e6cc:	9a04      	ldr	r2, [sp, #16]
 800e6ce:	9905      	ldr	r1, [sp, #20]
 800e6d0:	2a20      	cmp	r2, #32
 800e6d2:	d818      	bhi.n	800e706 <__hexnan+0x7e>
 800e6d4:	9b02      	ldr	r3, [sp, #8]
 800e6d6:	459b      	cmp	fp, r3
 800e6d8:	dd13      	ble.n	800e702 <__hexnan+0x7a>
 800e6da:	454c      	cmp	r4, r9
 800e6dc:	d206      	bcs.n	800e6ec <__hexnan+0x64>
 800e6de:	2d07      	cmp	r5, #7
 800e6e0:	dc04      	bgt.n	800e6ec <__hexnan+0x64>
 800e6e2:	462a      	mov	r2, r5
 800e6e4:	4649      	mov	r1, r9
 800e6e6:	4620      	mov	r0, r4
 800e6e8:	f7ff ffa8 	bl	800e63c <L_shift>
 800e6ec:	4544      	cmp	r4, r8
 800e6ee:	d952      	bls.n	800e796 <__hexnan+0x10e>
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	f1a4 0904 	sub.w	r9, r4, #4
 800e6f6:	f844 3c04 	str.w	r3, [r4, #-4]
 800e6fa:	f8cd b008 	str.w	fp, [sp, #8]
 800e6fe:	464c      	mov	r4, r9
 800e700:	461d      	mov	r5, r3
 800e702:	9903      	ldr	r1, [sp, #12]
 800e704:	e7d7      	b.n	800e6b6 <__hexnan+0x2e>
 800e706:	2a29      	cmp	r2, #41	@ 0x29
 800e708:	d157      	bne.n	800e7ba <__hexnan+0x132>
 800e70a:	3102      	adds	r1, #2
 800e70c:	f8ca 1000 	str.w	r1, [sl]
 800e710:	f1bb 0f00 	cmp.w	fp, #0
 800e714:	d051      	beq.n	800e7ba <__hexnan+0x132>
 800e716:	454c      	cmp	r4, r9
 800e718:	d206      	bcs.n	800e728 <__hexnan+0xa0>
 800e71a:	2d07      	cmp	r5, #7
 800e71c:	dc04      	bgt.n	800e728 <__hexnan+0xa0>
 800e71e:	462a      	mov	r2, r5
 800e720:	4649      	mov	r1, r9
 800e722:	4620      	mov	r0, r4
 800e724:	f7ff ff8a 	bl	800e63c <L_shift>
 800e728:	4544      	cmp	r4, r8
 800e72a:	d936      	bls.n	800e79a <__hexnan+0x112>
 800e72c:	f1a8 0204 	sub.w	r2, r8, #4
 800e730:	4623      	mov	r3, r4
 800e732:	f853 1b04 	ldr.w	r1, [r3], #4
 800e736:	f842 1f04 	str.w	r1, [r2, #4]!
 800e73a:	429f      	cmp	r7, r3
 800e73c:	d2f9      	bcs.n	800e732 <__hexnan+0xaa>
 800e73e:	1b3b      	subs	r3, r7, r4
 800e740:	f023 0303 	bic.w	r3, r3, #3
 800e744:	3304      	adds	r3, #4
 800e746:	3401      	adds	r4, #1
 800e748:	3e03      	subs	r6, #3
 800e74a:	42b4      	cmp	r4, r6
 800e74c:	bf88      	it	hi
 800e74e:	2304      	movhi	r3, #4
 800e750:	4443      	add	r3, r8
 800e752:	2200      	movs	r2, #0
 800e754:	f843 2b04 	str.w	r2, [r3], #4
 800e758:	429f      	cmp	r7, r3
 800e75a:	d2fb      	bcs.n	800e754 <__hexnan+0xcc>
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	b91b      	cbnz	r3, 800e768 <__hexnan+0xe0>
 800e760:	4547      	cmp	r7, r8
 800e762:	d128      	bne.n	800e7b6 <__hexnan+0x12e>
 800e764:	2301      	movs	r3, #1
 800e766:	603b      	str	r3, [r7, #0]
 800e768:	2005      	movs	r0, #5
 800e76a:	b007      	add	sp, #28
 800e76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e770:	3501      	adds	r5, #1
 800e772:	2d08      	cmp	r5, #8
 800e774:	f10b 0b01 	add.w	fp, fp, #1
 800e778:	dd06      	ble.n	800e788 <__hexnan+0x100>
 800e77a:	4544      	cmp	r4, r8
 800e77c:	d9c1      	bls.n	800e702 <__hexnan+0x7a>
 800e77e:	2300      	movs	r3, #0
 800e780:	f844 3c04 	str.w	r3, [r4, #-4]
 800e784:	2501      	movs	r5, #1
 800e786:	3c04      	subs	r4, #4
 800e788:	6822      	ldr	r2, [r4, #0]
 800e78a:	f000 000f 	and.w	r0, r0, #15
 800e78e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e792:	6020      	str	r0, [r4, #0]
 800e794:	e7b5      	b.n	800e702 <__hexnan+0x7a>
 800e796:	2508      	movs	r5, #8
 800e798:	e7b3      	b.n	800e702 <__hexnan+0x7a>
 800e79a:	9b01      	ldr	r3, [sp, #4]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d0dd      	beq.n	800e75c <__hexnan+0xd4>
 800e7a0:	f1c3 0320 	rsb	r3, r3, #32
 800e7a4:	f04f 32ff 	mov.w	r2, #4294967295
 800e7a8:	40da      	lsrs	r2, r3
 800e7aa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e7ae:	4013      	ands	r3, r2
 800e7b0:	f846 3c04 	str.w	r3, [r6, #-4]
 800e7b4:	e7d2      	b.n	800e75c <__hexnan+0xd4>
 800e7b6:	3f04      	subs	r7, #4
 800e7b8:	e7d0      	b.n	800e75c <__hexnan+0xd4>
 800e7ba:	2004      	movs	r0, #4
 800e7bc:	e7d5      	b.n	800e76a <__hexnan+0xe2>

0800e7be <__ascii_mbtowc>:
 800e7be:	b082      	sub	sp, #8
 800e7c0:	b901      	cbnz	r1, 800e7c4 <__ascii_mbtowc+0x6>
 800e7c2:	a901      	add	r1, sp, #4
 800e7c4:	b142      	cbz	r2, 800e7d8 <__ascii_mbtowc+0x1a>
 800e7c6:	b14b      	cbz	r3, 800e7dc <__ascii_mbtowc+0x1e>
 800e7c8:	7813      	ldrb	r3, [r2, #0]
 800e7ca:	600b      	str	r3, [r1, #0]
 800e7cc:	7812      	ldrb	r2, [r2, #0]
 800e7ce:	1e10      	subs	r0, r2, #0
 800e7d0:	bf18      	it	ne
 800e7d2:	2001      	movne	r0, #1
 800e7d4:	b002      	add	sp, #8
 800e7d6:	4770      	bx	lr
 800e7d8:	4610      	mov	r0, r2
 800e7da:	e7fb      	b.n	800e7d4 <__ascii_mbtowc+0x16>
 800e7dc:	f06f 0001 	mvn.w	r0, #1
 800e7e0:	e7f8      	b.n	800e7d4 <__ascii_mbtowc+0x16>

0800e7e2 <_realloc_r>:
 800e7e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7e6:	4607      	mov	r7, r0
 800e7e8:	4614      	mov	r4, r2
 800e7ea:	460d      	mov	r5, r1
 800e7ec:	b921      	cbnz	r1, 800e7f8 <_realloc_r+0x16>
 800e7ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f2:	4611      	mov	r1, r2
 800e7f4:	f7fd be74 	b.w	800c4e0 <_malloc_r>
 800e7f8:	b92a      	cbnz	r2, 800e806 <_realloc_r+0x24>
 800e7fa:	f7fd fdfd 	bl	800c3f8 <_free_r>
 800e7fe:	4625      	mov	r5, r4
 800e800:	4628      	mov	r0, r5
 800e802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e806:	f000 f840 	bl	800e88a <_malloc_usable_size_r>
 800e80a:	4284      	cmp	r4, r0
 800e80c:	4606      	mov	r6, r0
 800e80e:	d802      	bhi.n	800e816 <_realloc_r+0x34>
 800e810:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e814:	d8f4      	bhi.n	800e800 <_realloc_r+0x1e>
 800e816:	4621      	mov	r1, r4
 800e818:	4638      	mov	r0, r7
 800e81a:	f7fd fe61 	bl	800c4e0 <_malloc_r>
 800e81e:	4680      	mov	r8, r0
 800e820:	b908      	cbnz	r0, 800e826 <_realloc_r+0x44>
 800e822:	4645      	mov	r5, r8
 800e824:	e7ec      	b.n	800e800 <_realloc_r+0x1e>
 800e826:	42b4      	cmp	r4, r6
 800e828:	4622      	mov	r2, r4
 800e82a:	4629      	mov	r1, r5
 800e82c:	bf28      	it	cs
 800e82e:	4632      	movcs	r2, r6
 800e830:	f7fc ff73 	bl	800b71a <memcpy>
 800e834:	4629      	mov	r1, r5
 800e836:	4638      	mov	r0, r7
 800e838:	f7fd fdde 	bl	800c3f8 <_free_r>
 800e83c:	e7f1      	b.n	800e822 <_realloc_r+0x40>

0800e83e <__ascii_wctomb>:
 800e83e:	4603      	mov	r3, r0
 800e840:	4608      	mov	r0, r1
 800e842:	b141      	cbz	r1, 800e856 <__ascii_wctomb+0x18>
 800e844:	2aff      	cmp	r2, #255	@ 0xff
 800e846:	d904      	bls.n	800e852 <__ascii_wctomb+0x14>
 800e848:	228a      	movs	r2, #138	@ 0x8a
 800e84a:	601a      	str	r2, [r3, #0]
 800e84c:	f04f 30ff 	mov.w	r0, #4294967295
 800e850:	4770      	bx	lr
 800e852:	700a      	strb	r2, [r1, #0]
 800e854:	2001      	movs	r0, #1
 800e856:	4770      	bx	lr

0800e858 <fiprintf>:
 800e858:	b40e      	push	{r1, r2, r3}
 800e85a:	b503      	push	{r0, r1, lr}
 800e85c:	4601      	mov	r1, r0
 800e85e:	ab03      	add	r3, sp, #12
 800e860:	4805      	ldr	r0, [pc, #20]	@ (800e878 <fiprintf+0x20>)
 800e862:	f853 2b04 	ldr.w	r2, [r3], #4
 800e866:	6800      	ldr	r0, [r0, #0]
 800e868:	9301      	str	r3, [sp, #4]
 800e86a:	f000 f83f 	bl	800e8ec <_vfiprintf_r>
 800e86e:	b002      	add	sp, #8
 800e870:	f85d eb04 	ldr.w	lr, [sp], #4
 800e874:	b003      	add	sp, #12
 800e876:	4770      	bx	lr
 800e878:	20000030 	.word	0x20000030

0800e87c <abort>:
 800e87c:	b508      	push	{r3, lr}
 800e87e:	2006      	movs	r0, #6
 800e880:	f000 fa08 	bl	800ec94 <raise>
 800e884:	2001      	movs	r0, #1
 800e886:	f7f4 fc1b 	bl	80030c0 <_exit>

0800e88a <_malloc_usable_size_r>:
 800e88a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e88e:	1f18      	subs	r0, r3, #4
 800e890:	2b00      	cmp	r3, #0
 800e892:	bfbc      	itt	lt
 800e894:	580b      	ldrlt	r3, [r1, r0]
 800e896:	18c0      	addlt	r0, r0, r3
 800e898:	4770      	bx	lr

0800e89a <__sfputc_r>:
 800e89a:	6893      	ldr	r3, [r2, #8]
 800e89c:	3b01      	subs	r3, #1
 800e89e:	2b00      	cmp	r3, #0
 800e8a0:	b410      	push	{r4}
 800e8a2:	6093      	str	r3, [r2, #8]
 800e8a4:	da08      	bge.n	800e8b8 <__sfputc_r+0x1e>
 800e8a6:	6994      	ldr	r4, [r2, #24]
 800e8a8:	42a3      	cmp	r3, r4
 800e8aa:	db01      	blt.n	800e8b0 <__sfputc_r+0x16>
 800e8ac:	290a      	cmp	r1, #10
 800e8ae:	d103      	bne.n	800e8b8 <__sfputc_r+0x1e>
 800e8b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e8b4:	f000 b932 	b.w	800eb1c <__swbuf_r>
 800e8b8:	6813      	ldr	r3, [r2, #0]
 800e8ba:	1c58      	adds	r0, r3, #1
 800e8bc:	6010      	str	r0, [r2, #0]
 800e8be:	7019      	strb	r1, [r3, #0]
 800e8c0:	4608      	mov	r0, r1
 800e8c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e8c6:	4770      	bx	lr

0800e8c8 <__sfputs_r>:
 800e8c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8ca:	4606      	mov	r6, r0
 800e8cc:	460f      	mov	r7, r1
 800e8ce:	4614      	mov	r4, r2
 800e8d0:	18d5      	adds	r5, r2, r3
 800e8d2:	42ac      	cmp	r4, r5
 800e8d4:	d101      	bne.n	800e8da <__sfputs_r+0x12>
 800e8d6:	2000      	movs	r0, #0
 800e8d8:	e007      	b.n	800e8ea <__sfputs_r+0x22>
 800e8da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8de:	463a      	mov	r2, r7
 800e8e0:	4630      	mov	r0, r6
 800e8e2:	f7ff ffda 	bl	800e89a <__sfputc_r>
 800e8e6:	1c43      	adds	r3, r0, #1
 800e8e8:	d1f3      	bne.n	800e8d2 <__sfputs_r+0xa>
 800e8ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e8ec <_vfiprintf_r>:
 800e8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8f0:	460d      	mov	r5, r1
 800e8f2:	b09d      	sub	sp, #116	@ 0x74
 800e8f4:	4614      	mov	r4, r2
 800e8f6:	4698      	mov	r8, r3
 800e8f8:	4606      	mov	r6, r0
 800e8fa:	b118      	cbz	r0, 800e904 <_vfiprintf_r+0x18>
 800e8fc:	6a03      	ldr	r3, [r0, #32]
 800e8fe:	b90b      	cbnz	r3, 800e904 <_vfiprintf_r+0x18>
 800e900:	f7fc fd92 	bl	800b428 <__sinit>
 800e904:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e906:	07d9      	lsls	r1, r3, #31
 800e908:	d405      	bmi.n	800e916 <_vfiprintf_r+0x2a>
 800e90a:	89ab      	ldrh	r3, [r5, #12]
 800e90c:	059a      	lsls	r2, r3, #22
 800e90e:	d402      	bmi.n	800e916 <_vfiprintf_r+0x2a>
 800e910:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e912:	f7fc ff00 	bl	800b716 <__retarget_lock_acquire_recursive>
 800e916:	89ab      	ldrh	r3, [r5, #12]
 800e918:	071b      	lsls	r3, r3, #28
 800e91a:	d501      	bpl.n	800e920 <_vfiprintf_r+0x34>
 800e91c:	692b      	ldr	r3, [r5, #16]
 800e91e:	b99b      	cbnz	r3, 800e948 <_vfiprintf_r+0x5c>
 800e920:	4629      	mov	r1, r5
 800e922:	4630      	mov	r0, r6
 800e924:	f000 f938 	bl	800eb98 <__swsetup_r>
 800e928:	b170      	cbz	r0, 800e948 <_vfiprintf_r+0x5c>
 800e92a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e92c:	07dc      	lsls	r4, r3, #31
 800e92e:	d504      	bpl.n	800e93a <_vfiprintf_r+0x4e>
 800e930:	f04f 30ff 	mov.w	r0, #4294967295
 800e934:	b01d      	add	sp, #116	@ 0x74
 800e936:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e93a:	89ab      	ldrh	r3, [r5, #12]
 800e93c:	0598      	lsls	r0, r3, #22
 800e93e:	d4f7      	bmi.n	800e930 <_vfiprintf_r+0x44>
 800e940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e942:	f7fc fee9 	bl	800b718 <__retarget_lock_release_recursive>
 800e946:	e7f3      	b.n	800e930 <_vfiprintf_r+0x44>
 800e948:	2300      	movs	r3, #0
 800e94a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e94c:	2320      	movs	r3, #32
 800e94e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e952:	f8cd 800c 	str.w	r8, [sp, #12]
 800e956:	2330      	movs	r3, #48	@ 0x30
 800e958:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800eb08 <_vfiprintf_r+0x21c>
 800e95c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e960:	f04f 0901 	mov.w	r9, #1
 800e964:	4623      	mov	r3, r4
 800e966:	469a      	mov	sl, r3
 800e968:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e96c:	b10a      	cbz	r2, 800e972 <_vfiprintf_r+0x86>
 800e96e:	2a25      	cmp	r2, #37	@ 0x25
 800e970:	d1f9      	bne.n	800e966 <_vfiprintf_r+0x7a>
 800e972:	ebba 0b04 	subs.w	fp, sl, r4
 800e976:	d00b      	beq.n	800e990 <_vfiprintf_r+0xa4>
 800e978:	465b      	mov	r3, fp
 800e97a:	4622      	mov	r2, r4
 800e97c:	4629      	mov	r1, r5
 800e97e:	4630      	mov	r0, r6
 800e980:	f7ff ffa2 	bl	800e8c8 <__sfputs_r>
 800e984:	3001      	adds	r0, #1
 800e986:	f000 80a7 	beq.w	800ead8 <_vfiprintf_r+0x1ec>
 800e98a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e98c:	445a      	add	r2, fp
 800e98e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e990:	f89a 3000 	ldrb.w	r3, [sl]
 800e994:	2b00      	cmp	r3, #0
 800e996:	f000 809f 	beq.w	800ead8 <_vfiprintf_r+0x1ec>
 800e99a:	2300      	movs	r3, #0
 800e99c:	f04f 32ff 	mov.w	r2, #4294967295
 800e9a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e9a4:	f10a 0a01 	add.w	sl, sl, #1
 800e9a8:	9304      	str	r3, [sp, #16]
 800e9aa:	9307      	str	r3, [sp, #28]
 800e9ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e9b0:	931a      	str	r3, [sp, #104]	@ 0x68
 800e9b2:	4654      	mov	r4, sl
 800e9b4:	2205      	movs	r2, #5
 800e9b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9ba:	4853      	ldr	r0, [pc, #332]	@ (800eb08 <_vfiprintf_r+0x21c>)
 800e9bc:	f7f1 fc10 	bl	80001e0 <memchr>
 800e9c0:	9a04      	ldr	r2, [sp, #16]
 800e9c2:	b9d8      	cbnz	r0, 800e9fc <_vfiprintf_r+0x110>
 800e9c4:	06d1      	lsls	r1, r2, #27
 800e9c6:	bf44      	itt	mi
 800e9c8:	2320      	movmi	r3, #32
 800e9ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e9ce:	0713      	lsls	r3, r2, #28
 800e9d0:	bf44      	itt	mi
 800e9d2:	232b      	movmi	r3, #43	@ 0x2b
 800e9d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e9d8:	f89a 3000 	ldrb.w	r3, [sl]
 800e9dc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9de:	d015      	beq.n	800ea0c <_vfiprintf_r+0x120>
 800e9e0:	9a07      	ldr	r2, [sp, #28]
 800e9e2:	4654      	mov	r4, sl
 800e9e4:	2000      	movs	r0, #0
 800e9e6:	f04f 0c0a 	mov.w	ip, #10
 800e9ea:	4621      	mov	r1, r4
 800e9ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e9f0:	3b30      	subs	r3, #48	@ 0x30
 800e9f2:	2b09      	cmp	r3, #9
 800e9f4:	d94b      	bls.n	800ea8e <_vfiprintf_r+0x1a2>
 800e9f6:	b1b0      	cbz	r0, 800ea26 <_vfiprintf_r+0x13a>
 800e9f8:	9207      	str	r2, [sp, #28]
 800e9fa:	e014      	b.n	800ea26 <_vfiprintf_r+0x13a>
 800e9fc:	eba0 0308 	sub.w	r3, r0, r8
 800ea00:	fa09 f303 	lsl.w	r3, r9, r3
 800ea04:	4313      	orrs	r3, r2
 800ea06:	9304      	str	r3, [sp, #16]
 800ea08:	46a2      	mov	sl, r4
 800ea0a:	e7d2      	b.n	800e9b2 <_vfiprintf_r+0xc6>
 800ea0c:	9b03      	ldr	r3, [sp, #12]
 800ea0e:	1d19      	adds	r1, r3, #4
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	9103      	str	r1, [sp, #12]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	bfbb      	ittet	lt
 800ea18:	425b      	neglt	r3, r3
 800ea1a:	f042 0202 	orrlt.w	r2, r2, #2
 800ea1e:	9307      	strge	r3, [sp, #28]
 800ea20:	9307      	strlt	r3, [sp, #28]
 800ea22:	bfb8      	it	lt
 800ea24:	9204      	strlt	r2, [sp, #16]
 800ea26:	7823      	ldrb	r3, [r4, #0]
 800ea28:	2b2e      	cmp	r3, #46	@ 0x2e
 800ea2a:	d10a      	bne.n	800ea42 <_vfiprintf_r+0x156>
 800ea2c:	7863      	ldrb	r3, [r4, #1]
 800ea2e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea30:	d132      	bne.n	800ea98 <_vfiprintf_r+0x1ac>
 800ea32:	9b03      	ldr	r3, [sp, #12]
 800ea34:	1d1a      	adds	r2, r3, #4
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	9203      	str	r2, [sp, #12]
 800ea3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ea3e:	3402      	adds	r4, #2
 800ea40:	9305      	str	r3, [sp, #20]
 800ea42:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eb18 <_vfiprintf_r+0x22c>
 800ea46:	7821      	ldrb	r1, [r4, #0]
 800ea48:	2203      	movs	r2, #3
 800ea4a:	4650      	mov	r0, sl
 800ea4c:	f7f1 fbc8 	bl	80001e0 <memchr>
 800ea50:	b138      	cbz	r0, 800ea62 <_vfiprintf_r+0x176>
 800ea52:	9b04      	ldr	r3, [sp, #16]
 800ea54:	eba0 000a 	sub.w	r0, r0, sl
 800ea58:	2240      	movs	r2, #64	@ 0x40
 800ea5a:	4082      	lsls	r2, r0
 800ea5c:	4313      	orrs	r3, r2
 800ea5e:	3401      	adds	r4, #1
 800ea60:	9304      	str	r3, [sp, #16]
 800ea62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea66:	4829      	ldr	r0, [pc, #164]	@ (800eb0c <_vfiprintf_r+0x220>)
 800ea68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ea6c:	2206      	movs	r2, #6
 800ea6e:	f7f1 fbb7 	bl	80001e0 <memchr>
 800ea72:	2800      	cmp	r0, #0
 800ea74:	d03f      	beq.n	800eaf6 <_vfiprintf_r+0x20a>
 800ea76:	4b26      	ldr	r3, [pc, #152]	@ (800eb10 <_vfiprintf_r+0x224>)
 800ea78:	bb1b      	cbnz	r3, 800eac2 <_vfiprintf_r+0x1d6>
 800ea7a:	9b03      	ldr	r3, [sp, #12]
 800ea7c:	3307      	adds	r3, #7
 800ea7e:	f023 0307 	bic.w	r3, r3, #7
 800ea82:	3308      	adds	r3, #8
 800ea84:	9303      	str	r3, [sp, #12]
 800ea86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea88:	443b      	add	r3, r7
 800ea8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea8c:	e76a      	b.n	800e964 <_vfiprintf_r+0x78>
 800ea8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea92:	460c      	mov	r4, r1
 800ea94:	2001      	movs	r0, #1
 800ea96:	e7a8      	b.n	800e9ea <_vfiprintf_r+0xfe>
 800ea98:	2300      	movs	r3, #0
 800ea9a:	3401      	adds	r4, #1
 800ea9c:	9305      	str	r3, [sp, #20]
 800ea9e:	4619      	mov	r1, r3
 800eaa0:	f04f 0c0a 	mov.w	ip, #10
 800eaa4:	4620      	mov	r0, r4
 800eaa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eaaa:	3a30      	subs	r2, #48	@ 0x30
 800eaac:	2a09      	cmp	r2, #9
 800eaae:	d903      	bls.n	800eab8 <_vfiprintf_r+0x1cc>
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d0c6      	beq.n	800ea42 <_vfiprintf_r+0x156>
 800eab4:	9105      	str	r1, [sp, #20]
 800eab6:	e7c4      	b.n	800ea42 <_vfiprintf_r+0x156>
 800eab8:	fb0c 2101 	mla	r1, ip, r1, r2
 800eabc:	4604      	mov	r4, r0
 800eabe:	2301      	movs	r3, #1
 800eac0:	e7f0      	b.n	800eaa4 <_vfiprintf_r+0x1b8>
 800eac2:	ab03      	add	r3, sp, #12
 800eac4:	9300      	str	r3, [sp, #0]
 800eac6:	462a      	mov	r2, r5
 800eac8:	4b12      	ldr	r3, [pc, #72]	@ (800eb14 <_vfiprintf_r+0x228>)
 800eaca:	a904      	add	r1, sp, #16
 800eacc:	4630      	mov	r0, r6
 800eace:	f7fb fe5b 	bl	800a788 <_printf_float>
 800ead2:	4607      	mov	r7, r0
 800ead4:	1c78      	adds	r0, r7, #1
 800ead6:	d1d6      	bne.n	800ea86 <_vfiprintf_r+0x19a>
 800ead8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eada:	07d9      	lsls	r1, r3, #31
 800eadc:	d405      	bmi.n	800eaea <_vfiprintf_r+0x1fe>
 800eade:	89ab      	ldrh	r3, [r5, #12]
 800eae0:	059a      	lsls	r2, r3, #22
 800eae2:	d402      	bmi.n	800eaea <_vfiprintf_r+0x1fe>
 800eae4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eae6:	f7fc fe17 	bl	800b718 <__retarget_lock_release_recursive>
 800eaea:	89ab      	ldrh	r3, [r5, #12]
 800eaec:	065b      	lsls	r3, r3, #25
 800eaee:	f53f af1f 	bmi.w	800e930 <_vfiprintf_r+0x44>
 800eaf2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eaf4:	e71e      	b.n	800e934 <_vfiprintf_r+0x48>
 800eaf6:	ab03      	add	r3, sp, #12
 800eaf8:	9300      	str	r3, [sp, #0]
 800eafa:	462a      	mov	r2, r5
 800eafc:	4b05      	ldr	r3, [pc, #20]	@ (800eb14 <_vfiprintf_r+0x228>)
 800eafe:	a904      	add	r1, sp, #16
 800eb00:	4630      	mov	r0, r6
 800eb02:	f7fc f8d9 	bl	800acb8 <_printf_i>
 800eb06:	e7e4      	b.n	800ead2 <_vfiprintf_r+0x1e6>
 800eb08:	0800f17d 	.word	0x0800f17d
 800eb0c:	0800f187 	.word	0x0800f187
 800eb10:	0800a789 	.word	0x0800a789
 800eb14:	0800e8c9 	.word	0x0800e8c9
 800eb18:	0800f183 	.word	0x0800f183

0800eb1c <__swbuf_r>:
 800eb1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb1e:	460e      	mov	r6, r1
 800eb20:	4614      	mov	r4, r2
 800eb22:	4605      	mov	r5, r0
 800eb24:	b118      	cbz	r0, 800eb2e <__swbuf_r+0x12>
 800eb26:	6a03      	ldr	r3, [r0, #32]
 800eb28:	b90b      	cbnz	r3, 800eb2e <__swbuf_r+0x12>
 800eb2a:	f7fc fc7d 	bl	800b428 <__sinit>
 800eb2e:	69a3      	ldr	r3, [r4, #24]
 800eb30:	60a3      	str	r3, [r4, #8]
 800eb32:	89a3      	ldrh	r3, [r4, #12]
 800eb34:	071a      	lsls	r2, r3, #28
 800eb36:	d501      	bpl.n	800eb3c <__swbuf_r+0x20>
 800eb38:	6923      	ldr	r3, [r4, #16]
 800eb3a:	b943      	cbnz	r3, 800eb4e <__swbuf_r+0x32>
 800eb3c:	4621      	mov	r1, r4
 800eb3e:	4628      	mov	r0, r5
 800eb40:	f000 f82a 	bl	800eb98 <__swsetup_r>
 800eb44:	b118      	cbz	r0, 800eb4e <__swbuf_r+0x32>
 800eb46:	f04f 37ff 	mov.w	r7, #4294967295
 800eb4a:	4638      	mov	r0, r7
 800eb4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb4e:	6823      	ldr	r3, [r4, #0]
 800eb50:	6922      	ldr	r2, [r4, #16]
 800eb52:	1a98      	subs	r0, r3, r2
 800eb54:	6963      	ldr	r3, [r4, #20]
 800eb56:	b2f6      	uxtb	r6, r6
 800eb58:	4283      	cmp	r3, r0
 800eb5a:	4637      	mov	r7, r6
 800eb5c:	dc05      	bgt.n	800eb6a <__swbuf_r+0x4e>
 800eb5e:	4621      	mov	r1, r4
 800eb60:	4628      	mov	r0, r5
 800eb62:	f7ff fa53 	bl	800e00c <_fflush_r>
 800eb66:	2800      	cmp	r0, #0
 800eb68:	d1ed      	bne.n	800eb46 <__swbuf_r+0x2a>
 800eb6a:	68a3      	ldr	r3, [r4, #8]
 800eb6c:	3b01      	subs	r3, #1
 800eb6e:	60a3      	str	r3, [r4, #8]
 800eb70:	6823      	ldr	r3, [r4, #0]
 800eb72:	1c5a      	adds	r2, r3, #1
 800eb74:	6022      	str	r2, [r4, #0]
 800eb76:	701e      	strb	r6, [r3, #0]
 800eb78:	6962      	ldr	r2, [r4, #20]
 800eb7a:	1c43      	adds	r3, r0, #1
 800eb7c:	429a      	cmp	r2, r3
 800eb7e:	d004      	beq.n	800eb8a <__swbuf_r+0x6e>
 800eb80:	89a3      	ldrh	r3, [r4, #12]
 800eb82:	07db      	lsls	r3, r3, #31
 800eb84:	d5e1      	bpl.n	800eb4a <__swbuf_r+0x2e>
 800eb86:	2e0a      	cmp	r6, #10
 800eb88:	d1df      	bne.n	800eb4a <__swbuf_r+0x2e>
 800eb8a:	4621      	mov	r1, r4
 800eb8c:	4628      	mov	r0, r5
 800eb8e:	f7ff fa3d 	bl	800e00c <_fflush_r>
 800eb92:	2800      	cmp	r0, #0
 800eb94:	d0d9      	beq.n	800eb4a <__swbuf_r+0x2e>
 800eb96:	e7d6      	b.n	800eb46 <__swbuf_r+0x2a>

0800eb98 <__swsetup_r>:
 800eb98:	b538      	push	{r3, r4, r5, lr}
 800eb9a:	4b29      	ldr	r3, [pc, #164]	@ (800ec40 <__swsetup_r+0xa8>)
 800eb9c:	4605      	mov	r5, r0
 800eb9e:	6818      	ldr	r0, [r3, #0]
 800eba0:	460c      	mov	r4, r1
 800eba2:	b118      	cbz	r0, 800ebac <__swsetup_r+0x14>
 800eba4:	6a03      	ldr	r3, [r0, #32]
 800eba6:	b90b      	cbnz	r3, 800ebac <__swsetup_r+0x14>
 800eba8:	f7fc fc3e 	bl	800b428 <__sinit>
 800ebac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebb0:	0719      	lsls	r1, r3, #28
 800ebb2:	d422      	bmi.n	800ebfa <__swsetup_r+0x62>
 800ebb4:	06da      	lsls	r2, r3, #27
 800ebb6:	d407      	bmi.n	800ebc8 <__swsetup_r+0x30>
 800ebb8:	2209      	movs	r2, #9
 800ebba:	602a      	str	r2, [r5, #0]
 800ebbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebc0:	81a3      	strh	r3, [r4, #12]
 800ebc2:	f04f 30ff 	mov.w	r0, #4294967295
 800ebc6:	e033      	b.n	800ec30 <__swsetup_r+0x98>
 800ebc8:	0758      	lsls	r0, r3, #29
 800ebca:	d512      	bpl.n	800ebf2 <__swsetup_r+0x5a>
 800ebcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ebce:	b141      	cbz	r1, 800ebe2 <__swsetup_r+0x4a>
 800ebd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ebd4:	4299      	cmp	r1, r3
 800ebd6:	d002      	beq.n	800ebde <__swsetup_r+0x46>
 800ebd8:	4628      	mov	r0, r5
 800ebda:	f7fd fc0d 	bl	800c3f8 <_free_r>
 800ebde:	2300      	movs	r3, #0
 800ebe0:	6363      	str	r3, [r4, #52]	@ 0x34
 800ebe2:	89a3      	ldrh	r3, [r4, #12]
 800ebe4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ebe8:	81a3      	strh	r3, [r4, #12]
 800ebea:	2300      	movs	r3, #0
 800ebec:	6063      	str	r3, [r4, #4]
 800ebee:	6923      	ldr	r3, [r4, #16]
 800ebf0:	6023      	str	r3, [r4, #0]
 800ebf2:	89a3      	ldrh	r3, [r4, #12]
 800ebf4:	f043 0308 	orr.w	r3, r3, #8
 800ebf8:	81a3      	strh	r3, [r4, #12]
 800ebfa:	6923      	ldr	r3, [r4, #16]
 800ebfc:	b94b      	cbnz	r3, 800ec12 <__swsetup_r+0x7a>
 800ebfe:	89a3      	ldrh	r3, [r4, #12]
 800ec00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ec04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ec08:	d003      	beq.n	800ec12 <__swsetup_r+0x7a>
 800ec0a:	4621      	mov	r1, r4
 800ec0c:	4628      	mov	r0, r5
 800ec0e:	f000 f883 	bl	800ed18 <__smakebuf_r>
 800ec12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec16:	f013 0201 	ands.w	r2, r3, #1
 800ec1a:	d00a      	beq.n	800ec32 <__swsetup_r+0x9a>
 800ec1c:	2200      	movs	r2, #0
 800ec1e:	60a2      	str	r2, [r4, #8]
 800ec20:	6962      	ldr	r2, [r4, #20]
 800ec22:	4252      	negs	r2, r2
 800ec24:	61a2      	str	r2, [r4, #24]
 800ec26:	6922      	ldr	r2, [r4, #16]
 800ec28:	b942      	cbnz	r2, 800ec3c <__swsetup_r+0xa4>
 800ec2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ec2e:	d1c5      	bne.n	800ebbc <__swsetup_r+0x24>
 800ec30:	bd38      	pop	{r3, r4, r5, pc}
 800ec32:	0799      	lsls	r1, r3, #30
 800ec34:	bf58      	it	pl
 800ec36:	6962      	ldrpl	r2, [r4, #20]
 800ec38:	60a2      	str	r2, [r4, #8]
 800ec3a:	e7f4      	b.n	800ec26 <__swsetup_r+0x8e>
 800ec3c:	2000      	movs	r0, #0
 800ec3e:	e7f7      	b.n	800ec30 <__swsetup_r+0x98>
 800ec40:	20000030 	.word	0x20000030

0800ec44 <_raise_r>:
 800ec44:	291f      	cmp	r1, #31
 800ec46:	b538      	push	{r3, r4, r5, lr}
 800ec48:	4605      	mov	r5, r0
 800ec4a:	460c      	mov	r4, r1
 800ec4c:	d904      	bls.n	800ec58 <_raise_r+0x14>
 800ec4e:	2316      	movs	r3, #22
 800ec50:	6003      	str	r3, [r0, #0]
 800ec52:	f04f 30ff 	mov.w	r0, #4294967295
 800ec56:	bd38      	pop	{r3, r4, r5, pc}
 800ec58:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ec5a:	b112      	cbz	r2, 800ec62 <_raise_r+0x1e>
 800ec5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ec60:	b94b      	cbnz	r3, 800ec76 <_raise_r+0x32>
 800ec62:	4628      	mov	r0, r5
 800ec64:	f000 f830 	bl	800ecc8 <_getpid_r>
 800ec68:	4622      	mov	r2, r4
 800ec6a:	4601      	mov	r1, r0
 800ec6c:	4628      	mov	r0, r5
 800ec6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ec72:	f000 b817 	b.w	800eca4 <_kill_r>
 800ec76:	2b01      	cmp	r3, #1
 800ec78:	d00a      	beq.n	800ec90 <_raise_r+0x4c>
 800ec7a:	1c59      	adds	r1, r3, #1
 800ec7c:	d103      	bne.n	800ec86 <_raise_r+0x42>
 800ec7e:	2316      	movs	r3, #22
 800ec80:	6003      	str	r3, [r0, #0]
 800ec82:	2001      	movs	r0, #1
 800ec84:	e7e7      	b.n	800ec56 <_raise_r+0x12>
 800ec86:	2100      	movs	r1, #0
 800ec88:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ec8c:	4620      	mov	r0, r4
 800ec8e:	4798      	blx	r3
 800ec90:	2000      	movs	r0, #0
 800ec92:	e7e0      	b.n	800ec56 <_raise_r+0x12>

0800ec94 <raise>:
 800ec94:	4b02      	ldr	r3, [pc, #8]	@ (800eca0 <raise+0xc>)
 800ec96:	4601      	mov	r1, r0
 800ec98:	6818      	ldr	r0, [r3, #0]
 800ec9a:	f7ff bfd3 	b.w	800ec44 <_raise_r>
 800ec9e:	bf00      	nop
 800eca0:	20000030 	.word	0x20000030

0800eca4 <_kill_r>:
 800eca4:	b538      	push	{r3, r4, r5, lr}
 800eca6:	4d07      	ldr	r5, [pc, #28]	@ (800ecc4 <_kill_r+0x20>)
 800eca8:	2300      	movs	r3, #0
 800ecaa:	4604      	mov	r4, r0
 800ecac:	4608      	mov	r0, r1
 800ecae:	4611      	mov	r1, r2
 800ecb0:	602b      	str	r3, [r5, #0]
 800ecb2:	f7f4 f9f5 	bl	80030a0 <_kill>
 800ecb6:	1c43      	adds	r3, r0, #1
 800ecb8:	d102      	bne.n	800ecc0 <_kill_r+0x1c>
 800ecba:	682b      	ldr	r3, [r5, #0]
 800ecbc:	b103      	cbz	r3, 800ecc0 <_kill_r+0x1c>
 800ecbe:	6023      	str	r3, [r4, #0]
 800ecc0:	bd38      	pop	{r3, r4, r5, pc}
 800ecc2:	bf00      	nop
 800ecc4:	20004b4c 	.word	0x20004b4c

0800ecc8 <_getpid_r>:
 800ecc8:	f7f4 b9e2 	b.w	8003090 <_getpid>

0800eccc <__swhatbuf_r>:
 800eccc:	b570      	push	{r4, r5, r6, lr}
 800ecce:	460c      	mov	r4, r1
 800ecd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecd4:	2900      	cmp	r1, #0
 800ecd6:	b096      	sub	sp, #88	@ 0x58
 800ecd8:	4615      	mov	r5, r2
 800ecda:	461e      	mov	r6, r3
 800ecdc:	da0d      	bge.n	800ecfa <__swhatbuf_r+0x2e>
 800ecde:	89a3      	ldrh	r3, [r4, #12]
 800ece0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ece4:	f04f 0100 	mov.w	r1, #0
 800ece8:	bf14      	ite	ne
 800ecea:	2340      	movne	r3, #64	@ 0x40
 800ecec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ecf0:	2000      	movs	r0, #0
 800ecf2:	6031      	str	r1, [r6, #0]
 800ecf4:	602b      	str	r3, [r5, #0]
 800ecf6:	b016      	add	sp, #88	@ 0x58
 800ecf8:	bd70      	pop	{r4, r5, r6, pc}
 800ecfa:	466a      	mov	r2, sp
 800ecfc:	f000 f848 	bl	800ed90 <_fstat_r>
 800ed00:	2800      	cmp	r0, #0
 800ed02:	dbec      	blt.n	800ecde <__swhatbuf_r+0x12>
 800ed04:	9901      	ldr	r1, [sp, #4]
 800ed06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ed0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ed0e:	4259      	negs	r1, r3
 800ed10:	4159      	adcs	r1, r3
 800ed12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ed16:	e7eb      	b.n	800ecf0 <__swhatbuf_r+0x24>

0800ed18 <__smakebuf_r>:
 800ed18:	898b      	ldrh	r3, [r1, #12]
 800ed1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed1c:	079d      	lsls	r5, r3, #30
 800ed1e:	4606      	mov	r6, r0
 800ed20:	460c      	mov	r4, r1
 800ed22:	d507      	bpl.n	800ed34 <__smakebuf_r+0x1c>
 800ed24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ed28:	6023      	str	r3, [r4, #0]
 800ed2a:	6123      	str	r3, [r4, #16]
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	6163      	str	r3, [r4, #20]
 800ed30:	b003      	add	sp, #12
 800ed32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed34:	ab01      	add	r3, sp, #4
 800ed36:	466a      	mov	r2, sp
 800ed38:	f7ff ffc8 	bl	800eccc <__swhatbuf_r>
 800ed3c:	9f00      	ldr	r7, [sp, #0]
 800ed3e:	4605      	mov	r5, r0
 800ed40:	4639      	mov	r1, r7
 800ed42:	4630      	mov	r0, r6
 800ed44:	f7fd fbcc 	bl	800c4e0 <_malloc_r>
 800ed48:	b948      	cbnz	r0, 800ed5e <__smakebuf_r+0x46>
 800ed4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed4e:	059a      	lsls	r2, r3, #22
 800ed50:	d4ee      	bmi.n	800ed30 <__smakebuf_r+0x18>
 800ed52:	f023 0303 	bic.w	r3, r3, #3
 800ed56:	f043 0302 	orr.w	r3, r3, #2
 800ed5a:	81a3      	strh	r3, [r4, #12]
 800ed5c:	e7e2      	b.n	800ed24 <__smakebuf_r+0xc>
 800ed5e:	89a3      	ldrh	r3, [r4, #12]
 800ed60:	6020      	str	r0, [r4, #0]
 800ed62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed66:	81a3      	strh	r3, [r4, #12]
 800ed68:	9b01      	ldr	r3, [sp, #4]
 800ed6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ed6e:	b15b      	cbz	r3, 800ed88 <__smakebuf_r+0x70>
 800ed70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed74:	4630      	mov	r0, r6
 800ed76:	f000 f81d 	bl	800edb4 <_isatty_r>
 800ed7a:	b128      	cbz	r0, 800ed88 <__smakebuf_r+0x70>
 800ed7c:	89a3      	ldrh	r3, [r4, #12]
 800ed7e:	f023 0303 	bic.w	r3, r3, #3
 800ed82:	f043 0301 	orr.w	r3, r3, #1
 800ed86:	81a3      	strh	r3, [r4, #12]
 800ed88:	89a3      	ldrh	r3, [r4, #12]
 800ed8a:	431d      	orrs	r5, r3
 800ed8c:	81a5      	strh	r5, [r4, #12]
 800ed8e:	e7cf      	b.n	800ed30 <__smakebuf_r+0x18>

0800ed90 <_fstat_r>:
 800ed90:	b538      	push	{r3, r4, r5, lr}
 800ed92:	4d07      	ldr	r5, [pc, #28]	@ (800edb0 <_fstat_r+0x20>)
 800ed94:	2300      	movs	r3, #0
 800ed96:	4604      	mov	r4, r0
 800ed98:	4608      	mov	r0, r1
 800ed9a:	4611      	mov	r1, r2
 800ed9c:	602b      	str	r3, [r5, #0]
 800ed9e:	f7f4 f9df 	bl	8003160 <_fstat>
 800eda2:	1c43      	adds	r3, r0, #1
 800eda4:	d102      	bne.n	800edac <_fstat_r+0x1c>
 800eda6:	682b      	ldr	r3, [r5, #0]
 800eda8:	b103      	cbz	r3, 800edac <_fstat_r+0x1c>
 800edaa:	6023      	str	r3, [r4, #0]
 800edac:	bd38      	pop	{r3, r4, r5, pc}
 800edae:	bf00      	nop
 800edb0:	20004b4c 	.word	0x20004b4c

0800edb4 <_isatty_r>:
 800edb4:	b538      	push	{r3, r4, r5, lr}
 800edb6:	4d06      	ldr	r5, [pc, #24]	@ (800edd0 <_isatty_r+0x1c>)
 800edb8:	2300      	movs	r3, #0
 800edba:	4604      	mov	r4, r0
 800edbc:	4608      	mov	r0, r1
 800edbe:	602b      	str	r3, [r5, #0]
 800edc0:	f7f4 f9de 	bl	8003180 <_isatty>
 800edc4:	1c43      	adds	r3, r0, #1
 800edc6:	d102      	bne.n	800edce <_isatty_r+0x1a>
 800edc8:	682b      	ldr	r3, [r5, #0]
 800edca:	b103      	cbz	r3, 800edce <_isatty_r+0x1a>
 800edcc:	6023      	str	r3, [r4, #0]
 800edce:	bd38      	pop	{r3, r4, r5, pc}
 800edd0:	20004b4c 	.word	0x20004b4c

0800edd4 <_init>:
 800edd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edd6:	bf00      	nop
 800edd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800edda:	bc08      	pop	{r3}
 800eddc:	469e      	mov	lr, r3
 800edde:	4770      	bx	lr

0800ede0 <_fini>:
 800ede0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ede2:	bf00      	nop
 800ede4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ede6:	bc08      	pop	{r3}
 800ede8:	469e      	mov	lr, r3
 800edea:	4770      	bx	lr
