LISTING FOR LOGIC DESCRIPTION FILE: REGdecode.pld                    Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Tue Nov 18 07:48:07 2025

  1:Name      REGdecode ;
  2:PartNo    ATF22V10C ;
  3:Date      2025/11/18 ;
  4:Revision  5         ;
  5:Designer  Frederic Segard ;
  6:Company   MicroHobbyist ;
  7:Assembly  None ;
  8:Location  None ;
  9:Device    g22v10 ;
 10:
 11:PIN 1  =  E ;        /* E clock phase */
 12:PIN 2  = !IORQ ;     /* I/O Request, Active-low during I/O cycle */
 13:PIN 3  =  RW ;       /* Read/Write */
 14:PIN 4  =  A0 ;       /* Address bit 0 - LSB */
 15:PIN 5  =  A1 ;
 16:PIN 6  =  A2 ;
 17:PIN 7  =  A3 ;
 18:PIN 8  =  A4 ;
 19:PIN 9  =  A5 ;
 20:PIN 10 =  A6 ;
 21:PIN 11 =  A7 ;       /* Address bit 7 - MSB of I/O window */
 22:/*  12 =  GND ;      /* Ground connection */
 23:/*  13 =  GND ;      /* NC tied to ground */
 24:
 25:PIN 23 = !ROMdis ;   /* ROM disable */
 26:PIN 22 = !SPDsel ;   /* Speed select */
 27:PIN 21 = !IRQvec ;   /* Returns IRQ vector (maybe maskable?) */
 28:PIN 20 = !FIRQvec ;  /* Returns FIRQ vector (maybe maskable?) */
 29:PIN 19 = !STAT1reg ; /* Various status bits */
 30:PIN 18 = !STAT2reg ; /* Various status bits */
 31:PIN 17 = !PHY1reg ;  /* Physical Register to the outside world */
 32:PIN 16 = !PHY2reg ;  /* Physical Register to the outside world */
 33:PIN 15 = !RD ;       /* Read signal */
 34:PIN 14 = !WR ;       /* Write signal */
 35:
 36:RD =  RW & E ;
 37:WR = !RW & E ;
 38:
 39:FIELD ADDR = [A7..A0];
 40:ROMdis   = ADDR:[18] & IORQ & WR ;
 41:SPDsel   = ADDR:[19] & IORQ ;
 42:IRQvec   = ADDR:[1A] & IORQ ;
 43:FIRQvec  = ADDR:[1B] & IORQ ;
 44:STAT1reg = ADDR:[1C] & IORQ & RD ;
 45:STAT2reg = ADDR:[1D] & IORQ & RD ;
 46:PHY1reg  = ADDR:[1E] & IORQ ;
 47:PHY2reg  = ADDR:[1F] & IORQ ;
 48:
 49:



Jedec Fuse Checksum       (6e64)
Jedec Transmit Checksum   (a176)
