
Threadx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000111f8  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b29  08011430  08011430  00012430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011f5c  08011f5c  00012f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011f64  08011f64  00012f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011f68  08011f68  00012f68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  20000000  08011f6c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002a74  200001dc  08012148  000131dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20002c50  08012148  00013c50  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  000131dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000350cf  00000000  00000000  00013212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008397  00000000  00000000  000482e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ff8  00000000  00000000  00050678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000017a7  00000000  00000000  00052670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003d9a3  00000000  00000000  00053e17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00033d24  00000000  00000000  000917ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016068b  00000000  00000000  000c54de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00225b69  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008a64  00000000  00000000  00225bac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 000000f6  00000000  00000000  0022e610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	200001dc 	.word	0x200001dc
 8000254:	00000000 	.word	0x00000000
 8000258:	08011418 	.word	0x08011418

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	200001e0 	.word	0x200001e0
 8000274:	08011418 	.word	0x08011418

08000278 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000278:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800027a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027e:	4918      	ldr	r1, [pc, #96]	@ (80002e0 <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000280:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000284:	4817      	ldr	r0, [pc, #92]	@ (80002e4 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000286:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000288:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 800028c:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028e:	4816      	ldr	r0, [pc, #88]	@ (80002e8 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000290:	4913      	ldr	r1, [pc, #76]	@ (80002e0 <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 8000292:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000294:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000296:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800029a:	4914      	ldr	r1, [pc, #80]	@ (80002ec <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 800029c:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029e:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002a2:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a4:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a8:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ac:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002b0:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b4:	490e      	ldr	r1, [pc, #56]	@ (80002f0 <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b6:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002ba:	4770      	bx	lr

080002bc <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002bc:	f7ff bffe 	b.w	80002bc <__tx_BadHandler>

080002c0 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c0:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c8:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      HAL_IncTick                         // Update HAL timebase
 80002ca:	f003 fafd 	bl	80038c8 <HAL_IncTick>
    BL      _tx_timer_interrupt
 80002ce:	f000 f897 	bl	8000400 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002d2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002d6:	4770      	bx	lr

080002d8 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d8:	f7ff bffe 	b.w	80002d8 <__tx_NMIHandler>

080002dc <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002dc:	f7ff bffe 	b.w	80002dc <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002e0:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002e4:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e8:	200024f8 	.word	0x200024f8
    LDR     r1, =SYSTICK_CYCLES
 80002ec:	000afc7f 	.word	0x000afc7f
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002f0:	40ff0000 	.word	0x40ff0000

080002f4 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002f4:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f8:	4a2d      	ldr	r2, [pc, #180]	@ (80003b0 <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002fa:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002fc:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 8000300:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000304:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000308:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 800030a:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800030e:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 8000312:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000316:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 800031a:	f3bf 8f6f 	isb	sy

0800031e <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800031e:	e7fe      	b.n	800031e <__tx_wait_here>

08000320 <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000320:	4824      	ldr	r0, [pc, #144]	@ (80003b4 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000322:	4a25      	ldr	r2, [pc, #148]	@ (80003b8 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000324:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000328:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 800032a:	b191      	cbz	r1, 8000352 <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 800032c:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800032e:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 8000332:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000336:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 800033a:	d101      	bne.n	8000340 <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 800033c:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

08000340 <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 8000340:	4c1e      	ldr	r4, [pc, #120]	@ (80003bc <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 8000342:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000346:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 800034a:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 800034c:	b10d      	cbz	r5, 8000352 <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800034e:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 8000350:	6023      	str	r3, [r4, #0]

08000352 <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000352:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000354:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000356:	b1d1      	cbz	r1, 800038e <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000358:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800035a:	b662      	cpsie	i

0800035c <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 800035c:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035e:	4c17      	ldr	r4, [pc, #92]	@ (80003bc <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 8000360:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 8000362:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000366:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000368:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 800036a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800036e:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000372:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000376:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800037a:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800037e:	d101      	bne.n	8000384 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000380:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000384 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000384:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000388:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 800038c:	4770      	bx	lr

0800038e <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800038e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000390:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000392:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000394:	b909      	cbnz	r1, 800039a <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000396:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 8000398:	e7f9      	b.n	800038e <__tx_ts_wait>

0800039a <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800039a:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 800039e:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 80003a2:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a6:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003a8:	e7d8      	b.n	800035c <__tx_ts_restore>
 80003aa:	bf00      	nop

080003ac <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003ac:	4770      	bx	lr
 80003ae:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003b0:	20002594 	.word	0x20002594
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003b4:	200024fc 	.word	0x200024fc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b8:	20002500 	.word	0x20002500
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003bc:	20002b00 	.word	0x20002b00

080003c0 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003c0:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003c2:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003c6:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003ca:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ce:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003d0:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003d4:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003d6:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d8:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003da:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003dc:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003de:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003e0:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003e2:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003e4:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003e6:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003ea:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003ec:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 80003f2:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003f4:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003fa:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003fc:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003fe:	4770      	bx	lr

08000400 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000400:	4922      	ldr	r1, [pc, #136]	@ (800048c <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000402:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000404:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000408:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800040a:	4b21      	ldr	r3, [pc, #132]	@ (8000490 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800040c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800040e:	b13a      	cbz	r2, 8000420 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000410:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000414:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000416:	b91a      	cbnz	r2, 8000420 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000418:	4b1e      	ldr	r3, [pc, #120]	@ (8000494 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 800041a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800041e:	6018      	str	r0, [r3, #0]

08000420 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000420:	491d      	ldr	r1, [pc, #116]	@ (8000498 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000422:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000424:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000426:	b122      	cbz	r2, 8000432 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000428:	4b1c      	ldr	r3, [pc, #112]	@ (800049c <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 800042a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800042e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000430:	e008      	b.n	8000444 <__tx_timer_done>

08000432 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 8000432:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000436:	4b1a      	ldr	r3, [pc, #104]	@ (80004a0 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000438:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 800043a:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 800043c:	d101      	bne.n	8000442 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800043e:	4b19      	ldr	r3, [pc, #100]	@ (80004a4 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 8000440:	6818      	ldr	r0, [r3, #0]

08000442 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 8000442:	6008      	str	r0, [r1, #0]

08000444 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000444:	4b13      	ldr	r3, [pc, #76]	@ (8000494 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000446:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000448:	b912      	cbnz	r2, 8000450 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 800044a:	4914      	ldr	r1, [pc, #80]	@ (800049c <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 800044c:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800044e:	b1c8      	cbz	r0, 8000484 <__tx_timer_nothing_expired>

08000450 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 8000450:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 8000452:	4912      	ldr	r1, [pc, #72]	@ (800049c <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000454:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000456:	b108      	cbz	r0, 800045c <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000458:	f00d fa4e 	bl	800d8f8 <_tx_timer_expiration_process>

0800045c <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 800045c:	4b0d      	ldr	r3, [pc, #52]	@ (8000494 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800045e:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000460:	b172      	cbz	r2, 8000480 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000462:	f00d f99d 	bl	800d7a0 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000466:	4810      	ldr	r0, [pc, #64]	@ (80004a8 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000468:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800046a:	b949      	cbnz	r1, 8000480 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800046c:	480f      	ldr	r0, [pc, #60]	@ (80004ac <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800046e:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000470:	4a0f      	ldr	r2, [pc, #60]	@ (80004b0 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000472:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000474:	480f      	ldr	r0, [pc, #60]	@ (80004b4 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800047a:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800047c:	d000      	beq.n	8000480 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800047e:	6002      	str	r2, [r0, #0]

08000480 <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 8000480:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000484 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000484:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000488:	4770      	bx	lr
 800048a:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800048c:	200025a0 	.word	0x200025a0
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000490:	20002b00 	.word	0x20002b00
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000494:	200025a4 	.word	0x200025a4
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000498:	20002630 	.word	0x20002630
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800049c:	20002634 	.word	0x20002634
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80004a0:	2000262c 	.word	0x2000262c
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004a4:	20002628 	.word	0x20002628
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a8:	20002594 	.word	0x20002594
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004ac:	200024fc 	.word	0x200024fc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004b0:	20002500 	.word	0x20002500
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004b4:	e000ed04 	.word	0xe000ed04

080004b8 <strlen>:
 80004b8:	4603      	mov	r3, r0
 80004ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004be:	2a00      	cmp	r2, #0
 80004c0:	d1fb      	bne.n	80004ba <strlen+0x2>
 80004c2:	1a18      	subs	r0, r3, r0
 80004c4:	3801      	subs	r0, #1
 80004c6:	4770      	bx	lr

080004c8 <__aeabi_drsub>:
 80004c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004cc:	e002      	b.n	80004d4 <__adddf3>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dsub>:
 80004d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d4 <__adddf3>:
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004de:	ea94 0f05 	teq	r4, r5
 80004e2:	bf08      	it	eq
 80004e4:	ea90 0f02 	teqeq	r0, r2
 80004e8:	bf1f      	itttt	ne
 80004ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004fa:	f000 80e2 	beq.w	80006c2 <__adddf3+0x1ee>
 80004fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000502:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000506:	bfb8      	it	lt
 8000508:	426d      	neglt	r5, r5
 800050a:	dd0c      	ble.n	8000526 <__adddf3+0x52>
 800050c:	442c      	add	r4, r5
 800050e:	ea80 0202 	eor.w	r2, r0, r2
 8000512:	ea81 0303 	eor.w	r3, r1, r3
 8000516:	ea82 0000 	eor.w	r0, r2, r0
 800051a:	ea83 0101 	eor.w	r1, r3, r1
 800051e:	ea80 0202 	eor.w	r2, r0, r2
 8000522:	ea81 0303 	eor.w	r3, r1, r3
 8000526:	2d36      	cmp	r5, #54	@ 0x36
 8000528:	bf88      	it	hi
 800052a:	bd30      	pophi	{r4, r5, pc}
 800052c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000530:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000534:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000538:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800053c:	d002      	beq.n	8000544 <__adddf3+0x70>
 800053e:	4240      	negs	r0, r0
 8000540:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000544:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000548:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800054c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000550:	d002      	beq.n	8000558 <__adddf3+0x84>
 8000552:	4252      	negs	r2, r2
 8000554:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000558:	ea94 0f05 	teq	r4, r5
 800055c:	f000 80a7 	beq.w	80006ae <__adddf3+0x1da>
 8000560:	f1a4 0401 	sub.w	r4, r4, #1
 8000564:	f1d5 0e20 	rsbs	lr, r5, #32
 8000568:	db0d      	blt.n	8000586 <__adddf3+0xb2>
 800056a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056e:	fa22 f205 	lsr.w	r2, r2, r5
 8000572:	1880      	adds	r0, r0, r2
 8000574:	f141 0100 	adc.w	r1, r1, #0
 8000578:	fa03 f20e 	lsl.w	r2, r3, lr
 800057c:	1880      	adds	r0, r0, r2
 800057e:	fa43 f305 	asr.w	r3, r3, r5
 8000582:	4159      	adcs	r1, r3
 8000584:	e00e      	b.n	80005a4 <__adddf3+0xd0>
 8000586:	f1a5 0520 	sub.w	r5, r5, #32
 800058a:	f10e 0e20 	add.w	lr, lr, #32
 800058e:	2a01      	cmp	r2, #1
 8000590:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000594:	bf28      	it	cs
 8000596:	f04c 0c02 	orrcs.w	ip, ip, #2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	18c0      	adds	r0, r0, r3
 80005a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a8:	d507      	bpl.n	80005ba <__adddf3+0xe6>
 80005aa:	f04f 0e00 	mov.w	lr, #0
 80005ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80005b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80005ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005be:	d31b      	bcc.n	80005f8 <__adddf3+0x124>
 80005c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c4:	d30c      	bcc.n	80005e0 <__adddf3+0x10c>
 80005c6:	0849      	lsrs	r1, r1, #1
 80005c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80005cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005d0:	f104 0401 	add.w	r4, r4, #1
 80005d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005dc:	f080 809a 	bcs.w	8000714 <__adddf3+0x240>
 80005e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	ea41 0105 	orr.w	r1, r1, r5
 80005f6:	bd30      	pop	{r4, r5, pc}
 80005f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005fc:	4140      	adcs	r0, r0
 80005fe:	eb41 0101 	adc.w	r1, r1, r1
 8000602:	3c01      	subs	r4, #1
 8000604:	bf28      	it	cs
 8000606:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800060a:	d2e9      	bcs.n	80005e0 <__adddf3+0x10c>
 800060c:	f091 0f00 	teq	r1, #0
 8000610:	bf04      	itt	eq
 8000612:	4601      	moveq	r1, r0
 8000614:	2000      	moveq	r0, #0
 8000616:	fab1 f381 	clz	r3, r1
 800061a:	bf08      	it	eq
 800061c:	3320      	addeq	r3, #32
 800061e:	f1a3 030b 	sub.w	r3, r3, #11
 8000622:	f1b3 0220 	subs.w	r2, r3, #32
 8000626:	da0c      	bge.n	8000642 <__adddf3+0x16e>
 8000628:	320c      	adds	r2, #12
 800062a:	dd08      	ble.n	800063e <__adddf3+0x16a>
 800062c:	f102 0c14 	add.w	ip, r2, #20
 8000630:	f1c2 020c 	rsb	r2, r2, #12
 8000634:	fa01 f00c 	lsl.w	r0, r1, ip
 8000638:	fa21 f102 	lsr.w	r1, r1, r2
 800063c:	e00c      	b.n	8000658 <__adddf3+0x184>
 800063e:	f102 0214 	add.w	r2, r2, #20
 8000642:	bfd8      	it	le
 8000644:	f1c2 0c20 	rsble	ip, r2, #32
 8000648:	fa01 f102 	lsl.w	r1, r1, r2
 800064c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000650:	bfdc      	itt	le
 8000652:	ea41 010c 	orrle.w	r1, r1, ip
 8000656:	4090      	lslle	r0, r2
 8000658:	1ae4      	subs	r4, r4, r3
 800065a:	bfa2      	ittt	ge
 800065c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000660:	4329      	orrge	r1, r5
 8000662:	bd30      	popge	{r4, r5, pc}
 8000664:	ea6f 0404 	mvn.w	r4, r4
 8000668:	3c1f      	subs	r4, #31
 800066a:	da1c      	bge.n	80006a6 <__adddf3+0x1d2>
 800066c:	340c      	adds	r4, #12
 800066e:	dc0e      	bgt.n	800068e <__adddf3+0x1ba>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0220 	rsb	r2, r4, #32
 8000678:	fa20 f004 	lsr.w	r0, r0, r4
 800067c:	fa01 f302 	lsl.w	r3, r1, r2
 8000680:	ea40 0003 	orr.w	r0, r0, r3
 8000684:	fa21 f304 	lsr.w	r3, r1, r4
 8000688:	ea45 0103 	orr.w	r1, r5, r3
 800068c:	bd30      	pop	{r4, r5, pc}
 800068e:	f1c4 040c 	rsb	r4, r4, #12
 8000692:	f1c4 0220 	rsb	r2, r4, #32
 8000696:	fa20 f002 	lsr.w	r0, r0, r2
 800069a:	fa01 f304 	lsl.w	r3, r1, r4
 800069e:	ea40 0003 	orr.w	r0, r0, r3
 80006a2:	4629      	mov	r1, r5
 80006a4:	bd30      	pop	{r4, r5, pc}
 80006a6:	fa21 f004 	lsr.w	r0, r1, r4
 80006aa:	4629      	mov	r1, r5
 80006ac:	bd30      	pop	{r4, r5, pc}
 80006ae:	f094 0f00 	teq	r4, #0
 80006b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b6:	bf06      	itte	eq
 80006b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006bc:	3401      	addeq	r4, #1
 80006be:	3d01      	subne	r5, #1
 80006c0:	e74e      	b.n	8000560 <__adddf3+0x8c>
 80006c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c6:	bf18      	it	ne
 80006c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006cc:	d029      	beq.n	8000722 <__adddf3+0x24e>
 80006ce:	ea94 0f05 	teq	r4, r5
 80006d2:	bf08      	it	eq
 80006d4:	ea90 0f02 	teqeq	r0, r2
 80006d8:	d005      	beq.n	80006e6 <__adddf3+0x212>
 80006da:	ea54 0c00 	orrs.w	ip, r4, r0
 80006de:	bf04      	itt	eq
 80006e0:	4619      	moveq	r1, r3
 80006e2:	4610      	moveq	r0, r2
 80006e4:	bd30      	pop	{r4, r5, pc}
 80006e6:	ea91 0f03 	teq	r1, r3
 80006ea:	bf1e      	ittt	ne
 80006ec:	2100      	movne	r1, #0
 80006ee:	2000      	movne	r0, #0
 80006f0:	bd30      	popne	{r4, r5, pc}
 80006f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f6:	d105      	bne.n	8000704 <__adddf3+0x230>
 80006f8:	0040      	lsls	r0, r0, #1
 80006fa:	4149      	adcs	r1, r1
 80006fc:	bf28      	it	cs
 80006fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000702:	bd30      	pop	{r4, r5, pc}
 8000704:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000708:	bf3c      	itt	cc
 800070a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070e:	bd30      	popcc	{r4, r5, pc}
 8000710:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000714:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd30      	pop	{r4, r5, pc}
 8000722:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000726:	bf1a      	itte	ne
 8000728:	4619      	movne	r1, r3
 800072a:	4610      	movne	r0, r2
 800072c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000730:	bf1c      	itt	ne
 8000732:	460b      	movne	r3, r1
 8000734:	4602      	movne	r2, r0
 8000736:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800073a:	bf06      	itte	eq
 800073c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000740:	ea91 0f03 	teqeq	r1, r3
 8000744:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000748:	bd30      	pop	{r4, r5, pc}
 800074a:	bf00      	nop

0800074c <__aeabi_ui2d>:
 800074c:	f090 0f00 	teq	r0, #0
 8000750:	bf04      	itt	eq
 8000752:	2100      	moveq	r1, #0
 8000754:	4770      	bxeq	lr
 8000756:	b530      	push	{r4, r5, lr}
 8000758:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800075c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000760:	f04f 0500 	mov.w	r5, #0
 8000764:	f04f 0100 	mov.w	r1, #0
 8000768:	e750      	b.n	800060c <__adddf3+0x138>
 800076a:	bf00      	nop

0800076c <__aeabi_i2d>:
 800076c:	f090 0f00 	teq	r0, #0
 8000770:	bf04      	itt	eq
 8000772:	2100      	moveq	r1, #0
 8000774:	4770      	bxeq	lr
 8000776:	b530      	push	{r4, r5, lr}
 8000778:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800077c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000780:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000784:	bf48      	it	mi
 8000786:	4240      	negmi	r0, r0
 8000788:	f04f 0100 	mov.w	r1, #0
 800078c:	e73e      	b.n	800060c <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_f2d>:
 8000790:	0042      	lsls	r2, r0, #1
 8000792:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000796:	ea4f 0131 	mov.w	r1, r1, rrx
 800079a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079e:	bf1f      	itttt	ne
 80007a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007ac:	4770      	bxne	lr
 80007ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007b2:	bf08      	it	eq
 80007b4:	4770      	bxeq	lr
 80007b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007ba:	bf04      	itt	eq
 80007bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007d0:	e71c      	b.n	800060c <__adddf3+0x138>
 80007d2:	bf00      	nop

080007d4 <__aeabi_ul2d>:
 80007d4:	ea50 0201 	orrs.w	r2, r0, r1
 80007d8:	bf08      	it	eq
 80007da:	4770      	bxeq	lr
 80007dc:	b530      	push	{r4, r5, lr}
 80007de:	f04f 0500 	mov.w	r5, #0
 80007e2:	e00a      	b.n	80007fa <__aeabi_l2d+0x16>

080007e4 <__aeabi_l2d>:
 80007e4:	ea50 0201 	orrs.w	r2, r0, r1
 80007e8:	bf08      	it	eq
 80007ea:	4770      	bxeq	lr
 80007ec:	b530      	push	{r4, r5, lr}
 80007ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007f2:	d502      	bpl.n	80007fa <__aeabi_l2d+0x16>
 80007f4:	4240      	negs	r0, r0
 80007f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000802:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000806:	f43f aed8 	beq.w	80005ba <__adddf3+0xe6>
 800080a:	f04f 0203 	mov.w	r2, #3
 800080e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000812:	bf18      	it	ne
 8000814:	3203      	addne	r2, #3
 8000816:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081a:	bf18      	it	ne
 800081c:	3203      	addne	r2, #3
 800081e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000822:	f1c2 0320 	rsb	r3, r2, #32
 8000826:	fa00 fc03 	lsl.w	ip, r0, r3
 800082a:	fa20 f002 	lsr.w	r0, r0, r2
 800082e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000832:	ea40 000e 	orr.w	r0, r0, lr
 8000836:	fa21 f102 	lsr.w	r1, r1, r2
 800083a:	4414      	add	r4, r2
 800083c:	e6bd      	b.n	80005ba <__adddf3+0xe6>
 800083e:	bf00      	nop

08000840 <__aeabi_dmul>:
 8000840:	b570      	push	{r4, r5, r6, lr}
 8000842:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000846:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800084a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084e:	bf1d      	ittte	ne
 8000850:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000854:	ea94 0f0c 	teqne	r4, ip
 8000858:	ea95 0f0c 	teqne	r5, ip
 800085c:	f000 f8de 	bleq	8000a1c <__aeabi_dmul+0x1dc>
 8000860:	442c      	add	r4, r5
 8000862:	ea81 0603 	eor.w	r6, r1, r3
 8000866:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800086a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800086e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000872:	bf18      	it	ne
 8000874:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000880:	d038      	beq.n	80008f4 <__aeabi_dmul+0xb4>
 8000882:	fba0 ce02 	umull	ip, lr, r0, r2
 8000886:	f04f 0500 	mov.w	r5, #0
 800088a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800088e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000892:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000896:	f04f 0600 	mov.w	r6, #0
 800089a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800089e:	f09c 0f00 	teq	ip, #0
 80008a2:	bf18      	it	ne
 80008a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80008a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80008ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80008b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80008b4:	d204      	bcs.n	80008c0 <__aeabi_dmul+0x80>
 80008b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80008ba:	416d      	adcs	r5, r5
 80008bc:	eb46 0606 	adc.w	r6, r6, r6
 80008c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80008c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80008c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80008cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80008d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80008d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008d8:	bf88      	it	hi
 80008da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008de:	d81e      	bhi.n	800091e <__aeabi_dmul+0xde>
 80008e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80008ea:	f150 0000 	adcs.w	r0, r0, #0
 80008ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008f2:	bd70      	pop	{r4, r5, r6, pc}
 80008f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80008f8:	ea46 0101 	orr.w	r1, r6, r1
 80008fc:	ea40 0002 	orr.w	r0, r0, r2
 8000900:	ea81 0103 	eor.w	r1, r1, r3
 8000904:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000908:	bfc2      	ittt	gt
 800090a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800090e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000912:	bd70      	popgt	{r4, r5, r6, pc}
 8000914:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000918:	f04f 0e00 	mov.w	lr, #0
 800091c:	3c01      	subs	r4, #1
 800091e:	f300 80ab 	bgt.w	8000a78 <__aeabi_dmul+0x238>
 8000922:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000926:	bfde      	ittt	le
 8000928:	2000      	movle	r0, #0
 800092a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800092e:	bd70      	pople	{r4, r5, r6, pc}
 8000930:	f1c4 0400 	rsb	r4, r4, #0
 8000934:	3c20      	subs	r4, #32
 8000936:	da35      	bge.n	80009a4 <__aeabi_dmul+0x164>
 8000938:	340c      	adds	r4, #12
 800093a:	dc1b      	bgt.n	8000974 <__aeabi_dmul+0x134>
 800093c:	f104 0414 	add.w	r4, r4, #20
 8000940:	f1c4 0520 	rsb	r5, r4, #32
 8000944:	fa00 f305 	lsl.w	r3, r0, r5
 8000948:	fa20 f004 	lsr.w	r0, r0, r4
 800094c:	fa01 f205 	lsl.w	r2, r1, r5
 8000950:	ea40 0002 	orr.w	r0, r0, r2
 8000954:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000958:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800095c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000960:	fa21 f604 	lsr.w	r6, r1, r4
 8000964:	eb42 0106 	adc.w	r1, r2, r6
 8000968:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800096c:	bf08      	it	eq
 800096e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000972:	bd70      	pop	{r4, r5, r6, pc}
 8000974:	f1c4 040c 	rsb	r4, r4, #12
 8000978:	f1c4 0520 	rsb	r5, r4, #32
 800097c:	fa00 f304 	lsl.w	r3, r0, r4
 8000980:	fa20 f005 	lsr.w	r0, r0, r5
 8000984:	fa01 f204 	lsl.w	r2, r1, r4
 8000988:	ea40 0002 	orr.w	r0, r0, r2
 800098c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000990:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000994:	f141 0100 	adc.w	r1, r1, #0
 8000998:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800099c:	bf08      	it	eq
 800099e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f1c4 0520 	rsb	r5, r4, #32
 80009a8:	fa00 f205 	lsl.w	r2, r0, r5
 80009ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80009b0:	fa20 f304 	lsr.w	r3, r0, r4
 80009b4:	fa01 f205 	lsl.w	r2, r1, r5
 80009b8:	ea43 0302 	orr.w	r3, r3, r2
 80009bc:	fa21 f004 	lsr.w	r0, r1, r4
 80009c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80009c4:	fa21 f204 	lsr.w	r2, r1, r4
 80009c8:	ea20 0002 	bic.w	r0, r0, r2
 80009cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80009d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009d4:	bf08      	it	eq
 80009d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009da:	bd70      	pop	{r4, r5, r6, pc}
 80009dc:	f094 0f00 	teq	r4, #0
 80009e0:	d10f      	bne.n	8000a02 <__aeabi_dmul+0x1c2>
 80009e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80009e6:	0040      	lsls	r0, r0, #1
 80009e8:	eb41 0101 	adc.w	r1, r1, r1
 80009ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009f0:	bf08      	it	eq
 80009f2:	3c01      	subeq	r4, #1
 80009f4:	d0f7      	beq.n	80009e6 <__aeabi_dmul+0x1a6>
 80009f6:	ea41 0106 	orr.w	r1, r1, r6
 80009fa:	f095 0f00 	teq	r5, #0
 80009fe:	bf18      	it	ne
 8000a00:	4770      	bxne	lr
 8000a02:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000a06:	0052      	lsls	r2, r2, #1
 8000a08:	eb43 0303 	adc.w	r3, r3, r3
 8000a0c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000a10:	bf08      	it	eq
 8000a12:	3d01      	subeq	r5, #1
 8000a14:	d0f7      	beq.n	8000a06 <__aeabi_dmul+0x1c6>
 8000a16:	ea43 0306 	orr.w	r3, r3, r6
 8000a1a:	4770      	bx	lr
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a24:	bf18      	it	ne
 8000a26:	ea95 0f0c 	teqne	r5, ip
 8000a2a:	d00c      	beq.n	8000a46 <__aeabi_dmul+0x206>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	d1d1      	bne.n	80009dc <__aeabi_dmul+0x19c>
 8000a38:	ea81 0103 	eor.w	r1, r1, r3
 8000a3c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	bd70      	pop	{r4, r5, r6, pc}
 8000a46:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a4a:	bf06      	itte	eq
 8000a4c:	4610      	moveq	r0, r2
 8000a4e:	4619      	moveq	r1, r3
 8000a50:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a54:	d019      	beq.n	8000a8a <__aeabi_dmul+0x24a>
 8000a56:	ea94 0f0c 	teq	r4, ip
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dmul+0x222>
 8000a5c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000a60:	d113      	bne.n	8000a8a <__aeabi_dmul+0x24a>
 8000a62:	ea95 0f0c 	teq	r5, ip
 8000a66:	d105      	bne.n	8000a74 <__aeabi_dmul+0x234>
 8000a68:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000a6c:	bf1c      	itt	ne
 8000a6e:	4610      	movne	r0, r2
 8000a70:	4619      	movne	r1, r3
 8000a72:	d10a      	bne.n	8000a8a <__aeabi_dmul+0x24a>
 8000a74:	ea81 0103 	eor.w	r1, r1, r3
 8000a78:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000a7c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a80:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	bd70      	pop	{r4, r5, r6, pc}
 8000a8a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000a8e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000a92:	bd70      	pop	{r4, r5, r6, pc}

08000a94 <__aeabi_ddiv>:
 8000a94:	b570      	push	{r4, r5, r6, lr}
 8000a96:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000a9a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000a9e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000aa2:	bf1d      	ittte	ne
 8000aa4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000aa8:	ea94 0f0c 	teqne	r4, ip
 8000aac:	ea95 0f0c 	teqne	r5, ip
 8000ab0:	f000 f8a7 	bleq	8000c02 <__aeabi_ddiv+0x16e>
 8000ab4:	eba4 0405 	sub.w	r4, r4, r5
 8000ab8:	ea81 0e03 	eor.w	lr, r1, r3
 8000abc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ac0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000ac4:	f000 8088 	beq.w	8000bd8 <__aeabi_ddiv+0x144>
 8000ac8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000acc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000ad0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ad4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000ad8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000adc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000ae0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000ae4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000ae8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000aec:	429d      	cmp	r5, r3
 8000aee:	bf08      	it	eq
 8000af0:	4296      	cmpeq	r6, r2
 8000af2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000af6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000afa:	d202      	bcs.n	8000b02 <__aeabi_ddiv+0x6e>
 8000afc:	085b      	lsrs	r3, r3, #1
 8000afe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b02:	1ab6      	subs	r6, r6, r2
 8000b04:	eb65 0503 	sbc.w	r5, r5, r3
 8000b08:	085b      	lsrs	r3, r3, #1
 8000b0a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b0e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000b12:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000b16:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b1e:	bf22      	ittt	cs
 8000b20:	1ab6      	subcs	r6, r6, r2
 8000b22:	4675      	movcs	r5, lr
 8000b24:	ea40 000c 	orrcs.w	r0, r0, ip
 8000b28:	085b      	lsrs	r3, r3, #1
 8000b2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b36:	bf22      	ittt	cs
 8000b38:	1ab6      	subcs	r6, r6, r2
 8000b3a:	4675      	movcs	r5, lr
 8000b3c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000b40:	085b      	lsrs	r3, r3, #1
 8000b42:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b46:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b4e:	bf22      	ittt	cs
 8000b50:	1ab6      	subcs	r6, r6, r2
 8000b52:	4675      	movcs	r5, lr
 8000b54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000b58:	085b      	lsrs	r3, r3, #1
 8000b5a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b5e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000b62:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000b66:	bf22      	ittt	cs
 8000b68:	1ab6      	subcs	r6, r6, r2
 8000b6a:	4675      	movcs	r5, lr
 8000b6c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000b70:	ea55 0e06 	orrs.w	lr, r5, r6
 8000b74:	d018      	beq.n	8000ba8 <__aeabi_ddiv+0x114>
 8000b76:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000b7a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000b7e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000b82:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000b86:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000b8a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000b8e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000b92:	d1c0      	bne.n	8000b16 <__aeabi_ddiv+0x82>
 8000b94:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000b98:	d10b      	bne.n	8000bb2 <__aeabi_ddiv+0x11e>
 8000b9a:	ea41 0100 	orr.w	r1, r1, r0
 8000b9e:	f04f 0000 	mov.w	r0, #0
 8000ba2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000ba6:	e7b6      	b.n	8000b16 <__aeabi_ddiv+0x82>
 8000ba8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000bac:	bf04      	itt	eq
 8000bae:	4301      	orreq	r1, r0
 8000bb0:	2000      	moveq	r0, #0
 8000bb2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000bb6:	bf88      	it	hi
 8000bb8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000bbc:	f63f aeaf 	bhi.w	800091e <__aeabi_dmul+0xde>
 8000bc0:	ebb5 0c03 	subs.w	ip, r5, r3
 8000bc4:	bf04      	itt	eq
 8000bc6:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000bca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000bce:	f150 0000 	adcs.w	r0, r0, #0
 8000bd2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000bd6:	bd70      	pop	{r4, r5, r6, pc}
 8000bd8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000bdc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000be0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000be4:	bfc2      	ittt	gt
 8000be6:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000bea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000bee:	bd70      	popgt	{r4, r5, r6, pc}
 8000bf0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf4:	f04f 0e00 	mov.w	lr, #0
 8000bf8:	3c01      	subs	r4, #1
 8000bfa:	e690      	b.n	800091e <__aeabi_dmul+0xde>
 8000bfc:	ea45 0e06 	orr.w	lr, r5, r6
 8000c00:	e68d      	b.n	800091e <__aeabi_dmul+0xde>
 8000c02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c06:	ea94 0f0c 	teq	r4, ip
 8000c0a:	bf08      	it	eq
 8000c0c:	ea95 0f0c 	teqeq	r5, ip
 8000c10:	f43f af3b 	beq.w	8000a8a <__aeabi_dmul+0x24a>
 8000c14:	ea94 0f0c 	teq	r4, ip
 8000c18:	d10a      	bne.n	8000c30 <__aeabi_ddiv+0x19c>
 8000c1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000c1e:	f47f af34 	bne.w	8000a8a <__aeabi_dmul+0x24a>
 8000c22:	ea95 0f0c 	teq	r5, ip
 8000c26:	f47f af25 	bne.w	8000a74 <__aeabi_dmul+0x234>
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	e72c      	b.n	8000a8a <__aeabi_dmul+0x24a>
 8000c30:	ea95 0f0c 	teq	r5, ip
 8000c34:	d106      	bne.n	8000c44 <__aeabi_ddiv+0x1b0>
 8000c36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000c3a:	f43f aefd 	beq.w	8000a38 <__aeabi_dmul+0x1f8>
 8000c3e:	4610      	mov	r0, r2
 8000c40:	4619      	mov	r1, r3
 8000c42:	e722      	b.n	8000a8a <__aeabi_dmul+0x24a>
 8000c44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c48:	bf18      	it	ne
 8000c4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4e:	f47f aec5 	bne.w	80009dc <__aeabi_dmul+0x19c>
 8000c52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000c56:	f47f af0d 	bne.w	8000a74 <__aeabi_dmul+0x234>
 8000c5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000c5e:	f47f aeeb 	bne.w	8000a38 <__aeabi_dmul+0x1f8>
 8000c62:	e712      	b.n	8000a8a <__aeabi_dmul+0x24a>

08000c64 <__gedf2>:
 8000c64:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000c68:	e006      	b.n	8000c78 <__cmpdf2+0x4>
 8000c6a:	bf00      	nop

08000c6c <__ledf2>:
 8000c6c:	f04f 0c01 	mov.w	ip, #1
 8000c70:	e002      	b.n	8000c78 <__cmpdf2+0x4>
 8000c72:	bf00      	nop

08000c74 <__cmpdf2>:
 8000c74:	f04f 0c01 	mov.w	ip, #1
 8000c78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c88:	bf18      	it	ne
 8000c8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000c8e:	d01b      	beq.n	8000cc8 <__cmpdf2+0x54>
 8000c90:	b001      	add	sp, #4
 8000c92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000c96:	bf0c      	ite	eq
 8000c98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000c9c:	ea91 0f03 	teqne	r1, r3
 8000ca0:	bf02      	ittt	eq
 8000ca2:	ea90 0f02 	teqeq	r0, r2
 8000ca6:	2000      	moveq	r0, #0
 8000ca8:	4770      	bxeq	lr
 8000caa:	f110 0f00 	cmn.w	r0, #0
 8000cae:	ea91 0f03 	teq	r1, r3
 8000cb2:	bf58      	it	pl
 8000cb4:	4299      	cmppl	r1, r3
 8000cb6:	bf08      	it	eq
 8000cb8:	4290      	cmpeq	r0, r2
 8000cba:	bf2c      	ite	cs
 8000cbc:	17d8      	asrcs	r0, r3, #31
 8000cbe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000cc2:	f040 0001 	orr.w	r0, r0, #1
 8000cc6:	4770      	bx	lr
 8000cc8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ccc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000cd0:	d102      	bne.n	8000cd8 <__cmpdf2+0x64>
 8000cd2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000cd6:	d107      	bne.n	8000ce8 <__cmpdf2+0x74>
 8000cd8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000cdc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ce0:	d1d6      	bne.n	8000c90 <__cmpdf2+0x1c>
 8000ce2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ce6:	d0d3      	beq.n	8000c90 <__cmpdf2+0x1c>
 8000ce8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop

08000cf0 <__aeabi_cdrcmple>:
 8000cf0:	4684      	mov	ip, r0
 8000cf2:	4610      	mov	r0, r2
 8000cf4:	4662      	mov	r2, ip
 8000cf6:	468c      	mov	ip, r1
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4663      	mov	r3, ip
 8000cfc:	e000      	b.n	8000d00 <__aeabi_cdcmpeq>
 8000cfe:	bf00      	nop

08000d00 <__aeabi_cdcmpeq>:
 8000d00:	b501      	push	{r0, lr}
 8000d02:	f7ff ffb7 	bl	8000c74 <__cmpdf2>
 8000d06:	2800      	cmp	r0, #0
 8000d08:	bf48      	it	mi
 8000d0a:	f110 0f00 	cmnmi.w	r0, #0
 8000d0e:	bd01      	pop	{r0, pc}

08000d10 <__aeabi_dcmpeq>:
 8000d10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d14:	f7ff fff4 	bl	8000d00 <__aeabi_cdcmpeq>
 8000d18:	bf0c      	ite	eq
 8000d1a:	2001      	moveq	r0, #1
 8000d1c:	2000      	movne	r0, #0
 8000d1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d22:	bf00      	nop

08000d24 <__aeabi_dcmplt>:
 8000d24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d28:	f7ff ffea 	bl	8000d00 <__aeabi_cdcmpeq>
 8000d2c:	bf34      	ite	cc
 8000d2e:	2001      	movcc	r0, #1
 8000d30:	2000      	movcs	r0, #0
 8000d32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d36:	bf00      	nop

08000d38 <__aeabi_dcmple>:
 8000d38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d3c:	f7ff ffe0 	bl	8000d00 <__aeabi_cdcmpeq>
 8000d40:	bf94      	ite	ls
 8000d42:	2001      	movls	r0, #1
 8000d44:	2000      	movhi	r0, #0
 8000d46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d4a:	bf00      	nop

08000d4c <__aeabi_dcmpge>:
 8000d4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d50:	f7ff ffce 	bl	8000cf0 <__aeabi_cdrcmple>
 8000d54:	bf94      	ite	ls
 8000d56:	2001      	movls	r0, #1
 8000d58:	2000      	movhi	r0, #0
 8000d5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d5e:	bf00      	nop

08000d60 <__aeabi_dcmpgt>:
 8000d60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d64:	f7ff ffc4 	bl	8000cf0 <__aeabi_cdrcmple>
 8000d68:	bf34      	ite	cc
 8000d6a:	2001      	movcc	r0, #1
 8000d6c:	2000      	movcs	r0, #0
 8000d6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000d72:	bf00      	nop

08000d74 <__aeabi_dcmpun>:
 8000d74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d7c:	d102      	bne.n	8000d84 <__aeabi_dcmpun+0x10>
 8000d7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d82:	d10a      	bne.n	8000d9a <__aeabi_dcmpun+0x26>
 8000d84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d8c:	d102      	bne.n	8000d94 <__aeabi_dcmpun+0x20>
 8000d8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d92:	d102      	bne.n	8000d9a <__aeabi_dcmpun+0x26>
 8000d94:	f04f 0000 	mov.w	r0, #0
 8000d98:	4770      	bx	lr
 8000d9a:	f04f 0001 	mov.w	r0, #1
 8000d9e:	4770      	bx	lr

08000da0 <__aeabi_d2iz>:
 8000da0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000da4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000da8:	d215      	bcs.n	8000dd6 <__aeabi_d2iz+0x36>
 8000daa:	d511      	bpl.n	8000dd0 <__aeabi_d2iz+0x30>
 8000dac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000db0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000db4:	d912      	bls.n	8000ddc <__aeabi_d2iz+0x3c>
 8000db6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000dba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000dbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000dc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000dc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000dca:	bf18      	it	ne
 8000dcc:	4240      	negne	r0, r0
 8000dce:	4770      	bx	lr
 8000dd0:	f04f 0000 	mov.w	r0, #0
 8000dd4:	4770      	bx	lr
 8000dd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000dda:	d105      	bne.n	8000de8 <__aeabi_d2iz+0x48>
 8000ddc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000de0:	bf08      	it	eq
 8000de2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000de6:	4770      	bx	lr
 8000de8:	f04f 0000 	mov.w	r0, #0
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop

08000df0 <__aeabi_d2uiz>:
 8000df0:	004a      	lsls	r2, r1, #1
 8000df2:	d211      	bcs.n	8000e18 <__aeabi_d2uiz+0x28>
 8000df4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000df8:	d211      	bcs.n	8000e1e <__aeabi_d2uiz+0x2e>
 8000dfa:	d50d      	bpl.n	8000e18 <__aeabi_d2uiz+0x28>
 8000dfc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000e00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e04:	d40e      	bmi.n	8000e24 <__aeabi_d2uiz+0x34>
 8000e06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e12:	fa23 f002 	lsr.w	r0, r3, r2
 8000e16:	4770      	bx	lr
 8000e18:	f04f 0000 	mov.w	r0, #0
 8000e1c:	4770      	bx	lr
 8000e1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e22:	d102      	bne.n	8000e2a <__aeabi_d2uiz+0x3a>
 8000e24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e28:	4770      	bx	lr
 8000e2a:	f04f 0000 	mov.w	r0, #0
 8000e2e:	4770      	bx	lr

08000e30 <__aeabi_uldivmod>:
 8000e30:	b953      	cbnz	r3, 8000e48 <__aeabi_uldivmod+0x18>
 8000e32:	b94a      	cbnz	r2, 8000e48 <__aeabi_uldivmod+0x18>
 8000e34:	2900      	cmp	r1, #0
 8000e36:	bf08      	it	eq
 8000e38:	2800      	cmpeq	r0, #0
 8000e3a:	bf1c      	itt	ne
 8000e3c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000e40:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000e44:	f000 b9b0 	b.w	80011a8 <__aeabi_idiv0>
 8000e48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e50:	f000 f806 	bl	8000e60 <__udivmoddi4>
 8000e54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5c:	b004      	add	sp, #16
 8000e5e:	4770      	bx	lr

08000e60 <__udivmoddi4>:
 8000e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e64:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000e66:	4688      	mov	r8, r1
 8000e68:	4604      	mov	r4, r0
 8000e6a:	468e      	mov	lr, r1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d14a      	bne.n	8000f06 <__udivmoddi4+0xa6>
 8000e70:	428a      	cmp	r2, r1
 8000e72:	4617      	mov	r7, r2
 8000e74:	d95f      	bls.n	8000f36 <__udivmoddi4+0xd6>
 8000e76:	fab2 f682 	clz	r6, r2
 8000e7a:	b14e      	cbz	r6, 8000e90 <__udivmoddi4+0x30>
 8000e7c:	f1c6 0320 	rsb	r3, r6, #32
 8000e80:	fa01 fe06 	lsl.w	lr, r1, r6
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b4      	lsls	r4, r6
 8000e88:	fa20 f303 	lsr.w	r3, r0, r3
 8000e8c:	ea43 0e0e 	orr.w	lr, r3, lr
 8000e90:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e94:	fa1f fc87 	uxth.w	ip, r7
 8000e98:	0c23      	lsrs	r3, r4, #16
 8000e9a:	fbbe f1f8 	udiv	r1, lr, r8
 8000e9e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000ea2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ea6:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x5e>
 8000eae:	18fb      	adds	r3, r7, r3
 8000eb0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000eb4:	d202      	bcs.n	8000ebc <__udivmoddi4+0x5c>
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	f200 8154 	bhi.w	8001164 <__udivmoddi4+0x304>
 8000ebc:	4601      	mov	r1, r0
 8000ebe:	1a9b      	subs	r3, r3, r2
 8000ec0:	b2a2      	uxth	r2, r4
 8000ec2:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ec6:	fb08 3310 	mls	r3, r8, r0, r3
 8000eca:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ece:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000ed2:	4594      	cmp	ip, r2
 8000ed4:	d90b      	bls.n	8000eee <__udivmoddi4+0x8e>
 8000ed6:	18ba      	adds	r2, r7, r2
 8000ed8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000edc:	bf2c      	ite	cs
 8000ede:	2401      	movcs	r4, #1
 8000ee0:	2400      	movcc	r4, #0
 8000ee2:	4594      	cmp	ip, r2
 8000ee4:	d902      	bls.n	8000eec <__udivmoddi4+0x8c>
 8000ee6:	2c00      	cmp	r4, #0
 8000ee8:	f000 813f 	beq.w	800116a <__udivmoddi4+0x30a>
 8000eec:	4618      	mov	r0, r3
 8000eee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ef2:	eba2 020c 	sub.w	r2, r2, ip
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	b11d      	cbz	r5, 8000f02 <__udivmoddi4+0xa2>
 8000efa:	40f2      	lsrs	r2, r6
 8000efc:	2300      	movs	r3, #0
 8000efe:	e9c5 2300 	strd	r2, r3, [r5]
 8000f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d905      	bls.n	8000f16 <__udivmoddi4+0xb6>
 8000f0a:	b10d      	cbz	r5, 8000f10 <__udivmoddi4+0xb0>
 8000f0c:	e9c5 0100 	strd	r0, r1, [r5]
 8000f10:	2100      	movs	r1, #0
 8000f12:	4608      	mov	r0, r1
 8000f14:	e7f5      	b.n	8000f02 <__udivmoddi4+0xa2>
 8000f16:	fab3 f183 	clz	r1, r3
 8000f1a:	2900      	cmp	r1, #0
 8000f1c:	d14e      	bne.n	8000fbc <__udivmoddi4+0x15c>
 8000f1e:	4543      	cmp	r3, r8
 8000f20:	f0c0 8112 	bcc.w	8001148 <__udivmoddi4+0x2e8>
 8000f24:	4282      	cmp	r2, r0
 8000f26:	f240 810f 	bls.w	8001148 <__udivmoddi4+0x2e8>
 8000f2a:	4608      	mov	r0, r1
 8000f2c:	2d00      	cmp	r5, #0
 8000f2e:	d0e8      	beq.n	8000f02 <__udivmoddi4+0xa2>
 8000f30:	e9c5 4e00 	strd	r4, lr, [r5]
 8000f34:	e7e5      	b.n	8000f02 <__udivmoddi4+0xa2>
 8000f36:	2a00      	cmp	r2, #0
 8000f38:	f000 80ac 	beq.w	8001094 <__udivmoddi4+0x234>
 8000f3c:	fab2 f682 	clz	r6, r2
 8000f40:	2e00      	cmp	r6, #0
 8000f42:	f040 80bb 	bne.w	80010bc <__udivmoddi4+0x25c>
 8000f46:	1a8b      	subs	r3, r1, r2
 8000f48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000f4c:	b2bc      	uxth	r4, r7
 8000f4e:	2101      	movs	r1, #1
 8000f50:	0c02      	lsrs	r2, r0, #16
 8000f52:	b280      	uxth	r0, r0
 8000f54:	fbb3 fcfe 	udiv	ip, r3, lr
 8000f58:	fb0e 331c 	mls	r3, lr, ip, r3
 8000f5c:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000f60:	fb04 f20c 	mul.w	r2, r4, ip
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d90e      	bls.n	8000f86 <__udivmoddi4+0x126>
 8000f68:	18fb      	adds	r3, r7, r3
 8000f6a:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000f6e:	bf2c      	ite	cs
 8000f70:	f04f 0901 	movcs.w	r9, #1
 8000f74:	f04f 0900 	movcc.w	r9, #0
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	d903      	bls.n	8000f84 <__udivmoddi4+0x124>
 8000f7c:	f1b9 0f00 	cmp.w	r9, #0
 8000f80:	f000 80ec 	beq.w	800115c <__udivmoddi4+0x2fc>
 8000f84:	46c4      	mov	ip, r8
 8000f86:	1a9b      	subs	r3, r3, r2
 8000f88:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f8c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f90:	fb04 f408 	mul.w	r4, r4, r8
 8000f94:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000f98:	4294      	cmp	r4, r2
 8000f9a:	d90b      	bls.n	8000fb4 <__udivmoddi4+0x154>
 8000f9c:	18ba      	adds	r2, r7, r2
 8000f9e:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000fa2:	bf2c      	ite	cs
 8000fa4:	2001      	movcs	r0, #1
 8000fa6:	2000      	movcc	r0, #0
 8000fa8:	4294      	cmp	r4, r2
 8000faa:	d902      	bls.n	8000fb2 <__udivmoddi4+0x152>
 8000fac:	2800      	cmp	r0, #0
 8000fae:	f000 80d1 	beq.w	8001154 <__udivmoddi4+0x2f4>
 8000fb2:	4698      	mov	r8, r3
 8000fb4:	1b12      	subs	r2, r2, r4
 8000fb6:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000fba:	e79d      	b.n	8000ef8 <__udivmoddi4+0x98>
 8000fbc:	f1c1 0620 	rsb	r6, r1, #32
 8000fc0:	408b      	lsls	r3, r1
 8000fc2:	fa08 f401 	lsl.w	r4, r8, r1
 8000fc6:	fa00 f901 	lsl.w	r9, r0, r1
 8000fca:	fa22 f706 	lsr.w	r7, r2, r6
 8000fce:	fa28 f806 	lsr.w	r8, r8, r6
 8000fd2:	408a      	lsls	r2, r1
 8000fd4:	431f      	orrs	r7, r3
 8000fd6:	fa20 f306 	lsr.w	r3, r0, r6
 8000fda:	0c38      	lsrs	r0, r7, #16
 8000fdc:	4323      	orrs	r3, r4
 8000fde:	fa1f fc87 	uxth.w	ip, r7
 8000fe2:	0c1c      	lsrs	r4, r3, #16
 8000fe4:	fbb8 fef0 	udiv	lr, r8, r0
 8000fe8:	fb00 881e 	mls	r8, r0, lr, r8
 8000fec:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ff0:	fb0e f80c 	mul.w	r8, lr, ip
 8000ff4:	45a0      	cmp	r8, r4
 8000ff6:	d90e      	bls.n	8001016 <__udivmoddi4+0x1b6>
 8000ff8:	193c      	adds	r4, r7, r4
 8000ffa:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000ffe:	bf2c      	ite	cs
 8001000:	f04f 0b01 	movcs.w	fp, #1
 8001004:	f04f 0b00 	movcc.w	fp, #0
 8001008:	45a0      	cmp	r8, r4
 800100a:	d903      	bls.n	8001014 <__udivmoddi4+0x1b4>
 800100c:	f1bb 0f00 	cmp.w	fp, #0
 8001010:	f000 80b8 	beq.w	8001184 <__udivmoddi4+0x324>
 8001014:	46d6      	mov	lr, sl
 8001016:	eba4 0408 	sub.w	r4, r4, r8
 800101a:	fa1f f883 	uxth.w	r8, r3
 800101e:	fbb4 f3f0 	udiv	r3, r4, r0
 8001022:	fb00 4413 	mls	r4, r0, r3, r4
 8001026:	fb03 fc0c 	mul.w	ip, r3, ip
 800102a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800102e:	45a4      	cmp	ip, r4
 8001030:	d90e      	bls.n	8001050 <__udivmoddi4+0x1f0>
 8001032:	193c      	adds	r4, r7, r4
 8001034:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8001038:	bf2c      	ite	cs
 800103a:	f04f 0801 	movcs.w	r8, #1
 800103e:	f04f 0800 	movcc.w	r8, #0
 8001042:	45a4      	cmp	ip, r4
 8001044:	d903      	bls.n	800104e <__udivmoddi4+0x1ee>
 8001046:	f1b8 0f00 	cmp.w	r8, #0
 800104a:	f000 809f 	beq.w	800118c <__udivmoddi4+0x32c>
 800104e:	4603      	mov	r3, r0
 8001050:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8001054:	eba4 040c 	sub.w	r4, r4, ip
 8001058:	fba0 ec02 	umull	lr, ip, r0, r2
 800105c:	4564      	cmp	r4, ip
 800105e:	4673      	mov	r3, lr
 8001060:	46e0      	mov	r8, ip
 8001062:	d302      	bcc.n	800106a <__udivmoddi4+0x20a>
 8001064:	d107      	bne.n	8001076 <__udivmoddi4+0x216>
 8001066:	45f1      	cmp	r9, lr
 8001068:	d205      	bcs.n	8001076 <__udivmoddi4+0x216>
 800106a:	ebbe 0302 	subs.w	r3, lr, r2
 800106e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001072:	3801      	subs	r0, #1
 8001074:	46e0      	mov	r8, ip
 8001076:	b15d      	cbz	r5, 8001090 <__udivmoddi4+0x230>
 8001078:	ebb9 0203 	subs.w	r2, r9, r3
 800107c:	eb64 0408 	sbc.w	r4, r4, r8
 8001080:	fa04 f606 	lsl.w	r6, r4, r6
 8001084:	fa22 f301 	lsr.w	r3, r2, r1
 8001088:	40cc      	lsrs	r4, r1
 800108a:	431e      	orrs	r6, r3
 800108c:	e9c5 6400 	strd	r6, r4, [r5]
 8001090:	2100      	movs	r1, #0
 8001092:	e736      	b.n	8000f02 <__udivmoddi4+0xa2>
 8001094:	fbb1 fcf2 	udiv	ip, r1, r2
 8001098:	0c01      	lsrs	r1, r0, #16
 800109a:	4614      	mov	r4, r2
 800109c:	b280      	uxth	r0, r0
 800109e:	4696      	mov	lr, r2
 80010a0:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80010a4:	2620      	movs	r6, #32
 80010a6:	4690      	mov	r8, r2
 80010a8:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80010ac:	4610      	mov	r0, r2
 80010ae:	fbb1 f1f2 	udiv	r1, r1, r2
 80010b2:	eba3 0308 	sub.w	r3, r3, r8
 80010b6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010ba:	e74b      	b.n	8000f54 <__udivmoddi4+0xf4>
 80010bc:	40b7      	lsls	r7, r6
 80010be:	f1c6 0320 	rsb	r3, r6, #32
 80010c2:	fa01 f206 	lsl.w	r2, r1, r6
 80010c6:	fa21 f803 	lsr.w	r8, r1, r3
 80010ca:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010ce:	fa20 f303 	lsr.w	r3, r0, r3
 80010d2:	b2bc      	uxth	r4, r7
 80010d4:	40b0      	lsls	r0, r6
 80010d6:	4313      	orrs	r3, r2
 80010d8:	0c02      	lsrs	r2, r0, #16
 80010da:	0c19      	lsrs	r1, r3, #16
 80010dc:	b280      	uxth	r0, r0
 80010de:	fbb8 f9fe 	udiv	r9, r8, lr
 80010e2:	fb0e 8819 	mls	r8, lr, r9, r8
 80010e6:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80010ea:	fb09 f804 	mul.w	r8, r9, r4
 80010ee:	4588      	cmp	r8, r1
 80010f0:	d951      	bls.n	8001196 <__udivmoddi4+0x336>
 80010f2:	1879      	adds	r1, r7, r1
 80010f4:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 80010f8:	bf2c      	ite	cs
 80010fa:	f04f 0a01 	movcs.w	sl, #1
 80010fe:	f04f 0a00 	movcc.w	sl, #0
 8001102:	4588      	cmp	r8, r1
 8001104:	d902      	bls.n	800110c <__udivmoddi4+0x2ac>
 8001106:	f1ba 0f00 	cmp.w	sl, #0
 800110a:	d031      	beq.n	8001170 <__udivmoddi4+0x310>
 800110c:	eba1 0108 	sub.w	r1, r1, r8
 8001110:	fbb1 f9fe 	udiv	r9, r1, lr
 8001114:	fb09 f804 	mul.w	r8, r9, r4
 8001118:	fb0e 1119 	mls	r1, lr, r9, r1
 800111c:	b29b      	uxth	r3, r3
 800111e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001122:	4543      	cmp	r3, r8
 8001124:	d235      	bcs.n	8001192 <__udivmoddi4+0x332>
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800112c:	bf2c      	ite	cs
 800112e:	f04f 0a01 	movcs.w	sl, #1
 8001132:	f04f 0a00 	movcc.w	sl, #0
 8001136:	4543      	cmp	r3, r8
 8001138:	d2bb      	bcs.n	80010b2 <__udivmoddi4+0x252>
 800113a:	f1ba 0f00 	cmp.w	sl, #0
 800113e:	d1b8      	bne.n	80010b2 <__udivmoddi4+0x252>
 8001140:	f1a9 0102 	sub.w	r1, r9, #2
 8001144:	443b      	add	r3, r7
 8001146:	e7b4      	b.n	80010b2 <__udivmoddi4+0x252>
 8001148:	1a84      	subs	r4, r0, r2
 800114a:	eb68 0203 	sbc.w	r2, r8, r3
 800114e:	2001      	movs	r0, #1
 8001150:	4696      	mov	lr, r2
 8001152:	e6eb      	b.n	8000f2c <__udivmoddi4+0xcc>
 8001154:	443a      	add	r2, r7
 8001156:	f1a8 0802 	sub.w	r8, r8, #2
 800115a:	e72b      	b.n	8000fb4 <__udivmoddi4+0x154>
 800115c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001160:	443b      	add	r3, r7
 8001162:	e710      	b.n	8000f86 <__udivmoddi4+0x126>
 8001164:	3902      	subs	r1, #2
 8001166:	443b      	add	r3, r7
 8001168:	e6a9      	b.n	8000ebe <__udivmoddi4+0x5e>
 800116a:	443a      	add	r2, r7
 800116c:	3802      	subs	r0, #2
 800116e:	e6be      	b.n	8000eee <__udivmoddi4+0x8e>
 8001170:	eba7 0808 	sub.w	r8, r7, r8
 8001174:	f1a9 0c02 	sub.w	ip, r9, #2
 8001178:	4441      	add	r1, r8
 800117a:	fbb1 f9fe 	udiv	r9, r1, lr
 800117e:	fb09 f804 	mul.w	r8, r9, r4
 8001182:	e7c9      	b.n	8001118 <__udivmoddi4+0x2b8>
 8001184:	f1ae 0e02 	sub.w	lr, lr, #2
 8001188:	443c      	add	r4, r7
 800118a:	e744      	b.n	8001016 <__udivmoddi4+0x1b6>
 800118c:	3b02      	subs	r3, #2
 800118e:	443c      	add	r4, r7
 8001190:	e75e      	b.n	8001050 <__udivmoddi4+0x1f0>
 8001192:	4649      	mov	r1, r9
 8001194:	e78d      	b.n	80010b2 <__udivmoddi4+0x252>
 8001196:	eba1 0108 	sub.w	r1, r1, r8
 800119a:	46cc      	mov	ip, r9
 800119c:	fbb1 f9fe 	udiv	r9, r1, lr
 80011a0:	fb09 f804 	mul.w	r8, r9, r4
 80011a4:	e7b8      	b.n	8001118 <__udivmoddi4+0x2b8>
 80011a6:	bf00      	nop

080011a8 <__aeabi_idiv0>:
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop

080011ac <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af02      	add	r7, sp, #8
 80011b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80011b8:	2334      	movs	r3, #52	@ 0x34
 80011ba:	9300      	str	r3, [sp, #0]
 80011bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011c0:	4a0b      	ldr	r2, [pc, #44]	@ (80011f0 <tx_application_define+0x44>)
 80011c2:	490c      	ldr	r1, [pc, #48]	@ (80011f4 <tx_application_define+0x48>)
 80011c4:	480c      	ldr	r0, [pc, #48]	@ (80011f8 <tx_application_define+0x4c>)
 80011c6:	f00c fdcd 	bl	800dd64 <_txe_byte_pool_create>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d10a      	bne.n	80011e6 <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 80011d0:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <tx_application_define+0x4c>)
 80011d2:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 80011d4:	68b8      	ldr	r0, [r7, #8]
 80011d6:	f000 f811 	bl	80011fc <App_ThreadX_Init>
 80011da:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 80011e2:	bf00      	nop
 80011e4:	e7fd      	b.n	80011e2 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 80011e6:	bf00      	nop
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200001f8 	.word	0x200001f8
 80011f4:	08011430 	.word	0x08011430
 80011f8:	200005f8 	.word	0x200005f8

080011fc <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af02      	add	r7, sp, #8
 8001202:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8001204:	2300      	movs	r3, #0
 8001206:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */
  /* USER CODE BEGIN App_ThreadX_Init */

	g_vehicle_speed = 0;
 8001208:	4b37      	ldr	r3, [pc, #220]	@ (80012e8 <App_ThreadX_Init+0xec>)
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	601a      	str	r2, [r3, #0]

	const char *msg = "\r\n=== DrivaPi ThreadX Init ===\r\n";
 8001210:	4b36      	ldr	r3, [pc, #216]	@ (80012ec <App_ThreadX_Init+0xf0>)
 8001212:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001214:	68b8      	ldr	r0, [r7, #8]
 8001216:	f7ff f94f 	bl	80004b8 <strlen>
 800121a:	4603      	mov	r3, r0
 800121c:	b29a      	uxth	r2, r3
 800121e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001222:	68b9      	ldr	r1, [r7, #8]
 8001224:	4832      	ldr	r0, [pc, #200]	@ (80012f0 <App_ThreadX_Init+0xf4>)
 8001226:	f009 fb31 	bl	800a88c <HAL_UART_Transmit>

	msg = "Initializing PCA9685 devices...\r\n";
 800122a:	4b32      	ldr	r3, [pc, #200]	@ (80012f4 <App_ThreadX_Init+0xf8>)
 800122c:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800122e:	68b8      	ldr	r0, [r7, #8]
 8001230:	f7ff f942 	bl	80004b8 <strlen>
 8001234:	4603      	mov	r3, r0
 8001236:	b29a      	uxth	r2, r3
 8001238:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800123c:	68b9      	ldr	r1, [r7, #8]
 800123e:	482c      	ldr	r0, [pc, #176]	@ (80012f0 <App_ThreadX_Init+0xf4>)
 8001240:	f009 fb24 	bl	800a88c <HAL_UART_Transmit>
	PCA9685_Init_All_Devices();
 8001244:	f001 fb88 	bl	8002958 <PCA9685_Init_All_Devices>

	msg = "Stopping motors...\r\n";
 8001248:	4b2b      	ldr	r3, [pc, #172]	@ (80012f8 <App_ThreadX_Init+0xfc>)
 800124a:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800124c:	68b8      	ldr	r0, [r7, #8]
 800124e:	f7ff f933 	bl	80004b8 <strlen>
 8001252:	4603      	mov	r3, r0
 8001254:	b29a      	uxth	r2, r3
 8001256:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800125a:	68b9      	ldr	r1, [r7, #8]
 800125c:	4824      	ldr	r0, [pc, #144]	@ (80012f0 <App_ThreadX_Init+0xf4>)
 800125e:	f009 fb15 	bl	800a88c <HAL_UART_Transmit>
	Motor_Stop();
 8001262:	f000 f9b1 	bl	80015c8 <Motor_Stop>

	tx_queue_create(&queue_speed_cmd, "Speed Queue", sizeof(t_can_message)/sizeof(ULONG),
 8001266:	2338      	movs	r3, #56	@ 0x38
 8001268:	9301      	str	r3, [sp, #4]
 800126a:	23a0      	movs	r3, #160	@ 0xa0
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2204      	movs	r2, #4
 8001272:	4922      	ldr	r1, [pc, #136]	@ (80012fc <App_ThreadX_Init+0x100>)
 8001274:	4822      	ldr	r0, [pc, #136]	@ (8001300 <App_ThreadX_Init+0x104>)
 8001276:	f00c ffbf 	bl	800e1f8 <_txe_queue_create>
    memory_ptr, QUEUE_SIZE * sizeof(t_can_message));
    memory_ptr += QUEUE_SIZE * sizeof(t_can_message);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	33a0      	adds	r3, #160	@ 0xa0
 800127e:	607b      	str	r3, [r7, #4]

	tx_queue_create(&queue_steer_cmd, "Steering Queue", sizeof(t_can_message)/sizeof(ULONG),
 8001280:	2338      	movs	r3, #56	@ 0x38
 8001282:	9301      	str	r3, [sp, #4]
 8001284:	23a0      	movs	r3, #160	@ 0xa0
 8001286:	9300      	str	r3, [sp, #0]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2204      	movs	r2, #4
 800128c:	491d      	ldr	r1, [pc, #116]	@ (8001304 <App_ThreadX_Init+0x108>)
 800128e:	481e      	ldr	r0, [pc, #120]	@ (8001308 <App_ThreadX_Init+0x10c>)
 8001290:	f00c ffb2 	bl	800e1f8 <_txe_queue_create>
	memory_ptr, QUEUE_SIZE * sizeof(t_can_message));
	memory_ptr += QUEUE_SIZE * sizeof(t_can_message);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	33a0      	adds	r3, #160	@ 0xa0
 8001298:	607b      	str	r3, [r7, #4]

	tx_event_flags_create(&event_flags, "System Events");
 800129a:	2224      	movs	r2, #36	@ 0x24
 800129c:	491b      	ldr	r1, [pc, #108]	@ (800130c <App_ThreadX_Init+0x110>)
 800129e:	481c      	ldr	r0, [pc, #112]	@ (8001310 <App_ThreadX_Init+0x114>)
 80012a0:	f00c fe00 	bl	800dea4 <_txe_event_flags_create>

	msg = "Initializing threads...\r\n";
 80012a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001314 <App_ThreadX_Init+0x118>)
 80012a6:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012a8:	68b8      	ldr	r0, [r7, #8]
 80012aa:	f7ff f905 	bl	80004b8 <strlen>
 80012ae:	4603      	mov	r3, r0
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012b6:	68b9      	ldr	r1, [r7, #8]
 80012b8:	480d      	ldr	r0, [pc, #52]	@ (80012f0 <App_ThreadX_Init+0xf4>)
 80012ba:	f009 fae7 	bl	800a88c <HAL_UART_Transmit>
	thread_init();
 80012be:	f002 f86d 	bl	800339c <thread_init>

	msg = "=== Init Complete ===\r\n\r\n";
 80012c2:	4b15      	ldr	r3, [pc, #84]	@ (8001318 <App_ThreadX_Init+0x11c>)
 80012c4:	60bb      	str	r3, [r7, #8]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012c6:	68b8      	ldr	r0, [r7, #8]
 80012c8:	f7ff f8f6 	bl	80004b8 <strlen>
 80012cc:	4603      	mov	r3, r0
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012d4:	68b9      	ldr	r1, [r7, #8]
 80012d6:	4806      	ldr	r0, [pc, #24]	@ (80012f0 <App_ThreadX_Init+0xf4>)
 80012d8:	f009 fad8 	bl	800a88c <HAL_UART_Transmit>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 80012dc:	68fb      	ldr	r3, [r7, #12]
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3710      	adds	r7, #16
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20002314 	.word	0x20002314
 80012ec:	08011444 	.word	0x08011444
 80012f0:	2000241c 	.word	0x2000241c
 80012f4:	08011468 	.word	0x08011468
 80012f8:	0801148c 	.word	0x0801148c
 80012fc:	080114a4 	.word	0x080114a4
 8001300:	2000224c 	.word	0x2000224c
 8001304:	080114b0 	.word	0x080114b0
 8001308:	20002284 	.word	0x20002284
 800130c:	080114c0 	.word	0x080114c0
 8001310:	200022bc 	.word	0x200022bc
 8001314:	080114d0 	.word	0x080114d0
 8001318:	080114ec 	.word	0x080114ec

0800131c <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Before_Kernel_Start */

  /* USER CODE END Before_Kernel_Start */

  tx_kernel_enter();
 8001320:	f00a fcbe 	bl	800bca0 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN Kernel_Start_Error */

  /* USER CODE END Kernel_Start_Error */
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}

08001328 <can_receive>:
#include "app_threadx.h"

uint8_t can_receive(t_can_message *msg)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b08e      	sub	sp, #56	@ 0x38
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
    FDCAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];

    if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 8001330:	2140      	movs	r1, #64	@ 0x40
 8001332:	4816      	ldr	r0, [pc, #88]	@ (800138c <can_receive+0x64>)
 8001334:	f002 ff70 	bl	8004218 <HAL_FDCAN_GetRxFifoFillLevel>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d020      	beq.n	8001380 <can_receive+0x58>
    {
        if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 800133e:	f107 0308 	add.w	r3, r7, #8
 8001342:	f107 0210 	add.w	r2, r7, #16
 8001346:	2140      	movs	r1, #64	@ 0x40
 8001348:	4810      	ldr	r0, [pc, #64]	@ (800138c <can_receive+0x64>)
 800134a:	f002 fe5d 	bl	8004008 <HAL_FDCAN_GetRxMessage>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d115      	bne.n	8001380 <can_receive+0x58>
        {
            msg->id = rxHeader.Identifier;
 8001354:	693a      	ldr	r2, [r7, #16]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	601a      	str	r2, [r3, #0]
            msg->len = (rxHeader.DataLength <= 8) ? rxHeader.DataLength : 8;
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	2b08      	cmp	r3, #8
 800135e:	bf28      	it	cs
 8001360:	2308      	movcs	r3, #8
 8001362:	b2da      	uxtb	r2, r3
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	731a      	strb	r2, [r3, #12]
            memcpy(msg->data, rxData, msg->len);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	1d18      	adds	r0, r3, #4
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	7b1b      	ldrb	r3, [r3, #12]
 8001370:	461a      	mov	r2, r3
 8001372:	f107 0308 	add.w	r3, r7, #8
 8001376:	4619      	mov	r1, r3
 8001378:	f00d fff3 	bl	800f362 <memcpy>
            return 1; // message received
 800137c:	2301      	movs	r3, #1
 800137e:	e000      	b.n	8001382 <can_receive+0x5a>
        }
    }
    return 0;   
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3738      	adds	r7, #56	@ 0x38
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20002318 	.word	0x20002318

08001390 <canRX>:

VOID canRX(ULONG initial_input)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b088      	sub	sp, #32
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
    t_can_message msg;

    const char *msg_tick = "RX\r\n";
 8001398:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <canRX+0x74>)
 800139a:	61fb      	str	r3, [r7, #28]
    while (1)
    {
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 800139c:	69f8      	ldr	r0, [r7, #28]
 800139e:	f7ff f88b 	bl	80004b8 <strlen>
 80013a2:	4603      	mov	r3, r0
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	230a      	movs	r3, #10
 80013a8:	69f9      	ldr	r1, [r7, #28]
 80013aa:	4817      	ldr	r0, [pc, #92]	@ (8001408 <canRX+0x78>)
 80013ac:	f009 fa6e 	bl	800a88c <HAL_UART_Transmit>
        if (can_receive(&msg))
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ffb7 	bl	8001328 <can_receive>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d01d      	beq.n	80013fc <canRX+0x6c>
        {
            switch (msg.id)
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2b2c      	cmp	r3, #44	@ 0x2c
 80013c4:	d002      	beq.n	80013cc <canRX+0x3c>
 80013c6:	2b2d      	cmp	r3, #45	@ 0x2d
 80013c8:	d00c      	beq.n	80013e4 <canRX+0x54>
 80013ca:	e017      	b.n	80013fc <canRX+0x6c>
            {
                case CMD_SPEED:
                    tx_queue_send(&queue_speed_cmd, &msg, TX_NO_WAIT);
 80013cc:	f107 030c 	add.w	r3, r7, #12
 80013d0:	2200      	movs	r2, #0
 80013d2:	4619      	mov	r1, r3
 80013d4:	480d      	ldr	r0, [pc, #52]	@ (800140c <canRX+0x7c>)
 80013d6:	f00d f809 	bl	800e3ec <_txe_queue_send>
                    tx_event_flags_set(&event_flags, FLAG_CAN_SPEED_CMD, TX_OR);
 80013da:	2200      	movs	r2, #0
 80013dc:	2101      	movs	r1, #1
 80013de:	480c      	ldr	r0, [pc, #48]	@ (8001410 <canRX+0x80>)
 80013e0:	f00c fe48 	bl	800e074 <_txe_event_flags_set>

                case CMD_STEERING:
                    tx_queue_send(&queue_steer_cmd, &msg, TX_NO_WAIT);
 80013e4:	f107 030c 	add.w	r3, r7, #12
 80013e8:	2200      	movs	r2, #0
 80013ea:	4619      	mov	r1, r3
 80013ec:	4809      	ldr	r0, [pc, #36]	@ (8001414 <canRX+0x84>)
 80013ee:	f00c fffd 	bl	800e3ec <_txe_queue_send>
                    tx_event_flags_set(&event_flags, FLAG_CAN_STEER_CMD, TX_OR);
 80013f2:	2200      	movs	r2, #0
 80013f4:	2102      	movs	r1, #2
 80013f6:	4806      	ldr	r0, [pc, #24]	@ (8001410 <canRX+0x80>)
 80013f8:	f00c fe3c 	bl	800e074 <_txe_event_flags_set>
            }
        }

        tx_thread_sleep(100);
 80013fc:	2064      	movs	r0, #100	@ 0x64
 80013fe:	f00b fefd 	bl	800d1fc <_tx_thread_sleep>
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 8001402:	e7cb      	b.n	800139c <canRX+0xc>
 8001404:	08011508 	.word	0x08011508
 8001408:	2000241c 	.word	0x2000241c
 800140c:	2000224c 	.word	0x2000224c
 8001410:	200022bc 	.word	0x200022bc
 8001414:	20002284 	.word	0x20002284

08001418 <make_speed_status_msg>:
    // The "0*d" ensures that 3.05 prints as "3.05" not "3.5"
    sprintf((char*)buffer, "%d.%0*d", intPart, precision, decPart);
}

void make_speed_status_msg(t_can_message *msg, float speed)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	ed87 0a00 	vstr	s0, [r7]
    msg->id = 0x100;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800142a:	601a      	str	r2, [r3, #0]
    msg->len = 4;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	2204      	movs	r2, #4
 8001430:	731a      	strb	r2, [r3, #12]

    // 2. Format to string (%.2f limits to 2 decimal places)

    // 3. Transmit

    memcpy(msg->data, &speed, 4);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	3304      	adds	r3, #4
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	601a      	str	r2, [r3, #0]

    HAL_UART_Transmit(&huart1, (uint8_t*)msg->data, 4, 100);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	1d19      	adds	r1, r3, #4
 800143e:	2364      	movs	r3, #100	@ 0x64
 8001440:	2204      	movs	r2, #4
 8001442:	4805      	ldr	r0, [pc, #20]	@ (8001458 <make_speed_status_msg+0x40>)
 8001444:	f009 fa22 	bl	800a88c <HAL_UART_Transmit>

    can_send(msg);
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 f807 	bl	800145c <can_send>

}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000241c 	.word	0x2000241c

0800145c <can_send>:

int can_send(t_can_message* msg)
{
 800145c:	b5b0      	push	{r4, r5, r7, lr}
 800145e:	b096      	sub	sp, #88	@ 0x58
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
    FDCAN_TxHeaderTypeDef TxHeader;
    TxHeader.Identifier = msg->id;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	637b      	str	r3, [r7, #52]	@ 0x34
    TxHeader.IdType = FDCAN_STANDARD_ID;
 800146a:	2300      	movs	r3, #0
 800146c:	63bb      	str	r3, [r7, #56]	@ 0x38
    TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800146e:	2300      	movs	r3, #0
 8001470:	63fb      	str	r3, [r7, #60]	@ 0x3c
    TxHeader.DataLength = FDCAN_DLC_BYTES_4;
 8001472:	2304      	movs	r3, #4
 8001474:	643b      	str	r3, [r7, #64]	@ 0x40
    TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001476:	2300      	movs	r3, #0
 8001478:	647b      	str	r3, [r7, #68]	@ 0x44
    TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800147a:	2300      	movs	r3, #0
 800147c:	64bb      	str	r3, [r7, #72]	@ 0x48
    TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800147e:	2300      	movs	r3, #0
 8001480:	64fb      	str	r3, [r7, #76]	@ 0x4c
    TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001482:	2300      	movs	r3, #0
 8001484:	653b      	str	r3, [r7, #80]	@ 0x50
    TxHeader.MessageMarker = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	657b      	str	r3, [r7, #84]	@ 0x54

    char err_msg[20] = "TransCan!\r\n";
 800148a:	4a22      	ldr	r2, [pc, #136]	@ (8001514 <can_send+0xb8>)
 800148c:	f107 0320 	add.w	r3, r7, #32
 8001490:	ca07      	ldmia	r2, {r0, r1, r2}
 8001492:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001496:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), 10);
 80014a0:	f107 0320 	add.w	r3, r7, #32
 80014a4:	4618      	mov	r0, r3
 80014a6:	f7ff f807 	bl	80004b8 <strlen>
 80014aa:	4603      	mov	r3, r0
 80014ac:	b29a      	uxth	r2, r3
 80014ae:	f107 0120 	add.w	r1, r7, #32
 80014b2:	230a      	movs	r3, #10
 80014b4:	4818      	ldr	r0, [pc, #96]	@ (8001518 <can_send+0xbc>)
 80014b6:	f009 f9e9 	bl	800a88c <HAL_UART_Transmit>

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, (uint8_t*)msg->data) != HAL_OK)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	1d1a      	adds	r2, r3, #4
 80014be:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80014c2:	4619      	mov	r1, r3
 80014c4:	4815      	ldr	r0, [pc, #84]	@ (800151c <can_send+0xc0>)
 80014c6:	f002 fd5b 	bl	8003f80 <HAL_FDCAN_AddMessageToTxFifoQ>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d01c      	beq.n	800150a <can_send+0xae>
    {
        char err_msg[20] = "FailTransmitCAN!\r\n";
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <can_send+0xc4>)
 80014d2:	f107 040c 	add.w	r4, r7, #12
 80014d6:	461d      	mov	r5, r3
 80014d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014dc:	682b      	ldr	r3, [r5, #0]
 80014de:	461a      	mov	r2, r3
 80014e0:	8022      	strh	r2, [r4, #0]
 80014e2:	3402      	adds	r4, #2
 80014e4:	0c1b      	lsrs	r3, r3, #16
 80014e6:	7023      	strb	r3, [r4, #0]
 80014e8:	2300      	movs	r3, #0
 80014ea:	77fb      	strb	r3, [r7, #31]
        HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), 10);
 80014ec:	f107 030c 	add.w	r3, r7, #12
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7fe ffe1 	bl	80004b8 <strlen>
 80014f6:	4603      	mov	r3, r0
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	f107 010c 	add.w	r1, r7, #12
 80014fe:	230a      	movs	r3, #10
 8001500:	4805      	ldr	r0, [pc, #20]	@ (8001518 <can_send+0xbc>)
 8001502:	f009 f9c3 	bl	800a88c <HAL_UART_Transmit>
        return 1;
 8001506:	2301      	movs	r3, #1
 8001508:	e000      	b.n	800150c <can_send+0xb0>
    }
    return 0;
 800150a:	2300      	movs	r3, #0
}
 800150c:	4618      	mov	r0, r3
 800150e:	3758      	adds	r7, #88	@ 0x58
 8001510:	46bd      	mov	sp, r7
 8001512:	bdb0      	pop	{r4, r5, r7, pc}
 8001514:	08011518 	.word	0x08011518
 8001518:	2000241c 	.word	0x2000241c
 800151c:	20002318 	.word	0x20002318
 8001520:	0801152c 	.word	0x0801152c

08001524 <canTX>:

VOID canTX(ULONG initial_input)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	@ 0x30
 8001528:	af02      	add	r7, sp, #8
 800152a:	6078      	str	r0, [r7, #4]
    t_can_message msg;
    ULONG actual_flags;

	const char *msg_tick = "TX\r\n";
 800152c:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <canTX+0x60>)
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24

    while (1)
    {
    	HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 8001530:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001532:	f7fe ffc1 	bl	80004b8 <strlen>
 8001536:	4603      	mov	r3, r0
 8001538:	b29a      	uxth	r2, r3
 800153a:	230a      	movs	r3, #10
 800153c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800153e:	4812      	ldr	r0, [pc, #72]	@ (8001588 <canTX+0x64>)
 8001540:	f009 f9a4 	bl	800a88c <HAL_UART_Transmit>

        tx_event_flags_get(&event_flags, FLAG_SENSOR_UPDATE, TX_OR_CLEAR, &actual_flags, TX_NO_WAIT);
 8001544:	f107 030c 	add.w	r3, r7, #12
 8001548:	2200      	movs	r2, #0
 800154a:	9200      	str	r2, [sp, #0]
 800154c:	2201      	movs	r2, #1
 800154e:	2104      	movs	r1, #4
 8001550:	480e      	ldr	r0, [pc, #56]	@ (800158c <canTX+0x68>)
 8001552:	f00c fd39 	bl	800dfc8 <_txe_event_flags_get>


        tx_mutex_get(&speed_data_mutex, TX_WAIT_FOREVER);
 8001556:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800155a:	480d      	ldr	r0, [pc, #52]	@ (8001590 <canTX+0x6c>)
 800155c:	f00c fdb8 	bl	800e0d0 <_txe_mutex_get>
        float speed = g_vehicle_speed;
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <canTX+0x70>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	623b      	str	r3, [r7, #32]
        tx_mutex_put(&speed_data_mutex);
 8001566:	480a      	ldr	r0, [pc, #40]	@ (8001590 <canTX+0x6c>)
 8001568:	f00c fe0c 	bl	800e184 <_txe_mutex_put>

        make_speed_status_msg(&msg, speed);
 800156c:	f107 0310 	add.w	r3, r7, #16
 8001570:	ed97 0a08 	vldr	s0, [r7, #32]
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff ff4f 	bl	8001418 <make_speed_status_msg>

        tx_thread_sleep(10);
 800157a:	200a      	movs	r0, #10
 800157c:	f00b fe3e 	bl	800d1fc <_tx_thread_sleep>
    {
 8001580:	bf00      	nop
 8001582:	e7d5      	b.n	8001530 <canTX+0xc>
 8001584:	08011540 	.word	0x08011540
 8001588:	2000241c 	.word	0x2000241c
 800158c:	200022bc 	.word	0x200022bc
 8001590:	200022e0 	.word	0x200022e0
 8001594:	20002314 	.word	0x20002314

08001598 <clamp_u16>:
#include "main.h"
#include "dc_motor_test.h"
#include <string.h>
#include <stdio.h>

static inline uint16_t clamp_u16(int32_t v) {
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
    if (v < 0) return 0;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	da01      	bge.n	80015aa <clamp_u16+0x12>
 80015a6:	2300      	movs	r3, #0
 80015a8:	e008      	b.n	80015bc <clamp_u16+0x24>
    if (v >= (int32_t)PCA9685_COUNTS) return (uint16_t)(PCA9685_COUNTS - 1u);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015b0:	db02      	blt.n	80015b8 <clamp_u16+0x20>
 80015b2:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80015b6:	e001      	b.n	80015bc <clamp_u16+0x24>
    return (uint16_t)v;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	b29b      	uxth	r3, r3
}
 80015bc:	4618      	mov	r0, r3
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <Motor_Stop>:
static inline uint16_t sub_sat_u16(uint16_t a, uint16_t b) {
    if (b >= a) return 0;
    return (uint16_t)(a - b);
}

void Motor_Stop(void) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af02      	add	r7, sp, #8
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, 0);
 80015ce:	2300      	movs	r3, #0
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	2300      	movs	r3, #0
 80015d4:	2205      	movs	r2, #5
 80015d6:	2160      	movs	r1, #96	@ 0x60
 80015d8:	4816      	ldr	r0, [pc, #88]	@ (8001634 <Motor_Stop+0x6c>)
 80015da:	f001 f92b 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, 0);
 80015de:	2300      	movs	r3, #0
 80015e0:	9300      	str	r3, [sp, #0]
 80015e2:	2300      	movs	r3, #0
 80015e4:	2206      	movs	r2, #6
 80015e6:	2160      	movs	r1, #96	@ 0x60
 80015e8:	4812      	ldr	r0, [pc, #72]	@ (8001634 <Motor_Stop+0x6c>)
 80015ea:	f001 f923 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, 0);
 80015ee:	2300      	movs	r3, #0
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2300      	movs	r3, #0
 80015f4:	2207      	movs	r2, #7
 80015f6:	2160      	movs	r1, #96	@ 0x60
 80015f8:	480e      	ldr	r0, [pc, #56]	@ (8001634 <Motor_Stop+0x6c>)
 80015fa:	f001 f91b 	bl	8002834 <PCA9685_SetPWM>

    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, 0);
 80015fe:	2300      	movs	r3, #0
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2300      	movs	r3, #0
 8001604:	2201      	movs	r2, #1
 8001606:	2160      	movs	r1, #96	@ 0x60
 8001608:	480a      	ldr	r0, [pc, #40]	@ (8001634 <Motor_Stop+0x6c>)
 800160a:	f001 f913 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, 0);
 800160e:	2300      	movs	r3, #0
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2300      	movs	r3, #0
 8001614:	2202      	movs	r2, #2
 8001616:	2160      	movs	r1, #96	@ 0x60
 8001618:	4806      	ldr	r0, [pc, #24]	@ (8001634 <Motor_Stop+0x6c>)
 800161a:	f001 f90b 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, 0);
 800161e:	2300      	movs	r3, #0
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	2300      	movs	r3, #0
 8001624:	2200      	movs	r2, #0
 8001626:	2160      	movs	r1, #96	@ 0x60
 8001628:	4802      	ldr	r0, [pc, #8]	@ (8001634 <Motor_Stop+0x6c>)
 800162a:	f001 f903 	bl	8002834 <PCA9685_SetPWM>
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	2000237c 	.word	0x2000237c

08001638 <Motor_Forward>:

void Motor_Forward(double speed) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af02      	add	r7, sp, #8
 800163e:	ed87 0b00 	vstr	d0, [r7]
    uint16_t max = 4095;
 8001642:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001646:	81fb      	strh	r3, [r7, #14]
    uint16_t pwm_val = (uint16_t)(speed * max);
 8001648:	89fb      	ldrh	r3, [r7, #14]
 800164a:	4618      	mov	r0, r3
 800164c:	f7ff f88e 	bl	800076c <__aeabi_i2d>
 8001650:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001654:	f7ff f8f4 	bl	8000840 <__aeabi_dmul>
 8001658:	4602      	mov	r2, r0
 800165a:	460b      	mov	r3, r1
 800165c:	4610      	mov	r0, r2
 800165e:	4619      	mov	r1, r3
 8001660:	f7ff fbc6 	bl	8000df0 <__aeabi_d2uiz>
 8001664:	4603      	mov	r3, r0
 8001666:	81bb      	strh	r3, [r7, #12]


  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, max);
 8001668:	89fb      	ldrh	r3, [r7, #14]
 800166a:	9300      	str	r3, [sp, #0]
 800166c:	2300      	movs	r3, #0
 800166e:	2205      	movs	r2, #5
 8001670:	2160      	movs	r1, #96	@ 0x60
 8001672:	4817      	ldr	r0, [pc, #92]	@ (80016d0 <Motor_Forward+0x98>)
 8001674:	f001 f8de 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, 0);
 8001678:	2300      	movs	r3, #0
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2300      	movs	r3, #0
 800167e:	2206      	movs	r2, #6
 8001680:	2160      	movs	r1, #96	@ 0x60
 8001682:	4813      	ldr	r0, [pc, #76]	@ (80016d0 <Motor_Forward+0x98>)
 8001684:	f001 f8d6 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, pwm_val);
 8001688:	89bb      	ldrh	r3, [r7, #12]
 800168a:	9300      	str	r3, [sp, #0]
 800168c:	2300      	movs	r3, #0
 800168e:	2207      	movs	r2, #7
 8001690:	2160      	movs	r1, #96	@ 0x60
 8001692:	480f      	ldr	r0, [pc, #60]	@ (80016d0 <Motor_Forward+0x98>)
 8001694:	f001 f8ce 	bl	8002834 <PCA9685_SetPWM>

  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, 0);
 8001698:	2300      	movs	r3, #0
 800169a:	9300      	str	r3, [sp, #0]
 800169c:	2300      	movs	r3, #0
 800169e:	2201      	movs	r2, #1
 80016a0:	2160      	movs	r1, #96	@ 0x60
 80016a2:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <Motor_Forward+0x98>)
 80016a4:	f001 f8c6 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, max);
 80016a8:	89fb      	ldrh	r3, [r7, #14]
 80016aa:	9300      	str	r3, [sp, #0]
 80016ac:	2300      	movs	r3, #0
 80016ae:	2202      	movs	r2, #2
 80016b0:	2160      	movs	r1, #96	@ 0x60
 80016b2:	4807      	ldr	r0, [pc, #28]	@ (80016d0 <Motor_Forward+0x98>)
 80016b4:	f001 f8be 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, pwm_val);
 80016b8:	89bb      	ldrh	r3, [r7, #12]
 80016ba:	9300      	str	r3, [sp, #0]
 80016bc:	2300      	movs	r3, #0
 80016be:	2200      	movs	r2, #0
 80016c0:	2160      	movs	r1, #96	@ 0x60
 80016c2:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <Motor_Forward+0x98>)
 80016c4:	f001 f8b6 	bl	8002834 <PCA9685_SetPWM>
}
 80016c8:	bf00      	nop
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	2000237c 	.word	0x2000237c

080016d4 <Motor_Backward>:

void Motor_Backward(double speed) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b086      	sub	sp, #24
 80016d8:	af02      	add	r7, sp, #8
 80016da:	ed87 0b00 	vstr	d0, [r7]
    uint16_t max = 4095;
 80016de:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80016e2:	81fb      	strh	r3, [r7, #14]
    uint16_t pwm_val = (uint16_t)(speed * max);
 80016e4:	89fb      	ldrh	r3, [r7, #14]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff f840 	bl	800076c <__aeabi_i2d>
 80016ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016f0:	f7ff f8a6 	bl	8000840 <__aeabi_dmul>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff fb78 	bl	8000df0 <__aeabi_d2uiz>
 8001700:	4603      	mov	r3, r0
 8001702:	81bb      	strh	r3, [r7, #12]


  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, 0);
 8001704:	2300      	movs	r3, #0
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	2300      	movs	r3, #0
 800170a:	2205      	movs	r2, #5
 800170c:	2160      	movs	r1, #96	@ 0x60
 800170e:	4817      	ldr	r0, [pc, #92]	@ (800176c <Motor_Backward+0x98>)
 8001710:	f001 f890 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, max);
 8001714:	89fb      	ldrh	r3, [r7, #14]
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2300      	movs	r3, #0
 800171a:	2206      	movs	r2, #6
 800171c:	2160      	movs	r1, #96	@ 0x60
 800171e:	4813      	ldr	r0, [pc, #76]	@ (800176c <Motor_Backward+0x98>)
 8001720:	f001 f888 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, pwm_val);
 8001724:	89bb      	ldrh	r3, [r7, #12]
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	2300      	movs	r3, #0
 800172a:	2207      	movs	r2, #7
 800172c:	2160      	movs	r1, #96	@ 0x60
 800172e:	480f      	ldr	r0, [pc, #60]	@ (800176c <Motor_Backward+0x98>)
 8001730:	f001 f880 	bl	8002834 <PCA9685_SetPWM>


  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, max);
 8001734:	89fb      	ldrh	r3, [r7, #14]
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2300      	movs	r3, #0
 800173a:	2201      	movs	r2, #1
 800173c:	2160      	movs	r1, #96	@ 0x60
 800173e:	480b      	ldr	r0, [pc, #44]	@ (800176c <Motor_Backward+0x98>)
 8001740:	f001 f878 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, 0);
 8001744:	2300      	movs	r3, #0
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	2300      	movs	r3, #0
 800174a:	2202      	movs	r2, #2
 800174c:	2160      	movs	r1, #96	@ 0x60
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <Motor_Backward+0x98>)
 8001750:	f001 f870 	bl	8002834 <PCA9685_SetPWM>
  PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, pwm_val);
 8001754:	89bb      	ldrh	r3, [r7, #12]
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	2300      	movs	r3, #0
 800175a:	2200      	movs	r2, #0
 800175c:	2160      	movs	r1, #96	@ 0x60
 800175e:	4803      	ldr	r0, [pc, #12]	@ (800176c <Motor_Backward+0x98>)
 8001760:	f001 f868 	bl	8002834 <PCA9685_SetPWM>
}
 8001764:	bf00      	nop
 8001766:	3710      	adds	r7, #16
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	2000237c 	.word	0x2000237c

08001770 <Motor_Left>:

void Motor_Left(double speed) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af02      	add	r7, sp, #8
 8001776:	ed87 0b00 	vstr	d0, [r7]
    const uint16_t max = (uint16_t)(PCA9685_COUNTS - 1u);
 800177a:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800177e:	81fb      	strh	r3, [r7, #14]
    uint16_t pwm_val = clamp_u16((int32_t)(speed * (double)max + 0.5));
 8001780:	89fb      	ldrh	r3, [r7, #14]
 8001782:	4618      	mov	r0, r3
 8001784:	f7fe ffe2 	bl	800074c <__aeabi_ui2d>
 8001788:	e9d7 2300 	ldrd	r2, r3, [r7]
 800178c:	f7ff f858 	bl	8000840 <__aeabi_dmul>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4610      	mov	r0, r2
 8001796:	4619      	mov	r1, r3
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	4b21      	ldr	r3, [pc, #132]	@ (8001824 <Motor_Left+0xb4>)
 800179e:	f7fe fe99 	bl	80004d4 <__adddf3>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff faf9 	bl	8000da0 <__aeabi_d2iz>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fef1 	bl	8001598 <clamp_u16>
 80017b6:	4603      	mov	r3, r0
 80017b8:	81bb      	strh	r3, [r7, #12]

    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, max);
 80017ba:	89fb      	ldrh	r3, [r7, #14]
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	2300      	movs	r3, #0
 80017c0:	2205      	movs	r2, #5
 80017c2:	2160      	movs	r1, #96	@ 0x60
 80017c4:	4818      	ldr	r0, [pc, #96]	@ (8001828 <Motor_Left+0xb8>)
 80017c6:	f001 f835 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, 0);
 80017ca:	2300      	movs	r3, #0
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	2300      	movs	r3, #0
 80017d0:	2206      	movs	r2, #6
 80017d2:	2160      	movs	r1, #96	@ 0x60
 80017d4:	4814      	ldr	r0, [pc, #80]	@ (8001828 <Motor_Left+0xb8>)
 80017d6:	f001 f82d 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, pwm_val);
 80017da:	89bb      	ldrh	r3, [r7, #12]
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2300      	movs	r3, #0
 80017e0:	2207      	movs	r2, #7
 80017e2:	2160      	movs	r1, #96	@ 0x60
 80017e4:	4810      	ldr	r0, [pc, #64]	@ (8001828 <Motor_Left+0xb8>)
 80017e6:	f001 f825 	bl	8002834 <PCA9685_SetPWM>

    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, 0);
 80017ea:	2300      	movs	r3, #0
 80017ec:	9300      	str	r3, [sp, #0]
 80017ee:	2300      	movs	r3, #0
 80017f0:	2201      	movs	r2, #1
 80017f2:	2160      	movs	r1, #96	@ 0x60
 80017f4:	480c      	ldr	r0, [pc, #48]	@ (8001828 <Motor_Left+0xb8>)
 80017f6:	f001 f81d 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, max);
 80017fa:	89fb      	ldrh	r3, [r7, #14]
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	2300      	movs	r3, #0
 8001800:	2202      	movs	r2, #2
 8001802:	2160      	movs	r1, #96	@ 0x60
 8001804:	4808      	ldr	r0, [pc, #32]	@ (8001828 <Motor_Left+0xb8>)
 8001806:	f001 f815 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, pwm_val);
 800180a:	89bb      	ldrh	r3, [r7, #12]
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	2300      	movs	r3, #0
 8001810:	2200      	movs	r2, #0
 8001812:	2160      	movs	r1, #96	@ 0x60
 8001814:	4804      	ldr	r0, [pc, #16]	@ (8001828 <Motor_Left+0xb8>)
 8001816:	f001 f80d 	bl	8002834 <PCA9685_SetPWM>
}
 800181a:	bf00      	nop
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	3fe00000 	.word	0x3fe00000
 8001828:	2000237c 	.word	0x2000237c

0800182c <Motor_Right>:

void Motor_Right(double speed) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af02      	add	r7, sp, #8
 8001832:	ed87 0b00 	vstr	d0, [r7]
    const uint16_t max = (uint16_t)(PCA9685_COUNTS - 1u);
 8001836:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800183a:	81fb      	strh	r3, [r7, #14]
    uint16_t pwm_val = clamp_u16((int32_t)(speed * (double)max + 0.5));
 800183c:	89fb      	ldrh	r3, [r7, #14]
 800183e:	4618      	mov	r0, r3
 8001840:	f7fe ff84 	bl	800074c <__aeabi_ui2d>
 8001844:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001848:	f7fe fffa 	bl	8000840 <__aeabi_dmul>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	4610      	mov	r0, r2
 8001852:	4619      	mov	r1, r3
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	4b21      	ldr	r3, [pc, #132]	@ (80018e0 <Motor_Right+0xb4>)
 800185a:	f7fe fe3b 	bl	80004d4 <__adddf3>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4610      	mov	r0, r2
 8001864:	4619      	mov	r1, r3
 8001866:	f7ff fa9b 	bl	8000da0 <__aeabi_d2iz>
 800186a:	4603      	mov	r3, r0
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fe93 	bl	8001598 <clamp_u16>
 8001872:	4603      	mov	r3, r0
 8001874:	81bb      	strh	r3, [r7, #12]

    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, 0);
 8001876:	2300      	movs	r3, #0
 8001878:	9300      	str	r3, [sp, #0]
 800187a:	2300      	movs	r3, #0
 800187c:	2205      	movs	r2, #5
 800187e:	2160      	movs	r1, #96	@ 0x60
 8001880:	4818      	ldr	r0, [pc, #96]	@ (80018e4 <Motor_Right+0xb8>)
 8001882:	f000 ffd7 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, max);
 8001886:	89fb      	ldrh	r3, [r7, #14]
 8001888:	9300      	str	r3, [sp, #0]
 800188a:	2300      	movs	r3, #0
 800188c:	2206      	movs	r2, #6
 800188e:	2160      	movs	r1, #96	@ 0x60
 8001890:	4814      	ldr	r0, [pc, #80]	@ (80018e4 <Motor_Right+0xb8>)
 8001892:	f000 ffcf 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, pwm_val);
 8001896:	89bb      	ldrh	r3, [r7, #12]
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	2300      	movs	r3, #0
 800189c:	2207      	movs	r2, #7
 800189e:	2160      	movs	r1, #96	@ 0x60
 80018a0:	4810      	ldr	r0, [pc, #64]	@ (80018e4 <Motor_Right+0xb8>)
 80018a2:	f000 ffc7 	bl	8002834 <PCA9685_SetPWM>

    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, max);
 80018a6:	89fb      	ldrh	r3, [r7, #14]
 80018a8:	9300      	str	r3, [sp, #0]
 80018aa:	2300      	movs	r3, #0
 80018ac:	2201      	movs	r2, #1
 80018ae:	2160      	movs	r1, #96	@ 0x60
 80018b0:	480c      	ldr	r0, [pc, #48]	@ (80018e4 <Motor_Right+0xb8>)
 80018b2:	f000 ffbf 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, 0);
 80018b6:	2300      	movs	r3, #0
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	2300      	movs	r3, #0
 80018bc:	2202      	movs	r2, #2
 80018be:	2160      	movs	r1, #96	@ 0x60
 80018c0:	4808      	ldr	r0, [pc, #32]	@ (80018e4 <Motor_Right+0xb8>)
 80018c2:	f000 ffb7 	bl	8002834 <PCA9685_SetPWM>
    PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, pwm_val);
 80018c6:	89bb      	ldrh	r3, [r7, #12]
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	2300      	movs	r3, #0
 80018cc:	2200      	movs	r2, #0
 80018ce:	2160      	movs	r1, #96	@ 0x60
 80018d0:	4804      	ldr	r0, [pc, #16]	@ (80018e4 <Motor_Right+0xb8>)
 80018d2:	f000 ffaf 	bl	8002834 <PCA9685_SetPWM>
}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	3fe00000 	.word	0x3fe00000
 80018e4:	2000237c 	.word	0x2000237c

080018e8 <Motor_SetPWM>:
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, pwm_val);
    }
}

void Motor_SetPWM(int32_t left_counts, int32_t right_counts)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b088      	sub	sp, #32
 80018ec:	af02      	add	r7, sp, #8
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
    const uint16_t max = (uint16_t)(PCA9685_COUNTS - 1u);
 80018f2:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80018f6:	82fb      	strh	r3, [r7, #22]

    /* Left motor */
    if (left_counts > 0) {
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	dd1d      	ble.n	800193a <Motor_SetPWM+0x52>
        uint16_t pwm = clamp_u16(left_counts);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff fe4a 	bl	8001598 <clamp_u16>
 8001904:	4603      	mov	r3, r0
 8001906:	827b      	strh	r3, [r7, #18]
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, max);
 8001908:	8afb      	ldrh	r3, [r7, #22]
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	2300      	movs	r3, #0
 800190e:	2205      	movs	r2, #5
 8001910:	2160      	movs	r1, #96	@ 0x60
 8001912:	4857      	ldr	r0, [pc, #348]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001914:	f000 ff8e 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, 0);
 8001918:	2300      	movs	r3, #0
 800191a:	9300      	str	r3, [sp, #0]
 800191c:	2300      	movs	r3, #0
 800191e:	2206      	movs	r2, #6
 8001920:	2160      	movs	r1, #96	@ 0x60
 8001922:	4853      	ldr	r0, [pc, #332]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001924:	f000 ff86 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, pwm);
 8001928:	8a7b      	ldrh	r3, [r7, #18]
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	2300      	movs	r3, #0
 800192e:	2207      	movs	r2, #7
 8001930:	2160      	movs	r1, #96	@ 0x60
 8001932:	484f      	ldr	r0, [pc, #316]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001934:	f000 ff7e 	bl	8002834 <PCA9685_SetPWM>
 8001938:	e03a      	b.n	80019b0 <Motor_SetPWM+0xc8>
    } else if (left_counts < 0) {
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	da1f      	bge.n	8001980 <Motor_SetPWM+0x98>
        uint16_t pwm = clamp_u16(-left_counts);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	425b      	negs	r3, r3
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff fe27 	bl	8001598 <clamp_u16>
 800194a:	4603      	mov	r3, r0
 800194c:	82bb      	strh	r3, [r7, #20]
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, 0);
 800194e:	2300      	movs	r3, #0
 8001950:	9300      	str	r3, [sp, #0]
 8001952:	2300      	movs	r3, #0
 8001954:	2205      	movs	r2, #5
 8001956:	2160      	movs	r1, #96	@ 0x60
 8001958:	4845      	ldr	r0, [pc, #276]	@ (8001a70 <Motor_SetPWM+0x188>)
 800195a:	f000 ff6b 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, max);
 800195e:	8afb      	ldrh	r3, [r7, #22]
 8001960:	9300      	str	r3, [sp, #0]
 8001962:	2300      	movs	r3, #0
 8001964:	2206      	movs	r2, #6
 8001966:	2160      	movs	r1, #96	@ 0x60
 8001968:	4841      	ldr	r0, [pc, #260]	@ (8001a70 <Motor_SetPWM+0x188>)
 800196a:	f000 ff63 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, pwm);
 800196e:	8abb      	ldrh	r3, [r7, #20]
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	2300      	movs	r3, #0
 8001974:	2207      	movs	r2, #7
 8001976:	2160      	movs	r1, #96	@ 0x60
 8001978:	483d      	ldr	r0, [pc, #244]	@ (8001a70 <Motor_SetPWM+0x188>)
 800197a:	f000 ff5b 	bl	8002834 <PCA9685_SetPWM>
 800197e:	e017      	b.n	80019b0 <Motor_SetPWM+0xc8>
    } else {
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_A, 0, 0);
 8001980:	2300      	movs	r3, #0
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	2300      	movs	r3, #0
 8001986:	2205      	movs	r2, #5
 8001988:	2160      	movs	r1, #96	@ 0x60
 800198a:	4839      	ldr	r0, [pc, #228]	@ (8001a70 <Motor_SetPWM+0x188>)
 800198c:	f000 ff52 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_B, 0, 0);
 8001990:	2300      	movs	r3, #0
 8001992:	9300      	str	r3, [sp, #0]
 8001994:	2300      	movs	r3, #0
 8001996:	2206      	movs	r2, #6
 8001998:	2160      	movs	r1, #96	@ 0x60
 800199a:	4835      	ldr	r0, [pc, #212]	@ (8001a70 <Motor_SetPWM+0x188>)
 800199c:	f000 ff4a 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_L_PWM, 0, 0);
 80019a0:	2300      	movs	r3, #0
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	2300      	movs	r3, #0
 80019a6:	2207      	movs	r2, #7
 80019a8:	2160      	movs	r1, #96	@ 0x60
 80019aa:	4831      	ldr	r0, [pc, #196]	@ (8001a70 <Motor_SetPWM+0x188>)
 80019ac:	f000 ff42 	bl	8002834 <PCA9685_SetPWM>
    }

    /* Right motor */
    if (right_counts > 0) {
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	dd1d      	ble.n	80019f2 <Motor_SetPWM+0x10a>
        uint16_t pwm = clamp_u16(right_counts);
 80019b6:	6838      	ldr	r0, [r7, #0]
 80019b8:	f7ff fdee 	bl	8001598 <clamp_u16>
 80019bc:	4603      	mov	r3, r0
 80019be:	81fb      	strh	r3, [r7, #14]
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, 0);
 80019c0:	2300      	movs	r3, #0
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	2300      	movs	r3, #0
 80019c6:	2201      	movs	r2, #1
 80019c8:	2160      	movs	r1, #96	@ 0x60
 80019ca:	4829      	ldr	r0, [pc, #164]	@ (8001a70 <Motor_SetPWM+0x188>)
 80019cc:	f000 ff32 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, max);
 80019d0:	8afb      	ldrh	r3, [r7, #22]
 80019d2:	9300      	str	r3, [sp, #0]
 80019d4:	2300      	movs	r3, #0
 80019d6:	2202      	movs	r2, #2
 80019d8:	2160      	movs	r1, #96	@ 0x60
 80019da:	4825      	ldr	r0, [pc, #148]	@ (8001a70 <Motor_SetPWM+0x188>)
 80019dc:	f000 ff2a 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, pwm);
 80019e0:	89fb      	ldrh	r3, [r7, #14]
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	2300      	movs	r3, #0
 80019e6:	2200      	movs	r2, #0
 80019e8:	2160      	movs	r1, #96	@ 0x60
 80019ea:	4821      	ldr	r0, [pc, #132]	@ (8001a70 <Motor_SetPWM+0x188>)
 80019ec:	f000 ff22 	bl	8002834 <PCA9685_SetPWM>
    } else {
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, 0);
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, 0);
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, 0);
    }
}
 80019f0:	e03a      	b.n	8001a68 <Motor_SetPWM+0x180>
    } else if (right_counts < 0) {
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	da1f      	bge.n	8001a38 <Motor_SetPWM+0x150>
        uint16_t pwm = clamp_u16(-right_counts);
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	425b      	negs	r3, r3
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7ff fdcb 	bl	8001598 <clamp_u16>
 8001a02:	4603      	mov	r3, r0
 8001a04:	823b      	strh	r3, [r7, #16]
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, max);
 8001a06:	8afb      	ldrh	r3, [r7, #22]
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	2160      	movs	r1, #96	@ 0x60
 8001a10:	4817      	ldr	r0, [pc, #92]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001a12:	f000 ff0f 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, 0);
 8001a16:	2300      	movs	r3, #0
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2202      	movs	r2, #2
 8001a1e:	2160      	movs	r1, #96	@ 0x60
 8001a20:	4813      	ldr	r0, [pc, #76]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001a22:	f000 ff07 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, pwm);
 8001a26:	8a3b      	ldrh	r3, [r7, #16]
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	2160      	movs	r1, #96	@ 0x60
 8001a30:	480f      	ldr	r0, [pc, #60]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001a32:	f000 feff 	bl	8002834 <PCA9685_SetPWM>
}
 8001a36:	e017      	b.n	8001a68 <Motor_SetPWM+0x180>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_A, 0, 0);
 8001a38:	2300      	movs	r3, #0
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	2201      	movs	r2, #1
 8001a40:	2160      	movs	r1, #96	@ 0x60
 8001a42:	480b      	ldr	r0, [pc, #44]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001a44:	f000 fef6 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_B, 0, 0);
 8001a48:	2300      	movs	r3, #0
 8001a4a:	9300      	str	r3, [sp, #0]
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	2202      	movs	r2, #2
 8001a50:	2160      	movs	r1, #96	@ 0x60
 8001a52:	4807      	ldr	r0, [pc, #28]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001a54:	f000 feee 	bl	8002834 <PCA9685_SetPWM>
        PCA9685_SetPWM(&MOTOR_I2C, PCA9685_ADDR_MOTOR, MOTOR_R_PWM, 0, 0);
 8001a58:	2300      	movs	r3, #0
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2160      	movs	r1, #96	@ 0x60
 8001a62:	4803      	ldr	r0, [pc, #12]	@ (8001a70 <Motor_SetPWM+0x188>)
 8001a64:	f000 fee6 	bl	8002834 <PCA9685_SetPWM>
}
 8001a68:	bf00      	nop
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	2000237c 	.word	0x2000237c
 8001a74:	00000000 	.word	0x00000000

08001a78 <dc_motor>:


VOID dc_motor(ULONG initial_input)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08c      	sub	sp, #48	@ 0x30
 8001a7c:	af02      	add	r7, sp, #8
 8001a7e:	6078      	str	r0, [r7, #4]
	t_can_message 	msg;
    ULONG			actual_flags;

    while (1)
    {
        Motor_Test_High(0.6);
 8001a80:	ed9f 0b21 	vldr	d0, [pc, #132]	@ 8001b08 <dc_motor+0x90>
 8001a84:	f001 fe2c 	bl	80036e0 <Motor_Test_High>
        tx_event_flags_get(&event_flags, FLAG_CAN_SPEED_CMD,
 8001a88:	f107 0314 	add.w	r3, r7, #20
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	9200      	str	r2, [sp, #0]
 8001a90:	2201      	movs	r2, #1
 8001a92:	2101      	movs	r1, #1
 8001a94:	481e      	ldr	r0, [pc, #120]	@ (8001b10 <dc_motor+0x98>)
 8001a96:	f00c fa97 	bl	800dfc8 <_txe_event_flags_get>
        TX_OR_CLEAR, &actual_flags, TX_NO_WAIT);

        while (tx_queue_receive(&queue_speed_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8001a9a:	e024      	b.n	8001ae6 <dc_motor+0x6e>
        {

            if (msg.len >= 8) {
 8001a9c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001aa0:	2b07      	cmp	r3, #7
 8001aa2:	d912      	bls.n	8001aca <dc_motor+0x52>
                int32_t left_counts = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	613b      	str	r3, [r7, #16]
                int32_t right_counts = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
                memcpy(&left_counts, msg.data, sizeof(int32_t));
 8001aac:	69fb      	ldr	r3, [r7, #28]
 8001aae:	613b      	str	r3, [r7, #16]
                memcpy(&right_counts, msg.data + sizeof(int32_t), sizeof(int32_t));
 8001ab0:	f107 0318 	add.w	r3, r7, #24
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	3304      	adds	r3, #4
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	60fb      	str	r3, [r7, #12]
//                    char buf[96];
//                    snprintf(buf, sizeof(buf), "DC Motor: left=%ld right=%ld\r\n", (long)left_counts, (long)right_counts);
//                    HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
//                }

                Motor_SetPWM(left_counts, right_counts);
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	4611      	mov	r1, r2
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff ff10 	bl	80018e8 <Motor_SetPWM>
 8001ac8:	e00d      	b.n	8001ae6 <dc_motor+0x6e>
            } else if (msg.len >= 4) {
 8001aca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001ace:	2b03      	cmp	r3, #3
 8001ad0:	d909      	bls.n	8001ae6 <dc_motor+0x6e>
                int32_t counts = 0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
                memcpy(&counts, msg.data, sizeof(int32_t));
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	60bb      	str	r3, [r7, #8]
//                    char buf[64];
//                    snprintf(buf, sizeof(buf), "DC Motor: signed_counts=%ld\r\n", (long)counts);
//                    HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
//                }

                Motor_SetPWM(counts, counts);
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	68ba      	ldr	r2, [r7, #8]
 8001ade:	4611      	mov	r1, r2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7ff ff01 	bl	80018e8 <Motor_SetPWM>
        while (tx_queue_receive(&queue_speed_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8001ae6:	f107 0318 	add.w	r3, r7, #24
 8001aea:	2200      	movs	r2, #0
 8001aec:	4619      	mov	r1, r3
 8001aee:	4809      	ldr	r0, [pc, #36]	@ (8001b14 <dc_motor+0x9c>)
 8001af0:	f00c fc32 	bl	800e358 <_txe_queue_receive>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d0d0      	beq.n	8001a9c <dc_motor+0x24>
            } else {
            }
		}
        tx_thread_sleep(50);
 8001afa:	2032      	movs	r0, #50	@ 0x32
 8001afc:	f00b fb7e 	bl	800d1fc <_tx_thread_sleep>
        Motor_Test_High(0.6);
 8001b00:	e7be      	b.n	8001a80 <dc_motor+0x8>
 8001b02:	bf00      	nop
 8001b04:	f3af 8000 	nop.w
 8001b08:	33333333 	.word	0x33333333
 8001b0c:	3fe33333 	.word	0x3fe33333
 8001b10:	200022bc 	.word	0x200022bc
 8001b14:	2000224c 	.word	0x2000224c

08001b18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b1c:	f001 fe2e 	bl	800377c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8001b20:	f000 f86e 	bl	8001c00 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8001b24:	f000 f810 	bl	8001b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b28:	f000 fa30 	bl	8001f8c <MX_GPIO_Init>
  MX_ICACHE_Init();
 8001b2c:	f000 f974 	bl	8001e18 <MX_ICACHE_Init>
  MX_FDCAN1_Init();
 8001b30:	f000 f874 	bl	8001c1c <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 8001b34:	f000 f9de 	bl	8001ef4 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001b38:	f000 f982 	bl	8001e40 <MX_TIM1_Init>
  MX_I2C3_Init();
 8001b3c:	f000 f92c 	bl	8001d98 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8001b40:	f7ff fbec 	bl	800131c <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <main+0x2c>

08001b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b09e      	sub	sp, #120	@ 0x78
 8001b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4e:	f107 0318 	add.w	r3, r7, #24
 8001b52:	2260      	movs	r2, #96	@ 0x60
 8001b54:	2100      	movs	r1, #0
 8001b56:	4618      	mov	r0, r3
 8001b58:	f00d fb76 	bl	800f248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b5c:	463b      	mov	r3, r7
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]
 8001b6a:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8001b6c:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8001b70:	f004 f8fc 	bl	8005d6c <HAL_PWREx_ControlVoltageScaling>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <SystemClock_Config+0x36>
  {
    Error_Handler();
 8001b7a:	f000 fca7 	bl	80024cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001b7e:	2310      	movs	r3, #16
 8001b80:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b82:	2301      	movs	r3, #1
 8001b84:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001b86:	2310      	movs	r3, #16
 8001b88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001b92:	2301      	movs	r3, #1
 8001b94:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8001b96:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 9;
 8001ba0:	2309      	movs	r3, #9
 8001ba2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001bac:	2302      	movs	r3, #2
 8001bae:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8001bb0:	230c      	movs	r3, #12
 8001bb2:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bb8:	f107 0318 	add.w	r3, r7, #24
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f004 f9c1 	bl	8005f44 <HAL_RCC_OscConfig>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001bc8:	f000 fc80 	bl	80024cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bcc:	231f      	movs	r3, #31
 8001bce:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001be4:	463b      	mov	r3, r7
 8001be6:	2102      	movs	r1, #2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f005 f887 	bl	8006cfc <HAL_RCC_ClockConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001bf4:	f000 fc6a 	bl	80024cc <Error_Handler>
  }
}
 8001bf8:	bf00      	nop
 8001bfa:	3778      	adds	r7, #120	@ 0x78
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8001c04:	f004 f98e 	bl	8005f24 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8001c08:	2002      	movs	r0, #2
 8001c0a:	f004 f93b 	bl	8005e84 <HAL_PWREx_ConfigSupply>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8001c14:	f000 fc5a 	bl	80024cc <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b088      	sub	sp, #32
 8001c20:	af00      	add	r7, sp, #0
    char *msg;

    FDCAN_FilterTypeDef sFilterConfig;

    hfdcan1.Instance = FDCAN1;
 8001c22:	4b55      	ldr	r3, [pc, #340]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c24:	4a55      	ldr	r2, [pc, #340]	@ (8001d7c <MX_FDCAN1_Init+0x160>)
 8001c26:	601a      	str	r2, [r3, #0]
    hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001c28:	4b53      	ldr	r3, [pc, #332]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	605a      	str	r2, [r3, #4]
    hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001c2e:	4b52      	ldr	r3, [pc, #328]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
    hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001c34:	4b50      	ldr	r3, [pc, #320]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	60da      	str	r2, [r3, #12]
    hfdcan1.Init.AutoRetransmission = ENABLE;
 8001c3a:	4b4f      	ldr	r3, [pc, #316]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	741a      	strb	r2, [r3, #16]
    hfdcan1.Init.TransmitPause = DISABLE;
 8001c40:	4b4d      	ldr	r3, [pc, #308]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	745a      	strb	r2, [r3, #17]
    hfdcan1.Init.ProtocolException = ENABLE;
 8001c46:	4b4c      	ldr	r3, [pc, #304]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	749a      	strb	r2, [r3, #18]

    // Timing: 36 MHz CAN clock  ~500 kbps nominal bit rate
    hfdcan1.Init.NominalPrescaler = 4;
 8001c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c4e:	2204      	movs	r2, #4
 8001c50:	615a      	str	r2, [r3, #20]
    hfdcan1.Init.NominalSyncJumpWidth = 1;
 8001c52:	4b49      	ldr	r3, [pc, #292]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c54:	2201      	movs	r2, #1
 8001c56:	619a      	str	r2, [r3, #24]
    hfdcan1.Init.NominalTimeSeg1 = 15;
 8001c58:	4b47      	ldr	r3, [pc, #284]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c5a:	220f      	movs	r2, #15
 8001c5c:	61da      	str	r2, [r3, #28]
    hfdcan1.Init.NominalTimeSeg2 = 2;
 8001c5e:	4b46      	ldr	r3, [pc, #280]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c60:	2202      	movs	r2, #2
 8001c62:	621a      	str	r2, [r3, #32]

    // Data phase (not used in classic CAN)
    hfdcan1.Init.DataPrescaler = 1;
 8001c64:	4b44      	ldr	r3, [pc, #272]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c66:	2201      	movs	r2, #1
 8001c68:	625a      	str	r2, [r3, #36]	@ 0x24
    hfdcan1.Init.DataSyncJumpWidth = 1;
 8001c6a:	4b43      	ldr	r3, [pc, #268]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	629a      	str	r2, [r3, #40]	@ 0x28
    hfdcan1.Init.DataTimeSeg1 = 1;
 8001c70:	4b41      	ldr	r3, [pc, #260]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c72:	2201      	movs	r2, #1
 8001c74:	62da      	str	r2, [r3, #44]	@ 0x2c
    hfdcan1.Init.DataTimeSeg2 = 1;
 8001c76:	4b40      	ldr	r3, [pc, #256]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c78:	2201      	movs	r2, #1
 8001c7a:	631a      	str	r2, [r3, #48]	@ 0x30

    hfdcan1.Init.StdFiltersNbr = 1;
 8001c7c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c7e:	2201      	movs	r2, #1
 8001c80:	635a      	str	r2, [r3, #52]	@ 0x34
    hfdcan1.Init.ExtFiltersNbr = 0;
 8001c82:	4b3d      	ldr	r3, [pc, #244]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	639a      	str	r2, [r3, #56]	@ 0x38
    hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_QUEUE_OPERATION;
 8001c88:	4b3b      	ldr	r3, [pc, #236]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c8a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c8e:	63da      	str	r2, [r3, #60]	@ 0x3c

    // Initialize FDCAN
    if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001c90:	4839      	ldr	r0, [pc, #228]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001c92:	f001 ffa1 	bl	8003bd8 <HAL_FDCAN_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d00f      	beq.n	8001cbc <MX_FDCAN1_Init+0xa0>
    {
        msg = "FDCAN Init Failed\r\n";
 8001c9c:	4b38      	ldr	r3, [pc, #224]	@ (8001d80 <MX_FDCAN1_Init+0x164>)
 8001c9e:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001ca0:	69f8      	ldr	r0, [r7, #28]
 8001ca2:	f7fe fc09 	bl	80004b8 <strlen>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cae:	69f9      	ldr	r1, [r7, #28]
 8001cb0:	4834      	ldr	r0, [pc, #208]	@ (8001d84 <MX_FDCAN1_Init+0x168>)
 8001cb2:	f008 fdeb 	bl	800a88c <HAL_UART_Transmit>
        Error_Handler();
 8001cb6:	f000 fc09 	bl	80024cc <Error_Handler>
 8001cba:	e00c      	b.n	8001cd6 <MX_FDCAN1_Init+0xba>
    }
    else
    {
        msg = "FDCAN Init OK\r\n";
 8001cbc:	4b32      	ldr	r3, [pc, #200]	@ (8001d88 <MX_FDCAN1_Init+0x16c>)
 8001cbe:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001cc0:	69f8      	ldr	r0, [r7, #28]
 8001cc2:	f7fe fbf9 	bl	80004b8 <strlen>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cce:	69f9      	ldr	r1, [r7, #28]
 8001cd0:	482c      	ldr	r0, [pc, #176]	@ (8001d84 <MX_FDCAN1_Init+0x168>)
 8001cd2:	f008 fddb 	bl	800a88c <HAL_UART_Transmit>
    }

    // Configure filter to accept all standard IDs into RX FIFO 0
    sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterIndex = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID1 = 0x000;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterID2 = 0x7FF;
 8001cea:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001cee:	61bb      	str	r3, [r7, #24]
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4820      	ldr	r0, [pc, #128]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001cf6:	f002 f8c1 	bl	8003e7c <HAL_FDCAN_ConfigFilter>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d00e      	beq.n	8001d1e <MX_FDCAN1_Init+0x102>
    {
        msg = "FDCAN Filter Config Failed\r\n";
 8001d00:	4b22      	ldr	r3, [pc, #136]	@ (8001d8c <MX_FDCAN1_Init+0x170>)
 8001d02:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001d04:	69f8      	ldr	r0, [r7, #28]
 8001d06:	f7fe fbd7 	bl	80004b8 <strlen>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d12:	69f9      	ldr	r1, [r7, #28]
 8001d14:	481b      	ldr	r0, [pc, #108]	@ (8001d84 <MX_FDCAN1_Init+0x168>)
 8001d16:	f008 fdb9 	bl	800a88c <HAL_UART_Transmit>
        Error_Handler();
 8001d1a:	f000 fbd7 	bl	80024cc <Error_Handler>
    }

    // Activate notifications
    HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2101      	movs	r1, #1
 8001d22:	4815      	ldr	r0, [pc, #84]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001d24:	f002 fa96 	bl	8004254 <HAL_FDCAN_ActivateNotification>

    // Start the CAN controller
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8001d28:	4813      	ldr	r0, [pc, #76]	@ (8001d78 <MX_FDCAN1_Init+0x15c>)
 8001d2a:	f002 f901 	bl	8003f30 <HAL_FDCAN_Start>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00f      	beq.n	8001d54 <MX_FDCAN1_Init+0x138>
    {
        msg = "FDCAN Start Failed\r\n";
 8001d34:	4b16      	ldr	r3, [pc, #88]	@ (8001d90 <MX_FDCAN1_Init+0x174>)
 8001d36:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001d38:	69f8      	ldr	r0, [r7, #28]
 8001d3a:	f7fe fbbd 	bl	80004b8 <strlen>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d46:	69f9      	ldr	r1, [r7, #28]
 8001d48:	480e      	ldr	r0, [pc, #56]	@ (8001d84 <MX_FDCAN1_Init+0x168>)
 8001d4a:	f008 fd9f 	bl	800a88c <HAL_UART_Transmit>
        Error_Handler();
 8001d4e:	f000 fbbd 	bl	80024cc <Error_Handler>
    else
    {
        msg = "FDCAN Started OK\r\n";
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    }
}
 8001d52:	e00c      	b.n	8001d6e <MX_FDCAN1_Init+0x152>
        msg = "FDCAN Started OK\r\n";
 8001d54:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <MX_FDCAN1_Init+0x178>)
 8001d56:	61fb      	str	r3, [r7, #28]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001d58:	69f8      	ldr	r0, [r7, #28]
 8001d5a:	f7fe fbad 	bl	80004b8 <strlen>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	b29a      	uxth	r2, r3
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d66:	69f9      	ldr	r1, [r7, #28]
 8001d68:	4806      	ldr	r0, [pc, #24]	@ (8001d84 <MX_FDCAN1_Init+0x168>)
 8001d6a:	f008 fd8f 	bl	800a88c <HAL_UART_Transmit>
}
 8001d6e:	bf00      	nop
 8001d70:	3720      	adds	r7, #32
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20002318 	.word	0x20002318
 8001d7c:	4000a400 	.word	0x4000a400
 8001d80:	08011548 	.word	0x08011548
 8001d84:	2000241c 	.word	0x2000241c
 8001d88:	0801155c 	.word	0x0801155c
 8001d8c:	0801156c 	.word	0x0801156c
 8001d90:	0801158c 	.word	0x0801158c
 8001d94:	080115a4 	.word	0x080115a4

08001d98 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001d9e:	4a1c      	ldr	r2, [pc, #112]	@ (8001e10 <MX_I2C3_Init+0x78>)
 8001da0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10808DD3;
 8001da2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001da4:	4a1b      	ldr	r2, [pc, #108]	@ (8001e14 <MX_I2C3_Init+0x7c>)
 8001da6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001da8:	4b18      	ldr	r3, [pc, #96]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dae:	4b17      	ldr	r3, [pc, #92]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001db0:	2201      	movs	r2, #1
 8001db2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001db4:	4b15      	ldr	r3, [pc, #84]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001dba:	4b14      	ldr	r3, [pc, #80]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001dc0:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001dd2:	480e      	ldr	r0, [pc, #56]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001dd4:	f002 fdee 	bl	80049b4 <HAL_I2C_Init>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001dde:	f000 fb75 	bl	80024cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001de2:	2100      	movs	r1, #0
 8001de4:	4809      	ldr	r0, [pc, #36]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001de6:	f003 fef9 	bl	8005bdc <HAL_I2CEx_ConfigAnalogFilter>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d001      	beq.n	8001df4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001df0:	f000 fb6c 	bl	80024cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001df4:	2100      	movs	r1, #0
 8001df6:	4805      	ldr	r0, [pc, #20]	@ (8001e0c <MX_I2C3_Init+0x74>)
 8001df8:	f003 ff3b 	bl	8005c72 <HAL_I2CEx_ConfigDigitalFilter>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001e02:	f000 fb63 	bl	80024cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	2000237c 	.word	0x2000237c
 8001e10:	46002800 	.word	0x46002800
 8001e14:	10808dd3 	.word	0x10808dd3

08001e18 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8001e1c:	2000      	movs	r0, #0
 8001e1e:	f003 ff75 	bl	8005d0c <HAL_ICACHE_ConfigAssociativityMode>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8001e28:	f000 fb50 	bl	80024cc <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8001e2c:	f003 ff8e 	bl	8005d4c <HAL_ICACHE_Enable>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8001e36:	f000 fb49 	bl	80024cc <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
	...

08001e40 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e46:	f107 030c 	add.w	r3, r7, #12
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	609a      	str	r2, [r3, #8]
 8001e52:	60da      	str	r2, [r3, #12]
 8001e54:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e56:	463b      	mov	r3, r7
 8001e58:	2200      	movs	r2, #0
 8001e5a:	601a      	str	r2, [r3, #0]
 8001e5c:	605a      	str	r2, [r3, #4]
 8001e5e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e60:	4b22      	ldr	r3, [pc, #136]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e62:	4a23      	ldr	r2, [pc, #140]	@ (8001ef0 <MX_TIM1_Init+0xb0>)
 8001e64:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001e66:	4b21      	ldr	r3, [pc, #132]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001e72:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e78:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e80:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e86:	4b19      	ldr	r3, [pc, #100]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e8c:	4817      	ldr	r0, [pc, #92]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001e8e:	f007 ffe5 	bl	8009e5c <HAL_TIM_Base_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001e98:	f000 fb18 	bl	80024cc <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001e9c:	2307      	movs	r3, #7
 8001e9e:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001ea0:	2350      	movs	r3, #80	@ 0x50
 8001ea2:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 15;
 8001ea8:	230f      	movs	r3, #15
 8001eaa:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001eac:	f107 030c 	add.w	r3, r7, #12
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	480e      	ldr	r0, [pc, #56]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001eb4:	f008 f8ea 	bl	800a08c <HAL_TIM_SlaveConfigSynchro>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001ebe:	f000 fb05 	bl	80024cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ece:	463b      	mov	r3, r7
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4806      	ldr	r0, [pc, #24]	@ (8001eec <MX_TIM1_Init+0xac>)
 8001ed4:	f008 fbc8 	bl	800a668 <HAL_TIMEx_MasterConfigSynchronization>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001ede:	f000 faf5 	bl	80024cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001ee2:	bf00      	nop
 8001ee4:	3720      	adds	r7, #32
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	200023d0 	.word	0x200023d0
 8001ef0:	40012c00 	.word	0x40012c00

08001ef4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ef8:	4b22      	ldr	r3, [pc, #136]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001efa:	4a23      	ldr	r2, [pc, #140]	@ (8001f88 <MX_USART1_UART_Init+0x94>)
 8001efc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001efe:	4b21      	ldr	r3, [pc, #132]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f06:	4b1f      	ldr	r3, [pc, #124]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f12:	4b1c      	ldr	r3, [pc, #112]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f18:	4b1a      	ldr	r3, [pc, #104]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f1a:	220c      	movs	r2, #12
 8001f1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1e:	4b19      	ldr	r3, [pc, #100]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f24:	4b17      	ldr	r3, [pc, #92]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f2a:	4b16      	ldr	r3, [pc, #88]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001f30:	4b14      	ldr	r3, [pc, #80]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f36:	4b13      	ldr	r3, [pc, #76]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f3c:	4811      	ldr	r0, [pc, #68]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f3e:	f008 fc55 	bl	800a7ec <HAL_UART_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001f48:	f000 fac0 	bl	80024cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	480d      	ldr	r0, [pc, #52]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f50:	f009 f934 	bl	800b1bc <HAL_UARTEx_SetTxFifoThreshold>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001f5a:	f000 fab7 	bl	80024cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001f5e:	2100      	movs	r1, #0
 8001f60:	4808      	ldr	r0, [pc, #32]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f62:	f009 f969 	bl	800b238 <HAL_UARTEx_SetRxFifoThreshold>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001f6c:	f000 faae 	bl	80024cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001f70:	4804      	ldr	r0, [pc, #16]	@ (8001f84 <MX_USART1_UART_Init+0x90>)
 8001f72:	f009 f8ea 	bl	800b14a <HAL_UARTEx_DisableFifoMode>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001f7c:	f000 faa6 	bl	80024cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f80:	bf00      	nop
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	2000241c 	.word	0x2000241c
 8001f88:	40013800 	.word	0x40013800

08001f8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08e      	sub	sp, #56	@ 0x38
 8001f90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
 8001f9e:	60da      	str	r2, [r3, #12]
 8001fa0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fa2:	4bbe      	ldr	r3, [pc, #760]	@ (800229c <MX_GPIO_Init+0x310>)
 8001fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa8:	4abc      	ldr	r2, [pc, #752]	@ (800229c <MX_GPIO_Init+0x310>)
 8001faa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fb2:	4bba      	ldr	r3, [pc, #744]	@ (800229c <MX_GPIO_Init+0x310>)
 8001fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fbc:	623b      	str	r3, [r7, #32]
 8001fbe:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fc0:	4bb6      	ldr	r3, [pc, #728]	@ (800229c <MX_GPIO_Init+0x310>)
 8001fc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fc6:	4ab5      	ldr	r2, [pc, #724]	@ (800229c <MX_GPIO_Init+0x310>)
 8001fc8:	f043 0304 	orr.w	r3, r3, #4
 8001fcc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fd0:	4bb2      	ldr	r3, [pc, #712]	@ (800229c <MX_GPIO_Init+0x310>)
 8001fd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fd6:	f003 0304 	and.w	r3, r3, #4
 8001fda:	61fb      	str	r3, [r7, #28]
 8001fdc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	4baf      	ldr	r3, [pc, #700]	@ (800229c <MX_GPIO_Init+0x310>)
 8001fe0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fe4:	4aad      	ldr	r2, [pc, #692]	@ (800229c <MX_GPIO_Init+0x310>)
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fee:	4bab      	ldr	r3, [pc, #684]	@ (800229c <MX_GPIO_Init+0x310>)
 8001ff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ff4:	f003 0301 	and.w	r3, r3, #1
 8001ff8:	61bb      	str	r3, [r7, #24]
 8001ffa:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001ffc:	4ba7      	ldr	r3, [pc, #668]	@ (800229c <MX_GPIO_Init+0x310>)
 8001ffe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002002:	4aa6      	ldr	r2, [pc, #664]	@ (800229c <MX_GPIO_Init+0x310>)
 8002004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002008:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800200c:	4ba3      	ldr	r3, [pc, #652]	@ (800229c <MX_GPIO_Init+0x310>)
 800200e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800201a:	4ba0      	ldr	r3, [pc, #640]	@ (800229c <MX_GPIO_Init+0x310>)
 800201c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002020:	4a9e      	ldr	r2, [pc, #632]	@ (800229c <MX_GPIO_Init+0x310>)
 8002022:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002026:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800202a:	4b9c      	ldr	r3, [pc, #624]	@ (800229c <MX_GPIO_Init+0x310>)
 800202c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002030:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002034:	613b      	str	r3, [r7, #16]
 8002036:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002038:	4b98      	ldr	r3, [pc, #608]	@ (800229c <MX_GPIO_Init+0x310>)
 800203a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800203e:	4a97      	ldr	r2, [pc, #604]	@ (800229c <MX_GPIO_Init+0x310>)
 8002040:	f043 0302 	orr.w	r3, r3, #2
 8002044:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002048:	4b94      	ldr	r3, [pc, #592]	@ (800229c <MX_GPIO_Init+0x310>)
 800204a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800204e:	f003 0302 	and.w	r3, r3, #2
 8002052:	60fb      	str	r3, [r7, #12]
 8002054:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002056:	4b91      	ldr	r3, [pc, #580]	@ (800229c <MX_GPIO_Init+0x310>)
 8002058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800205c:	4a8f      	ldr	r2, [pc, #572]	@ (800229c <MX_GPIO_Init+0x310>)
 800205e:	f043 0308 	orr.w	r3, r3, #8
 8002062:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002066:	4b8d      	ldr	r3, [pc, #564]	@ (800229c <MX_GPIO_Init+0x310>)
 8002068:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800206c:	f003 0308 	and.w	r3, r3, #8
 8002070:	60bb      	str	r3, [r7, #8]
 8002072:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002074:	4b89      	ldr	r3, [pc, #548]	@ (800229c <MX_GPIO_Init+0x310>)
 8002076:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800207a:	4a88      	ldr	r2, [pc, #544]	@ (800229c <MX_GPIO_Init+0x310>)
 800207c:	f043 0310 	orr.w	r3, r3, #16
 8002080:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002084:	4b85      	ldr	r3, [pc, #532]	@ (800229c <MX_GPIO_Init+0x310>)
 8002086:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	607b      	str	r3, [r7, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002092:	4b82      	ldr	r3, [pc, #520]	@ (800229c <MX_GPIO_Init+0x310>)
 8002094:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002098:	4a80      	ldr	r2, [pc, #512]	@ (800229c <MX_GPIO_Init+0x310>)
 800209a:	f043 0320 	orr.w	r3, r3, #32
 800209e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80020a2:	4b7e      	ldr	r3, [pc, #504]	@ (800229c <MX_GPIO_Init+0x310>)
 80020a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020a8:	f003 0320 	and.w	r3, r3, #32
 80020ac:	603b      	str	r3, [r7, #0]
 80020ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 80020b0:	2200      	movs	r2, #0
 80020b2:	2120      	movs	r1, #32
 80020b4:	487a      	ldr	r0, [pc, #488]	@ (80022a0 <MX_GPIO_Init+0x314>)
 80020b6:	f002 fc65 	bl	8004984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 80020ba:	2200      	movs	r2, #0
 80020bc:	21c2      	movs	r1, #194	@ 0xc2
 80020be:	4879      	ldr	r0, [pc, #484]	@ (80022a4 <MX_GPIO_Init+0x318>)
 80020c0:	f002 fc60 	bl	8004984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 80020c4:	2200      	movs	r2, #0
 80020c6:	2140      	movs	r1, #64	@ 0x40
 80020c8:	4877      	ldr	r0, [pc, #476]	@ (80022a8 <MX_GPIO_Init+0x31c>)
 80020ca:	f002 fc5b 	bl	8004984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 80020ce:	2200      	movs	r2, #0
 80020d0:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 80020d4:	4875      	ldr	r0, [pc, #468]	@ (80022ac <MX_GPIO_Init+0x320>)
 80020d6:	f002 fc55 	bl	8004984 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_13, GPIO_PIN_SET);
 80020da:	2201      	movs	r2, #1
 80020dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020e0:	4872      	ldr	r0, [pc, #456]	@ (80022ac <MX_GPIO_Init+0x320>)
 80020e2:	f002 fc4f 	bl	8004984 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 80020e6:	f248 0324 	movw	r3, #32804	@ 0x8024
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020ec:	2300      	movs	r3, #0
 80020ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020f8:	4619      	mov	r1, r3
 80020fa:	486b      	ldr	r0, [pc, #428]	@ (80022a8 <MX_GPIO_Init+0x31c>)
 80020fc:	f002 fa62 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_UART4_RX_Pin WRLS_UART4_TX_Pin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8002100:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002104:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002106:	2302      	movs	r3, #2
 8002108:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210e:	2300      	movs	r3, #0
 8002110:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002112:	2308      	movs	r3, #8
 8002114:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002116:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800211a:	4619      	mov	r1, r3
 800211c:	4864      	ldr	r0, [pc, #400]	@ (80022b0 <MX_GPIO_Init+0x324>)
 800211e:	f002 fa51 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 8002122:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002126:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002128:	2303      	movs	r3, #3
 800212a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212c:	2300      	movs	r3, #0
 800212e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 8002130:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002134:	4619      	mov	r1, r3
 8002136:	485f      	ldr	r0, [pc, #380]	@ (80022b4 <MX_GPIO_Init+0x328>)
 8002138:	f002 fa44 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_F_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 800213c:	2320      	movs	r3, #32
 800213e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002148:	2303      	movs	r3, #3
 800214a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 800214c:	2305      	movs	r3, #5
 800214e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8002150:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002154:	4619      	mov	r1, r3
 8002156:	4858      	ldr	r0, [pc, #352]	@ (80022b8 <MX_GPIO_Init+0x32c>)
 8002158:	f002 fa34 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO5_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 800215c:	2301      	movs	r3, #1
 800215e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002160:	2302      	movs	r3, #2
 8002162:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002164:	2300      	movs	r3, #0
 8002166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002168:	2303      	movs	r3, #3
 800216a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 800216c:	2303      	movs	r3, #3
 800216e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 8002170:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002174:	4619      	mov	r1, r3
 8002176:	4850      	ldr	r0, [pc, #320]	@ (80022b8 <MX_GPIO_Init+0x32c>)
 8002178:	f002 fa24 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO7_Pin OCTOSPI_F_IO5_Pin OCTOSPI_F_IO6_Pin OCTOSPI_F_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 800217c:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218a:	2303      	movs	r3, #3
 800218c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 800218e:	2305      	movs	r3, #5
 8002190:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002192:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002196:	4619      	mov	r1, r3
 8002198:	4842      	ldr	r0, [pc, #264]	@ (80022a4 <MX_GPIO_Init+0x318>)
 800219a:	f002 fa13 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 800219e:	2308      	movs	r3, #8
 80021a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021a2:	2300      	movs	r3, #0
 80021a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 80021aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ae:	4619      	mov	r1, r3
 80021b0:	483c      	ldr	r0, [pc, #240]	@ (80022a4 <MX_GPIO_Init+0x318>)
 80021b2:	f002 fa07 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 80021b6:	2320      	movs	r3, #32
 80021b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ba:	2301      	movs	r3, #1
 80021bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021c2:	2300      	movs	r3, #0
 80021c4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 80021c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ca:	4619      	mov	r1, r3
 80021cc:	4834      	ldr	r0, [pc, #208]	@ (80022a0 <MX_GPIO_Init+0x314>)
 80021ce:	f002 f9f9 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_SPI2_MOSI_Pin WRLS_SPI2_MISO_Pin WRLS_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 80021d2:	231a      	movs	r3, #26
 80021d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	2300      	movs	r3, #0
 80021e0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021e2:	2305      	movs	r3, #5
 80021e4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ea:	4619      	mov	r1, r3
 80021ec:	4833      	ldr	r0, [pc, #204]	@ (80022bc <MX_GPIO_Init+0x330>)
 80021ee:	f002 f9e9 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 80021f2:	2308      	movs	r3, #8
 80021f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fe:	2303      	movs	r3, #3
 8002200:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8002202:	2303      	movs	r3, #3
 8002204:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8002206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800220a:	4619      	mov	r1, r3
 800220c:	482c      	ldr	r0, [pc, #176]	@ (80022c0 <MX_GPIO_Init+0x334>)
 800220e:	f002 f9d9 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO7_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8002212:	2380      	movs	r3, #128	@ 0x80
 8002214:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221a:	2300      	movs	r3, #0
 800221c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8002222:	230a      	movs	r3, #10
 8002224:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8002226:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800222a:	4619      	mov	r1, r3
 800222c:	4823      	ldr	r0, [pc, #140]	@ (80022bc <MX_GPIO_Init+0x330>)
 800222e:	f002 f9c9 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO0_Pin OCTOSPI_F_IO1_Pin OCTOSPI_F_IO2_Pin OCTOSPI_F_IO3_Pin
                           OCTOSPI_F_CLK_P_Pin OCTOSPI_F_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8002232:	f241 031f 	movw	r3, #4127	@ 0x101f
 8002236:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002240:	2303      	movs	r3, #3
 8002242:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8002244:	2305      	movs	r3, #5
 8002246:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800224c:	4619      	mov	r1, r3
 800224e:	4817      	ldr	r0, [pc, #92]	@ (80022ac <MX_GPIO_Init+0x320>)
 8002250:	f002 f9b8 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8002254:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002258:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800225a:	2300      	movs	r3, #0
 800225c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 8002262:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002266:	4619      	mov	r1, r3
 8002268:	4811      	ldr	r0, [pc, #68]	@ (80022b0 <MX_GPIO_Init+0x324>)
 800226a:	f002 f9ab 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH4 PH5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800226e:	2330      	movs	r3, #48	@ 0x30
 8002270:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002272:	2312      	movs	r3, #18
 8002274:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227a:	2300      	movs	r3, #0
 800227c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800227e:	2304      	movs	r3, #4
 8002280:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002282:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002286:	4619      	mov	r1, r3
 8002288:	4806      	ldr	r0, [pc, #24]	@ (80022a4 <MX_GPIO_Init+0x318>)
 800228a:	f002 f99b 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 800228e:	23c2      	movs	r3, #194	@ 0xc2
 8002290:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002292:	2301      	movs	r3, #1
 8002294:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800229a:	e013      	b.n	80022c4 <MX_GPIO_Init+0x338>
 800229c:	46020c00 	.word	0x46020c00
 80022a0:	42020400 	.word	0x42020400
 80022a4:	42021c00 	.word	0x42021c00
 80022a8:	42021800 	.word	0x42021800
 80022ac:	42021400 	.word	0x42021400
 80022b0:	42020800 	.word	0x42020800
 80022b4:	42020000 	.word	0x42020000
 80022b8:	42022000 	.word	0x42022000
 80022bc:	42020c00 	.word	0x42020c00
 80022c0:	42021000 	.word	0x42021000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80022c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022cc:	4619      	mov	r1, r3
 80022ce:	4877      	ldr	r0, [pc, #476]	@ (80024ac <MX_GPIO_Init+0x520>)
 80022d0:	f002 f978 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_IO0_Pin OCTOSPI_R_IO2_Pin OCTOSPI_R_IO1_Pin OCTOSPI_R_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 80022d4:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80022d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022da:	2302      	movs	r3, #2
 80022dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022de:	2300      	movs	r3, #0
 80022e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022e2:	2303      	movs	r3, #3
 80022e4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80022e6:	230a      	movs	r3, #10
 80022e8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80022ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022ee:	4619      	mov	r1, r3
 80022f0:	486f      	ldr	r0, [pc, #444]	@ (80024b0 <MX_GPIO_Init+0x524>)
 80022f2:	f002 f967 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 80022f6:	2304      	movs	r3, #4
 80022f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022fa:	2302      	movs	r3, #2
 80022fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022fe:	2300      	movs	r3, #0
 8002300:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002302:	2303      	movs	r3, #3
 8002304:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8002306:	2303      	movs	r3, #3
 8002308:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 800230a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800230e:	4619      	mov	r1, r3
 8002310:	4866      	ldr	r0, [pc, #408]	@ (80024ac <MX_GPIO_Init+0x520>)
 8002312:	f002 f957 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_C_P_Pin USB_C_PA11_Pin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8002316:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231c:	2302      	movs	r3, #2
 800231e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002320:	2300      	movs	r3, #0
 8002322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002324:	2300      	movs	r3, #0
 8002326:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002328:	230a      	movs	r3, #10
 800232a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800232c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002330:	4619      	mov	r1, r3
 8002332:	4860      	ldr	r0, [pc, #384]	@ (80024b4 <MX_GPIO_Init+0x528>)
 8002334:	f002 f946 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 8002338:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800233c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002346:	2300      	movs	r3, #0
 8002348:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 800234a:	2306      	movs	r3, #6
 800234c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 800234e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002352:	4619      	mov	r1, r3
 8002354:	4856      	ldr	r0, [pc, #344]	@ (80024b0 <MX_GPIO_Init+0x524>)
 8002356:	f002 f935 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_SDINx_Pin MIC_CCK0_Pin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 800235a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800235e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002360:	2302      	movs	r3, #2
 8002362:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002364:	2300      	movs	r3, #0
 8002366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002368:	2300      	movs	r3, #0
 800236a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 800236c:	2303      	movs	r3, #3
 800236e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002370:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002374:	4619      	mov	r1, r3
 8002376:	4850      	ldr	r0, [pc, #320]	@ (80024b8 <MX_GPIO_Init+0x52c>)
 8002378:	f002 f924 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 800237c:	2340      	movs	r3, #64	@ 0x40
 800237e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002380:	2301      	movs	r3, #1
 8002382:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002388:	2300      	movs	r3, #0
 800238a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 800238c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002390:	4619      	mov	r1, r3
 8002392:	484a      	ldr	r0, [pc, #296]	@ (80024bc <MX_GPIO_Init+0x530>)
 8002394:	f002 f916 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin SPEED_SENSOR_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin|SPEED_SENSOR_Pin;
 8002398:	f44f 43cc 	mov.w	r3, #26112	@ 0x6600
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800239e:	2300      	movs	r3, #0
 80023a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a2:	2300      	movs	r3, #0
 80023a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023aa:	4619      	mov	r1, r3
 80023ac:	4844      	ldr	r0, [pc, #272]	@ (80024c0 <MX_GPIO_Init+0x534>)
 80023ae:	f002 f909 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO6_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 80023b2:	2308      	movs	r3, #8
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b6:	2302      	movs	r3, #2
 80023b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ba:	2300      	movs	r3, #0
 80023bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023be:	2303      	movs	r3, #3
 80023c0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80023c2:	230a      	movs	r3, #10
 80023c4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023ca:	4619      	mov	r1, r3
 80023cc:	483d      	ldr	r0, [pc, #244]	@ (80024c4 <MX_GPIO_Init+0x538>)
 80023ce:	f002 f8f9 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 80023d2:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80023d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d8:	2300      	movs	r3, #0
 80023da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023e4:	4619      	mov	r1, r3
 80023e6:	4834      	ldr	r0, [pc, #208]	@ (80024b8 <MX_GPIO_Init+0x52c>)
 80023e8:	f002 f8ec 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_CLK_P_Pin OCTOSPI_R_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 80023ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80023f0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f2:	2302      	movs	r3, #2
 80023f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f6:	2300      	movs	r3, #0
 80023f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023fa:	2303      	movs	r3, #3
 80023fc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80023fe:	230a      	movs	r3, #10
 8002400:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002406:	4619      	mov	r1, r3
 8002408:	482f      	ldr	r0, [pc, #188]	@ (80024c8 <MX_GPIO_Init+0x53c>)
 800240a:	f002 f8db 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 800240e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002412:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002414:	2300      	movs	r3, #0
 8002416:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 800241c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002420:	4619      	mov	r1, r3
 8002422:	4823      	ldr	r0, [pc, #140]	@ (80024b0 <MX_GPIO_Init+0x524>)
 8002424:	f002 f8ce 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8002428:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800242c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800242e:	2302      	movs	r3, #2
 8002430:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002436:	2300      	movs	r3, #0
 8002438:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800243a:	2305      	movs	r3, #5
 800243c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 800243e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002442:	4619      	mov	r1, r3
 8002444:	4820      	ldr	r0, [pc, #128]	@ (80024c8 <MX_GPIO_Init+0x53c>)
 8002446:	f002 f8bd 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 800244a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800244e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002450:	2303      	movs	r3, #3
 8002452:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 8002458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800245c:	4619      	mov	r1, r3
 800245e:	481a      	ldr	r0, [pc, #104]	@ (80024c8 <MX_GPIO_Init+0x53c>)
 8002460:	f002 f8b0 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin PF13 WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|GPIO_PIN_13|WRLS_WKUP_W_Pin;
 8002464:	f44f 4328 	mov.w	r3, #43008	@ 0xa800
 8002468:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246a:	2301      	movs	r3, #1
 800246c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246e:	2300      	movs	r3, #0
 8002470:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002472:	2300      	movs	r3, #0
 8002474:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002476:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800247a:	4619      	mov	r1, r3
 800247c:	480c      	ldr	r0, [pc, #48]	@ (80024b0 <MX_GPIO_Init+0x524>)
 800247e:	f002 f8a1 	bl	80045c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8002482:	2302      	movs	r3, #2
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002486:	2302      	movs	r3, #2
 8002488:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248e:	2300      	movs	r3, #0
 8002490:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8002492:	2306      	movs	r3, #6
 8002494:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8002496:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800249a:	4619      	mov	r1, r3
 800249c:	480a      	ldr	r0, [pc, #40]	@ (80024c8 <MX_GPIO_Init+0x53c>)
 800249e:	f002 f891 	bl	80045c4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80024a2:	bf00      	nop
 80024a4:	3738      	adds	r7, #56	@ 0x38
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	42021c00 	.word	0x42021c00
 80024b0:	42021400 	.word	0x42021400
 80024b4:	42020000 	.word	0x42020000
 80024b8:	42021000 	.word	0x42021000
 80024bc:	42021800 	.word	0x42021800
 80024c0:	42020c00 	.word	0x42020c00
 80024c4:	42020800 	.word	0x42020800
 80024c8:	42020400 	.word	0x42020400

080024cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024d0:	b672      	cpsid	i
}
 80024d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024d4:	bf00      	nop
 80024d6:	e7fd      	b.n	80024d4 <Error_Handler+0x8>

080024d8 <UART_Printf>:
#include "app_threadx.h"
#include <stdarg.h>

uint8_t i2c_debug = 0;

static void UART_Printf(const char* format, ...) {
 80024d8:	b40f      	push	{r0, r1, r2, r3}
 80024da:	b580      	push	{r7, lr}
 80024dc:	b0c2      	sub	sp, #264	@ 0x108
 80024de:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, format);
 80024e0:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80024e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80024e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024ec:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80024ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80024f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024f6:	f107 0008 	add.w	r0, r7, #8
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8002500:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002504:	f00c fe92 	bl	800f22c <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002508:	f107 0308 	add.w	r3, r7, #8
 800250c:	4618      	mov	r0, r3
 800250e:	f7fd ffd3 	bl	80004b8 <strlen>
 8002512:	4603      	mov	r3, r0
 8002514:	b29a      	uxth	r2, r3
 8002516:	f107 0108 	add.w	r1, r7, #8
 800251a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800251e:	4805      	ldr	r0, [pc, #20]	@ (8002534 <UART_Printf+0x5c>)
 8002520:	f008 f9b4 	bl	800a88c <HAL_UART_Transmit>
}
 8002524:	bf00      	nop
 8002526:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800252a:	46bd      	mov	sp, r7
 800252c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002530:	b004      	add	sp, #16
 8002532:	4770      	bx	lr
 8002534:	2000241c 	.word	0x2000241c

08002538 <UART_Print>:

void UART_Print(const char* msg) {
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002540:	6878      	ldr	r0, [r7, #4]
 8002542:	f7fd ffb9 	bl	80004b8 <strlen>
 8002546:	4603      	mov	r3, r0
 8002548:	b29a      	uxth	r2, r3
 800254a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800254e:	6879      	ldr	r1, [r7, #4]
 8002550:	4803      	ldr	r0, [pc, #12]	@ (8002560 <UART_Print+0x28>)
 8002552:	f008 f99b 	bl	800a88c <HAL_UART_Transmit>
}
 8002556:	bf00      	nop
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	2000241c 	.word	0x2000241c

08002564 <Software_Delay>:

static void Software_Delay(uint32_t ms) {
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
    volatile uint32_t count = ms * 20000; 
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002572:	fb02 f303 	mul.w	r3, r2, r3
 8002576:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8002578:	e000      	b.n	800257c <Software_Delay+0x18>
        __asm("nop");
 800257a:	bf00      	nop
    while (count--) {
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	1e5a      	subs	r2, r3, #1
 8002580:	60fa      	str	r2, [r7, #12]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1f9      	bne.n	800257a <Software_Delay+0x16>
    }
}
 8002586:	bf00      	nop
 8002588:	bf00      	nop
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <PCA9685_WriteReg>:
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(hi2c, 0x00, &reset_cmd, 1, 500);
    Software_Delay(10);
    return status;
}

static HAL_StatusTypeDef PCA9685_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t addr7, uint8_t reg, uint8_t val) {
 8002594:	b580      	push	{r7, lr}
 8002596:	b088      	sub	sp, #32
 8002598:	af04      	add	r7, sp, #16
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	4608      	mov	r0, r1
 800259e:	4611      	mov	r1, r2
 80025a0:	461a      	mov	r2, r3
 80025a2:	4603      	mov	r3, r0
 80025a4:	70fb      	strb	r3, [r7, #3]
 80025a6:	460b      	mov	r3, r1
 80025a8:	70bb      	strb	r3, [r7, #2]
 80025aa:	4613      	mov	r3, r2
 80025ac:	707b      	strb	r3, [r7, #1]
    uint16_t devaddr = (uint16_t)(addr7 << 1);
 80025ae:	78fb      	ldrb	r3, [r7, #3]
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	81bb      	strh	r3, [r7, #12]
    uint8_t data[2] = {reg, val};
 80025b6:	78bb      	ldrb	r3, [r7, #2]
 80025b8:	723b      	strb	r3, [r7, #8]
 80025ba:	787b      	ldrb	r3, [r7, #1]
 80025bc:	727b      	strb	r3, [r7, #9]
    HAL_StatusTypeDef status = HAL_I2C_Master_Transmit(hi2c, devaddr, data, 2, 500);
 80025be:	f107 0208 	add.w	r2, r7, #8
 80025c2:	89b9      	ldrh	r1, [r7, #12]
 80025c4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	2302      	movs	r3, #2
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f002 fa8d 	bl	8004aec <HAL_I2C_Master_Transmit>
 80025d2:	4603      	mov	r3, r0
 80025d4:	73fb      	strb	r3, [r7, #15]
    if (status != HAL_OK) {
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d00f      	beq.n	80025fc <PCA9685_WriteReg+0x68>
        status = HAL_I2C_Mem_Write(hi2c, devaddr, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 500);
 80025dc:	78bb      	ldrb	r3, [r7, #2]
 80025de:	b29a      	uxth	r2, r3
 80025e0:	89b9      	ldrh	r1, [r7, #12]
 80025e2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80025e6:	9302      	str	r3, [sp, #8]
 80025e8:	2301      	movs	r3, #1
 80025ea:	9301      	str	r3, [sp, #4]
 80025ec:	1c7b      	adds	r3, r7, #1
 80025ee:	9300      	str	r3, [sp, #0]
 80025f0:	2301      	movs	r3, #1
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f002 fc64 	bl	8004ec0 <HAL_I2C_Mem_Write>
 80025f8:	4603      	mov	r3, r0
 80025fa:	73fb      	strb	r3, [r7, #15]
    }
    Software_Delay(20);
 80025fc:	2014      	movs	r0, #20
 80025fe:	f7ff ffb1 	bl	8002564 <Software_Delay>
    return status;
 8002602:	7bfb      	ldrb	r3, [r7, #15]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3710      	adds	r7, #16
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <PCA9685_ReadReg>:

static HAL_StatusTypeDef PCA9685_ReadReg(I2C_HandleTypeDef *hi2c, uint8_t addr7, uint8_t reg, uint8_t *val) {
 800260c:	b580      	push	{r7, lr}
 800260e:	b08a      	sub	sp, #40	@ 0x28
 8002610:	af04      	add	r7, sp, #16
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	460b      	mov	r3, r1
 8002618:	72fb      	strb	r3, [r7, #11]
 800261a:	4613      	mov	r3, r2
 800261c:	72bb      	strb	r3, [r7, #10]
    uint16_t devaddr = (uint16_t)(addr7 << 1);
 800261e:	7afb      	ldrb	r3, [r7, #11]
 8002620:	b29b      	uxth	r3, r3
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	82bb      	strh	r3, [r7, #20]
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(hi2c, devaddr, reg, I2C_MEMADD_SIZE_8BIT, val, 1, 500);
 8002626:	7abb      	ldrb	r3, [r7, #10]
 8002628:	461a      	mov	r2, r3
 800262a:	8ab9      	ldrh	r1, [r7, #20]
 800262c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002630:	9302      	str	r3, [sp, #8]
 8002632:	2301      	movs	r3, #1
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	2301      	movs	r3, #1
 800263c:	68f8      	ldr	r0, [r7, #12]
 800263e:	f002 fd53 	bl	80050e8 <HAL_I2C_Mem_Read>
 8002642:	4603      	mov	r3, r0
 8002644:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 8002646:	7dfb      	ldrb	r3, [r7, #23]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d019      	beq.n	8002680 <PCA9685_ReadReg+0x74>
        status = HAL_I2C_Master_Transmit(hi2c, devaddr, &reg, 1, 500);
 800264c:	f107 020a 	add.w	r2, r7, #10
 8002650:	8ab9      	ldrh	r1, [r7, #20]
 8002652:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002656:	9300      	str	r3, [sp, #0]
 8002658:	2301      	movs	r3, #1
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f002 fa46 	bl	8004aec <HAL_I2C_Master_Transmit>
 8002660:	4603      	mov	r3, r0
 8002662:	75fb      	strb	r3, [r7, #23]
        if (status == HAL_OK) {
 8002664:	7dfb      	ldrb	r3, [r7, #23]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d10a      	bne.n	8002680 <PCA9685_ReadReg+0x74>
            status = HAL_I2C_Master_Receive(hi2c, devaddr, val, 1, 500);
 800266a:	8ab9      	ldrh	r1, [r7, #20]
 800266c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002670:	9300      	str	r3, [sp, #0]
 8002672:	2301      	movs	r3, #1
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	68f8      	ldr	r0, [r7, #12]
 8002678:	f002 fb2c 	bl	8004cd4 <HAL_I2C_Master_Receive>
 800267c:	4603      	mov	r3, r0
 800267e:	75fb      	strb	r3, [r7, #23]
        }
    }
    return status;
 8002680:	7dfb      	ldrb	r3, [r7, #23]
}
 8002682:	4618      	mov	r0, r3
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
	...

0800268c <PCA9685_Init_Device>:

HAL_StatusTypeDef PCA9685_Init_Device(I2C_HandleTypeDef *hi2c, uint8_t addr7, const char* name) {
 800268c:	b580      	push	{r7, lr}
 800268e:	b0a8      	sub	sp, #160	@ 0xa0
 8002690:	af02      	add	r7, sp, #8
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	460b      	mov	r3, r1
 8002696:	607a      	str	r2, [r7, #4]
 8002698:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef ret;
    char msg[128];
    snprintf(msg, sizeof(msg), "Init %s PCA9685 at 0x%02X with SWRST\r\n", name, addr7);
 800269a:	7afb      	ldrb	r3, [r7, #11]
 800269c:	f107 0014 	add.w	r0, r7, #20
 80026a0:	9300      	str	r3, [sp, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a5b      	ldr	r2, [pc, #364]	@ (8002814 <PCA9685_Init_Device+0x188>)
 80026a6:	2180      	movs	r1, #128	@ 0x80
 80026a8:	f00c fcf6 	bl	800f098 <sniprintf>
    UART_Print(msg);
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff ff41 	bl	8002538 <UART_Print>
    //     UART_Print(msg);
    // } else {
    //     UART_Print("  SWRST OK!\r\n");
    // }
//    UART_Print("  Skipping SWRST (prevent hang)\r\n");
    ret = HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    Software_Delay(50);
 80026bc:	2032      	movs	r0, #50	@ 0x32
 80026be:	f7ff ff51 	bl	8002564 <Software_Delay>

    ret = PCA9685_WriteReg(hi2c, addr7, MODE1, 0x31);
 80026c2:	7af9      	ldrb	r1, [r7, #11]
 80026c4:	2331      	movs	r3, #49	@ 0x31
 80026c6:	2200      	movs	r2, #0
 80026c8:	68f8      	ldr	r0, [r7, #12]
 80026ca:	f7ff ff63 	bl	8002594 <PCA9685_WriteReg>
 80026ce:	4603      	mov	r3, r0
 80026d0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (ret != HAL_OK) { snprintf(msg, sizeof(msg), "  FAILED MODE1: %d\r\n", ret); UART_Print(msg); return ret; }
 80026d4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d00f      	beq.n	80026fc <PCA9685_Init_Device+0x70>
 80026dc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80026e0:	f107 0014 	add.w	r0, r7, #20
 80026e4:	4a4c      	ldr	r2, [pc, #304]	@ (8002818 <PCA9685_Init_Device+0x18c>)
 80026e6:	2180      	movs	r1, #128	@ 0x80
 80026e8:	f00c fcd6 	bl	800f098 <sniprintf>
 80026ec:	f107 0314 	add.w	r3, r7, #20
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff ff21 	bl	8002538 <UART_Print>
 80026f6:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80026fa:	e086      	b.n	800280a <PCA9685_Init_Device+0x17e>

    ret = PCA9685_WriteReg(hi2c, addr7, PRESCALE, 121);
 80026fc:	7af9      	ldrb	r1, [r7, #11]
 80026fe:	2379      	movs	r3, #121	@ 0x79
 8002700:	22fe      	movs	r2, #254	@ 0xfe
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f7ff ff46 	bl	8002594 <PCA9685_WriteReg>
 8002708:	4603      	mov	r3, r0
 800270a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (ret != HAL_OK) { snprintf(msg, sizeof(msg), "  FAILED PRESCALE: %d\r\n", ret); UART_Print(msg); return ret; }
 800270e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00f      	beq.n	8002736 <PCA9685_Init_Device+0xaa>
 8002716:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800271a:	f107 0014 	add.w	r0, r7, #20
 800271e:	4a3f      	ldr	r2, [pc, #252]	@ (800281c <PCA9685_Init_Device+0x190>)
 8002720:	2180      	movs	r1, #128	@ 0x80
 8002722:	f00c fcb9 	bl	800f098 <sniprintf>
 8002726:	f107 0314 	add.w	r3, r7, #20
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff ff04 	bl	8002538 <UART_Print>
 8002730:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002734:	e069      	b.n	800280a <PCA9685_Init_Device+0x17e>

    ret = PCA9685_WriteReg(hi2c, addr7, MODE1, 0x21);
 8002736:	7af9      	ldrb	r1, [r7, #11]
 8002738:	2321      	movs	r3, #33	@ 0x21
 800273a:	2200      	movs	r2, #0
 800273c:	68f8      	ldr	r0, [r7, #12]
 800273e:	f7ff ff29 	bl	8002594 <PCA9685_WriteReg>
 8002742:	4603      	mov	r3, r0
 8002744:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (ret != HAL_OK) { snprintf(msg, sizeof(msg), "  FAILED WAKE: %d\r\n", ret); UART_Print(msg); return ret; }
 8002748:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00f      	beq.n	8002770 <PCA9685_Init_Device+0xe4>
 8002750:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002754:	f107 0014 	add.w	r0, r7, #20
 8002758:	4a31      	ldr	r2, [pc, #196]	@ (8002820 <PCA9685_Init_Device+0x194>)
 800275a:	2180      	movs	r1, #128	@ 0x80
 800275c:	f00c fc9c 	bl	800f098 <sniprintf>
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff fee7 	bl	8002538 <UART_Print>
 800276a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800276e:	e04c      	b.n	800280a <PCA9685_Init_Device+0x17e>
    Software_Delay(50);
 8002770:	2032      	movs	r0, #50	@ 0x32
 8002772:	f7ff fef7 	bl	8002564 <Software_Delay>

    uint8_t mode2_read = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	74fb      	strb	r3, [r7, #19]
    ret = PCA9685_ReadReg(hi2c, addr7, MODE2, &mode2_read);
 800277a:	f107 0313 	add.w	r3, r7, #19
 800277e:	7af9      	ldrb	r1, [r7, #11]
 8002780:	2201      	movs	r2, #1
 8002782:	68f8      	ldr	r0, [r7, #12]
 8002784:	f7ff ff42 	bl	800260c <PCA9685_ReadReg>
 8002788:	4603      	mov	r3, r0
 800278a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (ret == HAL_OK) { snprintf(msg, sizeof(msg), "  MODE2 current value: 0x%02X\r\n", mode2_read); UART_Print(msg); }
 800278e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10c      	bne.n	80027b0 <PCA9685_Init_Device+0x124>
 8002796:	7cfb      	ldrb	r3, [r7, #19]
 8002798:	f107 0014 	add.w	r0, r7, #20
 800279c:	4a21      	ldr	r2, [pc, #132]	@ (8002824 <PCA9685_Init_Device+0x198>)
 800279e:	2180      	movs	r1, #128	@ 0x80
 80027a0:	f00c fc7a 	bl	800f098 <sniprintf>
 80027a4:	f107 0314 	add.w	r3, r7, #20
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff fec5 	bl	8002538 <UART_Print>
 80027ae:	e00c      	b.n	80027ca <PCA9685_Init_Device+0x13e>
    else { snprintf(msg, sizeof(msg), "  MODE2 read FAILED: %d\r\n", ret); UART_Print(msg); }
 80027b0:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80027b4:	f107 0014 	add.w	r0, r7, #20
 80027b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002828 <PCA9685_Init_Device+0x19c>)
 80027ba:	2180      	movs	r1, #128	@ 0x80
 80027bc:	f00c fc6c 	bl	800f098 <sniprintf>
 80027c0:	f107 0314 	add.w	r3, r7, #20
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff feb7 	bl	8002538 <UART_Print>


    ret = PCA9685_WriteReg(hi2c, addr7, MODE2, 0x04);
 80027ca:	7af9      	ldrb	r1, [r7, #11]
 80027cc:	2304      	movs	r3, #4
 80027ce:	2201      	movs	r2, #1
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f7ff fedf 	bl	8002594 <PCA9685_WriteReg>
 80027d6:	4603      	mov	r3, r0
 80027d8:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (ret != HAL_OK) {
 80027dc:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d011      	beq.n	8002808 <PCA9685_Init_Device+0x17c>
        snprintf(msg, sizeof(msg), "  MODE2 write FAILED: %d\r\n", ret); UART_Print(msg);
 80027e4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80027e8:	f107 0014 	add.w	r0, r7, #20
 80027ec:	4a0f      	ldr	r2, [pc, #60]	@ (800282c <PCA9685_Init_Device+0x1a0>)
 80027ee:	2180      	movs	r1, #128	@ 0x80
 80027f0:	f00c fc52 	bl	800f098 <sniprintf>
 80027f4:	f107 0314 	add.w	r3, r7, #20
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7ff fe9d 	bl	8002538 <UART_Print>
        UART_Print("  Skipping MODE2 - will attempt PWM write anyway\r\n");
 80027fe:	480c      	ldr	r0, [pc, #48]	@ (8002830 <PCA9685_Init_Device+0x1a4>)
 8002800:	f7ff fe9a 	bl	8002538 <UART_Print>
        return HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	e000      	b.n	800280a <PCA9685_Init_Device+0x17e>
    }
    return HAL_OK;
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3798      	adds	r7, #152	@ 0x98
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	080115b8 	.word	0x080115b8
 8002818:	080115e0 	.word	0x080115e0
 800281c:	080115f8 	.word	0x080115f8
 8002820:	08011610 	.word	0x08011610
 8002824:	08011624 	.word	0x08011624
 8002828:	08011644 	.word	0x08011644
 800282c:	08011660 	.word	0x08011660
 8002830:	0801167c 	.word	0x0801167c

08002834 <PCA9685_SetPWM>:

HAL_StatusTypeDef PCA9685_SetPWM(I2C_HandleTypeDef *hi2c, uint16_t addr, uint8_t channel, uint16_t on, uint16_t off) {
 8002834:	b580      	push	{r7, lr}
 8002836:	b090      	sub	sp, #64	@ 0x40
 8002838:	af04      	add	r7, sp, #16
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	4608      	mov	r0, r1
 800283e:	4611      	mov	r1, r2
 8002840:	461a      	mov	r2, r3
 8002842:	4603      	mov	r3, r0
 8002844:	817b      	strh	r3, [r7, #10]
 8002846:	460b      	mov	r3, r1
 8002848:	727b      	strb	r3, [r7, #9]
 800284a:	4613      	mov	r3, r2
 800284c:	80fb      	strh	r3, [r7, #6]
    uint8_t data[4];
    uint8_t reg = LED0_ON_L + 4 * channel;
 800284e:	7a7b      	ldrb	r3, [r7, #9]
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	b2db      	uxtb	r3, r3
 8002854:	3306      	adds	r3, #6
 8002856:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint16_t devaddr = (uint16_t)(addr << 1);
 800285a:	897b      	ldrh	r3, [r7, #10]
 800285c:	005b      	lsls	r3, r3, #1
 800285e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    
    data[0] = on & 0xFF;
 8002860:	88fb      	ldrh	r3, [r7, #6]
 8002862:	b2db      	uxtb	r3, r3
 8002864:	773b      	strb	r3, [r7, #28]
    data[1] = (on >> 8) & 0xFF;
 8002866:	88fb      	ldrh	r3, [r7, #6]
 8002868:	0a1b      	lsrs	r3, r3, #8
 800286a:	b29b      	uxth	r3, r3
 800286c:	b2db      	uxtb	r3, r3
 800286e:	777b      	strb	r3, [r7, #29]
    data[2] = off & 0xFF;
 8002870:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002872:	b2db      	uxtb	r3, r3
 8002874:	77bb      	strb	r3, [r7, #30]
    data[3] = (off >> 8) & 0xFF;
 8002876:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8002878:	0a1b      	lsrs	r3, r3, #8
 800287a:	b29b      	uxth	r3, r3
 800287c:	b2db      	uxtb	r3, r3
 800287e:	77fb      	strb	r3, [r7, #31]

    HAL_StatusTypeDef status = HAL_I2C_Mem_Write(hi2c, devaddr, reg, I2C_MEMADD_SIZE_8BIT, data, 4, 500);
 8002880:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002884:	b29a      	uxth	r2, r3
 8002886:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8002888:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800288c:	9302      	str	r3, [sp, #8]
 800288e:	2304      	movs	r3, #4
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	f107 031c 	add.w	r3, r7, #28
 8002896:	9300      	str	r3, [sp, #0]
 8002898:	2301      	movs	r3, #1
 800289a:	68f8      	ldr	r0, [r7, #12]
 800289c:	f002 fb10 	bl	8004ec0 <HAL_I2C_Mem_Write>
 80028a0:	4603      	mov	r3, r0
 80028a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (status == HAL_OK) {
 80028a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d10c      	bne.n	80028c8 <PCA9685_SetPWM+0x94>
        if (i2c_debug) UART_Printf("PCA9685_SetPWM: wrote PWM to 0x%02X reg=0x%02X\r\n", addr, reg);
 80028ae:	4b26      	ldr	r3, [pc, #152]	@ (8002948 <PCA9685_SetPWM+0x114>)
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d006      	beq.n	80028c4 <PCA9685_SetPWM+0x90>
 80028b6:	897b      	ldrh	r3, [r7, #10]
 80028b8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80028bc:	4619      	mov	r1, r3
 80028be:	4823      	ldr	r0, [pc, #140]	@ (800294c <PCA9685_SetPWM+0x118>)
 80028c0:	f7ff fe0a 	bl	80024d8 <UART_Printf>
        return HAL_OK;
 80028c4:	2300      	movs	r3, #0
 80028c6:	e03a      	b.n	800293e <PCA9685_SetPWM+0x10a>
    }

    uint32_t hal_err_mem = HAL_I2C_GetError(hi2c);
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f002 fe2c 	bl	8005526 <HAL_I2C_GetError>
 80028ce:	6278      	str	r0, [r7, #36]	@ 0x24
    if (i2c_debug) UART_Printf("PCA9685_SetPWM: Mem_Write failed addr=0x%02X HALerr=0x%08lX\r\n", addr, (unsigned long)hal_err_mem);
 80028d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002948 <PCA9685_SetPWM+0x114>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <PCA9685_SetPWM+0xb0>
 80028d8:	897b      	ldrh	r3, [r7, #10]
 80028da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028dc:	4619      	mov	r1, r3
 80028de:	481c      	ldr	r0, [pc, #112]	@ (8002950 <PCA9685_SetPWM+0x11c>)
 80028e0:	f7ff fdfa 	bl	80024d8 <UART_Printf>

    uint8_t tx[5];
    tx[0] = reg;
 80028e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80028e8:	753b      	strb	r3, [r7, #20]
    tx[1] = data[0];
 80028ea:	7f3b      	ldrb	r3, [r7, #28]
 80028ec:	757b      	strb	r3, [r7, #21]
    tx[2] = data[1];
 80028ee:	7f7b      	ldrb	r3, [r7, #29]
 80028f0:	75bb      	strb	r3, [r7, #22]
    tx[3] = data[2];
 80028f2:	7fbb      	ldrb	r3, [r7, #30]
 80028f4:	75fb      	strb	r3, [r7, #23]
    tx[4] = data[3];
 80028f6:	7ffb      	ldrb	r3, [r7, #31]
 80028f8:	763b      	strb	r3, [r7, #24]
    status = HAL_I2C_Master_Transmit(hi2c, devaddr, tx, 5, 500);
 80028fa:	f107 0214 	add.w	r2, r7, #20
 80028fe:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 8002900:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	2305      	movs	r3, #5
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f002 f8ef 	bl	8004aec <HAL_I2C_Master_Transmit>
 800290e:	4603      	mov	r3, r0
 8002910:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (status != HAL_OK) {
 8002914:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00e      	beq.n	800293a <PCA9685_SetPWM+0x106>
        uint32_t hal_err = HAL_I2C_GetError(hi2c);
 800291c:	68f8      	ldr	r0, [r7, #12]
 800291e:	f002 fe02 	bl	8005526 <HAL_I2C_GetError>
 8002922:	6238      	str	r0, [r7, #32]
        if (i2c_debug) UART_Printf("PCA9685_SetPWM: write to 0x%02X failed status=%d HALerr=0x%08lX\r\n", addr, (int)status, (unsigned long)hal_err);
 8002924:	4b08      	ldr	r3, [pc, #32]	@ (8002948 <PCA9685_SetPWM+0x114>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d006      	beq.n	800293a <PCA9685_SetPWM+0x106>
 800292c:	8979      	ldrh	r1, [r7, #10]
 800292e:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8002932:	6a3b      	ldr	r3, [r7, #32]
 8002934:	4807      	ldr	r0, [pc, #28]	@ (8002954 <PCA9685_SetPWM+0x120>)
 8002936:	f7ff fdcf 	bl	80024d8 <UART_Printf>
    }
    return status;
 800293a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800293e:	4618      	mov	r0, r3
 8002940:	3730      	adds	r7, #48	@ 0x30
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	200024b0 	.word	0x200024b0
 800294c:	080116b0 	.word	0x080116b0
 8002950:	080116e4 	.word	0x080116e4
 8002954:	08011724 	.word	0x08011724

08002958 <PCA9685_Init_All_Devices>:
    data[0] = MODE1;
    data[1] = 0x10;
    return HAL_I2C_Master_Transmit(hi2c, addr, data, 2, I2C_TIMEOUT);
}

void PCA9685_Init_All_Devices(void) {
 8002958:	b580      	push	{r7, lr}
 800295a:	b090      	sub	sp, #64	@ 0x40
 800295c:	af00      	add	r7, sp, #0
    I2C_HandleTypeDef* buses[] = { &hi2c3 };
 800295e:	4b42      	ldr	r3, [pc, #264]	@ (8002a68 <PCA9685_Init_All_Devices+0x110>)
 8002960:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const char* bus_names[] = { "I2C3" };
 8002962:	4b42      	ldr	r3, [pc, #264]	@ (8002a6c <PCA9685_Init_All_Devices+0x114>)
 8002964:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (size_t b = 0; b < sizeof(buses)/sizeof(buses[0]); ++b) {
 8002966:	2300      	movs	r3, #0
 8002968:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800296a:	e074      	b.n	8002a56 <PCA9685_Init_All_Devices+0xfe>
        I2C_HandleTypeDef* bus = buses[b];
 800296c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	3340      	adds	r3, #64	@ 0x40
 8002972:	443b      	add	r3, r7
 8002974:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8002978:	637b      	str	r3, [r7, #52]	@ 0x34
        UART_Printf("Scanning %s for PCA9685 devices...\r\n", bus_names[b]);
 800297a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	3340      	adds	r3, #64	@ 0x40
 8002980:	443b      	add	r3, r7
 8002982:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8002986:	4619      	mov	r1, r3
 8002988:	4839      	ldr	r0, [pc, #228]	@ (8002a70 <PCA9685_Init_All_Devices+0x118>)
 800298a:	f7ff fda5 	bl	80024d8 <UART_Printf>
        for (uint8_t addr = 1; addr < 128; ++addr) {
 800298e:	2301      	movs	r3, #1
 8002990:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002994:	e058      	b.n	8002a48 <PCA9685_Init_All_Devices+0xf0>
            uint16_t devaddr = (uint16_t)(addr << 1);
 8002996:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800299a:	b29b      	uxth	r3, r3
 800299c:	005b      	lsls	r3, r3, #1
 800299e:	867b      	strh	r3, [r7, #50]	@ 0x32
            if (HAL_I2C_IsDeviceReady(bus, devaddr, 1, 50) == HAL_OK) {
 80029a0:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 80029a2:	2332      	movs	r3, #50	@ 0x32
 80029a4:	2201      	movs	r2, #1
 80029a6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80029a8:	f002 fcb8 	bl	800531c <HAL_I2C_IsDeviceReady>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d145      	bne.n	8002a3e <PCA9685_Init_All_Devices+0xe6>
                uint8_t v;
                if (PCA9685_ReadReg(bus, addr, LED0_ON_L, &v) == HAL_OK) {
 80029b2:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80029b6:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 80029ba:	2206      	movs	r2, #6
 80029bc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80029be:	f7ff fe25 	bl	800260c <PCA9685_ReadReg>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d13a      	bne.n	8002a3e <PCA9685_Init_All_Devices+0xe6>
                    UART_Printf("  PCA9685-like device at 7-bit 0x%02X (bus %s)\r\n", addr, bus_names[b]);
 80029c8:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 80029cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	3340      	adds	r3, #64	@ 0x40
 80029d2:	443b      	add	r3, r7
 80029d4:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80029d8:	461a      	mov	r2, r3
 80029da:	4826      	ldr	r0, [pc, #152]	@ (8002a74 <PCA9685_Init_All_Devices+0x11c>)
 80029dc:	f7ff fd7c 	bl	80024d8 <UART_Printf>
                    char namebuf[32];
                    snprintf(namebuf, sizeof(namebuf), "PCA9685@0x%02X", addr);
 80029e0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80029e4:	1d38      	adds	r0, r7, #4
 80029e6:	4a24      	ldr	r2, [pc, #144]	@ (8002a78 <PCA9685_Init_All_Devices+0x120>)
 80029e8:	2120      	movs	r1, #32
 80029ea:	f00c fb55 	bl	800f098 <sniprintf>
                    HAL_StatusTypeDef st = PCA9685_Init_Device(bus, addr, namebuf);
 80029ee:	1d3a      	adds	r2, r7, #4
 80029f0:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80029f4:	4619      	mov	r1, r3
 80029f6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80029f8:	f7ff fe48 	bl	800268c <PCA9685_Init_Device>
 80029fc:	4603      	mov	r3, r0
 80029fe:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
                    if (st == HAL_OK) {
 8002a02:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d10c      	bne.n	8002a24 <PCA9685_Init_All_Devices+0xcc>
                        UART_Printf("    Initialized PCA9685 at 0x%02X on %s\r\n", addr, bus_names[b]);
 8002a0a:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 8002a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	3340      	adds	r3, #64	@ 0x40
 8002a14:	443b      	add	r3, r7
 8002a16:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	4817      	ldr	r0, [pc, #92]	@ (8002a7c <PCA9685_Init_All_Devices+0x124>)
 8002a1e:	f7ff fd5b 	bl	80024d8 <UART_Printf>
 8002a22:	e00c      	b.n	8002a3e <PCA9685_Init_All_Devices+0xe6>
                    } else {
                        UART_Printf("    Init failed at 0x%02X on %s (status %d)\r\n", addr, bus_names[b], st);
 8002a24:	f897 103b 	ldrb.w	r1, [r7, #59]	@ 0x3b
 8002a28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	3340      	adds	r3, #64	@ 0x40
 8002a2e:	443b      	add	r3, r7
 8002a30:	f853 2c18 	ldr.w	r2, [r3, #-24]
 8002a34:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8002a38:	4811      	ldr	r0, [pc, #68]	@ (8002a80 <PCA9685_Init_All_Devices+0x128>)
 8002a3a:	f7ff fd4d 	bl	80024d8 <UART_Printf>
        for (uint8_t addr = 1; addr < 128; ++addr) {
 8002a3e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8002a42:	3301      	adds	r3, #1
 8002a44:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8002a48:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	daa2      	bge.n	8002996 <PCA9685_Init_All_Devices+0x3e>
    for (size_t b = 0; b < sizeof(buses)/sizeof(buses[0]); ++b) {
 8002a50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a52:	3301      	adds	r3, #1
 8002a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d087      	beq.n	800296c <PCA9685_Init_All_Devices+0x14>
                    }
                }
            }
        }
    }
}
 8002a5c:	bf00      	nop
 8002a5e:	bf00      	nop
 8002a60:	3740      	adds	r7, #64	@ 0x40
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	2000237c 	.word	0x2000237c
 8002a6c:	0801189c 	.word	0x0801189c
 8002a70:	080118a4 	.word	0x080118a4
 8002a74:	080118cc 	.word	0x080118cc
 8002a78:	08011900 	.word	0x08011900
 8002a7c:	08011910 	.word	0x08011910
 8002a80:	0801193c 	.word	0x0801193c

08002a84 <clamp_u16>:
#include "app_threadx.h"
#include "servo_motor.h"
#include "pca9685.h"

static inline uint16_t clamp_u16(int32_t v) {
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
    if (v < 0) return 0;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	da01      	bge.n	8002a96 <clamp_u16+0x12>
 8002a92:	2300      	movs	r3, #0
 8002a94:	e008      	b.n	8002aa8 <clamp_u16+0x24>
    if (v > (int32_t)(PCA9685_COUNTS - 1u)) return (uint16_t)(PCA9685_COUNTS - 1u);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a9c:	db02      	blt.n	8002aa4 <clamp_u16+0x20>
 8002a9e:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002aa2:	e001      	b.n	8002aa8 <clamp_u16+0x24>
    return (uint16_t)v;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	b29b      	uxth	r3, r3
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <Servo_SetAngle>:
                   uint8_t addr7,
                   uint8_t channel,
                   uint16_t angle_deg,
                   uint16_t min_pulse_counts,
                   uint16_t max_pulse_counts)
{
 8002ab4:	b590      	push	{r4, r7, lr}
 8002ab6:	b089      	sub	sp, #36	@ 0x24
 8002ab8:	af02      	add	r7, sp, #8
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	4608      	mov	r0, r1
 8002abe:	4611      	mov	r1, r2
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	70fb      	strb	r3, [r7, #3]
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	70bb      	strb	r3, [r7, #2]
 8002aca:	4613      	mov	r3, r2
 8002acc:	803b      	strh	r3, [r7, #0]
    if (angle_deg > 180u) angle_deg = 180u;
 8002ace:	883b      	ldrh	r3, [r7, #0]
 8002ad0:	2bb4      	cmp	r3, #180	@ 0xb4
 8002ad2:	d901      	bls.n	8002ad8 <Servo_SetAngle+0x24>
 8002ad4:	23b4      	movs	r3, #180	@ 0xb4
 8002ad6:	803b      	strh	r3, [r7, #0]
    if (min_pulse_counts >= max_pulse_counts) {
 8002ad8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002ada:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d302      	bcc.n	8002ae6 <Servo_SetAngle+0x32>
        return -1;
 8002ae0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002ae4:	e026      	b.n	8002b34 <Servo_SetAngle+0x80>
    }

    uint32_t range = (uint32_t)max_pulse_counts - (uint32_t)min_pulse_counts;
 8002ae6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8002ae8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	617b      	str	r3, [r7, #20]
    uint32_t pulse = (uint32_t)min_pulse_counts + (range * angle_deg) / 180u;
 8002aee:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8002af0:	883b      	ldrh	r3, [r7, #0]
 8002af2:	6979      	ldr	r1, [r7, #20]
 8002af4:	fb01 f303 	mul.w	r3, r1, r3
 8002af8:	089b      	lsrs	r3, r3, #2
 8002afa:	4910      	ldr	r1, [pc, #64]	@ (8002b3c <Servo_SetAngle+0x88>)
 8002afc:	fba1 1303 	umull	r1, r3, r1, r3
 8002b00:	089b      	lsrs	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	613b      	str	r3, [r7, #16]
//        char buf[80];
//        snprintf(buf, sizeof(buf), "Servo_SetAngle: angle=%u -> pulse=%lu\r\n", angle_deg, (unsigned long)pulse);
//        HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
//    }

    HAL_StatusTypeDef st = PCA9685_SetPWM(hi2c, addr7, channel, 0, clamp_u16((int32_t)pulse));
 8002b06:	78fb      	ldrb	r3, [r7, #3]
 8002b08:	b29c      	uxth	r4, r3
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff ffb9 	bl	8002a84 <clamp_u16>
 8002b12:	4603      	mov	r3, r0
 8002b14:	78ba      	ldrb	r2, [r7, #2]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	4621      	mov	r1, r4
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f7ff fe89 	bl	8002834 <PCA9685_SetPWM>
 8002b22:	4603      	mov	r3, r0
 8002b24:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) {
 8002b26:	7bfb      	ldrb	r3, [r7, #15]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d002      	beq.n	8002b32 <Servo_SetAngle+0x7e>
        return -2;
 8002b2c:	f06f 0301 	mvn.w	r3, #1
 8002b30:	e000      	b.n	8002b34 <Servo_SetAngle+0x80>
    }
    return 0;
 8002b32:	2300      	movs	r3, #0
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	371c      	adds	r7, #28
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd90      	pop	{r4, r7, pc}
 8002b3c:	16c16c17 	.word	0x16c16c17

08002b40 <servo_motor>:
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
    return 0;
}

VOID servo_motor(ULONG initial_input)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b08c      	sub	sp, #48	@ 0x30
 8002b44:	af02      	add	r7, sp, #8
 8002b46:	6078      	str	r0, [r7, #4]
	//const char *msg_tick = "Smotor\r\n";

    while (1)
    {
    	//HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
        tx_event_flags_get(&event_flags, FLAG_CAN_STEER_CMD,
 8002b48:	f107 030c 	add.w	r3, r7, #12
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	9200      	str	r2, [sp, #0]
 8002b50:	2201      	movs	r2, #1
 8002b52:	2102      	movs	r1, #2
 8002b54:	4814      	ldr	r0, [pc, #80]	@ (8002ba8 <servo_motor+0x68>)
 8002b56:	f00b fa37 	bl	800dfc8 <_txe_event_flags_get>
        TX_OR_CLEAR, &actual_flags, TX_NO_WAIT);

        while (tx_queue_receive(&queue_steer_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8002b5a:	e016      	b.n	8002b8a <servo_motor+0x4a>
        {
            float angle_f = *((float*)msg.data);
 8002b5c:	f107 0310 	add.w	r3, r7, #16
 8002b60:	3304      	adds	r3, #4
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	627b      	str	r3, [r7, #36]	@ 0x24
            uint16_t angle = (uint16_t)angle_f;
 8002b66:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002b6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b6e:	ee17 3a90 	vmov	r3, s15
 8002b72:	847b      	strh	r3, [r7, #34]	@ 0x22
            /* Use explicit handle and default pulse range */
            (void)Servo_SetAngle(&hi2c3, PCA9685_ADDR_SERVO, SERVO_CH,
 8002b74:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002b76:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002b7a:	9201      	str	r2, [sp, #4]
 8002b7c:	22c8      	movs	r2, #200	@ 0xc8
 8002b7e:	9200      	str	r2, [sp, #0]
 8002b80:	2200      	movs	r2, #0
 8002b82:	2140      	movs	r1, #64	@ 0x40
 8002b84:	4809      	ldr	r0, [pc, #36]	@ (8002bac <servo_motor+0x6c>)
 8002b86:	f7ff ff95 	bl	8002ab4 <Servo_SetAngle>
        while (tx_queue_receive(&queue_steer_cmd, &msg, TX_NO_WAIT) == TX_SUCCESS)
 8002b8a:	f107 0310 	add.w	r3, r7, #16
 8002b8e:	2200      	movs	r2, #0
 8002b90:	4619      	mov	r1, r3
 8002b92:	4807      	ldr	r0, [pc, #28]	@ (8002bb0 <servo_motor+0x70>)
 8002b94:	f00b fbe0 	bl	800e358 <_txe_queue_receive>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0de      	beq.n	8002b5c <servo_motor+0x1c>
                                 angle, SERVO_DEFAULT_MIN_PULSE_COUNTS, SERVO_DEFAULT_MAX_PULSE_COUNTS);
        }
        tx_thread_sleep(50);
 8002b9e:	2032      	movs	r0, #50	@ 0x32
 8002ba0:	f00a fb2c 	bl	800d1fc <_tx_thread_sleep>
        tx_event_flags_get(&event_flags, FLAG_CAN_STEER_CMD,
 8002ba4:	e7d0      	b.n	8002b48 <servo_motor+0x8>
 8002ba6:	bf00      	nop
 8002ba8:	200022bc 	.word	0x200022bc
 8002bac:	2000237c 	.word	0x2000237c
 8002bb0:	20002284 	.word	0x20002284

08002bb4 <read_speed_sensor>:
#ifndef TX_TIMER_TICKS_PER_SECOND
#define TX_TIMER_TICKS_PER_SECOND 1000
#endif

float read_speed_sensor(void)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b088      	sub	sp, #32
 8002bb8:	af00      	add	r7, sp, #0
    static ULONG last_time_ticks = 0;
    static uint32_t last_count = 0;
    static uint8_t is_first_run = 1;


    ULONG current_time_ticks = tx_time_get();
 8002bba:	f00a fe7f 	bl	800d8bc <_tx_time_get>
 8002bbe:	61b8      	str	r0, [r7, #24]


    uint32_t current_count = htim1.Instance->CNT;
 8002bc0:	4b36      	ldr	r3, [pc, #216]	@ (8002c9c <read_speed_sensor+0xe8>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc6:	617b      	str	r3, [r7, #20]


    if (is_first_run)
 8002bc8:	4b35      	ldr	r3, [pc, #212]	@ (8002ca0 <read_speed_sensor+0xec>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d00b      	beq.n	8002be8 <read_speed_sensor+0x34>
    {
        last_count = current_count;
 8002bd0:	4a34      	ldr	r2, [pc, #208]	@ (8002ca4 <read_speed_sensor+0xf0>)
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	6013      	str	r3, [r2, #0]
        last_time_ticks = current_time_ticks;
 8002bd6:	4a34      	ldr	r2, [pc, #208]	@ (8002ca8 <read_speed_sensor+0xf4>)
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	6013      	str	r3, [r2, #0]
        is_first_run = 0;
 8002bdc:	4b30      	ldr	r3, [pc, #192]	@ (8002ca0 <read_speed_sensor+0xec>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	701a      	strb	r2, [r3, #0]
        return 0.0f;
 8002be2:	f04f 0300 	mov.w	r3, #0
 8002be6:	e051      	b.n	8002c8c <read_speed_sensor+0xd8>
    }


    ULONG delta_ticks = current_time_ticks - last_time_ticks;
 8002be8:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca8 <read_speed_sensor+0xf4>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	613b      	str	r3, [r7, #16]
    float dt = (float)delta_ticks / (float)TX_TIMER_TICKS_PER_SECOND;
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	ee07 3a90 	vmov	s15, r3
 8002bf8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bfc:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8002cac <read_speed_sensor+0xf8>
 8002c00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c04:	edc7 7a03 	vstr	s15, [r7, #12]

    if (dt <= 0.001f) return 0.0f;
 8002c08:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c0c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002cb0 <read_speed_sensor+0xfc>
 8002c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c18:	d802      	bhi.n	8002c20 <read_speed_sensor+0x6c>
 8002c1a:	f04f 0300 	mov.w	r3, #0
 8002c1e:	e035      	b.n	8002c8c <read_speed_sensor+0xd8>


    uint32_t pulses = 0;
 8002c20:	2300      	movs	r3, #0
 8002c22:	61fb      	str	r3, [r7, #28]
    if (current_count >= last_count)
 8002c24:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca4 <read_speed_sensor+0xf0>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d305      	bcc.n	8002c3a <read_speed_sensor+0x86>
    {
        pulses = current_count - last_count;
 8002c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ca4 <read_speed_sensor+0xf0>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	61fb      	str	r3, [r7, #28]
 8002c38:	e006      	b.n	8002c48 <read_speed_sensor+0x94>
    }
    else
    {
        pulses = (TIMER_PERIOD - last_count) + current_count + 1;
 8002c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ca4 <read_speed_sensor+0xf0>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	697a      	ldr	r2, [r7, #20]
 8002c40:	1ad3      	subs	r3, r2, r3
 8002c42:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8002c46:	61fb      	str	r3, [r7, #28]
    }


    last_count = current_count;
 8002c48:	4a16      	ldr	r2, [pc, #88]	@ (8002ca4 <read_speed_sensor+0xf0>)
 8002c4a:	697b      	ldr	r3, [r7, #20]
 8002c4c:	6013      	str	r3, [r2, #0]
    last_time_ticks = current_time_ticks;
 8002c4e:	4a16      	ldr	r2, [pc, #88]	@ (8002ca8 <read_speed_sensor+0xf4>)
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	6013      	str	r3, [r2, #0]


    float rotations = (float)pulses / PULSES_PER_REV;
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	ee07 3a90 	vmov	s15, r3
 8002c5a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c5e:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8002c62:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c66:	edc7 7a02 	vstr	s15, [r7, #8]
    float distance_m = rotations * WHEEL_PERIMETER_M;
 8002c6a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c6e:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002cb4 <read_speed_sensor+0x100>
 8002c72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c76:	edc7 7a01 	vstr	s15, [r7, #4]
    float speed_mps = distance_m / dt;
 8002c7a:	edd7 6a01 	vldr	s13, [r7, #4]
 8002c7e:	ed97 7a03 	vldr	s14, [r7, #12]
 8002c82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c86:	edc7 7a00 	vstr	s15, [r7]

    return speed_mps;
 8002c8a:	683b      	ldr	r3, [r7, #0]
}
 8002c8c:	ee07 3a90 	vmov	s15, r3
 8002c90:	eeb0 0a67 	vmov.f32	s0, s15
 8002c94:	3720      	adds	r7, #32
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	200023d0 	.word	0x200023d0
 8002ca0:	20000000 	.word	0x20000000
 8002ca4:	200024b4 	.word	0x200024b4
 8002ca8:	200024b8 	.word	0x200024b8
 8002cac:	42c80000 	.word	0x42c80000
 8002cb0:	3a83126f 	.word	0x3a83126f
 8002cb4:	3e591687 	.word	0x3e591687

08002cb8 <speed_sensor>:

VOID speed_sensor(ULONG initial_input)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b098      	sub	sp, #96	@ 0x60
 8002cbc:	af02      	add	r7, sp, #8
 8002cbe:	6078      	str	r0, [r7, #4]
    char msg[64];

    HAL_TIM_Base_Stop(&htim1);
 8002cc0:	4832      	ldr	r0, [pc, #200]	@ (8002d8c <speed_sensor+0xd4>)
 8002cc2:	f007 f9bb 	bl	800a03c <HAL_TIM_Base_Stop>


    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cc6:	4b32      	ldr	r3, [pc, #200]	@ (8002d90 <speed_sensor+0xd8>)
 8002cc8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002ccc:	4a30      	ldr	r2, [pc, #192]	@ (8002d90 <speed_sensor+0xd8>)
 8002cce:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002cd2:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002cd6:	4b2e      	ldr	r3, [pc, #184]	@ (8002d90 <speed_sensor+0xd8>)
 8002cd8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002cdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ce0:	60bb      	str	r3, [r7, #8]
 8002ce2:	68bb      	ldr	r3, [r7, #8]

    HAL_TIM_Base_Start(&htim1);
 8002ce4:	4829      	ldr	r0, [pc, #164]	@ (8002d8c <speed_sensor+0xd4>)
 8002ce6:	f007 f911 	bl	8009f0c <HAL_TIM_Base_Start>

    while (1)
    {

        uint32_t cr1_reg = htim1.Instance->CR1;
 8002cea:	4b28      	ldr	r3, [pc, #160]	@ (8002d8c <speed_sensor+0xd4>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	657b      	str	r3, [r7, #84]	@ 0x54
        uint32_t cnt_reg = htim1.Instance->CNT;
 8002cf2:	4b26      	ldr	r3, [pc, #152]	@ (8002d8c <speed_sensor+0xd4>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	653b      	str	r3, [r7, #80]	@ 0x50


        snprintf(msg, sizeof(msg), "DEBUG: CR1=%lu | CNT=%lu\r\n", cr1_reg, cnt_reg);
 8002cfa:	f107 000c 	add.w	r0, r7, #12
 8002cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d04:	4a23      	ldr	r2, [pc, #140]	@ (8002d94 <speed_sensor+0xdc>)
 8002d06:	2140      	movs	r1, #64	@ 0x40
 8002d08:	f00c f9c6 	bl	800f098 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8002d0c:	f107 030c 	add.w	r3, r7, #12
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7fd fbd1 	bl	80004b8 <strlen>
 8002d16:	4603      	mov	r3, r0
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	f107 010c 	add.w	r1, r7, #12
 8002d1e:	2364      	movs	r3, #100	@ 0x64
 8002d20:	481d      	ldr	r0, [pc, #116]	@ (8002d98 <speed_sensor+0xe0>)
 8002d22:	f007 fdb3 	bl	800a88c <HAL_UART_Transmit>


        tx_thread_sleep(100);
 8002d26:	2064      	movs	r0, #100	@ 0x64
 8002d28:	f00a fa68 	bl	800d1fc <_tx_thread_sleep>


        float current_speed = read_speed_sensor();
 8002d2c:	f7ff ff42 	bl	8002bb4 <read_speed_sensor>
 8002d30:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c

        snprintf(msg, sizeof(msg), "Speed: %.2f m/s\r\n", current_speed);
 8002d34:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8002d36:	f7fd fd2b 	bl	8000790 <__aeabi_f2d>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	460b      	mov	r3, r1
 8002d3e:	f107 000c 	add.w	r0, r7, #12
 8002d42:	e9cd 2300 	strd	r2, r3, [sp]
 8002d46:	4a15      	ldr	r2, [pc, #84]	@ (8002d9c <speed_sensor+0xe4>)
 8002d48:	2140      	movs	r1, #64	@ 0x40
 8002d4a:	f00c f9a5 	bl	800f098 <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8002d4e:	f107 030c 	add.w	r3, r7, #12
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd fbb0 	bl	80004b8 <strlen>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	f107 010c 	add.w	r1, r7, #12
 8002d60:	2364      	movs	r3, #100	@ 0x64
 8002d62:	480d      	ldr	r0, [pc, #52]	@ (8002d98 <speed_sensor+0xe0>)
 8002d64:	f007 fd92 	bl	800a88c <HAL_UART_Transmit>


        tx_mutex_get(&speed_data_mutex, TX_WAIT_FOREVER);
 8002d68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002d6c:	480c      	ldr	r0, [pc, #48]	@ (8002da0 <speed_sensor+0xe8>)
 8002d6e:	f00b f9af 	bl	800e0d0 <_txe_mutex_get>
        g_vehicle_speed = current_speed;
 8002d72:	4a0c      	ldr	r2, [pc, #48]	@ (8002da4 <speed_sensor+0xec>)
 8002d74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d76:	6013      	str	r3, [r2, #0]
        tx_mutex_put(&speed_data_mutex);
 8002d78:	4809      	ldr	r0, [pc, #36]	@ (8002da0 <speed_sensor+0xe8>)
 8002d7a:	f00b fa03 	bl	800e184 <_txe_mutex_put>

        tx_event_flags_set(&event_flags, FLAG_SENSOR_UPDATE, TX_OR);
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2104      	movs	r1, #4
 8002d82:	4809      	ldr	r0, [pc, #36]	@ (8002da8 <speed_sensor+0xf0>)
 8002d84:	f00b f976 	bl	800e074 <_txe_event_flags_set>
    {
 8002d88:	bf00      	nop
 8002d8a:	e7ae      	b.n	8002cea <speed_sensor+0x32>
 8002d8c:	200023d0 	.word	0x200023d0
 8002d90:	46020c00 	.word	0x46020c00
 8002d94:	0801196c 	.word	0x0801196c
 8002d98:	2000241c 	.word	0x2000241c
 8002d9c:	08011988 	.word	0x08011988
 8002da0:	200022e0 	.word	0x200022e0
 8002da4:	20002314 	.word	0x20002314
 8002da8:	200022bc 	.word	0x200022bc

08002dac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002db2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ddc <HAL_MspInit+0x30>)
 8002db4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002db8:	4a08      	ldr	r2, [pc, #32]	@ (8002ddc <HAL_MspInit+0x30>)
 8002dba:	f043 0304 	orr.w	r3, r3, #4
 8002dbe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002dc2:	4b06      	ldr	r3, [pc, #24]	@ (8002ddc <HAL_MspInit+0x30>)
 8002dc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002dc8:	f003 0304 	and.w	r3, r3, #4
 8002dcc:	607b      	str	r3, [r7, #4]
 8002dce:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002dd0:	f003 f8a8 	bl	8005f24 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dd4:	bf00      	nop
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	46020c00 	.word	0x46020c00

08002de0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b0bc      	sub	sp, #240	@ 0xf0
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	609a      	str	r2, [r3, #8]
 8002df4:	60da      	str	r2, [r3, #12]
 8002df6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002df8:	f107 0310 	add.w	r3, r7, #16
 8002dfc:	22c8      	movs	r2, #200	@ 0xc8
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4618      	mov	r0, r3
 8002e02:	f00c fa21 	bl	800f248 <memset>
  if(hfdcan->Instance==FDCAN1)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a27      	ldr	r2, [pc, #156]	@ (8002ea8 <HAL_FDCAN_MspInit+0xc8>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d147      	bne.n	8002ea0 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 8002e10:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8002e1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e24:	f107 0310 	add.w	r3, r7, #16
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f004 fb37 	bl	800749c <HAL_RCCEx_PeriphCLKConfig>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8002e34:	f7ff fb4a 	bl	80024cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8002e38:	4b1c      	ldr	r3, [pc, #112]	@ (8002eac <HAL_FDCAN_MspInit+0xcc>)
 8002e3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8002eac <HAL_FDCAN_MspInit+0xcc>)
 8002e40:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e44:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8002e48:	4b18      	ldr	r3, [pc, #96]	@ (8002eac <HAL_FDCAN_MspInit+0xcc>)
 8002e4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002e4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e56:	4b15      	ldr	r3, [pc, #84]	@ (8002eac <HAL_FDCAN_MspInit+0xcc>)
 8002e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e5c:	4a13      	ldr	r2, [pc, #76]	@ (8002eac <HAL_FDCAN_MspInit+0xcc>)
 8002e5e:	f043 0302 	orr.w	r3, r3, #2
 8002e62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002e66:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <HAL_FDCAN_MspInit+0xcc>)
 8002e68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e6c:	f003 0302 	and.w	r3, r3, #2
 8002e70:	60bb      	str	r3, [r7, #8]
 8002e72:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8002e74:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002e78:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e82:	2300      	movs	r3, #0
 8002e84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002e8e:	2309      	movs	r3, #9
 8002e90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e94:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4805      	ldr	r0, [pc, #20]	@ (8002eb0 <HAL_FDCAN_MspInit+0xd0>)
 8002e9c:	f001 fb92 	bl	80045c4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8002ea0:	bf00      	nop
 8002ea2:	37f0      	adds	r7, #240	@ 0xf0
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}
 8002ea8:	4000a400 	.word	0x4000a400
 8002eac:	46020c00 	.word	0x46020c00
 8002eb0:	42020400 	.word	0x42020400

08002eb4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b0be      	sub	sp, #248	@ 0xf8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ebc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	601a      	str	r2, [r3, #0]
 8002ec4:	605a      	str	r2, [r3, #4]
 8002ec6:	609a      	str	r2, [r3, #8]
 8002ec8:	60da      	str	r2, [r3, #12]
 8002eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ecc:	f107 0318 	add.w	r3, r7, #24
 8002ed0:	22c8      	movs	r2, #200	@ 0xc8
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f00c f9b7 	bl	800f248 <memset>
  if(hi2c->Instance==I2C3)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a38      	ldr	r2, [pc, #224]	@ (8002fc0 <HAL_I2C_MspInit+0x10c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d169      	bne.n	8002fb8 <HAL_I2C_MspInit+0x104>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002ee4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ee8:	f04f 0300 	mov.w	r3, #0
 8002eec:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK3;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ef6:	f107 0318 	add.w	r3, r7, #24
 8002efa:	4618      	mov	r0, r3
 8002efc:	f004 face 	bl	800749c <HAL_RCCEx_PeriphCLKConfig>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d001      	beq.n	8002f0a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002f06:	f7ff fae1 	bl	80024cc <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f0a:	4b2e      	ldr	r3, [pc, #184]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f10:	4a2c      	ldr	r2, [pc, #176]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002f12:	f043 0304 	orr.w	r3, r3, #4
 8002f16:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002f1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002f1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f20:	f003 0304 	and.w	r3, r3, #4
 8002f24:	617b      	str	r3, [r7, #20]
 8002f26:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f28:	4b26      	ldr	r3, [pc, #152]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002f2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f2e:	4a25      	ldr	r2, [pc, #148]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002f30:	f043 0301 	orr.w	r3, r3, #1
 8002f34:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002f38:	4b22      	ldr	r3, [pc, #136]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	613b      	str	r3, [r7, #16]
 8002f44:	693b      	ldr	r3, [r7, #16]
    /**I2C3 GPIO Configuration
    PC1     ------> I2C3_SDA
    PA7     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002f46:	2302      	movs	r3, #2
 8002f48:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f4c:	2312      	movs	r3, #18
 8002f4e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f52:	2301      	movs	r3, #1
 8002f54:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002f5e:	2304      	movs	r3, #4
 8002f60:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f64:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002f68:	4619      	mov	r1, r3
 8002f6a:	4817      	ldr	r0, [pc, #92]	@ (8002fc8 <HAL_I2C_MspInit+0x114>)
 8002f6c:	f001 fb2a 	bl	80045c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002f70:	2380      	movs	r3, #128	@ 0x80
 8002f72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f76:	2312      	movs	r3, #18
 8002f78:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f82:	2300      	movs	r3, #0
 8002f84:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002f88:	2304      	movs	r3, #4
 8002f8a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f8e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002f92:	4619      	mov	r1, r3
 8002f94:	480d      	ldr	r0, [pc, #52]	@ (8002fcc <HAL_I2C_MspInit+0x118>)
 8002f96:	f001 fb15 	bl	80045c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002f9c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002fa0:	4a08      	ldr	r2, [pc, #32]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002fa6:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8002faa:	4b06      	ldr	r3, [pc, #24]	@ (8002fc4 <HAL_I2C_MspInit+0x110>)
 8002fac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002fb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb4:	60fb      	str	r3, [r7, #12]
 8002fb6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 8002fb8:	bf00      	nop
 8002fba:	37f8      	adds	r7, #248	@ 0xf8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	46002800 	.word	0x46002800
 8002fc4:	46020c00 	.word	0x46020c00
 8002fc8:	42020800 	.word	0x42020800
 8002fcc:	42020000 	.word	0x42020000

08002fd0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b08a      	sub	sp, #40	@ 0x28
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd8:	f107 0314 	add.w	r3, r7, #20
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]
 8002fe0:	605a      	str	r2, [r3, #4]
 8002fe2:	609a      	str	r2, [r3, #8]
 8002fe4:	60da      	str	r2, [r3, #12]
 8002fe6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a1a      	ldr	r2, [pc, #104]	@ (8003058 <HAL_TIM_Base_MspInit+0x88>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d12e      	bne.n	8003050 <HAL_TIM_Base_MspInit+0x80>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ff2:	4b1a      	ldr	r3, [pc, #104]	@ (800305c <HAL_TIM_Base_MspInit+0x8c>)
 8002ff4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002ff8:	4a18      	ldr	r2, [pc, #96]	@ (800305c <HAL_TIM_Base_MspInit+0x8c>)
 8002ffa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ffe:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8003002:	4b16      	ldr	r3, [pc, #88]	@ (800305c <HAL_TIM_Base_MspInit+0x8c>)
 8003004:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003008:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800300c:	613b      	str	r3, [r7, #16]
 800300e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003010:	4b12      	ldr	r3, [pc, #72]	@ (800305c <HAL_TIM_Base_MspInit+0x8c>)
 8003012:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003016:	4a11      	ldr	r2, [pc, #68]	@ (800305c <HAL_TIM_Base_MspInit+0x8c>)
 8003018:	f043 0301 	orr.w	r3, r3, #1
 800301c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003020:	4b0e      	ldr	r3, [pc, #56]	@ (800305c <HAL_TIM_Base_MspInit+0x8c>)
 8003022:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800302e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003032:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003034:	2302      	movs	r3, #2
 8003036:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003038:	2300      	movs	r3, #0
 800303a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800303c:	2300      	movs	r3, #0
 800303e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003040:	2301      	movs	r3, #1
 8003042:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003044:	f107 0314 	add.w	r3, r7, #20
 8003048:	4619      	mov	r1, r3
 800304a:	4805      	ldr	r0, [pc, #20]	@ (8003060 <HAL_TIM_Base_MspInit+0x90>)
 800304c:	f001 faba 	bl	80045c4 <HAL_GPIO_Init>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003050:	bf00      	nop
 8003052:	3728      	adds	r7, #40	@ 0x28
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}
 8003058:	40012c00 	.word	0x40012c00
 800305c:	46020c00 	.word	0x46020c00
 8003060:	42020000 	.word	0x42020000

08003064 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b0bc      	sub	sp, #240	@ 0xf0
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800306c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]
 8003074:	605a      	str	r2, [r3, #4]
 8003076:	609a      	str	r2, [r3, #8]
 8003078:	60da      	str	r2, [r3, #12]
 800307a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800307c:	f107 0310 	add.w	r3, r7, #16
 8003080:	22c8      	movs	r2, #200	@ 0xc8
 8003082:	2100      	movs	r1, #0
 8003084:	4618      	mov	r0, r3
 8003086:	f00c f8df 	bl	800f248 <memset>
  if(huart->Instance==USART1)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a26      	ldr	r2, [pc, #152]	@ (8003128 <HAL_UART_MspInit+0xc4>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d145      	bne.n	8003120 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003094:	f04f 0201 	mov.w	r2, #1
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80030a0:	2300      	movs	r3, #0
 80030a2:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030a4:	f107 0310 	add.w	r3, r7, #16
 80030a8:	4618      	mov	r0, r3
 80030aa:	f004 f9f7 	bl	800749c <HAL_RCCEx_PeriphCLKConfig>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 80030b4:	f7ff fa0a 	bl	80024cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030b8:	4b1c      	ldr	r3, [pc, #112]	@ (800312c <HAL_UART_MspInit+0xc8>)
 80030ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80030be:	4a1b      	ldr	r2, [pc, #108]	@ (800312c <HAL_UART_MspInit+0xc8>)
 80030c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030c4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80030c8:	4b18      	ldr	r3, [pc, #96]	@ (800312c <HAL_UART_MspInit+0xc8>)
 80030ca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80030ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030d6:	4b15      	ldr	r3, [pc, #84]	@ (800312c <HAL_UART_MspInit+0xc8>)
 80030d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030dc:	4a13      	ldr	r2, [pc, #76]	@ (800312c <HAL_UART_MspInit+0xc8>)
 80030de:	f043 0301 	orr.w	r3, r3, #1
 80030e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80030e6:	4b11      	ldr	r3, [pc, #68]	@ (800312c <HAL_UART_MspInit+0xc8>)
 80030e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	60bb      	str	r3, [r7, #8]
 80030f2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 80030f4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80030f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030fc:	2302      	movs	r3, #2
 80030fe:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003102:	2300      	movs	r3, #0
 8003104:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003108:	2300      	movs	r3, #0
 800310a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800310e:	2307      	movs	r3, #7
 8003110:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003114:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003118:	4619      	mov	r1, r3
 800311a:	4805      	ldr	r0, [pc, #20]	@ (8003130 <HAL_UART_MspInit+0xcc>)
 800311c:	f001 fa52 	bl	80045c4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8003120:	bf00      	nop
 8003122:	37f0      	adds	r7, #240	@ 0xf0
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40013800 	.word	0x40013800
 800312c:	46020c00 	.word	0x46020c00
 8003130:	42020000 	.word	0x42020000

08003134 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003138:	bf00      	nop
 800313a:	e7fd      	b.n	8003138 <NMI_Handler+0x4>

0800313c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003140:	bf00      	nop
 8003142:	e7fd      	b.n	8003140 <HardFault_Handler+0x4>

08003144 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003148:	bf00      	nop
 800314a:	e7fd      	b.n	8003148 <MemManage_Handler+0x4>

0800314c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003150:	bf00      	nop
 8003152:	e7fd      	b.n	8003150 <BusFault_Handler+0x4>

08003154 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003158:	bf00      	nop
 800315a:	e7fd      	b.n	8003158 <UsageFault_Handler+0x4>

0800315c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003160:	bf00      	nop
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
	...

0800316c <ld1_thread_entry>:

#include "app_threadx.h"

VOID ld1_thread_entry(ULONG initial_input)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "Supervising\r\n";
 8003174:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <ld1_thread_entry+0x2c>)
 8003176:	60fb      	str	r3, [r7, #12]

		while (1){
			HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f7fd f99d 	bl	80004b8 <strlen>
 800317e:	4603      	mov	r3, r0
 8003180:	b29a      	uxth	r2, r3
 8003182:	230a      	movs	r3, #10
 8003184:	68f9      	ldr	r1, [r7, #12]
 8003186:	4805      	ldr	r0, [pc, #20]	@ (800319c <ld1_thread_entry+0x30>)
 8003188:	f007 fb80 	bl	800a88c <HAL_UART_Transmit>
			tx_thread_sleep(50);
 800318c:	2032      	movs	r0, #50	@ 0x32
 800318e:	f00a f835 	bl	800d1fc <_tx_thread_sleep>
			HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), 10);
 8003192:	bf00      	nop
 8003194:	e7f0      	b.n	8003178 <ld1_thread_entry+0xc>
 8003196:	bf00      	nop
 8003198:	0801199c 	.word	0x0801199c
 800319c:	2000241c 	.word	0x2000241c

080031a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0
  return 1;
 80031a4:	2301      	movs	r3, #1
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	46bd      	mov	sp, r7
 80031aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ae:	4770      	bx	lr

080031b0 <_kill>:

int _kill(int pid, int sig)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80031ba:	f00c f897 	bl	800f2ec <__errno>
 80031be:	4603      	mov	r3, r0
 80031c0:	2216      	movs	r2, #22
 80031c2:	601a      	str	r2, [r3, #0]
  return -1;
 80031c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3708      	adds	r7, #8
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <_exit>:

void _exit (int status)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80031d8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f7ff ffe7 	bl	80031b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031e2:	bf00      	nop
 80031e4:	e7fd      	b.n	80031e2 <_exit+0x12>

080031e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b086      	sub	sp, #24
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
 80031f6:	e00a      	b.n	800320e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031f8:	f3af 8000 	nop.w
 80031fc:	4601      	mov	r1, r0
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	1c5a      	adds	r2, r3, #1
 8003202:	60ba      	str	r2, [r7, #8]
 8003204:	b2ca      	uxtb	r2, r1
 8003206:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	3301      	adds	r3, #1
 800320c:	617b      	str	r3, [r7, #20]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	429a      	cmp	r2, r3
 8003214:	dbf0      	blt.n	80031f8 <_read+0x12>
  }

  return len;
 8003216:	687b      	ldr	r3, [r7, #4]
}
 8003218:	4618      	mov	r0, r3
 800321a:	3718      	adds	r7, #24
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b086      	sub	sp, #24
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800322c:	2300      	movs	r3, #0
 800322e:	617b      	str	r3, [r7, #20]
 8003230:	e009      	b.n	8003246 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	1c5a      	adds	r2, r3, #1
 8003236:	60ba      	str	r2, [r7, #8]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	4618      	mov	r0, r3
 800323c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	3301      	adds	r3, #1
 8003244:	617b      	str	r3, [r7, #20]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	429a      	cmp	r2, r3
 800324c:	dbf1      	blt.n	8003232 <_write+0x12>
  }
  return len;
 800324e:	687b      	ldr	r3, [r7, #4]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}

08003258 <_close>:

int _close(int file)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003264:	4618      	mov	r0, r3
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003280:	605a      	str	r2, [r3, #4]
  return 0;
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <_isatty>:

int _isatty(int file)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003298:	2301      	movs	r3, #1
}
 800329a:	4618      	mov	r0, r3
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b085      	sub	sp, #20
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	60f8      	str	r0, [r7, #12]
 80032ae:	60b9      	str	r1, [r7, #8]
 80032b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b086      	sub	sp, #24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80032c8:	4a14      	ldr	r2, [pc, #80]	@ (800331c <_sbrk+0x5c>)
 80032ca:	4b15      	ldr	r3, [pc, #84]	@ (8003320 <_sbrk+0x60>)
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80032d4:	4b13      	ldr	r3, [pc, #76]	@ (8003324 <_sbrk+0x64>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d102      	bne.n	80032e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80032dc:	4b11      	ldr	r3, [pc, #68]	@ (8003324 <_sbrk+0x64>)
 80032de:	4a12      	ldr	r2, [pc, #72]	@ (8003328 <_sbrk+0x68>)
 80032e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032e2:	4b10      	ldr	r3, [pc, #64]	@ (8003324 <_sbrk+0x64>)
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4413      	add	r3, r2
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d207      	bcs.n	8003300 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032f0:	f00b fffc 	bl	800f2ec <__errno>
 80032f4:	4603      	mov	r3, r0
 80032f6:	220c      	movs	r2, #12
 80032f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032fe:	e009      	b.n	8003314 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003300:	4b08      	ldr	r3, [pc, #32]	@ (8003324 <_sbrk+0x64>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003306:	4b07      	ldr	r3, [pc, #28]	@ (8003324 <_sbrk+0x64>)
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4413      	add	r3, r2
 800330e:	4a05      	ldr	r2, [pc, #20]	@ (8003324 <_sbrk+0x64>)
 8003310:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003312:	68fb      	ldr	r3, [r7, #12]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	200c0000 	.word	0x200c0000
 8003320:	00000400 	.word	0x00000400
 8003324:	200024bc 	.word	0x200024bc
 8003328:	20002c50 	.word	0x20002c50

0800332c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003330:	4b18      	ldr	r3, [pc, #96]	@ (8003394 <SystemInit+0x68>)
 8003332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003336:	4a17      	ldr	r2, [pc, #92]	@ (8003394 <SystemInit+0x68>)
 8003338:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800333c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8003340:	4b15      	ldr	r3, [pc, #84]	@ (8003398 <SystemInit+0x6c>)
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8003346:	4b14      	ldr	r3, [pc, #80]	@ (8003398 <SystemInit+0x6c>)
 8003348:	2200      	movs	r2, #0
 800334a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800334c:	4b12      	ldr	r3, [pc, #72]	@ (8003398 <SystemInit+0x6c>)
 800334e:	2200      	movs	r2, #0
 8003350:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8003352:	4b11      	ldr	r3, [pc, #68]	@ (8003398 <SystemInit+0x6c>)
 8003354:	2200      	movs	r2, #0
 8003356:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8003358:	4b0f      	ldr	r3, [pc, #60]	@ (8003398 <SystemInit+0x6c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a0e      	ldr	r2, [pc, #56]	@ (8003398 <SystemInit+0x6c>)
 800335e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8003362:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8003366:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <SystemInit+0x6c>)
 800336a:	2200      	movs	r2, #0
 800336c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800336e:	4b0a      	ldr	r3, [pc, #40]	@ (8003398 <SystemInit+0x6c>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a09      	ldr	r2, [pc, #36]	@ (8003398 <SystemInit+0x6c>)
 8003374:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003378:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800337a:	4b07      	ldr	r3, [pc, #28]	@ (8003398 <SystemInit+0x6c>)
 800337c:	2200      	movs	r2, #0
 800337e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003380:	4b04      	ldr	r3, [pc, #16]	@ (8003394 <SystemInit+0x68>)
 8003382:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003386:	609a      	str	r2, [r3, #8]
  #endif
}
 8003388:	bf00      	nop
 800338a:	46bd      	mov	sp, r7
 800338c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	e000ed00 	.word	0xe000ed00
 8003398:	46020c00 	.word	0x46020c00

0800339c <thread_init>:
#include "app_threadx.h"

void thread_init(void)
{	
 800339c:	b580      	push	{r7, lr}
 800339e:	b08e      	sub	sp, #56	@ 0x38
 80033a0:	af08      	add	r7, sp, #32
    uint8_t status;
	status = 0;
 80033a2:	2300      	movs	r3, #0
 80033a4:	75fb      	strb	r3, [r7, #23]
	char err_msg[20] = "FailSP\r\n";
 80033a6:	4a8f      	ldr	r2, [pc, #572]	@ (80035e4 <thread_init+0x248>)
 80033a8:	463b      	mov	r3, r7
 80033aa:	ca07      	ldmia	r2, {r0, r1, r2}
 80033ac:	c303      	stmia	r3!, {r0, r1}
 80033ae:	701a      	strb	r2, [r3, #0]
 80033b0:	f107 0309 	add.w	r3, r7, #9
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	f8c3 2007 	str.w	r2, [r3, #7]

										//SUPERVISOR THREAD
	if (tx_thread_create(&threads[supervisor_e].thread_ptr, "led_thread1", ld1_thread_entry, 0, threads[supervisor_e].thread_Stack, THREAD_STACK_SIZE,
 80033be:	23b0      	movs	r3, #176	@ 0xb0
 80033c0:	9306      	str	r3, [sp, #24]
 80033c2:	2301      	movs	r3, #1
 80033c4:	9305      	str	r3, [sp, #20]
 80033c6:	2300      	movs	r3, #0
 80033c8:	9304      	str	r3, [sp, #16]
 80033ca:	230a      	movs	r3, #10
 80033cc:	9303      	str	r3, [sp, #12]
 80033ce:	230a      	movs	r3, #10
 80033d0:	9302      	str	r3, [sp, #8]
 80033d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033d6:	9301      	str	r3, [sp, #4]
 80033d8:	4b83      	ldr	r3, [pc, #524]	@ (80035e8 <thread_init+0x24c>)
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	2300      	movs	r3, #0
 80033de:	4a83      	ldr	r2, [pc, #524]	@ (80035ec <thread_init+0x250>)
 80033e0:	4983      	ldr	r1, [pc, #524]	@ (80035f0 <thread_init+0x254>)
 80033e2:	4884      	ldr	r0, [pc, #528]	@ (80035f4 <thread_init+0x258>)
 80033e4:	f00b f84c 	bl	800e480 <_txe_thread_create>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <thread_init+0x56>
	10, 10, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 80033ee:	230e      	movs	r3, #14
 80033f0:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 80033f2:	7dfb      	ldrb	r3, [r7, #23]
 80033f4:	2b0e      	cmp	r3, #14
 80033f6:	d10b      	bne.n	8003410 <thread_init+0x74>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80033f8:	463b      	mov	r3, r7
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fd f85c 	bl	80004b8 <strlen>
 8003400:	4603      	mov	r3, r0
 8003402:	b29a      	uxth	r2, r3
 8003404:	4639      	mov	r1, r7
 8003406:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800340a:	487b      	ldr	r0, [pc, #492]	@ (80035f8 <thread_init+0x25c>)
 800340c:	f007 fa3e 	bl	800a88c <HAL_UART_Transmit>

										//DC MOTOR THREAD
	if (tx_thread_create(&threads[dc_motor_e].thread_ptr, "motor_thread", dc_motor, 0, threads[dc_motor_e].thread_Stack, THREAD_STACK_SIZE,
 8003410:	23b0      	movs	r3, #176	@ 0xb0
 8003412:	9306      	str	r3, [sp, #24]
 8003414:	2301      	movs	r3, #1
 8003416:	9305      	str	r3, [sp, #20]
 8003418:	2300      	movs	r3, #0
 800341a:	9304      	str	r3, [sp, #16]
 800341c:	2304      	movs	r3, #4
 800341e:	9303      	str	r3, [sp, #12]
 8003420:	2304      	movs	r3, #4
 8003422:	9302      	str	r3, [sp, #8]
 8003424:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003428:	9301      	str	r3, [sp, #4]
 800342a:	4b74      	ldr	r3, [pc, #464]	@ (80035fc <thread_init+0x260>)
 800342c:	9300      	str	r3, [sp, #0]
 800342e:	2300      	movs	r3, #0
 8003430:	4a73      	ldr	r2, [pc, #460]	@ (8003600 <thread_init+0x264>)
 8003432:	4974      	ldr	r1, [pc, #464]	@ (8003604 <thread_init+0x268>)
 8003434:	4874      	ldr	r0, [pc, #464]	@ (8003608 <thread_init+0x26c>)
 8003436:	f00b f823 	bl	800e480 <_txe_thread_create>
 800343a:	4603      	mov	r3, r0
 800343c:	2b00      	cmp	r3, #0
 800343e:	d001      	beq.n	8003444 <thread_init+0xa8>
	4, 4, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8003440:	230e      	movs	r3, #14
 8003442:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8003444:	7dfb      	ldrb	r3, [r7, #23]
 8003446:	2b0e      	cmp	r3, #14
 8003448:	d110      	bne.n	800346c <thread_init+0xd0>
	{
		sprintf(err_msg, "FailDCmt\r\n");
 800344a:	463b      	mov	r3, r7
 800344c:	496f      	ldr	r1, [pc, #444]	@ (800360c <thread_init+0x270>)
 800344e:	4618      	mov	r0, r3
 8003450:	f00b fe58 	bl	800f104 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8003454:	463b      	mov	r3, r7
 8003456:	4618      	mov	r0, r3
 8003458:	f7fd f82e 	bl	80004b8 <strlen>
 800345c:	4603      	mov	r3, r0
 800345e:	b29a      	uxth	r2, r3
 8003460:	4639      	mov	r1, r7
 8003462:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003466:	4864      	ldr	r0, [pc, #400]	@ (80035f8 <thread_init+0x25c>)
 8003468:	f007 fa10 	bl	800a88c <HAL_UART_Transmit>
	}

										//SERVO MOTOR THREAD
	if (tx_thread_create(&threads[servo_motor_e].thread_ptr, "servo_thread", servo_motor, 0, threads[servo_motor_e].thread_Stack, THREAD_STACK_SIZE,
 800346c:	23b0      	movs	r3, #176	@ 0xb0
 800346e:	9306      	str	r3, [sp, #24]
 8003470:	2301      	movs	r3, #1
 8003472:	9305      	str	r3, [sp, #20]
 8003474:	2300      	movs	r3, #0
 8003476:	9304      	str	r3, [sp, #16]
 8003478:	2305      	movs	r3, #5
 800347a:	9303      	str	r3, [sp, #12]
 800347c:	2305      	movs	r3, #5
 800347e:	9302      	str	r3, [sp, #8]
 8003480:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003484:	9301      	str	r3, [sp, #4]
 8003486:	4b62      	ldr	r3, [pc, #392]	@ (8003610 <thread_init+0x274>)
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	2300      	movs	r3, #0
 800348c:	4a61      	ldr	r2, [pc, #388]	@ (8003614 <thread_init+0x278>)
 800348e:	4962      	ldr	r1, [pc, #392]	@ (8003618 <thread_init+0x27c>)
 8003490:	4862      	ldr	r0, [pc, #392]	@ (800361c <thread_init+0x280>)
 8003492:	f00a fff5 	bl	800e480 <_txe_thread_create>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <thread_init+0x104>
	5, 5, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 800349c:	230e      	movs	r3, #14
 800349e:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 80034a0:	7dfb      	ldrb	r3, [r7, #23]
 80034a2:	2b0e      	cmp	r3, #14
 80034a4:	d110      	bne.n	80034c8 <thread_init+0x12c>
	{   
		sprintf(err_msg, "Failservmt\r\n");
 80034a6:	463b      	mov	r3, r7
 80034a8:	495d      	ldr	r1, [pc, #372]	@ (8003620 <thread_init+0x284>)
 80034aa:	4618      	mov	r0, r3
 80034ac:	f00b fe2a 	bl	800f104 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80034b0:	463b      	mov	r3, r7
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7fd f800 	bl	80004b8 <strlen>
 80034b8:	4603      	mov	r3, r0
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	4639      	mov	r1, r7
 80034be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034c2:	484d      	ldr	r0, [pc, #308]	@ (80035f8 <thread_init+0x25c>)
 80034c4:	f007 f9e2 	bl	800a88c <HAL_UART_Transmit>
	}

										//SPEED SENSOR THREAD
	if (tx_thread_create(&threads[speed_sensor_e].thread_ptr, "speedS_thread", speed_sensor, 0, threads[speed_sensor_e].thread_Stack, THREAD_STACK_SIZE,
 80034c8:	23b0      	movs	r3, #176	@ 0xb0
 80034ca:	9306      	str	r3, [sp, #24]
 80034cc:	2301      	movs	r3, #1
 80034ce:	9305      	str	r3, [sp, #20]
 80034d0:	2300      	movs	r3, #0
 80034d2:	9304      	str	r3, [sp, #16]
 80034d4:	2306      	movs	r3, #6
 80034d6:	9303      	str	r3, [sp, #12]
 80034d8:	2306      	movs	r3, #6
 80034da:	9302      	str	r3, [sp, #8]
 80034dc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034e0:	9301      	str	r3, [sp, #4]
 80034e2:	4b50      	ldr	r3, [pc, #320]	@ (8003624 <thread_init+0x288>)
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	2300      	movs	r3, #0
 80034e8:	4a4f      	ldr	r2, [pc, #316]	@ (8003628 <thread_init+0x28c>)
 80034ea:	4950      	ldr	r1, [pc, #320]	@ (800362c <thread_init+0x290>)
 80034ec:	4850      	ldr	r0, [pc, #320]	@ (8003630 <thread_init+0x294>)
 80034ee:	f00a ffc7 	bl	800e480 <_txe_thread_create>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d001      	beq.n	80034fc <thread_init+0x160>
	6, 6, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 80034f8:	230e      	movs	r3, #14
 80034fa:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 80034fc:	7dfb      	ldrb	r3, [r7, #23]
 80034fe:	2b0e      	cmp	r3, #14
 8003500:	d110      	bne.n	8003524 <thread_init+0x188>
	{
		sprintf(err_msg, "FailSS\r\n");
 8003502:	463b      	mov	r3, r7
 8003504:	494b      	ldr	r1, [pc, #300]	@ (8003634 <thread_init+0x298>)
 8003506:	4618      	mov	r0, r3
 8003508:	f00b fdfc 	bl	800f104 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 800350c:	463b      	mov	r3, r7
 800350e:	4618      	mov	r0, r3
 8003510:	f7fc ffd2 	bl	80004b8 <strlen>
 8003514:	4603      	mov	r3, r0
 8003516:	b29a      	uxth	r2, r3
 8003518:	4639      	mov	r1, r7
 800351a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800351e:	4836      	ldr	r0, [pc, #216]	@ (80035f8 <thread_init+0x25c>)
 8003520:	f007 f9b4 	bl	800a88c <HAL_UART_Transmit>
	}

										//CAN TX THREAD
	if (tx_thread_create(&threads[can_tx_e].thread_ptr, "Can TX", canTX, 0, threads[can_tx_e].thread_Stack, THREAD_STACK_SIZE,
 8003524:	23b0      	movs	r3, #176	@ 0xb0
 8003526:	9306      	str	r3, [sp, #24]
 8003528:	2301      	movs	r3, #1
 800352a:	9305      	str	r3, [sp, #20]
 800352c:	2300      	movs	r3, #0
 800352e:	9304      	str	r3, [sp, #16]
 8003530:	2307      	movs	r3, #7
 8003532:	9303      	str	r3, [sp, #12]
 8003534:	2307      	movs	r3, #7
 8003536:	9302      	str	r3, [sp, #8]
 8003538:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800353c:	9301      	str	r3, [sp, #4]
 800353e:	4b3e      	ldr	r3, [pc, #248]	@ (8003638 <thread_init+0x29c>)
 8003540:	9300      	str	r3, [sp, #0]
 8003542:	2300      	movs	r3, #0
 8003544:	4a3d      	ldr	r2, [pc, #244]	@ (800363c <thread_init+0x2a0>)
 8003546:	493e      	ldr	r1, [pc, #248]	@ (8003640 <thread_init+0x2a4>)
 8003548:	483e      	ldr	r0, [pc, #248]	@ (8003644 <thread_init+0x2a8>)
 800354a:	f00a ff99 	bl	800e480 <_txe_thread_create>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d001      	beq.n	8003558 <thread_init+0x1bc>
	7, 7, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 8003554:	230e      	movs	r3, #14
 8003556:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 8003558:	7dfb      	ldrb	r3, [r7, #23]
 800355a:	2b0e      	cmp	r3, #14
 800355c:	d110      	bne.n	8003580 <thread_init+0x1e4>
	{
		sprintf(err_msg, "FailcanTX\r\n");
 800355e:	463b      	mov	r3, r7
 8003560:	4939      	ldr	r1, [pc, #228]	@ (8003648 <thread_init+0x2ac>)
 8003562:	4618      	mov	r0, r3
 8003564:	f00b fdce 	bl	800f104 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8003568:	463b      	mov	r3, r7
 800356a:	4618      	mov	r0, r3
 800356c:	f7fc ffa4 	bl	80004b8 <strlen>
 8003570:	4603      	mov	r3, r0
 8003572:	b29a      	uxth	r2, r3
 8003574:	4639      	mov	r1, r7
 8003576:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800357a:	481f      	ldr	r0, [pc, #124]	@ (80035f8 <thread_init+0x25c>)
 800357c:	f007 f986 	bl	800a88c <HAL_UART_Transmit>
	}

										//CAN RX THREAD
	if (tx_thread_create(&threads[can_rx_e].thread_ptr, "Can RX", canRX, 0, threads[can_rx_e].thread_Stack, THREAD_STACK_SIZE,
 8003580:	23b0      	movs	r3, #176	@ 0xb0
 8003582:	9306      	str	r3, [sp, #24]
 8003584:	2301      	movs	r3, #1
 8003586:	9305      	str	r3, [sp, #20]
 8003588:	2300      	movs	r3, #0
 800358a:	9304      	str	r3, [sp, #16]
 800358c:	2302      	movs	r3, #2
 800358e:	9303      	str	r3, [sp, #12]
 8003590:	2302      	movs	r3, #2
 8003592:	9302      	str	r3, [sp, #8]
 8003594:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003598:	9301      	str	r3, [sp, #4]
 800359a:	4b2c      	ldr	r3, [pc, #176]	@ (800364c <thread_init+0x2b0>)
 800359c:	9300      	str	r3, [sp, #0]
 800359e:	2300      	movs	r3, #0
 80035a0:	4a2b      	ldr	r2, [pc, #172]	@ (8003650 <thread_init+0x2b4>)
 80035a2:	492c      	ldr	r1, [pc, #176]	@ (8003654 <thread_init+0x2b8>)
 80035a4:	482c      	ldr	r0, [pc, #176]	@ (8003658 <thread_init+0x2bc>)
 80035a6:	f00a ff6b 	bl	800e480 <_txe_thread_create>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <thread_init+0x218>
	2, 2, TX_NO_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
		status = TX_THREAD_ERROR;
 80035b0:	230e      	movs	r3, #14
 80035b2:	75fb      	strb	r3, [r7, #23]
	if (status == TX_THREAD_ERROR)
 80035b4:	7dfb      	ldrb	r3, [r7, #23]
 80035b6:	2b0e      	cmp	r3, #14
 80035b8:	d110      	bne.n	80035dc <thread_init+0x240>
	{
		sprintf(err_msg, "FailcanRX\r\n");
 80035ba:	463b      	mov	r3, r7
 80035bc:	4927      	ldr	r1, [pc, #156]	@ (800365c <thread_init+0x2c0>)
 80035be:	4618      	mov	r0, r3
 80035c0:	f00b fda0 	bl	800f104 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80035c4:	463b      	mov	r3, r7
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fc ff76 	bl	80004b8 <strlen>
 80035cc:	4603      	mov	r3, r0
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	4639      	mov	r1, r7
 80035d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80035d6:	4808      	ldr	r0, [pc, #32]	@ (80035f8 <thread_init+0x25c>)
 80035d8:	f007 f958 	bl	800a88c <HAL_UART_Transmit>
	}
}
 80035dc:	bf00      	nop
 80035de:	3718      	adds	r7, #24
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	08011a38 	.word	0x08011a38
 80035e8:	2000062c 	.word	0x2000062c
 80035ec:	0800316d 	.word	0x0800316d
 80035f0:	080119ac 	.word	0x080119ac
 80035f4:	20000a2c 	.word	0x20000a2c
 80035f8:	2000241c 	.word	0x2000241c
 80035fc:	20000adc 	.word	0x20000adc
 8003600:	08001a79 	.word	0x08001a79
 8003604:	080119b8 	.word	0x080119b8
 8003608:	20000edc 	.word	0x20000edc
 800360c:	080119c8 	.word	0x080119c8
 8003610:	20000f8c 	.word	0x20000f8c
 8003614:	08002b41 	.word	0x08002b41
 8003618:	080119d4 	.word	0x080119d4
 800361c:	2000138c 	.word	0x2000138c
 8003620:	080119e4 	.word	0x080119e4
 8003624:	2000143c 	.word	0x2000143c
 8003628:	08002cb9 	.word	0x08002cb9
 800362c:	080119f4 	.word	0x080119f4
 8003630:	2000183c 	.word	0x2000183c
 8003634:	08011a04 	.word	0x08011a04
 8003638:	200018ec 	.word	0x200018ec
 800363c:	08001525 	.word	0x08001525
 8003640:	08011a10 	.word	0x08011a10
 8003644:	20001cec 	.word	0x20001cec
 8003648:	08011a18 	.word	0x08011a18
 800364c:	20001d9c 	.word	0x20001d9c
 8003650:	08001391 	.word	0x08001391
 8003654:	08011a24 	.word	0x08011a24
 8003658:	2000219c 	.word	0x2000219c
 800365c:	08011a2c 	.word	0x08011a2c

08003660 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8003660:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003698 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003664:	f7ff fe62 	bl	800332c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003668:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800366a:	e003      	b.n	8003674 <LoopCopyDataInit>

0800366c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800366c:	4b0b      	ldr	r3, [pc, #44]	@ (800369c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800366e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003670:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003672:	3104      	adds	r1, #4

08003674 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003674:	480a      	ldr	r0, [pc, #40]	@ (80036a0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003676:	4b0b      	ldr	r3, [pc, #44]	@ (80036a4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003678:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800367a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800367c:	d3f6      	bcc.n	800366c <CopyDataInit>
	ldr	r2, =_sbss
 800367e:	4a0a      	ldr	r2, [pc, #40]	@ (80036a8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003680:	e002      	b.n	8003688 <LoopFillZerobss>

08003682 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003682:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003684:	f842 3b04 	str.w	r3, [r2], #4

08003688 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003688:	4b08      	ldr	r3, [pc, #32]	@ (80036ac <LoopForever+0x16>)
	cmp	r2, r3
 800368a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800368c:	d3f9      	bcc.n	8003682 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800368e:	f00b fe33 	bl	800f2f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003692:	f7fe fa41 	bl	8001b18 <main>

08003696 <LoopForever>:

LoopForever:
    b LoopForever
 8003696:	e7fe      	b.n	8003696 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8003698:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 800369c:	08011f6c 	.word	0x08011f6c
	ldr	r0, =_sdata
 80036a0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80036a4:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 80036a8:	200001dc 	.word	0x200001dc
	ldr	r3, = _ebss
 80036ac:	20002c50 	.word	0x20002c50

080036b0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80036b0:	e7fe      	b.n	80036b0 <ADC1_IRQHandler>
	...

080036b4 <UART_Print>:
#include "dc_motor_test.h"
#include <stdio.h>
#include <string.h>

static void UART_Print(const char *s)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b082      	sub	sp, #8
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)s, strlen(s), HAL_MAX_DELAY);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f7fc fefb 	bl	80004b8 <strlen>
 80036c2:	4603      	mov	r3, r0
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	4803      	ldr	r0, [pc, #12]	@ (80036dc <UART_Print+0x28>)
 80036ce:	f007 f8dd 	bl	800a88c <HAL_UART_Transmit>
}
 80036d2:	bf00      	nop
 80036d4:	3708      	adds	r7, #8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	2000241c 	.word	0x2000241c

080036e0 <Motor_Test_High>:

void Motor_Test_High(double speed) {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b0a2      	sub	sp, #136	@ 0x88
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	ed87 0b00 	vstr	d0, [r7]
    char buf[128];
//    snprintf(buf, sizeof(buf), "Motor_Test_High: Starting high-power motor test (speed=%.2f)\r\n", speed);
//    UART_Print(buf);

    UART_Print("-> FORWARD (1.5s)...\r\n");
 80036ea:	481f      	ldr	r0, [pc, #124]	@ (8003768 <Motor_Test_High+0x88>)
 80036ec:	f7ff ffe2 	bl	80036b4 <UART_Print>
    Motor_Forward(speed);
 80036f0:	ed97 0b00 	vldr	d0, [r7]
 80036f4:	f7fd ffa0 	bl	8001638 <Motor_Forward>
    tx_thread_sleep(150);
 80036f8:	2096      	movs	r0, #150	@ 0x96
 80036fa:	f009 fd7f 	bl	800d1fc <_tx_thread_sleep>
    tx_thread_sleep(30);
 80036fe:	201e      	movs	r0, #30
 8003700:	f009 fd7c 	bl	800d1fc <_tx_thread_sleep>

    UART_Print("-> BACKWARD (1.5s)...\r\n");
 8003704:	4819      	ldr	r0, [pc, #100]	@ (800376c <Motor_Test_High+0x8c>)
 8003706:	f7ff ffd5 	bl	80036b4 <UART_Print>
    Motor_Backward(speed);
 800370a:	ed97 0b00 	vldr	d0, [r7]
 800370e:	f7fd ffe1 	bl	80016d4 <Motor_Backward>
    tx_thread_sleep(150);
 8003712:	2096      	movs	r0, #150	@ 0x96
 8003714:	f009 fd72 	bl	800d1fc <_tx_thread_sleep>
    Motor_Stop();
 8003718:	f7fd ff56 	bl	80015c8 <Motor_Stop>
    tx_thread_sleep(30);
 800371c:	201e      	movs	r0, #30
 800371e:	f009 fd6d 	bl	800d1fc <_tx_thread_sleep>

    UART_Print("-> LEFT (1.2s)...\r\n");
 8003722:	4813      	ldr	r0, [pc, #76]	@ (8003770 <Motor_Test_High+0x90>)
 8003724:	f7ff ffc6 	bl	80036b4 <UART_Print>
    Motor_Left(speed);
 8003728:	ed97 0b00 	vldr	d0, [r7]
 800372c:	f7fe f820 	bl	8001770 <Motor_Left>
    tx_thread_sleep(120);
 8003730:	2078      	movs	r0, #120	@ 0x78
 8003732:	f009 fd63 	bl	800d1fc <_tx_thread_sleep>
    Motor_Stop();
 8003736:	f7fd ff47 	bl	80015c8 <Motor_Stop>
    tx_thread_sleep(30);
 800373a:	201e      	movs	r0, #30
 800373c:	f009 fd5e 	bl	800d1fc <_tx_thread_sleep>

    UART_Print("-> RIGHT (1.2s)...\r\n");
 8003740:	480c      	ldr	r0, [pc, #48]	@ (8003774 <Motor_Test_High+0x94>)
 8003742:	f7ff ffb7 	bl	80036b4 <UART_Print>
    Motor_Right(speed);
 8003746:	ed97 0b00 	vldr	d0, [r7]
 800374a:	f7fe f86f 	bl	800182c <Motor_Right>
    tx_thread_sleep(120);
 800374e:	2078      	movs	r0, #120	@ 0x78
 8003750:	f009 fd54 	bl	800d1fc <_tx_thread_sleep>
    Motor_Stop();
 8003754:	f7fd ff38 	bl	80015c8 <Motor_Stop>

    UART_Print("Motor_Test_High: complete\r\n");
 8003758:	4807      	ldr	r0, [pc, #28]	@ (8003778 <Motor_Test_High+0x98>)
 800375a:	f7ff ffab 	bl	80036b4 <UART_Print>
}
 800375e:	bf00      	nop
 8003760:	3788      	adds	r7, #136	@ 0x88
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	08011a4c 	.word	0x08011a4c
 800376c:	08011a64 	.word	0x08011a64
 8003770:	08011a7c 	.word	0x08011a7c
 8003774:	08011a90 	.word	0x08011a90
 8003778:	08011aa8 	.word	0x08011aa8

0800377c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003780:	4b12      	ldr	r3, [pc, #72]	@ (80037cc <HAL_Init+0x50>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a11      	ldr	r2, [pc, #68]	@ (80037cc <HAL_Init+0x50>)
 8003786:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800378a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800378c:	2003      	movs	r0, #3
 800378e:	f000 f94a 	bl	8003a26 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003792:	f003 fca5 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8003796:	4602      	mov	r2, r0
 8003798:	4b0d      	ldr	r3, [pc, #52]	@ (80037d0 <HAL_Init+0x54>)
 800379a:	6a1b      	ldr	r3, [r3, #32]
 800379c:	f003 030f 	and.w	r3, r3, #15
 80037a0:	490c      	ldr	r1, [pc, #48]	@ (80037d4 <HAL_Init+0x58>)
 80037a2:	5ccb      	ldrb	r3, [r1, r3]
 80037a4:	fa22 f303 	lsr.w	r3, r2, r3
 80037a8:	4a0b      	ldr	r2, [pc, #44]	@ (80037d8 <HAL_Init+0x5c>)
 80037aa:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80037ac:	2004      	movs	r0, #4
 80037ae:	f000 f981 	bl	8003ab4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80037b2:	200e      	movs	r0, #14
 80037b4:	f000 f812 	bl	80037dc <HAL_InitTick>
 80037b8:	4603      	mov	r3, r0
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e002      	b.n	80037c8 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80037c2:	f7ff faf3 	bl	8002dac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40022000 	.word	0x40022000
 80037d0:	46020c00 	.word	0x46020c00
 80037d4:	08011ad8 	.word	0x08011ad8
 80037d8:	20000004 	.word	0x20000004

080037dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80037e8:	4b33      	ldr	r3, [pc, #204]	@ (80038b8 <HAL_InitTick+0xdc>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e05c      	b.n	80038ae <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80037f4:	4b31      	ldr	r3, [pc, #196]	@ (80038bc <HAL_InitTick+0xe0>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d10c      	bne.n	800381a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8003800:	4b2f      	ldr	r3, [pc, #188]	@ (80038c0 <HAL_InitTick+0xe4>)
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	4b2c      	ldr	r3, [pc, #176]	@ (80038b8 <HAL_InitTick+0xdc>)
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	4619      	mov	r1, r3
 800380a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800380e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003812:	fbb2 f3f3 	udiv	r3, r2, r3
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	e037      	b.n	800388a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800381a:	f000 f9a3 	bl	8003b64 <HAL_SYSTICK_GetCLKSourceConfig>
 800381e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d023      	beq.n	800386e <HAL_InitTick+0x92>
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b02      	cmp	r3, #2
 800382a:	d82d      	bhi.n	8003888 <HAL_InitTick+0xac>
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <HAL_InitTick+0x5e>
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d00d      	beq.n	8003854 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8003838:	e026      	b.n	8003888 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800383a:	4b21      	ldr	r3, [pc, #132]	@ (80038c0 <HAL_InitTick+0xe4>)
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	4b1e      	ldr	r3, [pc, #120]	@ (80038b8 <HAL_InitTick+0xdc>)
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	4619      	mov	r1, r3
 8003844:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8003848:	fbb3 f3f1 	udiv	r3, r3, r1
 800384c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003850:	60fb      	str	r3, [r7, #12]
        break;
 8003852:	e01a      	b.n	800388a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8003854:	4b18      	ldr	r3, [pc, #96]	@ (80038b8 <HAL_InitTick+0xdc>)
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	461a      	mov	r2, r3
 800385a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800385e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003862:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8003866:	fbb2 f3f3 	udiv	r3, r2, r3
 800386a:	60fb      	str	r3, [r7, #12]
        break;
 800386c:	e00d      	b.n	800388a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800386e:	4b12      	ldr	r3, [pc, #72]	@ (80038b8 <HAL_InitTick+0xdc>)
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	461a      	mov	r2, r3
 8003874:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003878:	fbb3 f3f2 	udiv	r3, r3, r2
 800387c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003880:	fbb2 f3f3 	udiv	r3, r2, r3
 8003884:	60fb      	str	r3, [r7, #12]
        break;
 8003886:	e000      	b.n	800388a <HAL_InitTick+0xae>
        break;
 8003888:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f8f0 	bl	8003a70 <HAL_SYSTICK_Config>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e009      	b.n	80038ae <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800389a:	2200      	movs	r2, #0
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80038a2:	f000 f8cb 	bl	8003a3c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80038a6:	4a07      	ldr	r2, [pc, #28]	@ (80038c4 <HAL_InitTick+0xe8>)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80038ac:	2300      	movs	r3, #0
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3710      	adds	r7, #16
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	2000000c 	.word	0x2000000c
 80038bc:	e000e010 	.word	0xe000e010
 80038c0:	20000004 	.word	0x20000004
 80038c4:	20000008 	.word	0x20000008

080038c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80038cc:	4b06      	ldr	r3, [pc, #24]	@ (80038e8 <HAL_IncTick+0x20>)
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	461a      	mov	r2, r3
 80038d2:	4b06      	ldr	r3, [pc, #24]	@ (80038ec <HAL_IncTick+0x24>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4413      	add	r3, r2
 80038d8:	4a04      	ldr	r2, [pc, #16]	@ (80038ec <HAL_IncTick+0x24>)
 80038da:	6013      	str	r3, [r2, #0]
}
 80038dc:	bf00      	nop
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	2000000c 	.word	0x2000000c
 80038ec:	200024c0 	.word	0x200024c0

080038f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return uwTick;
 80038f4:	4b03      	ldr	r3, [pc, #12]	@ (8003904 <HAL_GetTick+0x14>)
 80038f6:	681b      	ldr	r3, [r3, #0]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	200024c0 	.word	0x200024c0

08003908 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f003 0307 	and.w	r3, r3, #7
 8003916:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003918:	4b0c      	ldr	r3, [pc, #48]	@ (800394c <__NVIC_SetPriorityGrouping+0x44>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800391e:	68ba      	ldr	r2, [r7, #8]
 8003920:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003924:	4013      	ands	r3, r2
 8003926:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003930:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003934:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003938:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800393a:	4a04      	ldr	r2, [pc, #16]	@ (800394c <__NVIC_SetPriorityGrouping+0x44>)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	60d3      	str	r3, [r2, #12]
}
 8003940:	bf00      	nop
 8003942:	3714      	adds	r7, #20
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000ed00 	.word	0xe000ed00

08003950 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003954:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <__NVIC_GetPriorityGrouping+0x18>)
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	0a1b      	lsrs	r3, r3, #8
 800395a:	f003 0307 	and.w	r3, r3, #7
}
 800395e:	4618      	mov	r0, r3
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	e000ed00 	.word	0xe000ed00

0800396c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	4603      	mov	r3, r0
 8003974:	6039      	str	r1, [r7, #0]
 8003976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800397c:	2b00      	cmp	r3, #0
 800397e:	db0a      	blt.n	8003996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	b2da      	uxtb	r2, r3
 8003984:	490c      	ldr	r1, [pc, #48]	@ (80039b8 <__NVIC_SetPriority+0x4c>)
 8003986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800398a:	0112      	lsls	r2, r2, #4
 800398c:	b2d2      	uxtb	r2, r2
 800398e:	440b      	add	r3, r1
 8003990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003994:	e00a      	b.n	80039ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	b2da      	uxtb	r2, r3
 800399a:	4908      	ldr	r1, [pc, #32]	@ (80039bc <__NVIC_SetPriority+0x50>)
 800399c:	79fb      	ldrb	r3, [r7, #7]
 800399e:	f003 030f 	and.w	r3, r3, #15
 80039a2:	3b04      	subs	r3, #4
 80039a4:	0112      	lsls	r2, r2, #4
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	440b      	add	r3, r1
 80039aa:	761a      	strb	r2, [r3, #24]
}
 80039ac:	bf00      	nop
 80039ae:	370c      	adds	r7, #12
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	e000e100 	.word	0xe000e100
 80039bc:	e000ed00 	.word	0xe000ed00

080039c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b089      	sub	sp, #36	@ 0x24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	f003 0307 	and.w	r3, r3, #7
 80039d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f1c3 0307 	rsb	r3, r3, #7
 80039da:	2b04      	cmp	r3, #4
 80039dc:	bf28      	it	cs
 80039de:	2304      	movcs	r3, #4
 80039e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039e2:	69fb      	ldr	r3, [r7, #28]
 80039e4:	3304      	adds	r3, #4
 80039e6:	2b06      	cmp	r3, #6
 80039e8:	d902      	bls.n	80039f0 <NVIC_EncodePriority+0x30>
 80039ea:	69fb      	ldr	r3, [r7, #28]
 80039ec:	3b03      	subs	r3, #3
 80039ee:	e000      	b.n	80039f2 <NVIC_EncodePriority+0x32>
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43da      	mvns	r2, r3
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	401a      	ands	r2, r3
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a08:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8003a12:	43d9      	mvns	r1, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a18:	4313      	orrs	r3, r2
         );
}
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3724      	adds	r7, #36	@ 0x24
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a24:	4770      	bx	lr

08003a26 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b082      	sub	sp, #8
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f7ff ff6a 	bl	8003908 <__NVIC_SetPriorityGrouping>
}
 8003a34:	bf00      	nop
 8003a36:	3708      	adds	r7, #8
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	4603      	mov	r3, r0
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	607a      	str	r2, [r7, #4]
 8003a48:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a4a:	f7ff ff81 	bl	8003950 <__NVIC_GetPriorityGrouping>
 8003a4e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	68b9      	ldr	r1, [r7, #8]
 8003a54:	6978      	ldr	r0, [r7, #20]
 8003a56:	f7ff ffb3 	bl	80039c0 <NVIC_EncodePriority>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a60:	4611      	mov	r1, r2
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7ff ff82 	bl	800396c <__NVIC_SetPriority>
}
 8003a68:	bf00      	nop
 8003a6a:	3718      	adds	r7, #24
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a80:	d301      	bcc.n	8003a86 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003a82:	2301      	movs	r3, #1
 8003a84:	e00d      	b.n	8003aa2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003a86:	4a0a      	ldr	r2, [pc, #40]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003a8e:	4b08      	ldr	r3, [pc, #32]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003a94:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a05      	ldr	r2, [pc, #20]	@ (8003ab0 <HAL_SYSTICK_Config+0x40>)
 8003a9a:	f043 0303 	orr.w	r3, r3, #3
 8003a9e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	370c      	adds	r7, #12
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	e000e010 	.word	0xe000e010

08003ab4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d844      	bhi.n	8003b4c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac8:	08003aeb 	.word	0x08003aeb
 8003acc:	08003b09 	.word	0x08003b09
 8003ad0:	08003b2b 	.word	0x08003b2b
 8003ad4:	08003b4d 	.word	0x08003b4d
 8003ad8:	08003add 	.word	0x08003add
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003adc:	4b1f      	ldr	r3, [pc, #124]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ae2:	f043 0304 	orr.w	r3, r3, #4
 8003ae6:	6013      	str	r3, [r2, #0]
      break;
 8003ae8:	e031      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003aea:	4b1c      	ldr	r3, [pc, #112]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a1b      	ldr	r2, [pc, #108]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003af0:	f023 0304 	bic.w	r3, r3, #4
 8003af4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8003af6:	4b1a      	ldr	r3, [pc, #104]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003af8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003afc:	4a18      	ldr	r2, [pc, #96]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003afe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003b06:	e022      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003b08:	4b14      	ldr	r3, [pc, #80]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a13      	ldr	r2, [pc, #76]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b0e:	f023 0304 	bic.w	r3, r3, #4
 8003b12:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003b14:	4b12      	ldr	r3, [pc, #72]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b1a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b1e:	4a10      	ldr	r2, [pc, #64]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b20:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003b28:	e011      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8003b5c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b30:	f023 0304 	bic.w	r3, r3, #4
 8003b34:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8003b36:	4b0a      	ldr	r3, [pc, #40]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b3c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003b40:	4a07      	ldr	r2, [pc, #28]	@ (8003b60 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b42:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003b46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8003b4a:	e000      	b.n	8003b4e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003b4c:	bf00      	nop
  }
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	e000e010 	.word	0xe000e010
 8003b60:	46020c00 	.word	0x46020c00

08003b64 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003b6a:	4b19      	ldr	r3, [pc, #100]	@ (8003bd0 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003b76:	2304      	movs	r3, #4
 8003b78:	607b      	str	r3, [r7, #4]
 8003b7a:	e021      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8003b7c:	4b15      	ldr	r3, [pc, #84]	@ (8003bd4 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8003b7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003b82:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003b86:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b8e:	d011      	beq.n	8003bb4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b96:	d810      	bhi.n	8003bba <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d004      	beq.n	8003ba8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ba4:	d003      	beq.n	8003bae <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003ba6:	e008      	b.n	8003bba <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	607b      	str	r3, [r7, #4]
        break;
 8003bac:	e008      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	607b      	str	r3, [r7, #4]
        break;
 8003bb2:	e005      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	607b      	str	r3, [r7, #4]
        break;
 8003bb8:	e002      	b.n	8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	607b      	str	r3, [r7, #4]
        break;
 8003bbe:	bf00      	nop
    }
  }
  return systick_source;
 8003bc0:	687b      	ldr	r3, [r7, #4]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	370c      	adds	r7, #12
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	e000e010 	.word	0xe000e010
 8003bd4:	46020c00 	.word	0x46020c00

08003bd8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e142      	b.n	8003e70 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d106      	bne.n	8003c04 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff f8ee 	bl	8002de0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	699a      	ldr	r2, [r3, #24]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0210 	bic.w	r2, r2, #16
 8003c12:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c14:	f7ff fe6c 	bl	80038f0 <HAL_GetTick>
 8003c18:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c1a:	e012      	b.n	8003c42 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003c1c:	f7ff fe68 	bl	80038f0 <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b0a      	cmp	r3, #10
 8003c28:	d90b      	bls.n	8003c42 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c2e:	f043 0201 	orr.w	r2, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2203      	movs	r2, #3
 8003c3a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e116      	b.n	8003e70 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	699b      	ldr	r3, [r3, #24]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b08      	cmp	r3, #8
 8003c4e:	d0e5      	beq.n	8003c1c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	699a      	ldr	r2, [r3, #24]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0201 	orr.w	r2, r2, #1
 8003c5e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c60:	f7ff fe46 	bl	80038f0 <HAL_GetTick>
 8003c64:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003c66:	e012      	b.n	8003c8e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003c68:	f7ff fe42 	bl	80038f0 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b0a      	cmp	r3, #10
 8003c74:	d90b      	bls.n	8003c8e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c7a:	f043 0201 	orr.w	r2, r3, #1
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2203      	movs	r2, #3
 8003c86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e0f0      	b.n	8003e70 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d0e5      	beq.n	8003c68 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f042 0202 	orr.w	r2, r2, #2
 8003caa:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003cac:	4a72      	ldr	r2, [pc, #456]	@ (8003e78 <HAL_FDCAN_Init+0x2a0>)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	7c1b      	ldrb	r3, [r3, #16]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d108      	bne.n	8003cce <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	699a      	ldr	r2, [r3, #24]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cca:	619a      	str	r2, [r3, #24]
 8003ccc:	e007      	b.n	8003cde <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	699a      	ldr	r2, [r3, #24]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cdc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	7c5b      	ldrb	r3, [r3, #17]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d108      	bne.n	8003cf8 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	699a      	ldr	r2, [r3, #24]
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cf4:	619a      	str	r2, [r3, #24]
 8003cf6:	e007      	b.n	8003d08 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	699a      	ldr	r2, [r3, #24]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d06:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	7c9b      	ldrb	r3, [r3, #18]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d108      	bne.n	8003d22 <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699a      	ldr	r2, [r3, #24]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003d1e:	619a      	str	r2, [r3, #24]
 8003d20:	e007      	b.n	8003d32 <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	699a      	ldr	r2, [r3, #24]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d30:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	430a      	orrs	r2, r1
 8003d46:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	699a      	ldr	r2, [r3, #24]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8003d56:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	691a      	ldr	r2, [r3, #16]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0210 	bic.w	r2, r2, #16
 8003d66:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68db      	ldr	r3, [r3, #12]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d108      	bne.n	8003d82 <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	699a      	ldr	r2, [r3, #24]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f042 0204 	orr.w	r2, r2, #4
 8003d7e:	619a      	str	r2, [r3, #24]
 8003d80:	e02c      	b.n	8003ddc <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	68db      	ldr	r3, [r3, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d028      	beq.n	8003ddc <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d01c      	beq.n	8003dcc <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	699a      	ldr	r2, [r3, #24]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003da0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	691a      	ldr	r2, [r3, #16]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f042 0210 	orr.w	r2, r2, #16
 8003db0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	2b03      	cmp	r3, #3
 8003db8:	d110      	bne.n	8003ddc <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	699a      	ldr	r2, [r3, #24]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0220 	orr.w	r2, r2, #32
 8003dc8:	619a      	str	r2, [r3, #24]
 8003dca:	e007      	b.n	8003ddc <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	699a      	ldr	r2, [r3, #24]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f042 0220 	orr.w	r2, r2, #32
 8003dda:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	3b01      	subs	r3, #1
 8003de2:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	69db      	ldr	r3, [r3, #28]
 8003de8:	3b01      	subs	r3, #1
 8003dea:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003dec:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003df4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003e04:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003e06:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e10:	d115      	bne.n	8003e3e <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e16:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e1c:	3b01      	subs	r3, #1
 8003e1e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e20:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e26:	3b01      	subs	r3, #1
 8003e28:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003e2a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e32:	3b01      	subs	r3, #1
 8003e34:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003e3a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003e3c:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 fae3 	bl	8004420 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2200      	movs	r2, #0
 8003e64:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8003e6e:	2300      	movs	r3, #0
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	4000a500 	.word	0x4000a500

08003e7c <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b087      	sub	sp, #28
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003e8c:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8003e8e:	7dfb      	ldrb	r3, [r7, #23]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d002      	beq.n	8003e9a <HAL_FDCAN_ConfigFilter+0x1e>
 8003e94:	7dfb      	ldrb	r3, [r7, #23]
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d13d      	bne.n	8003f16 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d119      	bne.n	8003ed6 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003eae:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8003eb6:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	4413      	add	r3, r2
 8003ecc:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	601a      	str	r2, [r3, #0]
 8003ed4:	e01d      	b.n	8003f12 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	075a      	lsls	r2, r3, #29
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	691b      	ldr	r3, [r3, #16]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	079a      	lsls	r2, r3, #30
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	695b      	ldr	r3, [r3, #20]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	4413      	add	r3, r2
 8003efe:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	3304      	adds	r3, #4
 8003f0a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	68fa      	ldr	r2, [r7, #12]
 8003f10:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	e006      	b.n	8003f24 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f1a:	f043 0202 	orr.w	r2, r3, #2
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
  }
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr

08003f30 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f3e:	b2db      	uxtb	r3, r3
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d110      	bne.n	8003f66 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2202      	movs	r2, #2
 8003f48:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699a      	ldr	r2, [r3, #24]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0201 	bic.w	r2, r2, #1
 8003f5a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8003f62:	2300      	movs	r3, #0
 8003f64:	e006      	b.n	8003f74 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f6a:	f043 0204 	orr.w	r2, r3, #4
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
  }
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2b02      	cmp	r3, #2
 8003f96:	d12c      	bne.n	8003ff2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003fa0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d007      	beq.n	8003fb8 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	e023      	b.n	8004000 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8003fc0:	0c1b      	lsrs	r3, r3, #16
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	68b9      	ldr	r1, [r7, #8]
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 fa7c 	bl	80044cc <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2101      	movs	r1, #1
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8003fe0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	409a      	lsls	r2, r3
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	e006      	b.n	8004000 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ff6:	f043 0208 	orr.w	r2, r3, #8
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
  }
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004008:	b480      	push	{r7}
 800400a:	b08b      	sub	sp, #44	@ 0x2c
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
 8004014:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004016:	2300      	movs	r3, #0
 8004018:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004020:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8004022:	7efb      	ldrb	r3, [r7, #27]
 8004024:	2b02      	cmp	r3, #2
 8004026:	f040 80e8 	bne.w	80041fa <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b40      	cmp	r3, #64	@ 0x40
 800402e:	d137      	bne.n	80040a0 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004038:	f003 030f 	and.w	r3, r3, #15
 800403c:	2b00      	cmp	r3, #0
 800403e:	d107      	bne.n	8004050 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004044:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800404c:	2301      	movs	r3, #1
 800404e:	e0db      	b.n	8004208 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004058:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800405c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004060:	d10a      	bne.n	8004078 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800406a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800406e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004072:	d101      	bne.n	8004078 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004074:	2301      	movs	r3, #1
 8004076:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004080:	0a1b      	lsrs	r3, r3, #8
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	69fa      	ldr	r2, [r7, #28]
 8004088:	4413      	add	r3, r2
 800408a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8004090:	69fa      	ldr	r2, [r7, #28]
 8004092:	4613      	mov	r3, r2
 8004094:	00db      	lsls	r3, r3, #3
 8004096:	4413      	add	r3, r2
 8004098:	00db      	lsls	r3, r3, #3
 800409a:	440b      	add	r3, r1
 800409c:	627b      	str	r3, [r7, #36]	@ 0x24
 800409e:	e036      	b.n	800410e <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040a8:	f003 030f 	and.w	r3, r3, #15
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d107      	bne.n	80040c0 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80040bc:	2301      	movs	r3, #1
 80040be:	e0a3      	b.n	8004208 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040d0:	d10a      	bne.n	80040e8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040e2:	d101      	bne.n	80040e8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80040e4:	2301      	movs	r3, #1
 80040e6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040f0:	0a1b      	lsrs	r3, r3, #8
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	69fa      	ldr	r2, [r7, #28]
 80040f8:	4413      	add	r3, r2
 80040fa:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8004100:	69fa      	ldr	r2, [r7, #28]
 8004102:	4613      	mov	r3, r2
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	4413      	add	r3, r2
 8004108:	00db      	lsls	r3, r3, #3
 800410a:	440b      	add	r3, r1
 800410c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d107      	bne.n	8004132 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8004122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	0c9b      	lsrs	r3, r3, #18
 8004128:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	601a      	str	r2, [r3, #0]
 8004130:	e005      	b.n	800413e <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8004132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800413e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800414a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8004156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004158:	3304      	adds	r3, #4
 800415a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800415c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	b29a      	uxth	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	0c1b      	lsrs	r3, r3, #16
 800416c:	f003 020f 	and.w	r2, r3, #15
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800418c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	0e1b      	lsrs	r3, r3, #24
 8004192:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	0fda      	lsrs	r2, r3, #31
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	3304      	adds	r3, #4
 80041a8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80041aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ac:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80041ae:	2300      	movs	r3, #0
 80041b0:	623b      	str	r3, [r7, #32]
 80041b2:	e00a      	b.n	80041ca <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80041b4:	697a      	ldr	r2, [r7, #20]
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	441a      	add	r2, r3
 80041ba:	6839      	ldr	r1, [r7, #0]
 80041bc:	6a3b      	ldr	r3, [r7, #32]
 80041be:	440b      	add	r3, r1
 80041c0:	7812      	ldrb	r2, [r2, #0]
 80041c2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80041c4:	6a3b      	ldr	r3, [r7, #32]
 80041c6:	3301      	adds	r3, #1
 80041c8:	623b      	str	r3, [r7, #32]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	4a11      	ldr	r2, [pc, #68]	@ (8004214 <HAL_FDCAN_GetRxMessage+0x20c>)
 80041d0:	5cd3      	ldrb	r3, [r2, r3]
 80041d2:	461a      	mov	r2, r3
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d3ec      	bcc.n	80041b4 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b40      	cmp	r3, #64	@ 0x40
 80041de:	d105      	bne.n	80041ec <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	69fa      	ldr	r2, [r7, #28]
 80041e6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 80041ea:	e004      	b.n	80041f6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	69fa      	ldr	r2, [r7, #28]
 80041f2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80041f6:	2300      	movs	r3, #0
 80041f8:	e006      	b.n	8004208 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041fe:	f043 0208 	orr.w	r2, r3, #8
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
  }
}
 8004208:	4618      	mov	r0, r3
 800420a:	372c      	adds	r7, #44	@ 0x2c
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	08011b30 	.word	0x08011b30

08004218 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8004218:	b480      	push	{r7}
 800421a:	b085      	sub	sp, #20
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
 8004220:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b40      	cmp	r3, #64	@ 0x40
 8004226:	d107      	bne.n	8004238 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004230:	f003 030f 	and.w	r3, r3, #15
 8004234:	60fb      	str	r3, [r7, #12]
 8004236:	e006      	b.n	8004246 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004240:	f003 030f 	and.w	r3, r3, #15
 8004244:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8004246:	68fb      	ldr	r3, [r7, #12]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004266:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004268:	7dfb      	ldrb	r3, [r7, #23]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d003      	beq.n	8004276 <HAL_FDCAN_ActivateNotification+0x22>
 800426e:	7dfb      	ldrb	r3, [r7, #23]
 8004270:	2b02      	cmp	r3, #2
 8004272:	f040 80c8 	bne.w	8004406 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	f003 0307 	and.w	r3, r3, #7
 8004284:	2b00      	cmp	r3, #0
 8004286:	d004      	beq.n	8004292 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	f003 0301 	and.w	r3, r3, #1
 800428e:	2b00      	cmp	r3, #0
 8004290:	d03b      	beq.n	800430a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004298:	2b00      	cmp	r3, #0
 800429a:	d004      	beq.n	80042a6 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d031      	beq.n	800430a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d004      	beq.n	80042ba <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d027      	beq.n	800430a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d004      	beq.n	80042ce <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d01d      	beq.n	800430a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d004      	beq.n	80042e2 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	f003 0310 	and.w	r3, r3, #16
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d013      	beq.n	800430a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d004      	beq.n	80042f6 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f003 0320 	and.w	r3, r3, #32
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d009      	beq.n	800430a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00c      	beq.n	800431a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004306:	2b00      	cmp	r3, #0
 8004308:	d107      	bne.n	800431a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 0201 	orr.w	r2, r2, #1
 8004318:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	2b00      	cmp	r3, #0
 8004322:	d004      	beq.n	800432e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	2b00      	cmp	r3, #0
 800432c:	d13b      	bne.n	80043a6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8004334:	2b00      	cmp	r3, #0
 8004336:	d004      	beq.n	8004342 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	f003 0302 	and.w	r3, r3, #2
 800433e:	2b00      	cmp	r3, #0
 8004340:	d131      	bne.n	80043a6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8004342:	68bb      	ldr	r3, [r7, #8]
 8004344:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8004348:	2b00      	cmp	r3, #0
 800434a:	d004      	beq.n	8004356 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f003 0304 	and.w	r3, r3, #4
 8004352:	2b00      	cmp	r3, #0
 8004354:	d127      	bne.n	80043a6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 800435c:	2b00      	cmp	r3, #0
 800435e:	d004      	beq.n	800436a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d11d      	bne.n	80043a6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8004370:	2b00      	cmp	r3, #0
 8004372:	d004      	beq.n	800437e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	f003 0310 	and.w	r3, r3, #16
 800437a:	2b00      	cmp	r3, #0
 800437c:	d113      	bne.n	80043a6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8004384:	2b00      	cmp	r3, #0
 8004386:	d004      	beq.n	8004392 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	f003 0320 	and.w	r3, r3, #32
 800438e:	2b00      	cmp	r3, #0
 8004390:	d109      	bne.n	80043a6 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00c      	beq.n	80043b6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d007      	beq.n	80043b6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f042 0202 	orr.w	r2, r2, #2
 80043b4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d009      	beq.n	80043d4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d009      	beq.n	80043f2 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	430a      	orrs	r2, r1
 80043ee:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	430a      	orrs	r2, r1
 8004400:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8004402:	2300      	movs	r3, #0
 8004404:	e006      	b.n	8004414 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800440a:	f043 0202 	orr.w	r2, r3, #2
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004412:	2301      	movs	r3, #1
  }
}
 8004414:	4618      	mov	r0, r3
 8004416:	371c      	adds	r7, #28
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004428:	4b27      	ldr	r3, [pc, #156]	@ (80044c8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800442a:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	68ba      	ldr	r2, [r7, #8]
 8004430:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800443a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004442:	041a      	lsls	r2, r3, #16
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	430a      	orrs	r2, r1
 800444a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004460:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004468:	061a      	lsls	r2, r3, #24
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	60fb      	str	r3, [r7, #12]
 80044a0:	e005      	b.n	80044ae <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	3304      	adds	r3, #4
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80044b4:	68fa      	ldr	r2, [r7, #12]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d3f3      	bcc.n	80044a2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80044ba:	bf00      	nop
 80044bc:	bf00      	nop
 80044be:	3714      	adds	r7, #20
 80044c0:	46bd      	mov	sp, r7
 80044c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c6:	4770      	bx	lr
 80044c8:	4000ac00 	.word	0x4000ac00

080044cc <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b089      	sub	sp, #36	@ 0x24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
 80044d8:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d10a      	bne.n	80044f8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80044ea:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80044f2:	4313      	orrs	r3, r2
 80044f4:	61fb      	str	r3, [r7, #28]
 80044f6:	e00a      	b.n	800450e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004500:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004506:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004508:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800450c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	6a1b      	ldr	r3, [r3, #32]
 8004512:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004518:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800451e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004524:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004526:	68bb      	ldr	r3, [r7, #8]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800452c:	4313      	orrs	r3, r2
 800452e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	4613      	mov	r3, r2
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	4413      	add	r3, r2
 800453c:	00db      	lsls	r3, r3, #3
 800453e:	440b      	add	r3, r1
 8004540:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	69fa      	ldr	r2, [r7, #28]
 8004546:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004548:	69bb      	ldr	r3, [r7, #24]
 800454a:	3304      	adds	r3, #4
 800454c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	3304      	adds	r3, #4
 8004558:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800455a:	2300      	movs	r3, #0
 800455c:	617b      	str	r3, [r7, #20]
 800455e:	e020      	b.n	80045a2 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	3303      	adds	r3, #3
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	4413      	add	r3, r2
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	3302      	adds	r3, #2
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	440b      	add	r3, r1
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004578:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	3301      	adds	r3, #1
 800457e:	6879      	ldr	r1, [r7, #4]
 8004580:	440b      	add	r3, r1
 8004582:	781b      	ldrb	r3, [r3, #0]
 8004584:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004586:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	697a      	ldr	r2, [r7, #20]
 800458c:	440a      	add	r2, r1
 800458e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004590:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004596:	69bb      	ldr	r3, [r7, #24]
 8004598:	3304      	adds	r3, #4
 800459a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	3304      	adds	r3, #4
 80045a0:	617b      	str	r3, [r7, #20]
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	68db      	ldr	r3, [r3, #12]
 80045a6:	4a06      	ldr	r2, [pc, #24]	@ (80045c0 <FDCAN_CopyMessageToRAM+0xf4>)
 80045a8:	5cd3      	ldrb	r3, [r2, r3]
 80045aa:	461a      	mov	r2, r3
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d3d6      	bcc.n	8004560 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80045b2:	bf00      	nop
 80045b4:	bf00      	nop
 80045b6:	3724      	adds	r7, #36	@ 0x24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr
 80045c0:	08011b30 	.word	0x08011b30

080045c4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b089      	sub	sp, #36	@ 0x24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80045ce:	2300      	movs	r3, #0
 80045d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80045d6:	e1c2      	b.n	800495e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	2101      	movs	r1, #1
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	fa01 f303 	lsl.w	r3, r1, r3
 80045e4:	4013      	ands	r3, r2
 80045e6:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	f000 81b2 	beq.w	8004958 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a55      	ldr	r2, [pc, #340]	@ (800474c <HAL_GPIO_Init+0x188>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d15d      	bne.n	80046b8 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8004602:	2201      	movs	r2, #1
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	43db      	mvns	r3, r3
 800460c:	69fa      	ldr	r2, [r7, #28]
 800460e:	4013      	ands	r3, r2
 8004610:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f003 0201 	and.w	r2, r3, #1
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	69fa      	ldr	r2, [r7, #28]
 8004622:	4313      	orrs	r3, r2
 8004624:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	69fa      	ldr	r2, [r7, #28]
 800462a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 800462c:	4a48      	ldr	r2, [pc, #288]	@ (8004750 <HAL_GPIO_Init+0x18c>)
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004634:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8004636:	4a46      	ldr	r2, [pc, #280]	@ (8004750 <HAL_GPIO_Init+0x18c>)
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	00db      	lsls	r3, r3, #3
 800463c:	4413      	add	r3, r2
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	08da      	lsrs	r2, r3, #3
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	3208      	adds	r2, #8
 800464a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800464e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f003 0307 	and.w	r3, r3, #7
 8004656:	009b      	lsls	r3, r3, #2
 8004658:	220f      	movs	r2, #15
 800465a:	fa02 f303 	lsl.w	r3, r2, r3
 800465e:	43db      	mvns	r3, r3
 8004660:	69fa      	ldr	r2, [r7, #28]
 8004662:	4013      	ands	r3, r2
 8004664:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8004666:	69bb      	ldr	r3, [r7, #24]
 8004668:	f003 0307 	and.w	r3, r3, #7
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	220b      	movs	r2, #11
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	69fa      	ldr	r2, [r7, #28]
 8004676:	4313      	orrs	r3, r2
 8004678:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	08da      	lsrs	r2, r3, #3
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	3208      	adds	r2, #8
 8004682:	69f9      	ldr	r1, [r7, #28]
 8004684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	005b      	lsls	r3, r3, #1
 8004692:	2203      	movs	r2, #3
 8004694:	fa02 f303 	lsl.w	r3, r2, r3
 8004698:	43db      	mvns	r3, r3
 800469a:	69fa      	ldr	r2, [r7, #28]
 800469c:	4013      	ands	r3, r2
 800469e:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	005b      	lsls	r3, r3, #1
 80046a4:	2202      	movs	r2, #2
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	69fa      	ldr	r2, [r7, #28]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	69fa      	ldr	r2, [r7, #28]
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	e067      	b.n	8004788 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	2b02      	cmp	r3, #2
 80046be:	d003      	beq.n	80046c8 <HAL_GPIO_Init+0x104>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	2b12      	cmp	r3, #18
 80046c6:	d145      	bne.n	8004754 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80046c8:	697b      	ldr	r3, [r7, #20]
 80046ca:	08da      	lsrs	r2, r3, #3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3208      	adds	r2, #8
 80046d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046d4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f003 0307 	and.w	r3, r3, #7
 80046dc:	009b      	lsls	r3, r3, #2
 80046de:	220f      	movs	r2, #15
 80046e0:	fa02 f303 	lsl.w	r3, r2, r3
 80046e4:	43db      	mvns	r3, r3
 80046e6:	69fa      	ldr	r2, [r7, #28]
 80046e8:	4013      	ands	r3, r2
 80046ea:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	691b      	ldr	r3, [r3, #16]
 80046f0:	f003 020f 	and.w	r2, r3, #15
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	f003 0307 	and.w	r3, r3, #7
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	69fa      	ldr	r2, [r7, #28]
 8004702:	4313      	orrs	r3, r2
 8004704:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	08da      	lsrs	r2, r3, #3
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	3208      	adds	r2, #8
 800470e:	69f9      	ldr	r1, [r7, #28]
 8004710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	2203      	movs	r2, #3
 8004720:	fa02 f303 	lsl.w	r3, r2, r3
 8004724:	43db      	mvns	r3, r3
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	4013      	ands	r3, r2
 800472a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 0203 	and.w	r2, r3, #3
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	69fa      	ldr	r2, [r7, #28]
 800473e:	4313      	orrs	r3, r2
 8004740:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	69fa      	ldr	r2, [r7, #28]
 8004746:	601a      	str	r2, [r3, #0]
 8004748:	e01e      	b.n	8004788 <HAL_GPIO_Init+0x1c4>
 800474a:	bf00      	nop
 800474c:	46020000 	.word	0x46020000
 8004750:	08011b40 	.word	0x08011b40
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	2203      	movs	r2, #3
 8004760:	fa02 f303 	lsl.w	r3, r2, r3
 8004764:	43db      	mvns	r3, r3
 8004766:	69fa      	ldr	r2, [r7, #28]
 8004768:	4013      	ands	r3, r2
 800476a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f003 0203 	and.w	r2, r3, #3
 8004774:	69bb      	ldr	r3, [r7, #24]
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	69fa      	ldr	r2, [r7, #28]
 800477e:	4313      	orrs	r3, r2
 8004780:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	69fa      	ldr	r2, [r7, #28]
 8004786:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d00b      	beq.n	80047a8 <HAL_GPIO_Init+0x1e4>
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	2b02      	cmp	r3, #2
 8004796:	d007      	beq.n	80047a8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800479c:	2b11      	cmp	r3, #17
 800479e:	d003      	beq.n	80047a8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	2b12      	cmp	r3, #18
 80047a6:	d130      	bne.n	800480a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	005b      	lsls	r3, r3, #1
 80047b2:	2203      	movs	r2, #3
 80047b4:	fa02 f303 	lsl.w	r3, r2, r3
 80047b8:	43db      	mvns	r3, r3
 80047ba:	69fa      	ldr	r2, [r7, #28]
 80047bc:	4013      	ands	r3, r2
 80047be:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	68da      	ldr	r2, [r3, #12]
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	fa02 f303 	lsl.w	r3, r2, r3
 80047cc:	69fa      	ldr	r2, [r7, #28]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	69fa      	ldr	r2, [r7, #28]
 80047d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80047de:	2201      	movs	r2, #1
 80047e0:	69bb      	ldr	r3, [r7, #24]
 80047e2:	fa02 f303 	lsl.w	r3, r2, r3
 80047e6:	43db      	mvns	r3, r3
 80047e8:	69fa      	ldr	r2, [r7, #28]
 80047ea:	4013      	ands	r3, r2
 80047ec:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	685b      	ldr	r3, [r3, #4]
 80047f2:	091b      	lsrs	r3, r3, #4
 80047f4:	f003 0201 	and.w	r2, r3, #1
 80047f8:	69bb      	ldr	r3, [r7, #24]
 80047fa:	fa02 f303 	lsl.w	r3, r2, r3
 80047fe:	69fa      	ldr	r2, [r7, #28]
 8004800:	4313      	orrs	r3, r2
 8004802:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	69fa      	ldr	r2, [r7, #28]
 8004808:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2b03      	cmp	r3, #3
 8004810:	d107      	bne.n	8004822 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8004816:	2b03      	cmp	r3, #3
 8004818:	d11b      	bne.n	8004852 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	689b      	ldr	r3, [r3, #8]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d017      	beq.n	8004852 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	2203      	movs	r2, #3
 800482e:	fa02 f303 	lsl.w	r3, r2, r3
 8004832:	43db      	mvns	r3, r3
 8004834:	69fa      	ldr	r2, [r7, #28]
 8004836:	4013      	ands	r3, r2
 8004838:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	689a      	ldr	r2, [r3, #8]
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	fa02 f303 	lsl.w	r3, r2, r3
 8004846:	69fa      	ldr	r2, [r7, #28]
 8004848:	4313      	orrs	r3, r2
 800484a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	69fa      	ldr	r2, [r7, #28]
 8004850:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d07c      	beq.n	8004958 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800485e:	4a47      	ldr	r2, [pc, #284]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	089b      	lsrs	r3, r3, #2
 8004864:	3318      	adds	r3, #24
 8004866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800486a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	f003 0303 	and.w	r3, r3, #3
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	220f      	movs	r2, #15
 8004876:	fa02 f303 	lsl.w	r3, r2, r3
 800487a:	43db      	mvns	r3, r3
 800487c:	69fa      	ldr	r2, [r7, #28]
 800487e:	4013      	ands	r3, r2
 8004880:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	0a9a      	lsrs	r2, r3, #10
 8004886:	4b3e      	ldr	r3, [pc, #248]	@ (8004980 <HAL_GPIO_Init+0x3bc>)
 8004888:	4013      	ands	r3, r2
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	f002 0203 	and.w	r2, r2, #3
 8004890:	00d2      	lsls	r2, r2, #3
 8004892:	4093      	lsls	r3, r2
 8004894:	69fa      	ldr	r2, [r7, #28]
 8004896:	4313      	orrs	r3, r2
 8004898:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 800489a:	4938      	ldr	r1, [pc, #224]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	089b      	lsrs	r3, r3, #2
 80048a0:	3318      	adds	r3, #24
 80048a2:	69fa      	ldr	r2, [r7, #28]
 80048a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80048a8:	4b34      	ldr	r3, [pc, #208]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	69fa      	ldr	r2, [r7, #28]
 80048b4:	4013      	ands	r3, r2
 80048b6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80048c4:	69fa      	ldr	r2, [r7, #28]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80048cc:	4a2b      	ldr	r2, [pc, #172]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80048d2:	4b2a      	ldr	r3, [pc, #168]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	43db      	mvns	r3, r3
 80048dc:	69fa      	ldr	r2, [r7, #28]
 80048de:	4013      	ands	r3, r2
 80048e0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80048ee:	69fa      	ldr	r2, [r7, #28]
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80048f6:	4a21      	ldr	r2, [pc, #132]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 80048f8:	69fb      	ldr	r3, [r7, #28]
 80048fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 80048fc:	4b1f      	ldr	r3, [pc, #124]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 80048fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004902:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	43db      	mvns	r3, r3
 8004908:	69fa      	ldr	r2, [r7, #28]
 800490a:	4013      	ands	r3, r2
 800490c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004916:	2b00      	cmp	r3, #0
 8004918:	d003      	beq.n	8004922 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	4313      	orrs	r3, r2
 8004920:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8004922:	4a16      	ldr	r2, [pc, #88]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800492a:	4b14      	ldr	r3, [pc, #80]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 800492c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004930:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	43db      	mvns	r3, r3
 8004936:	69fa      	ldr	r2, [r7, #28]
 8004938:	4013      	ands	r3, r2
 800493a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8004948:	69fa      	ldr	r2, [r7, #28]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	4313      	orrs	r3, r2
 800494e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8004950:	4a0a      	ldr	r2, [pc, #40]	@ (800497c <HAL_GPIO_Init+0x3b8>)
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	3301      	adds	r3, #1
 800495c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	fa22 f303 	lsr.w	r3, r2, r3
 8004968:	2b00      	cmp	r3, #0
 800496a:	f47f ae35 	bne.w	80045d8 <HAL_GPIO_Init+0x14>
  }
}
 800496e:	bf00      	nop
 8004970:	bf00      	nop
 8004972:	3724      	adds	r7, #36	@ 0x24
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	46022000 	.word	0x46022000
 8004980:	002f7f7f 	.word	0x002f7f7f

08004984 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004984:	b480      	push	{r7}
 8004986:	b083      	sub	sp, #12
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	460b      	mov	r3, r1
 800498e:	807b      	strh	r3, [r7, #2]
 8004990:	4613      	mov	r3, r2
 8004992:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004994:	787b      	ldrb	r3, [r7, #1]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d003      	beq.n	80049a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800499a:	887a      	ldrh	r2, [r7, #2]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80049a0:	e002      	b.n	80049a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80049a2:	887a      	ldrh	r2, [r7, #2]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049a8:	bf00      	nop
 80049aa:	370c      	adds	r7, #12
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e08d      	b.n	8004ae2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d106      	bne.n	80049e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7fe fa6a 	bl	8002eb4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2224      	movs	r2, #36	@ 0x24
 80049e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0201 	bic.w	r2, r2, #1
 80049f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685a      	ldr	r2, [r3, #4]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d107      	bne.n	8004a2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689a      	ldr	r2, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a2a:	609a      	str	r2, [r3, #8]
 8004a2c:	e006      	b.n	8004a3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004a3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d108      	bne.n	8004a56 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a52:	605a      	str	r2, [r3, #4]
 8004a54:	e007      	b.n	8004a66 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6812      	ldr	r2, [r2, #0]
 8004a70:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68da      	ldr	r2, [r3, #12]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	691a      	ldr	r2, [r3, #16]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	69d9      	ldr	r1, [r3, #28]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a1a      	ldr	r2, [r3, #32]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	430a      	orrs	r2, r1
 8004ab2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0201 	orr.w	r2, r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2220      	movs	r2, #32
 8004ace:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3708      	adds	r7, #8
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}
	...

08004aec <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b088      	sub	sp, #32
 8004af0:	af02      	add	r7, sp, #8
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	607a      	str	r2, [r7, #4]
 8004af6:	461a      	mov	r2, r3
 8004af8:	460b      	mov	r3, r1
 8004afa:	817b      	strh	r3, [r7, #10]
 8004afc:	4613      	mov	r3, r2
 8004afe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b20      	cmp	r3, #32
 8004b0a:	f040 80da 	bne.w	8004cc2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d101      	bne.n	8004b1c <HAL_I2C_Master_Transmit+0x30>
 8004b18:	2302      	movs	r3, #2
 8004b1a:	e0d3      	b.n	8004cc4 <HAL_I2C_Master_Transmit+0x1d8>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004b24:	f7fe fee4 	bl	80038f0 <HAL_GetTick>
 8004b28:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	2319      	movs	r3, #25
 8004b30:	2201      	movs	r2, #1
 8004b32:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f000 fdce 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e0be      	b.n	8004cc4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2221      	movs	r2, #33	@ 0x21
 8004b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2210      	movs	r2, #16
 8004b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	893a      	ldrh	r2, [r7, #8]
 8004b66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	2bff      	cmp	r3, #255	@ 0xff
 8004b76:	d90e      	bls.n	8004b96 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	22ff      	movs	r2, #255	@ 0xff
 8004b7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b82:	b2da      	uxtb	r2, r3
 8004b84:	8979      	ldrh	r1, [r7, #10]
 8004b86:	4b51      	ldr	r3, [pc, #324]	@ (8004ccc <HAL_I2C_Master_Transmit+0x1e0>)
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f000 fff2 	bl	8005b78 <I2C_TransferConfig>
 8004b94:	e06c      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	8979      	ldrh	r1, [r7, #10]
 8004ba8:	4b48      	ldr	r3, [pc, #288]	@ (8004ccc <HAL_I2C_Master_Transmit+0x1e0>)
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004bb0:	68f8      	ldr	r0, [r7, #12]
 8004bb2:	f000 ffe1 	bl	8005b78 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004bb6:	e05b      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	6a39      	ldr	r1, [r7, #32]
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 fde4 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e07b      	b.n	8004cc4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bd0:	781a      	ldrb	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bdc:	1c5a      	adds	r2, r3, #1
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29a      	uxth	r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d034      	beq.n	8004c70 <HAL_I2C_Master_Transmit+0x184>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d130      	bne.n	8004c70 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	6a3b      	ldr	r3, [r7, #32]
 8004c14:	2200      	movs	r2, #0
 8004c16:	2180      	movs	r1, #128	@ 0x80
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f000 fd5d 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d001      	beq.n	8004c28 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e04d      	b.n	8004cc4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	2bff      	cmp	r3, #255	@ 0xff
 8004c30:	d90e      	bls.n	8004c50 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	22ff      	movs	r2, #255	@ 0xff
 8004c36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	8979      	ldrh	r1, [r7, #10]
 8004c40:	2300      	movs	r3, #0
 8004c42:	9300      	str	r3, [sp, #0]
 8004c44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 ff95 	bl	8005b78 <I2C_TransferConfig>
 8004c4e:	e00f      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c5e:	b2da      	uxtb	r2, r3
 8004c60:	8979      	ldrh	r1, [r7, #10]
 8004c62:	2300      	movs	r3, #0
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c6a:	68f8      	ldr	r0, [r7, #12]
 8004c6c:	f000 ff84 	bl	8005b78 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d19e      	bne.n	8004bb8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	6a39      	ldr	r1, [r7, #32]
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 fdca 	bl	8005818 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e01a      	b.n	8004cc4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2220      	movs	r2, #32
 8004c94:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	6859      	ldr	r1, [r3, #4]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd0 <HAL_I2C_Master_Transmit+0x1e4>)
 8004ca2:	400b      	ands	r3, r1
 8004ca4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2220      	movs	r2, #32
 8004caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	e000      	b.n	8004cc4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004cc2:	2302      	movs	r3, #2
  }
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3718      	adds	r7, #24
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}
 8004ccc:	80002000 	.word	0x80002000
 8004cd0:	fe00e800 	.word	0xfe00e800

08004cd4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b088      	sub	sp, #32
 8004cd8:	af02      	add	r7, sp, #8
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	607a      	str	r2, [r7, #4]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	817b      	strh	r3, [r7, #10]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cee:	b2db      	uxtb	r3, r3
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	f040 80db 	bne.w	8004eac <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d101      	bne.n	8004d04 <HAL_I2C_Master_Receive+0x30>
 8004d00:	2302      	movs	r3, #2
 8004d02:	e0d4      	b.n	8004eae <HAL_I2C_Master_Receive+0x1da>
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2201      	movs	r2, #1
 8004d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004d0c:	f7fe fdf0 	bl	80038f0 <HAL_GetTick>
 8004d10:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	2319      	movs	r3, #25
 8004d18:	2201      	movs	r2, #1
 8004d1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004d1e:	68f8      	ldr	r0, [r7, #12]
 8004d20:	f000 fcda 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e0bf      	b.n	8004eae <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2222      	movs	r2, #34	@ 0x22
 8004d32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2210      	movs	r2, #16
 8004d3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	893a      	ldrh	r2, [r7, #8]
 8004d4e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	2bff      	cmp	r3, #255	@ 0xff
 8004d5e:	d90e      	bls.n	8004d7e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	22ff      	movs	r2, #255	@ 0xff
 8004d64:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	8979      	ldrh	r1, [r7, #10]
 8004d6e:	4b52      	ldr	r3, [pc, #328]	@ (8004eb8 <HAL_I2C_Master_Receive+0x1e4>)
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f000 fefe 	bl	8005b78 <I2C_TransferConfig>
 8004d7c:	e06d      	b.n	8004e5a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d8c:	b2da      	uxtb	r2, r3
 8004d8e:	8979      	ldrh	r1, [r7, #10]
 8004d90:	4b49      	ldr	r3, [pc, #292]	@ (8004eb8 <HAL_I2C_Master_Receive+0x1e4>)
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 feed 	bl	8005b78 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004d9e:	e05c      	b.n	8004e5a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	6a39      	ldr	r1, [r7, #32]
 8004da4:	68f8      	ldr	r0, [r7, #12]
 8004da6:	f000 fd7b 	bl	80058a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d001      	beq.n	8004db4 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	e07c      	b.n	8004eae <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbe:	b2d2      	uxtb	r2, r2
 8004dc0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc6:	1c5a      	adds	r2, r3, #1
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	3b01      	subs	r3, #1
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d034      	beq.n	8004e5a <HAL_I2C_Master_Receive+0x186>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d130      	bne.n	8004e5a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	6a3b      	ldr	r3, [r7, #32]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	2180      	movs	r1, #128	@ 0x80
 8004e02:	68f8      	ldr	r0, [r7, #12]
 8004e04:	f000 fc68 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e04d      	b.n	8004eae <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	2bff      	cmp	r3, #255	@ 0xff
 8004e1a:	d90e      	bls.n	8004e3a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	22ff      	movs	r2, #255	@ 0xff
 8004e20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	8979      	ldrh	r1, [r7, #10]
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004e32:	68f8      	ldr	r0, [r7, #12]
 8004e34:	f000 fea0 	bl	8005b78 <I2C_TransferConfig>
 8004e38:	e00f      	b.n	8004e5a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e3e:	b29a      	uxth	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e48:	b2da      	uxtb	r2, r3
 8004e4a:	8979      	ldrh	r1, [r7, #10]
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004e54:	68f8      	ldr	r0, [r7, #12]
 8004e56:	f000 fe8f 	bl	8005b78 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d19d      	bne.n	8004da0 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	6a39      	ldr	r1, [r7, #32]
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 fcd5 	bl	8005818 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e01a      	b.n	8004eae <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	6859      	ldr	r1, [r3, #4]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004ebc <HAL_I2C_Master_Receive+0x1e8>)
 8004e8c:	400b      	ands	r3, r1
 8004e8e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	e000      	b.n	8004eae <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004eac:	2302      	movs	r3, #2
  }
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3718      	adds	r7, #24
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}
 8004eb6:	bf00      	nop
 8004eb8:	80002400 	.word	0x80002400
 8004ebc:	fe00e800 	.word	0xfe00e800

08004ec0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b088      	sub	sp, #32
 8004ec4:	af02      	add	r7, sp, #8
 8004ec6:	60f8      	str	r0, [r7, #12]
 8004ec8:	4608      	mov	r0, r1
 8004eca:	4611      	mov	r1, r2
 8004ecc:	461a      	mov	r2, r3
 8004ece:	4603      	mov	r3, r0
 8004ed0:	817b      	strh	r3, [r7, #10]
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	813b      	strh	r3, [r7, #8]
 8004ed6:	4613      	mov	r3, r2
 8004ed8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b20      	cmp	r3, #32
 8004ee4:	f040 80f9 	bne.w	80050da <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ee8:	6a3b      	ldr	r3, [r7, #32]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <HAL_I2C_Mem_Write+0x34>
 8004eee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d105      	bne.n	8004f00 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004efa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e0ed      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d101      	bne.n	8004f0e <HAL_I2C_Mem_Write+0x4e>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	e0e6      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f16:	f7fe fceb 	bl	80038f0 <HAL_GetTick>
 8004f1a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	9300      	str	r3, [sp, #0]
 8004f20:	2319      	movs	r3, #25
 8004f22:	2201      	movs	r2, #1
 8004f24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 fbd5 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e0d1      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2221      	movs	r2, #33	@ 0x21
 8004f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2240      	movs	r2, #64	@ 0x40
 8004f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6a3a      	ldr	r2, [r7, #32]
 8004f52:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004f58:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f60:	88f8      	ldrh	r0, [r7, #6]
 8004f62:	893a      	ldrh	r2, [r7, #8]
 8004f64:	8979      	ldrh	r1, [r7, #10]
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	9301      	str	r3, [sp, #4]
 8004f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	4603      	mov	r3, r0
 8004f70:	68f8      	ldr	r0, [r7, #12]
 8004f72:	f000 fae5 	bl	8005540 <I2C_RequestMemoryWrite>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d005      	beq.n	8004f88 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2200      	movs	r2, #0
 8004f80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e0a9      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	2bff      	cmp	r3, #255	@ 0xff
 8004f90:	d90e      	bls.n	8004fb0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	22ff      	movs	r2, #255	@ 0xff
 8004f96:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f9c:	b2da      	uxtb	r2, r3
 8004f9e:	8979      	ldrh	r1, [r7, #10]
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	9300      	str	r3, [sp, #0]
 8004fa4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fa8:	68f8      	ldr	r0, [r7, #12]
 8004faa:	f000 fde5 	bl	8005b78 <I2C_TransferConfig>
 8004fae:	e00f      	b.n	8004fd0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fbe:	b2da      	uxtb	r2, r3
 8004fc0:	8979      	ldrh	r1, [r7, #10]
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f000 fdd4 	bl	8005b78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fd4:	68f8      	ldr	r0, [r7, #12]
 8004fd6:	f000 fbd8 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e07b      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe8:	781a      	ldrb	r2, [r3, #0]
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	1c5a      	adds	r2, r3, #1
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	3b01      	subs	r3, #1
 8005002:	b29a      	uxth	r2, r3
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	d034      	beq.n	8005088 <HAL_I2C_Mem_Write+0x1c8>
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005022:	2b00      	cmp	r3, #0
 8005024:	d130      	bne.n	8005088 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	9300      	str	r3, [sp, #0]
 800502a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502c:	2200      	movs	r2, #0
 800502e:	2180      	movs	r1, #128	@ 0x80
 8005030:	68f8      	ldr	r0, [r7, #12]
 8005032:	f000 fb51 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e04d      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005044:	b29b      	uxth	r3, r3
 8005046:	2bff      	cmp	r3, #255	@ 0xff
 8005048:	d90e      	bls.n	8005068 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	22ff      	movs	r2, #255	@ 0xff
 800504e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005054:	b2da      	uxtb	r2, r3
 8005056:	8979      	ldrh	r1, [r7, #10]
 8005058:	2300      	movs	r3, #0
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f000 fd89 	bl	8005b78 <I2C_TransferConfig>
 8005066:	e00f      	b.n	8005088 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800506c:	b29a      	uxth	r2, r3
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005076:	b2da      	uxtb	r2, r3
 8005078:	8979      	ldrh	r1, [r7, #10]
 800507a:	2300      	movs	r3, #0
 800507c:	9300      	str	r3, [sp, #0]
 800507e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f000 fd78 	bl	8005b78 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508c:	b29b      	uxth	r3, r3
 800508e:	2b00      	cmp	r3, #0
 8005090:	d19e      	bne.n	8004fd0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005096:	68f8      	ldr	r0, [r7, #12]
 8005098:	f000 fbbe 	bl	8005818 <I2C_WaitOnSTOPFlagUntilTimeout>
 800509c:	4603      	mov	r3, r0
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d001      	beq.n	80050a6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e01a      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2220      	movs	r2, #32
 80050ac:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	6859      	ldr	r1, [r3, #4]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	4b0a      	ldr	r3, [pc, #40]	@ (80050e4 <HAL_I2C_Mem_Write+0x224>)
 80050ba:	400b      	ands	r3, r1
 80050bc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2220      	movs	r2, #32
 80050c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	e000      	b.n	80050dc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80050da:	2302      	movs	r3, #2
  }
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3718      	adds	r7, #24
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	fe00e800 	.word	0xfe00e800

080050e8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	4608      	mov	r0, r1
 80050f2:	4611      	mov	r1, r2
 80050f4:	461a      	mov	r2, r3
 80050f6:	4603      	mov	r3, r0
 80050f8:	817b      	strh	r3, [r7, #10]
 80050fa:	460b      	mov	r3, r1
 80050fc:	813b      	strh	r3, [r7, #8]
 80050fe:	4613      	mov	r3, r2
 8005100:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005108:	b2db      	uxtb	r3, r3
 800510a:	2b20      	cmp	r3, #32
 800510c:	f040 80fd 	bne.w	800530a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005110:	6a3b      	ldr	r3, [r7, #32]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <HAL_I2C_Mem_Read+0x34>
 8005116:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005118:	2b00      	cmp	r3, #0
 800511a:	d105      	bne.n	8005128 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005122:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	e0f1      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800512e:	2b01      	cmp	r3, #1
 8005130:	d101      	bne.n	8005136 <HAL_I2C_Mem_Read+0x4e>
 8005132:	2302      	movs	r3, #2
 8005134:	e0ea      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2201      	movs	r2, #1
 800513a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800513e:	f7fe fbd7 	bl	80038f0 <HAL_GetTick>
 8005142:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	9300      	str	r3, [sp, #0]
 8005148:	2319      	movs	r3, #25
 800514a:	2201      	movs	r2, #1
 800514c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005150:	68f8      	ldr	r0, [r7, #12]
 8005152:	f000 fac1 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005156:	4603      	mov	r3, r0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d001      	beq.n	8005160 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e0d5      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2222      	movs	r2, #34	@ 0x22
 8005164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2240      	movs	r2, #64	@ 0x40
 800516c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6a3a      	ldr	r2, [r7, #32]
 800517a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005180:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005188:	88f8      	ldrh	r0, [r7, #6]
 800518a:	893a      	ldrh	r2, [r7, #8]
 800518c:	8979      	ldrh	r1, [r7, #10]
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	9301      	str	r3, [sp, #4]
 8005192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	4603      	mov	r3, r0
 8005198:	68f8      	ldr	r0, [r7, #12]
 800519a:	f000 fa25 	bl	80055e8 <I2C_RequestMemoryRead>
 800519e:	4603      	mov	r3, r0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d005      	beq.n	80051b0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80051ac:	2301      	movs	r3, #1
 80051ae:	e0ad      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2bff      	cmp	r3, #255	@ 0xff
 80051b8:	d90e      	bls.n	80051d8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	22ff      	movs	r2, #255	@ 0xff
 80051be:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c4:	b2da      	uxtb	r2, r3
 80051c6:	8979      	ldrh	r1, [r7, #10]
 80051c8:	4b52      	ldr	r3, [pc, #328]	@ (8005314 <HAL_I2C_Mem_Read+0x22c>)
 80051ca:	9300      	str	r3, [sp, #0]
 80051cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80051d0:	68f8      	ldr	r0, [r7, #12]
 80051d2:	f000 fcd1 	bl	8005b78 <I2C_TransferConfig>
 80051d6:	e00f      	b.n	80051f8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051dc:	b29a      	uxth	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e6:	b2da      	uxtb	r2, r3
 80051e8:	8979      	ldrh	r1, [r7, #10]
 80051ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005314 <HAL_I2C_Mem_Read+0x22c>)
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80051f2:	68f8      	ldr	r0, [r7, #12]
 80051f4:	f000 fcc0 	bl	8005b78 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051fe:	2200      	movs	r2, #0
 8005200:	2104      	movs	r1, #4
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 fa68 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e07c      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521c:	b2d2      	uxtb	r2, r2
 800521e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005224:	1c5a      	adds	r2, r3, #1
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522e:	3b01      	subs	r3, #1
 8005230:	b29a      	uxth	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800523a:	b29b      	uxth	r3, r3
 800523c:	3b01      	subs	r3, #1
 800523e:	b29a      	uxth	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005248:	b29b      	uxth	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d034      	beq.n	80052b8 <HAL_I2C_Mem_Read+0x1d0>
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005252:	2b00      	cmp	r3, #0
 8005254:	d130      	bne.n	80052b8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	9300      	str	r3, [sp, #0]
 800525a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525c:	2200      	movs	r2, #0
 800525e:	2180      	movs	r1, #128	@ 0x80
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f000 fa39 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d001      	beq.n	8005270 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e04d      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005274:	b29b      	uxth	r3, r3
 8005276:	2bff      	cmp	r3, #255	@ 0xff
 8005278:	d90e      	bls.n	8005298 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	22ff      	movs	r2, #255	@ 0xff
 800527e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005284:	b2da      	uxtb	r2, r3
 8005286:	8979      	ldrh	r1, [r7, #10]
 8005288:	2300      	movs	r3, #0
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 fc71 	bl	8005b78 <I2C_TransferConfig>
 8005296:	e00f      	b.n	80052b8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052a6:	b2da      	uxtb	r2, r3
 80052a8:	8979      	ldrh	r1, [r7, #10]
 80052aa:	2300      	movs	r3, #0
 80052ac:	9300      	str	r3, [sp, #0]
 80052ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f000 fc60 	bl	8005b78 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052bc:	b29b      	uxth	r3, r3
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d19a      	bne.n	80051f8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052c2:	697a      	ldr	r2, [r7, #20]
 80052c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 faa6 	bl	8005818 <I2C_WaitOnSTOPFlagUntilTimeout>
 80052cc:	4603      	mov	r3, r0
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d001      	beq.n	80052d6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e01a      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2220      	movs	r2, #32
 80052dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	6859      	ldr	r1, [r3, #4]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005318 <HAL_I2C_Mem_Read+0x230>)
 80052ea:	400b      	ands	r3, r1
 80052ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005306:	2300      	movs	r3, #0
 8005308:	e000      	b.n	800530c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800530a:	2302      	movs	r3, #2
  }
}
 800530c:	4618      	mov	r0, r3
 800530e:	3718      	adds	r7, #24
 8005310:	46bd      	mov	sp, r7
 8005312:	bd80      	pop	{r7, pc}
 8005314:	80002400 	.word	0x80002400
 8005318:	fe00e800 	.word	0xfe00e800

0800531c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b08a      	sub	sp, #40	@ 0x28
 8005320:	af02      	add	r7, sp, #8
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	607a      	str	r2, [r7, #4]
 8005326:	603b      	str	r3, [r7, #0]
 8005328:	460b      	mov	r3, r1
 800532a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800532c:	2300      	movs	r3, #0
 800532e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8005330:	2300      	movs	r3, #0
 8005332:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b20      	cmp	r3, #32
 800533e:	f040 80ed 	bne.w	800551c <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	699b      	ldr	r3, [r3, #24]
 8005348:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800534c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005350:	d101      	bne.n	8005356 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8005352:	2302      	movs	r3, #2
 8005354:	e0e3      	b.n	800551e <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800535c:	2b01      	cmp	r3, #1
 800535e:	d101      	bne.n	8005364 <HAL_I2C_IsDeviceReady+0x48>
 8005360:	2302      	movs	r3, #2
 8005362:	e0dc      	b.n	800551e <HAL_I2C_IsDeviceReady+0x202>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2201      	movs	r2, #1
 8005368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2224      	movs	r2, #36	@ 0x24
 8005370:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	2b01      	cmp	r3, #1
 8005380:	d107      	bne.n	8005392 <HAL_I2C_IsDeviceReady+0x76>
 8005382:	897b      	ldrh	r3, [r7, #10]
 8005384:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005388:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800538c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005390:	e006      	b.n	80053a0 <HAL_I2C_IsDeviceReady+0x84>
 8005392:	897b      	ldrh	r3, [r7, #10]
 8005394:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005398:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800539c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	6812      	ldr	r2, [r2, #0]
 80053a4:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 80053a6:	f7fe faa3 	bl	80038f0 <HAL_GetTick>
 80053aa:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	f003 0320 	and.w	r3, r3, #32
 80053b6:	2b20      	cmp	r3, #32
 80053b8:	bf0c      	ite	eq
 80053ba:	2301      	moveq	r3, #1
 80053bc:	2300      	movne	r3, #0
 80053be:	b2db      	uxtb	r3, r3
 80053c0:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	f003 0310 	and.w	r3, r3, #16
 80053cc:	2b10      	cmp	r3, #16
 80053ce:	bf0c      	ite	eq
 80053d0:	2301      	moveq	r3, #1
 80053d2:	2300      	movne	r3, #0
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80053d8:	e034      	b.n	8005444 <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053e0:	d01a      	beq.n	8005418 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80053e2:	f7fe fa85 	bl	80038f0 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	683a      	ldr	r2, [r7, #0]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d302      	bcc.n	80053f8 <HAL_I2C_IsDeviceReady+0xdc>
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10f      	bne.n	8005418 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2220      	movs	r2, #32
 80053fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005404:	f043 0220 	orr.w	r2, r3, #32
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e082      	b.n	800551e <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	f003 0320 	and.w	r3, r3, #32
 8005422:	2b20      	cmp	r3, #32
 8005424:	bf0c      	ite	eq
 8005426:	2301      	moveq	r3, #1
 8005428:	2300      	movne	r3, #0
 800542a:	b2db      	uxtb	r3, r3
 800542c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	699b      	ldr	r3, [r3, #24]
 8005434:	f003 0310 	and.w	r3, r3, #16
 8005438:	2b10      	cmp	r3, #16
 800543a:	bf0c      	ite	eq
 800543c:	2301      	moveq	r3, #1
 800543e:	2300      	movne	r3, #0
 8005440:	b2db      	uxtb	r3, r3
 8005442:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005444:	7fbb      	ldrb	r3, [r7, #30]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d102      	bne.n	8005450 <HAL_I2C_IsDeviceReady+0x134>
 800544a:	7f7b      	ldrb	r3, [r7, #29]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0c4      	beq.n	80053da <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	f003 0310 	and.w	r3, r3, #16
 800545a:	2b10      	cmp	r3, #16
 800545c:	d027      	beq.n	80054ae <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	2200      	movs	r2, #0
 8005466:	2120      	movs	r1, #32
 8005468:	68f8      	ldr	r0, [r7, #12]
 800546a:	f000 f935 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 800546e:	4603      	mov	r3, r0
 8005470:	2b00      	cmp	r3, #0
 8005472:	d00e      	beq.n	8005492 <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005478:	2b04      	cmp	r3, #4
 800547a:	d107      	bne.n	800548c <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2220      	movs	r2, #32
 8005482:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
 800548a:	e026      	b.n	80054da <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 800548c:	2301      	movs	r3, #1
 800548e:	77fb      	strb	r3, [r7, #31]
 8005490:	e023      	b.n	80054da <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2220      	movs	r2, #32
 8005498:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2220      	movs	r2, #32
 800549e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 80054aa:	2300      	movs	r3, #0
 80054ac:	e037      	b.n	800551e <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2210      	movs	r2, #16
 80054b4:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	9300      	str	r3, [sp, #0]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2200      	movs	r2, #0
 80054be:	2120      	movs	r1, #32
 80054c0:	68f8      	ldr	r0, [r7, #12]
 80054c2:	f000 f909 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d002      	beq.n	80054d2 <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	77fb      	strb	r3, [r7, #31]
 80054d0:	e003      	b.n	80054da <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2220      	movs	r2, #32
 80054d8:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	3301      	adds	r3, #1
 80054de:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80054e0:	697b      	ldr	r3, [r7, #20]
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d904      	bls.n	80054f2 <HAL_I2C_IsDeviceReady+0x1d6>
 80054e8:	7ffb      	ldrb	r3, [r7, #31]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d101      	bne.n	80054f2 <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 80054ee:	2300      	movs	r3, #0
 80054f0:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	687a      	ldr	r2, [r7, #4]
 80054f6:	429a      	cmp	r2, r3
 80054f8:	f63f af3f 	bhi.w	800537a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	2220      	movs	r2, #32
 8005500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005508:	f043 0220 	orr.w	r2, r3, #32
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 800551c:	2302      	movs	r3, #2
  }
}
 800551e:	4618      	mov	r0, r3
 8005520:	3720      	adds	r7, #32
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8005532:	4618      	mov	r0, r3
 8005534:	370c      	adds	r7, #12
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
	...

08005540 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b086      	sub	sp, #24
 8005544:	af02      	add	r7, sp, #8
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	4608      	mov	r0, r1
 800554a:	4611      	mov	r1, r2
 800554c:	461a      	mov	r2, r3
 800554e:	4603      	mov	r3, r0
 8005550:	817b      	strh	r3, [r7, #10]
 8005552:	460b      	mov	r3, r1
 8005554:	813b      	strh	r3, [r7, #8]
 8005556:	4613      	mov	r3, r2
 8005558:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800555a:	88fb      	ldrh	r3, [r7, #6]
 800555c:	b2da      	uxtb	r2, r3
 800555e:	8979      	ldrh	r1, [r7, #10]
 8005560:	4b20      	ldr	r3, [pc, #128]	@ (80055e4 <I2C_RequestMemoryWrite+0xa4>)
 8005562:	9300      	str	r3, [sp, #0]
 8005564:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005568:	68f8      	ldr	r0, [r7, #12]
 800556a:	f000 fb05 	bl	8005b78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800556e:	69fa      	ldr	r2, [r7, #28]
 8005570:	69b9      	ldr	r1, [r7, #24]
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 f909 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e02c      	b.n	80055dc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005582:	88fb      	ldrh	r3, [r7, #6]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d105      	bne.n	8005594 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005588:	893b      	ldrh	r3, [r7, #8]
 800558a:	b2da      	uxtb	r2, r3
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	629a      	str	r2, [r3, #40]	@ 0x28
 8005592:	e015      	b.n	80055c0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005594:	893b      	ldrh	r3, [r7, #8]
 8005596:	0a1b      	lsrs	r3, r3, #8
 8005598:	b29b      	uxth	r3, r3
 800559a:	b2da      	uxtb	r2, r3
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055a2:	69fa      	ldr	r2, [r7, #28]
 80055a4:	69b9      	ldr	r1, [r7, #24]
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f000 f8ef 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e012      	b.n	80055dc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80055b6:	893b      	ldrh	r3, [r7, #8]
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	2200      	movs	r2, #0
 80055c8:	2180      	movs	r1, #128	@ 0x80
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 f884 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3710      	adds	r7, #16
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	80002000 	.word	0x80002000

080055e8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b086      	sub	sp, #24
 80055ec:	af02      	add	r7, sp, #8
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	4608      	mov	r0, r1
 80055f2:	4611      	mov	r1, r2
 80055f4:	461a      	mov	r2, r3
 80055f6:	4603      	mov	r3, r0
 80055f8:	817b      	strh	r3, [r7, #10]
 80055fa:	460b      	mov	r3, r1
 80055fc:	813b      	strh	r3, [r7, #8]
 80055fe:	4613      	mov	r3, r2
 8005600:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005602:	88fb      	ldrh	r3, [r7, #6]
 8005604:	b2da      	uxtb	r2, r3
 8005606:	8979      	ldrh	r1, [r7, #10]
 8005608:	4b20      	ldr	r3, [pc, #128]	@ (800568c <I2C_RequestMemoryRead+0xa4>)
 800560a:	9300      	str	r3, [sp, #0]
 800560c:	2300      	movs	r3, #0
 800560e:	68f8      	ldr	r0, [r7, #12]
 8005610:	f000 fab2 	bl	8005b78 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005614:	69fa      	ldr	r2, [r7, #28]
 8005616:	69b9      	ldr	r1, [r7, #24]
 8005618:	68f8      	ldr	r0, [r7, #12]
 800561a:	f000 f8b6 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d001      	beq.n	8005628 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005624:	2301      	movs	r3, #1
 8005626:	e02c      	b.n	8005682 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005628:	88fb      	ldrh	r3, [r7, #6]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d105      	bne.n	800563a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800562e:	893b      	ldrh	r3, [r7, #8]
 8005630:	b2da      	uxtb	r2, r3
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	629a      	str	r2, [r3, #40]	@ 0x28
 8005638:	e015      	b.n	8005666 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800563a:	893b      	ldrh	r3, [r7, #8]
 800563c:	0a1b      	lsrs	r3, r3, #8
 800563e:	b29b      	uxth	r3, r3
 8005640:	b2da      	uxtb	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005648:	69fa      	ldr	r2, [r7, #28]
 800564a:	69b9      	ldr	r1, [r7, #24]
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 f89c 	bl	800578a <I2C_WaitOnTXISFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e012      	b.n	8005682 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800565c:	893b      	ldrh	r3, [r7, #8]
 800565e:	b2da      	uxtb	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005666:	69fb      	ldr	r3, [r7, #28]
 8005668:	9300      	str	r3, [sp, #0]
 800566a:	69bb      	ldr	r3, [r7, #24]
 800566c:	2200      	movs	r2, #0
 800566e:	2140      	movs	r1, #64	@ 0x40
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f000 f831 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e000      	b.n	8005682 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3710      	adds	r7, #16
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	80002000 	.word	0x80002000

08005690 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699b      	ldr	r3, [r3, #24]
 800569e:	f003 0302 	and.w	r3, r3, #2
 80056a2:	2b02      	cmp	r3, #2
 80056a4:	d103      	bne.n	80056ae <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2200      	movs	r2, #0
 80056ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	f003 0301 	and.w	r3, r3, #1
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d007      	beq.n	80056cc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699a      	ldr	r2, [r3, #24]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f042 0201 	orr.w	r2, r2, #1
 80056ca:	619a      	str	r2, [r3, #24]
  }
}
 80056cc:	bf00      	nop
 80056ce:	370c      	adds	r7, #12
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	603b      	str	r3, [r7, #0]
 80056e4:	4613      	mov	r3, r2
 80056e6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056e8:	e03b      	b.n	8005762 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	6839      	ldr	r1, [r7, #0]
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f000 f962 	bl	80059b8 <I2C_IsErrorOccurred>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d001      	beq.n	80056fe <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e041      	b.n	8005782 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005704:	d02d      	beq.n	8005762 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005706:	f7fe f8f3 	bl	80038f0 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	683a      	ldr	r2, [r7, #0]
 8005712:	429a      	cmp	r2, r3
 8005714:	d302      	bcc.n	800571c <I2C_WaitOnFlagUntilTimeout+0x44>
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d122      	bne.n	8005762 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	699a      	ldr	r2, [r3, #24]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	4013      	ands	r3, r2
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	429a      	cmp	r2, r3
 800572a:	bf0c      	ite	eq
 800572c:	2301      	moveq	r3, #1
 800572e:	2300      	movne	r3, #0
 8005730:	b2db      	uxtb	r3, r3
 8005732:	461a      	mov	r2, r3
 8005734:	79fb      	ldrb	r3, [r7, #7]
 8005736:	429a      	cmp	r2, r3
 8005738:	d113      	bne.n	8005762 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800573e:	f043 0220 	orr.w	r2, r3, #32
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2220      	movs	r2, #32
 800574a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e00f      	b.n	8005782 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	699a      	ldr	r2, [r3, #24]
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	4013      	ands	r3, r2
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	429a      	cmp	r2, r3
 8005770:	bf0c      	ite	eq
 8005772:	2301      	moveq	r3, #1
 8005774:	2300      	movne	r3, #0
 8005776:	b2db      	uxtb	r3, r3
 8005778:	461a      	mov	r2, r3
 800577a:	79fb      	ldrb	r3, [r7, #7]
 800577c:	429a      	cmp	r2, r3
 800577e:	d0b4      	beq.n	80056ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b084      	sub	sp, #16
 800578e:	af00      	add	r7, sp, #0
 8005790:	60f8      	str	r0, [r7, #12]
 8005792:	60b9      	str	r1, [r7, #8]
 8005794:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005796:	e033      	b.n	8005800 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	68b9      	ldr	r1, [r7, #8]
 800579c:	68f8      	ldr	r0, [r7, #12]
 800579e:	f000 f90b 	bl	80059b8 <I2C_IsErrorOccurred>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d001      	beq.n	80057ac <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e031      	b.n	8005810 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057b2:	d025      	beq.n	8005800 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057b4:	f7fe f89c 	bl	80038f0 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	68ba      	ldr	r2, [r7, #8]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d302      	bcc.n	80057ca <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d11a      	bne.n	8005800 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	699b      	ldr	r3, [r3, #24]
 80057d0:	f003 0302 	and.w	r3, r3, #2
 80057d4:	2b02      	cmp	r3, #2
 80057d6:	d013      	beq.n	8005800 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057dc:	f043 0220 	orr.w	r2, r3, #32
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2220      	movs	r2, #32
 80057e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e007      	b.n	8005810 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	699b      	ldr	r3, [r3, #24]
 8005806:	f003 0302 	and.w	r3, r3, #2
 800580a:	2b02      	cmp	r3, #2
 800580c:	d1c4      	bne.n	8005798 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005824:	e02f      	b.n	8005886 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	68b9      	ldr	r1, [r7, #8]
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 f8c4 	bl	80059b8 <I2C_IsErrorOccurred>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e02d      	b.n	8005896 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800583a:	f7fe f859 	bl	80038f0 <HAL_GetTick>
 800583e:	4602      	mov	r2, r0
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	429a      	cmp	r2, r3
 8005848:	d302      	bcc.n	8005850 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d11a      	bne.n	8005886 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	f003 0320 	and.w	r3, r3, #32
 800585a:	2b20      	cmp	r3, #32
 800585c:	d013      	beq.n	8005886 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005862:	f043 0220 	orr.w	r2, r3, #32
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2220      	movs	r2, #32
 800586e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e007      	b.n	8005896 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	f003 0320 	and.w	r3, r3, #32
 8005890:	2b20      	cmp	r3, #32
 8005892:	d1c8      	bne.n	8005826 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3710      	adds	r7, #16
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
	...

080058a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b086      	sub	sp, #24
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058ac:	2300      	movs	r3, #0
 80058ae:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80058b0:	e071      	b.n	8005996 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	68b9      	ldr	r1, [r7, #8]
 80058b6:	68f8      	ldr	r0, [r7, #12]
 80058b8:	f000 f87e 	bl	80059b8 <I2C_IsErrorOccurred>
 80058bc:	4603      	mov	r3, r0
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d001      	beq.n	80058c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b20      	cmp	r3, #32
 80058d2:	d13b      	bne.n	800594c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80058d4:	7dfb      	ldrb	r3, [r7, #23]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d138      	bne.n	800594c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	f003 0304 	and.w	r3, r3, #4
 80058e4:	2b04      	cmp	r3, #4
 80058e6:	d105      	bne.n	80058f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d001      	beq.n	80058f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80058f0:	2300      	movs	r3, #0
 80058f2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	699b      	ldr	r3, [r3, #24]
 80058fa:	f003 0310 	and.w	r3, r3, #16
 80058fe:	2b10      	cmp	r3, #16
 8005900:	d121      	bne.n	8005946 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2210      	movs	r2, #16
 8005908:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2204      	movs	r2, #4
 800590e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2220      	movs	r2, #32
 8005916:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	6859      	ldr	r1, [r3, #4]
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	4b24      	ldr	r3, [pc, #144]	@ (80059b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8005924:	400b      	ands	r3, r1
 8005926:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2220      	movs	r2, #32
 800592c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	75fb      	strb	r3, [r7, #23]
 8005944:	e002      	b.n	800594c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800594c:	f7fd ffd0 	bl	80038f0 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	429a      	cmp	r2, r3
 800595a:	d302      	bcc.n	8005962 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d119      	bne.n	8005996 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8005962:	7dfb      	ldrb	r3, [r7, #23]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d116      	bne.n	8005996 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	2b04      	cmp	r3, #4
 8005974:	d00f      	beq.n	8005996 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597a:	f043 0220 	orr.w	r2, r3, #32
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2220      	movs	r2, #32
 8005986:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	f003 0304 	and.w	r3, r3, #4
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d002      	beq.n	80059aa <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d083      	beq.n	80058b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80059aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3718      	adds	r7, #24
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	fe00e800 	.word	0xfe00e800

080059b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b08a      	sub	sp, #40	@ 0x28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059c4:	2300      	movs	r3, #0
 80059c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80059d2:	2300      	movs	r3, #0
 80059d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80059da:	69bb      	ldr	r3, [r7, #24]
 80059dc:	f003 0310 	and.w	r3, r3, #16
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d068      	beq.n	8005ab6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2210      	movs	r2, #16
 80059ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80059ec:	e049      	b.n	8005a82 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059f4:	d045      	beq.n	8005a82 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80059f6:	f7fd ff7b 	bl	80038f0 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	68ba      	ldr	r2, [r7, #8]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d302      	bcc.n	8005a0c <I2C_IsErrorOccurred+0x54>
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d13a      	bne.n	8005a82 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a16:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a1e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a2e:	d121      	bne.n	8005a74 <I2C_IsErrorOccurred+0xbc>
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a36:	d01d      	beq.n	8005a74 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005a38:	7cfb      	ldrb	r3, [r7, #19]
 8005a3a:	2b20      	cmp	r3, #32
 8005a3c:	d01a      	beq.n	8005a74 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a4c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005a4e:	f7fd ff4f 	bl	80038f0 <HAL_GetTick>
 8005a52:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a54:	e00e      	b.n	8005a74 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005a56:	f7fd ff4b 	bl	80038f0 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b19      	cmp	r3, #25
 8005a62:	d907      	bls.n	8005a74 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	f043 0320 	orr.w	r3, r3, #32
 8005a6a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005a72:	e006      	b.n	8005a82 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	f003 0320 	and.w	r3, r3, #32
 8005a7e:	2b20      	cmp	r3, #32
 8005a80:	d1e9      	bne.n	8005a56 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	f003 0320 	and.w	r3, r3, #32
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	d003      	beq.n	8005a98 <I2C_IsErrorOccurred+0xe0>
 8005a90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d0aa      	beq.n	80059ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005a98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d103      	bne.n	8005aa8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2220      	movs	r2, #32
 8005aa6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	f043 0304 	orr.w	r3, r3, #4
 8005aae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005abe:	69bb      	ldr	r3, [r7, #24]
 8005ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d00b      	beq.n	8005ae0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005ac8:	6a3b      	ldr	r3, [r7, #32]
 8005aca:	f043 0301 	orr.w	r3, r3, #1
 8005ace:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ad8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d00b      	beq.n	8005b02 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005aea:	6a3b      	ldr	r3, [r7, #32]
 8005aec:	f043 0308 	orr.w	r3, r3, #8
 8005af0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005afa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d00b      	beq.n	8005b24 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b0c:	6a3b      	ldr	r3, [r7, #32]
 8005b0e:	f043 0302 	orr.w	r3, r3, #2
 8005b12:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b1c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005b24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d01c      	beq.n	8005b66 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f7ff fdaf 	bl	8005690 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	6859      	ldr	r1, [r3, #4]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8005b74 <I2C_IsErrorOccurred+0x1bc>)
 8005b3e:	400b      	ands	r3, r1
 8005b40:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b46:	6a3b      	ldr	r3, [r7, #32]
 8005b48:	431a      	orrs	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2220      	movs	r2, #32
 8005b52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005b66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3728      	adds	r7, #40	@ 0x28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	fe00e800 	.word	0xfe00e800

08005b78 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b087      	sub	sp, #28
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	607b      	str	r3, [r7, #4]
 8005b82:	460b      	mov	r3, r1
 8005b84:	817b      	strh	r3, [r7, #10]
 8005b86:	4613      	mov	r3, r2
 8005b88:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b8a:	897b      	ldrh	r3, [r7, #10]
 8005b8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b90:	7a7b      	ldrb	r3, [r7, #9]
 8005b92:	041b      	lsls	r3, r3, #16
 8005b94:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b98:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b9e:	6a3b      	ldr	r3, [r7, #32]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ba6:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685a      	ldr	r2, [r3, #4]
 8005bae:	6a3b      	ldr	r3, [r7, #32]
 8005bb0:	0d5b      	lsrs	r3, r3, #21
 8005bb2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005bb6:	4b08      	ldr	r3, [pc, #32]	@ (8005bd8 <I2C_TransferConfig+0x60>)
 8005bb8:	430b      	orrs	r3, r1
 8005bba:	43db      	mvns	r3, r3
 8005bbc:	ea02 0103 	and.w	r1, r2, r3
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005bca:	bf00      	nop
 8005bcc:	371c      	adds	r7, #28
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd4:	4770      	bx	lr
 8005bd6:	bf00      	nop
 8005bd8:	03ff63ff 	.word	0x03ff63ff

08005bdc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bec:	b2db      	uxtb	r3, r3
 8005bee:	2b20      	cmp	r3, #32
 8005bf0:	d138      	bne.n	8005c64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d101      	bne.n	8005c00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	e032      	b.n	8005c66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2224      	movs	r2, #36	@ 0x24
 8005c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0201 	bic.w	r2, r2, #1
 8005c1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	6819      	ldr	r1, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	683a      	ldr	r2, [r7, #0]
 8005c3c:	430a      	orrs	r2, r1
 8005c3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f042 0201 	orr.w	r2, r2, #1
 8005c4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2220      	movs	r2, #32
 8005c54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005c60:	2300      	movs	r3, #0
 8005c62:	e000      	b.n	8005c66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c64:	2302      	movs	r3, #2
  }
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr

08005c72 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b085      	sub	sp, #20
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
 8005c7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b20      	cmp	r3, #32
 8005c86:	d139      	bne.n	8005cfc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d101      	bne.n	8005c96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005c92:	2302      	movs	r3, #2
 8005c94:	e033      	b.n	8005cfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2224      	movs	r2, #36	@ 0x24
 8005ca2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	681a      	ldr	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f022 0201 	bic.w	r2, r2, #1
 8005cb4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005cc4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	021b      	lsls	r3, r3, #8
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f042 0201 	orr.w	r2, r2, #1
 8005ce6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2220      	movs	r2, #32
 8005cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	e000      	b.n	8005cfe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005cfc:	2302      	movs	r3, #2
  }
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3714      	adds	r7, #20
 8005d02:	46bd      	mov	sp, r7
 8005d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d08:	4770      	bx	lr
	...

08005d0c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b085      	sub	sp, #20
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d14:	2300      	movs	r3, #0
 8005d16:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8005d18:	4b0b      	ldr	r3, [pc, #44]	@ (8005d48 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0301 	and.w	r3, r3, #1
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	73fb      	strb	r3, [r7, #15]
 8005d28:	e007      	b.n	8005d3a <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8005d2a:	4b07      	ldr	r3, [pc, #28]	@ (8005d48 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f023 0204 	bic.w	r2, r3, #4
 8005d32:	4905      	ldr	r1, [pc, #20]	@ (8005d48 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	600b      	str	r3, [r1, #0]
  }

  return status;
 8005d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3714      	adds	r7, #20
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr
 8005d48:	40030400 	.word	0x40030400

08005d4c <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8005d50:	4b05      	ldr	r3, [pc, #20]	@ (8005d68 <HAL_ICACHE_Enable+0x1c>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	4a04      	ldr	r2, [pc, #16]	@ (8005d68 <HAL_ICACHE_Enable+0x1c>)
 8005d56:	f043 0301 	orr.w	r3, r3, #1
 8005d5a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr
 8005d68:	40030400 	.word	0x40030400

08005d6c <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b085      	sub	sp, #20
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8005d74:	4b39      	ldr	r3, [pc, #228]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005d7c:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8005d7e:	68ba      	ldr	r2, [r7, #8]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d10b      	bne.n	8005d9e <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d8c:	d905      	bls.n	8005d9a <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005d8e:	4b33      	ldr	r3, [pc, #204]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	4a32      	ldr	r2, [pc, #200]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005d94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d98:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	e057      	b.n	8005e4e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005da4:	d90a      	bls.n	8005dbc <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8005da6:	4b2d      	ldr	r3, [pc, #180]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	4a2a      	ldr	r2, [pc, #168]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005db4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005db8:	60d3      	str	r3, [r2, #12]
 8005dba:	e007      	b.n	8005dcc <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8005dbc:	4b27      	ldr	r3, [pc, #156]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005dc4:	4925      	ldr	r1, [pc, #148]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005dcc:	4b24      	ldr	r3, [pc, #144]	@ (8005e60 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	4a24      	ldr	r2, [pc, #144]	@ (8005e64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005dd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dd6:	099b      	lsrs	r3, r3, #6
 8005dd8:	2232      	movs	r2, #50	@ 0x32
 8005dda:	fb02 f303 	mul.w	r3, r2, r3
 8005dde:	4a21      	ldr	r2, [pc, #132]	@ (8005e64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005de0:	fba2 2303 	umull	r2, r3, r2, r3
 8005de4:	099b      	lsrs	r3, r3, #6
 8005de6:	3301      	adds	r3, #1
 8005de8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8005dea:	e002      	b.n	8005df2 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	3b01      	subs	r3, #1
 8005df0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8005df2:	4b1a      	ldr	r3, [pc, #104]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d102      	bne.n	8005e04 <HAL_PWREx_ControlVoltageScaling+0x98>
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d1f3      	bne.n	8005dec <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d01b      	beq.n	8005e42 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005e0a:	4b15      	ldr	r3, [pc, #84]	@ (8005e60 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a15      	ldr	r2, [pc, #84]	@ (8005e64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005e10:	fba2 2303 	umull	r2, r3, r2, r3
 8005e14:	099b      	lsrs	r3, r3, #6
 8005e16:	2232      	movs	r2, #50	@ 0x32
 8005e18:	fb02 f303 	mul.w	r3, r2, r3
 8005e1c:	4a11      	ldr	r2, [pc, #68]	@ (8005e64 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e22:	099b      	lsrs	r3, r3, #6
 8005e24:	3301      	adds	r3, #1
 8005e26:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8005e28:	e002      	b.n	8005e30 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	3b01      	subs	r3, #1
 8005e2e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8005e30:	4b0a      	ldr	r3, [pc, #40]	@ (8005e5c <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005e32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d102      	bne.n	8005e42 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d1f3      	bne.n	8005e2a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d101      	bne.n	8005e4c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e000      	b.n	8005e4e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	46020800 	.word	0x46020800
 8005e60:	20000004 	.word	0x20000004
 8005e64:	10624dd3 	.word	0x10624dd3

08005e68 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8005e6c:	4b04      	ldr	r3, [pc, #16]	@ (8005e80 <HAL_PWREx_GetVoltageRange+0x18>)
 8005e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	46020800 	.word	0x46020800

08005e84 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8005e8c:	4b22      	ldr	r3, [pc, #136]	@ (8005f18 <HAL_PWREx_ConfigSupply+0x94>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a22      	ldr	r2, [pc, #136]	@ (8005f1c <HAL_PWREx_ConfigSupply+0x98>)
 8005e92:	fba2 2303 	umull	r2, r3, r2, r3
 8005e96:	099b      	lsrs	r3, r3, #6
 8005e98:	2232      	movs	r2, #50	@ 0x32
 8005e9a:	fb02 f303 	mul.w	r3, r2, r3
 8005e9e:	4a1f      	ldr	r2, [pc, #124]	@ (8005f1c <HAL_PWREx_ConfigSupply+0x98>)
 8005ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea4:	099b      	lsrs	r3, r3, #6
 8005ea6:	3301      	adds	r3, #1
 8005ea8:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d113      	bne.n	8005ed8 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8005f20 <HAL_PWREx_ConfigSupply+0x9c>)
 8005eb2:	689b      	ldr	r3, [r3, #8]
 8005eb4:	4a1a      	ldr	r2, [pc, #104]	@ (8005f20 <HAL_PWREx_ConfigSupply+0x9c>)
 8005eb6:	f023 0302 	bic.w	r3, r3, #2
 8005eba:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005ebc:	e002      	b.n	8005ec4 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005ec4:	4b16      	ldr	r3, [pc, #88]	@ (8005f20 <HAL_PWREx_ConfigSupply+0x9c>)
 8005ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d116      	bne.n	8005efe <HAL_PWREx_ConfigSupply+0x7a>
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d1f3      	bne.n	8005ebe <HAL_PWREx_ConfigSupply+0x3a>
 8005ed6:	e012      	b.n	8005efe <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005ed8:	4b11      	ldr	r3, [pc, #68]	@ (8005f20 <HAL_PWREx_ConfigSupply+0x9c>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4a10      	ldr	r2, [pc, #64]	@ (8005f20 <HAL_PWREx_ConfigSupply+0x9c>)
 8005ede:	f043 0302 	orr.w	r3, r3, #2
 8005ee2:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005ee4:	e002      	b.n	8005eec <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005eec:	4b0c      	ldr	r3, [pc, #48]	@ (8005f20 <HAL_PWREx_ConfigSupply+0x9c>)
 8005eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ef0:	f003 0302 	and.w	r3, r3, #2
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d102      	bne.n	8005efe <HAL_PWREx_ConfigSupply+0x7a>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d1f3      	bne.n	8005ee6 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d101      	bne.n	8005f08 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	e000      	b.n	8005f0a <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3714      	adds	r7, #20
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	20000004 	.word	0x20000004
 8005f1c:	10624dd3 	.word	0x10624dd3
 8005f20:	46020800 	.word	0x46020800

08005f24 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005f24:	b480      	push	{r7}
 8005f26:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8005f28:	4b05      	ldr	r3, [pc, #20]	@ (8005f40 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005f2a:	691b      	ldr	r3, [r3, #16]
 8005f2c:	4a04      	ldr	r2, [pc, #16]	@ (8005f40 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005f2e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005f32:	6113      	str	r3, [r2, #16]
}
 8005f34:	bf00      	nop
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	46020800 	.word	0x46020800

08005f44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b08e      	sub	sp, #56	@ 0x38
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d102      	bne.n	8005f5e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005f58:	2301      	movs	r3, #1
 8005f5a:	f000 bec8 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f5e:	4b99      	ldr	r3, [pc, #612]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005f60:	69db      	ldr	r3, [r3, #28]
 8005f62:	f003 030c 	and.w	r3, r3, #12
 8005f66:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f68:	4b96      	ldr	r3, [pc, #600]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f6c:	f003 0303 	and.w	r3, r3, #3
 8005f70:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 0310 	and.w	r3, r3, #16
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	f000 816c 	beq.w	8006258 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d007      	beq.n	8005f96 <HAL_RCC_OscConfig+0x52>
 8005f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f88:	2b0c      	cmp	r3, #12
 8005f8a:	f040 80de 	bne.w	800614a <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	f040 80da 	bne.w	800614a <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	69db      	ldr	r3, [r3, #28]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d102      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	f000 bea5 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fa8:	4b86      	ldr	r3, [pc, #536]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d004      	beq.n	8005fbe <HAL_RCC_OscConfig+0x7a>
 8005fb4:	4b83      	ldr	r3, [pc, #524]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005fbc:	e005      	b.n	8005fca <HAL_RCC_OscConfig+0x86>
 8005fbe:	4b81      	ldr	r3, [pc, #516]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005fc0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005fc4:	041b      	lsls	r3, r3, #16
 8005fc6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d255      	bcs.n	800607a <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10a      	bne.n	8005fea <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f001 f9d9 	bl	8007390 <RCC_SetFlashLatencyFromMSIRange>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d002      	beq.n	8005fea <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	f000 be82 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005fea:	4b76      	ldr	r3, [pc, #472]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	4a75      	ldr	r2, [pc, #468]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005ff0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005ff4:	6093      	str	r3, [r2, #8]
 8005ff6:	4b73      	ldr	r3, [pc, #460]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8005ff8:	689b      	ldr	r3, [r3, #8]
 8005ffa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006002:	4970      	ldr	r1, [pc, #448]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006004:	4313      	orrs	r3, r2
 8006006:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800600c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006010:	d309      	bcc.n	8006026 <HAL_RCC_OscConfig+0xe2>
 8006012:	4b6c      	ldr	r3, [pc, #432]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	f023 021f 	bic.w	r2, r3, #31
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6a1b      	ldr	r3, [r3, #32]
 800601e:	4969      	ldr	r1, [pc, #420]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006020:	4313      	orrs	r3, r2
 8006022:	60cb      	str	r3, [r1, #12]
 8006024:	e07e      	b.n	8006124 <HAL_RCC_OscConfig+0x1e0>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800602a:	2b00      	cmp	r3, #0
 800602c:	da0a      	bge.n	8006044 <HAL_RCC_OscConfig+0x100>
 800602e:	4b65      	ldr	r3, [pc, #404]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006030:	68db      	ldr	r3, [r3, #12]
 8006032:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	015b      	lsls	r3, r3, #5
 800603c:	4961      	ldr	r1, [pc, #388]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 800603e:	4313      	orrs	r3, r2
 8006040:	60cb      	str	r3, [r1, #12]
 8006042:	e06f      	b.n	8006124 <HAL_RCC_OscConfig+0x1e0>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800604c:	d30a      	bcc.n	8006064 <HAL_RCC_OscConfig+0x120>
 800604e:	4b5d      	ldr	r3, [pc, #372]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6a1b      	ldr	r3, [r3, #32]
 800605a:	029b      	lsls	r3, r3, #10
 800605c:	4959      	ldr	r1, [pc, #356]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 800605e:	4313      	orrs	r3, r2
 8006060:	60cb      	str	r3, [r1, #12]
 8006062:	e05f      	b.n	8006124 <HAL_RCC_OscConfig+0x1e0>
 8006064:	4b57      	ldr	r3, [pc, #348]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	03db      	lsls	r3, r3, #15
 8006072:	4954      	ldr	r1, [pc, #336]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006074:	4313      	orrs	r3, r2
 8006076:	60cb      	str	r3, [r1, #12]
 8006078:	e054      	b.n	8006124 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800607a:	4b52      	ldr	r3, [pc, #328]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 800607c:	689b      	ldr	r3, [r3, #8]
 800607e:	4a51      	ldr	r2, [pc, #324]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006080:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006084:	6093      	str	r3, [r2, #8]
 8006086:	4b4f      	ldr	r3, [pc, #316]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006092:	494c      	ldr	r1, [pc, #304]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006094:	4313      	orrs	r3, r2
 8006096:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80060a0:	d309      	bcc.n	80060b6 <HAL_RCC_OscConfig+0x172>
 80060a2:	4b48      	ldr	r3, [pc, #288]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80060a4:	68db      	ldr	r3, [r3, #12]
 80060a6:	f023 021f 	bic.w	r2, r3, #31
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a1b      	ldr	r3, [r3, #32]
 80060ae:	4945      	ldr	r1, [pc, #276]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80060b0:	4313      	orrs	r3, r2
 80060b2:	60cb      	str	r3, [r1, #12]
 80060b4:	e028      	b.n	8006108 <HAL_RCC_OscConfig+0x1c4>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	da0a      	bge.n	80060d4 <HAL_RCC_OscConfig+0x190>
 80060be:	4b41      	ldr	r3, [pc, #260]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80060c0:	68db      	ldr	r3, [r3, #12]
 80060c2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	015b      	lsls	r3, r3, #5
 80060cc:	493d      	ldr	r1, [pc, #244]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80060ce:	4313      	orrs	r3, r2
 80060d0:	60cb      	str	r3, [r1, #12]
 80060d2:	e019      	b.n	8006108 <HAL_RCC_OscConfig+0x1c4>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060dc:	d30a      	bcc.n	80060f4 <HAL_RCC_OscConfig+0x1b0>
 80060de:	4b39      	ldr	r3, [pc, #228]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	029b      	lsls	r3, r3, #10
 80060ec:	4935      	ldr	r1, [pc, #212]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80060ee:	4313      	orrs	r3, r2
 80060f0:	60cb      	str	r3, [r1, #12]
 80060f2:	e009      	b.n	8006108 <HAL_RCC_OscConfig+0x1c4>
 80060f4:	4b33      	ldr	r3, [pc, #204]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80060f6:	68db      	ldr	r3, [r3, #12]
 80060f8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	03db      	lsls	r3, r3, #15
 8006102:	4930      	ldr	r1, [pc, #192]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006104:	4313      	orrs	r3, r2
 8006106:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10a      	bne.n	8006124 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	4618      	mov	r0, r3
 8006114:	f001 f93c 	bl	8007390 <RCC_SetFlashLatencyFromMSIRange>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	f000 bde5 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8006124:	f001 f8de 	bl	80072e4 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006128:	4b27      	ldr	r3, [pc, #156]	@ (80061c8 <HAL_RCC_OscConfig+0x284>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4618      	mov	r0, r3
 800612e:	f7fd fb55 	bl	80037dc <HAL_InitTick>
 8006132:	4603      	mov	r3, r0
 8006134:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8006138:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 808a 	beq.w	8006256 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8006142:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006146:	f000 bdd2 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	69db      	ldr	r3, [r3, #28]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d066      	beq.n	8006220 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8006152:	4b1c      	ldr	r3, [pc, #112]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	4a1b      	ldr	r2, [pc, #108]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006158:	f043 0301 	orr.w	r3, r3, #1
 800615c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800615e:	f7fd fbc7 	bl	80038f0 <HAL_GetTick>
 8006162:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006164:	e009      	b.n	800617a <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006166:	f7fd fbc3 	bl	80038f0 <HAL_GetTick>
 800616a:	4602      	mov	r2, r0
 800616c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616e:	1ad3      	subs	r3, r2, r3
 8006170:	2b02      	cmp	r3, #2
 8006172:	d902      	bls.n	800617a <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	f000 bdba 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800617a:	4b12      	ldr	r3, [pc, #72]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0304 	and.w	r3, r3, #4
 8006182:	2b00      	cmp	r3, #0
 8006184:	d0ef      	beq.n	8006166 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8006186:	4b0f      	ldr	r3, [pc, #60]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	4a0e      	ldr	r2, [pc, #56]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 800618c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006190:	6093      	str	r3, [r2, #8]
 8006192:	4b0c      	ldr	r3, [pc, #48]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619e:	4909      	ldr	r1, [pc, #36]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80061a0:	4313      	orrs	r3, r2
 80061a2:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80061ac:	d30e      	bcc.n	80061cc <HAL_RCC_OscConfig+0x288>
 80061ae:	4b05      	ldr	r3, [pc, #20]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	f023 021f 	bic.w	r2, r3, #31
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	4902      	ldr	r1, [pc, #8]	@ (80061c4 <HAL_RCC_OscConfig+0x280>)
 80061bc:	4313      	orrs	r3, r2
 80061be:	60cb      	str	r3, [r1, #12]
 80061c0:	e04a      	b.n	8006258 <HAL_RCC_OscConfig+0x314>
 80061c2:	bf00      	nop
 80061c4:	46020c00 	.word	0x46020c00
 80061c8:	20000008 	.word	0x20000008
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	da0a      	bge.n	80061ea <HAL_RCC_OscConfig+0x2a6>
 80061d4:	4b98      	ldr	r3, [pc, #608]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6a1b      	ldr	r3, [r3, #32]
 80061e0:	015b      	lsls	r3, r3, #5
 80061e2:	4995      	ldr	r1, [pc, #596]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60cb      	str	r3, [r1, #12]
 80061e8:	e036      	b.n	8006258 <HAL_RCC_OscConfig+0x314>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061f2:	d30a      	bcc.n	800620a <HAL_RCC_OscConfig+0x2c6>
 80061f4:	4b90      	ldr	r3, [pc, #576]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	029b      	lsls	r3, r3, #10
 8006202:	498d      	ldr	r1, [pc, #564]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006204:	4313      	orrs	r3, r2
 8006206:	60cb      	str	r3, [r1, #12]
 8006208:	e026      	b.n	8006258 <HAL_RCC_OscConfig+0x314>
 800620a:	4b8b      	ldr	r3, [pc, #556]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	03db      	lsls	r3, r3, #15
 8006218:	4987      	ldr	r1, [pc, #540]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 800621a:	4313      	orrs	r3, r2
 800621c:	60cb      	str	r3, [r1, #12]
 800621e:	e01b      	b.n	8006258 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8006220:	4b85      	ldr	r3, [pc, #532]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a84      	ldr	r2, [pc, #528]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006226:	f023 0301 	bic.w	r3, r3, #1
 800622a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800622c:	f7fd fb60 	bl	80038f0 <HAL_GetTick>
 8006230:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8006232:	e009      	b.n	8006248 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006234:	f7fd fb5c 	bl	80038f0 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d902      	bls.n	8006248 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	f000 bd53 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8006248:	4b7b      	ldr	r3, [pc, #492]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0304 	and.w	r3, r3, #4
 8006250:	2b00      	cmp	r3, #0
 8006252:	d1ef      	bne.n	8006234 <HAL_RCC_OscConfig+0x2f0>
 8006254:	e000      	b.n	8006258 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006256:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b00      	cmp	r3, #0
 8006262:	f000 808b 	beq.w	800637c <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006268:	2b08      	cmp	r3, #8
 800626a:	d005      	beq.n	8006278 <HAL_RCC_OscConfig+0x334>
 800626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626e:	2b0c      	cmp	r3, #12
 8006270:	d109      	bne.n	8006286 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006274:	2b03      	cmp	r3, #3
 8006276:	d106      	bne.n	8006286 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d17d      	bne.n	800637c <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	f000 bd34 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800628e:	d106      	bne.n	800629e <HAL_RCC_OscConfig+0x35a>
 8006290:	4b69      	ldr	r3, [pc, #420]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a68      	ldr	r2, [pc, #416]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006296:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800629a:	6013      	str	r3, [r2, #0]
 800629c:	e041      	b.n	8006322 <HAL_RCC_OscConfig+0x3de>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062a6:	d112      	bne.n	80062ce <HAL_RCC_OscConfig+0x38a>
 80062a8:	4b63      	ldr	r3, [pc, #396]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a62      	ldr	r2, [pc, #392]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	4b60      	ldr	r3, [pc, #384]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a5f      	ldr	r2, [pc, #380]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062ba:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80062be:	6013      	str	r3, [r2, #0]
 80062c0:	4b5d      	ldr	r3, [pc, #372]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a5c      	ldr	r2, [pc, #368]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062ca:	6013      	str	r3, [r2, #0]
 80062cc:	e029      	b.n	8006322 <HAL_RCC_OscConfig+0x3de>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80062d6:	d112      	bne.n	80062fe <HAL_RCC_OscConfig+0x3ba>
 80062d8:	4b57      	ldr	r3, [pc, #348]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a56      	ldr	r2, [pc, #344]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062e2:	6013      	str	r3, [r2, #0]
 80062e4:	4b54      	ldr	r3, [pc, #336]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a53      	ldr	r2, [pc, #332]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062ee:	6013      	str	r3, [r2, #0]
 80062f0:	4b51      	ldr	r3, [pc, #324]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	4a50      	ldr	r2, [pc, #320]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80062f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062fa:	6013      	str	r3, [r2, #0]
 80062fc:	e011      	b.n	8006322 <HAL_RCC_OscConfig+0x3de>
 80062fe:	4b4e      	ldr	r3, [pc, #312]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a4d      	ldr	r2, [pc, #308]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006304:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	4b4b      	ldr	r3, [pc, #300]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a4a      	ldr	r2, [pc, #296]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006310:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006314:	6013      	str	r3, [r2, #0]
 8006316:	4b48      	ldr	r3, [pc, #288]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a47      	ldr	r2, [pc, #284]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 800631c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006320:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d014      	beq.n	8006354 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800632a:	f7fd fae1 	bl	80038f0 <HAL_GetTick>
 800632e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006330:	e009      	b.n	8006346 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006332:	f7fd fadd 	bl	80038f0 <HAL_GetTick>
 8006336:	4602      	mov	r2, r0
 8006338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633a:	1ad3      	subs	r3, r2, r3
 800633c:	2b64      	cmp	r3, #100	@ 0x64
 800633e:	d902      	bls.n	8006346 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8006340:	2303      	movs	r3, #3
 8006342:	f000 bcd4 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006346:	4b3c      	ldr	r3, [pc, #240]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d0ef      	beq.n	8006332 <HAL_RCC_OscConfig+0x3ee>
 8006352:	e013      	b.n	800637c <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8006354:	f7fd facc 	bl	80038f0 <HAL_GetTick>
 8006358:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800635a:	e009      	b.n	8006370 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800635c:	f7fd fac8 	bl	80038f0 <HAL_GetTick>
 8006360:	4602      	mov	r2, r0
 8006362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	2b64      	cmp	r3, #100	@ 0x64
 8006368:	d902      	bls.n	8006370 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	f000 bcbf 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006370:	4b31      	ldr	r3, [pc, #196]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1ef      	bne.n	800635c <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0302 	and.w	r3, r3, #2
 8006384:	2b00      	cmp	r3, #0
 8006386:	d05f      	beq.n	8006448 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638a:	2b04      	cmp	r3, #4
 800638c:	d005      	beq.n	800639a <HAL_RCC_OscConfig+0x456>
 800638e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006390:	2b0c      	cmp	r3, #12
 8006392:	d114      	bne.n	80063be <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006396:	2b02      	cmp	r3, #2
 8006398:	d111      	bne.n	80063be <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68db      	ldr	r3, [r3, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d102      	bne.n	80063a8 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	f000 bca3 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80063a8:	4b23      	ldr	r3, [pc, #140]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80063aa:	691b      	ldr	r3, [r3, #16]
 80063ac:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	691b      	ldr	r3, [r3, #16]
 80063b4:	041b      	lsls	r3, r3, #16
 80063b6:	4920      	ldr	r1, [pc, #128]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80063b8:	4313      	orrs	r3, r2
 80063ba:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80063bc:	e044      	b.n	8006448 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d024      	beq.n	8006410 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80063c6:	4b1c      	ldr	r3, [pc, #112]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80063cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063d0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80063d2:	f7fd fa8d 	bl	80038f0 <HAL_GetTick>
 80063d6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063d8:	e009      	b.n	80063ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063da:	f7fd fa89 	bl	80038f0 <HAL_GetTick>
 80063de:	4602      	mov	r2, r0
 80063e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e2:	1ad3      	subs	r3, r2, r3
 80063e4:	2b02      	cmp	r3, #2
 80063e6:	d902      	bls.n	80063ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80063e8:	2303      	movs	r3, #3
 80063ea:	f000 bc80 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063ee:	4b12      	ldr	r3, [pc, #72]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d0ef      	beq.n	80063da <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80063fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	041b      	lsls	r3, r3, #16
 8006408:	490b      	ldr	r1, [pc, #44]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 800640a:	4313      	orrs	r3, r2
 800640c:	610b      	str	r3, [r1, #16]
 800640e:	e01b      	b.n	8006448 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8006410:	4b09      	ldr	r3, [pc, #36]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a08      	ldr	r2, [pc, #32]	@ (8006438 <HAL_RCC_OscConfig+0x4f4>)
 8006416:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800641a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800641c:	f7fd fa68 	bl	80038f0 <HAL_GetTick>
 8006420:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006422:	e00b      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006424:	f7fd fa64 	bl	80038f0 <HAL_GetTick>
 8006428:	4602      	mov	r2, r0
 800642a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800642c:	1ad3      	subs	r3, r2, r3
 800642e:	2b02      	cmp	r3, #2
 8006430:	d904      	bls.n	800643c <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	f000 bc5b 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
 8006438:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800643c:	4baf      	ldr	r3, [pc, #700]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1ed      	bne.n	8006424 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0308 	and.w	r3, r3, #8
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 80c8 	beq.w	80065e6 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8006456:	2300      	movs	r3, #0
 8006458:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800645c:	4ba7      	ldr	r3, [pc, #668]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800645e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006462:	f003 0304 	and.w	r3, r3, #4
 8006466:	2b00      	cmp	r3, #0
 8006468:	d111      	bne.n	800648e <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800646a:	4ba4      	ldr	r3, [pc, #656]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800646c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006470:	4aa2      	ldr	r2, [pc, #648]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006472:	f043 0304 	orr.w	r3, r3, #4
 8006476:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800647a:	4ba0      	ldr	r3, [pc, #640]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800647c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006480:	f003 0304 	and.w	r3, r3, #4
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8006488:	2301      	movs	r3, #1
 800648a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800648e:	4b9c      	ldr	r3, [pc, #624]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 8006490:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006492:	f003 0301 	and.w	r3, r3, #1
 8006496:	2b00      	cmp	r3, #0
 8006498:	d119      	bne.n	80064ce <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800649a:	4b99      	ldr	r3, [pc, #612]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 800649c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800649e:	4a98      	ldr	r2, [pc, #608]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 80064a0:	f043 0301 	orr.w	r3, r3, #1
 80064a4:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064a6:	f7fd fa23 	bl	80038f0 <HAL_GetTick>
 80064aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80064ac:	e009      	b.n	80064c2 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064ae:	f7fd fa1f 	bl	80038f0 <HAL_GetTick>
 80064b2:	4602      	mov	r2, r0
 80064b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	2b02      	cmp	r3, #2
 80064ba:	d902      	bls.n	80064c2 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	f000 bc16 	b.w	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80064c2:	4b8f      	ldr	r3, [pc, #572]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 80064c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d0ef      	beq.n	80064ae <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	695b      	ldr	r3, [r3, #20]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d05f      	beq.n	8006596 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80064d6:	4b89      	ldr	r3, [pc, #548]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80064d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80064dc:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	699a      	ldr	r2, [r3, #24]
 80064e2:	6a3b      	ldr	r3, [r7, #32]
 80064e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d037      	beq.n	800655c <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80064ec:	6a3b      	ldr	r3, [r7, #32]
 80064ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d006      	beq.n	8006504 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80064f6:	6a3b      	ldr	r3, [r7, #32]
 80064f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8006500:	2301      	movs	r3, #1
 8006502:	e3f4      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8006504:	6a3b      	ldr	r3, [r7, #32]
 8006506:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d01b      	beq.n	8006546 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800650e:	4b7b      	ldr	r3, [pc, #492]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006514:	4a79      	ldr	r2, [pc, #484]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006516:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800651a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800651e:	f7fd f9e7 	bl	80038f0 <HAL_GetTick>
 8006522:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006524:	e008      	b.n	8006538 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006526:	f7fd f9e3 	bl	80038f0 <HAL_GetTick>
 800652a:	4602      	mov	r2, r0
 800652c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	2b05      	cmp	r3, #5
 8006532:	d901      	bls.n	8006538 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e3da      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006538:	4b70      	ldr	r3, [pc, #448]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800653a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800653e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1ef      	bne.n	8006526 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8006546:	4b6d      	ldr	r3, [pc, #436]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006548:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800654c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	699b      	ldr	r3, [r3, #24]
 8006554:	4969      	ldr	r1, [pc, #420]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006556:	4313      	orrs	r3, r2
 8006558:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 800655c:	4b67      	ldr	r3, [pc, #412]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800655e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006562:	4a66      	ldr	r2, [pc, #408]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006564:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006568:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800656c:	f7fd f9c0 	bl	80038f0 <HAL_GetTick>
 8006570:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8006572:	e008      	b.n	8006586 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006574:	f7fd f9bc 	bl	80038f0 <HAL_GetTick>
 8006578:	4602      	mov	r2, r0
 800657a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800657c:	1ad3      	subs	r3, r2, r3
 800657e:	2b05      	cmp	r3, #5
 8006580:	d901      	bls.n	8006586 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8006582:	2303      	movs	r3, #3
 8006584:	e3b3      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8006586:	4b5d      	ldr	r3, [pc, #372]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006588:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800658c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006590:	2b00      	cmp	r3, #0
 8006592:	d0ef      	beq.n	8006574 <HAL_RCC_OscConfig+0x630>
 8006594:	e01b      	b.n	80065ce <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8006596:	4b59      	ldr	r3, [pc, #356]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800659c:	4a57      	ldr	r2, [pc, #348]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800659e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80065a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80065a6:	f7fd f9a3 	bl	80038f0 <HAL_GetTick>
 80065aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80065ac:	e008      	b.n	80065c0 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065ae:	f7fd f99f 	bl	80038f0 <HAL_GetTick>
 80065b2:	4602      	mov	r2, r0
 80065b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	2b05      	cmp	r3, #5
 80065ba:	d901      	bls.n	80065c0 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80065bc:	2303      	movs	r3, #3
 80065be:	e396      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80065c0:	4b4e      	ldr	r3, [pc, #312]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80065c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80065c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1ef      	bne.n	80065ae <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80065ce:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d107      	bne.n	80065e6 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065d6:	4b49      	ldr	r3, [pc, #292]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80065d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065dc:	4a47      	ldr	r2, [pc, #284]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80065de:	f023 0304 	bic.w	r3, r3, #4
 80065e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f003 0304 	and.w	r3, r3, #4
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	f000 8111 	beq.w	8006816 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80065f4:	2300      	movs	r3, #0
 80065f6:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065fa:	4b40      	ldr	r3, [pc, #256]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80065fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b00      	cmp	r3, #0
 8006606:	d111      	bne.n	800662c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006608:	4b3c      	ldr	r3, [pc, #240]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800660a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800660e:	4a3b      	ldr	r2, [pc, #236]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006610:	f043 0304 	orr.w	r3, r3, #4
 8006614:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006618:	4b38      	ldr	r3, [pc, #224]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800661a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800661e:	f003 0304 	and.w	r3, r3, #4
 8006622:	613b      	str	r3, [r7, #16]
 8006624:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8006626:	2301      	movs	r3, #1
 8006628:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800662c:	4b34      	ldr	r3, [pc, #208]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 800662e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006630:	f003 0301 	and.w	r3, r3, #1
 8006634:	2b00      	cmp	r3, #0
 8006636:	d118      	bne.n	800666a <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006638:	4b31      	ldr	r3, [pc, #196]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 800663a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663c:	4a30      	ldr	r2, [pc, #192]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 800663e:	f043 0301 	orr.w	r3, r3, #1
 8006642:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006644:	f7fd f954 	bl	80038f0 <HAL_GetTick>
 8006648:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800664a:	e008      	b.n	800665e <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800664c:	f7fd f950 	bl	80038f0 <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d901      	bls.n	800665e <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	e347      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800665e:	4b28      	ldr	r3, [pc, #160]	@ (8006700 <HAL_RCC_OscConfig+0x7bc>)
 8006660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006662:	f003 0301 	and.w	r3, r3, #1
 8006666:	2b00      	cmp	r3, #0
 8006668:	d0f0      	beq.n	800664c <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d01f      	beq.n	80066b6 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0304 	and.w	r3, r3, #4
 800667e:	2b00      	cmp	r3, #0
 8006680:	d010      	beq.n	80066a4 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006682:	4b1e      	ldr	r3, [pc, #120]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006684:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006688:	4a1c      	ldr	r2, [pc, #112]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800668a:	f043 0304 	orr.w	r3, r3, #4
 800668e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006692:	4b1a      	ldr	r3, [pc, #104]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 8006694:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006698:	4a18      	ldr	r2, [pc, #96]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 800669a:	f043 0301 	orr.w	r3, r3, #1
 800669e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80066a2:	e018      	b.n	80066d6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80066a4:	4b15      	ldr	r3, [pc, #84]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80066a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066aa:	4a14      	ldr	r2, [pc, #80]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80066ac:	f043 0301 	orr.w	r3, r3, #1
 80066b0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80066b4:	e00f      	b.n	80066d6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80066b6:	4b11      	ldr	r3, [pc, #68]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80066b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066bc:	4a0f      	ldr	r2, [pc, #60]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80066be:	f023 0301 	bic.w	r3, r3, #1
 80066c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80066c6:	4b0d      	ldr	r3, [pc, #52]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80066c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066cc:	4a0b      	ldr	r2, [pc, #44]	@ (80066fc <HAL_RCC_OscConfig+0x7b8>)
 80066ce:	f023 0304 	bic.w	r3, r3, #4
 80066d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d057      	beq.n	800678e <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80066de:	f7fd f907 	bl	80038f0 <HAL_GetTick>
 80066e2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80066e4:	e00e      	b.n	8006704 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066e6:	f7fd f903 	bl	80038f0 <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d905      	bls.n	8006704 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80066f8:	2303      	movs	r3, #3
 80066fa:	e2f8      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
 80066fc:	46020c00 	.word	0x46020c00
 8006700:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006704:	4b9c      	ldr	r3, [pc, #624]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006706:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b00      	cmp	r3, #0
 8006710:	d0e9      	beq.n	80066e6 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800671a:	2b00      	cmp	r3, #0
 800671c:	d01b      	beq.n	8006756 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800671e:	4b96      	ldr	r3, [pc, #600]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006724:	4a94      	ldr	r2, [pc, #592]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006726:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800672a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800672e:	e00a      	b.n	8006746 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006730:	f7fd f8de 	bl	80038f0 <HAL_GetTick>
 8006734:	4602      	mov	r2, r0
 8006736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800673e:	4293      	cmp	r3, r2
 8006740:	d901      	bls.n	8006746 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8006742:	2303      	movs	r3, #3
 8006744:	e2d3      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006746:	4b8c      	ldr	r3, [pc, #560]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800674c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006750:	2b00      	cmp	r3, #0
 8006752:	d0ed      	beq.n	8006730 <HAL_RCC_OscConfig+0x7ec>
 8006754:	e053      	b.n	80067fe <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006756:	4b88      	ldr	r3, [pc, #544]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006758:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800675c:	4a86      	ldr	r2, [pc, #536]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 800675e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006762:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006766:	e00a      	b.n	800677e <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006768:	f7fd f8c2 	bl	80038f0 <HAL_GetTick>
 800676c:	4602      	mov	r2, r0
 800676e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006770:	1ad3      	subs	r3, r2, r3
 8006772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006776:	4293      	cmp	r3, r2
 8006778:	d901      	bls.n	800677e <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e2b7      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800677e:	4b7e      	ldr	r3, [pc, #504]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006780:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006784:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006788:	2b00      	cmp	r3, #0
 800678a:	d1ed      	bne.n	8006768 <HAL_RCC_OscConfig+0x824>
 800678c:	e037      	b.n	80067fe <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 800678e:	f7fd f8af 	bl	80038f0 <HAL_GetTick>
 8006792:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006794:	e00a      	b.n	80067ac <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006796:	f7fd f8ab 	bl	80038f0 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800679e:	1ad3      	subs	r3, r2, r3
 80067a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d901      	bls.n	80067ac <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e2a0      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067ac:	4b72      	ldr	r3, [pc, #456]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80067ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1ed      	bne.n	8006796 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80067ba:	4b6f      	ldr	r3, [pc, #444]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80067bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d01a      	beq.n	80067fe <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80067c8:	4b6b      	ldr	r3, [pc, #428]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80067ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067ce:	4a6a      	ldr	r2, [pc, #424]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80067d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067d4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067d8:	e00a      	b.n	80067f0 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067da:	f7fd f889 	bl	80038f0 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e27e      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80067f0:	4b61      	ldr	r3, [pc, #388]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80067f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1ed      	bne.n	80067da <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80067fe:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8006802:	2b01      	cmp	r3, #1
 8006804:	d107      	bne.n	8006816 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006806:	4b5c      	ldr	r3, [pc, #368]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006808:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800680c:	4a5a      	ldr	r2, [pc, #360]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 800680e:	f023 0304 	bic.w	r3, r3, #4
 8006812:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0320 	and.w	r3, r3, #32
 800681e:	2b00      	cmp	r3, #0
 8006820:	d036      	beq.n	8006890 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006826:	2b00      	cmp	r3, #0
 8006828:	d019      	beq.n	800685e <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800682a:	4b53      	ldr	r3, [pc, #332]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	4a52      	ldr	r2, [pc, #328]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006830:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006834:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006836:	f7fd f85b 	bl	80038f0 <HAL_GetTick>
 800683a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800683c:	e008      	b.n	8006850 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800683e:	f7fd f857 	bl	80038f0 <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	2b02      	cmp	r3, #2
 800684a:	d901      	bls.n	8006850 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 800684c:	2303      	movs	r3, #3
 800684e:	e24e      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006850:	4b49      	ldr	r3, [pc, #292]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d0f0      	beq.n	800683e <HAL_RCC_OscConfig+0x8fa>
 800685c:	e018      	b.n	8006890 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800685e:	4b46      	ldr	r3, [pc, #280]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a45      	ldr	r2, [pc, #276]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006864:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006868:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800686a:	f7fd f841 	bl	80038f0 <HAL_GetTick>
 800686e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006870:	e008      	b.n	8006884 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006872:	f7fd f83d 	bl	80038f0 <HAL_GetTick>
 8006876:	4602      	mov	r2, r0
 8006878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800687a:	1ad3      	subs	r3, r2, r3
 800687c:	2b02      	cmp	r3, #2
 800687e:	d901      	bls.n	8006884 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8006880:	2303      	movs	r3, #3
 8006882:	e234      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006884:	4b3c      	ldr	r3, [pc, #240]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1f0      	bne.n	8006872 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006898:	2b00      	cmp	r3, #0
 800689a:	d036      	beq.n	800690a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d019      	beq.n	80068d8 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80068a4:	4b34      	ldr	r3, [pc, #208]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a33      	ldr	r2, [pc, #204]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80068aa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80068ae:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80068b0:	f7fd f81e 	bl	80038f0 <HAL_GetTick>
 80068b4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80068b6:	e008      	b.n	80068ca <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80068b8:	f7fd f81a 	bl	80038f0 <HAL_GetTick>
 80068bc:	4602      	mov	r2, r0
 80068be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c0:	1ad3      	subs	r3, r2, r3
 80068c2:	2b02      	cmp	r3, #2
 80068c4:	d901      	bls.n	80068ca <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e211      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80068ca:	4b2b      	ldr	r3, [pc, #172]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d0f0      	beq.n	80068b8 <HAL_RCC_OscConfig+0x974>
 80068d6:	e018      	b.n	800690a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80068d8:	4b27      	ldr	r3, [pc, #156]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a26      	ldr	r2, [pc, #152]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 80068de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80068e4:	f7fd f804 	bl	80038f0 <HAL_GetTick>
 80068e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80068ec:	f7fd f800 	bl	80038f0 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b02      	cmp	r3, #2
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e1f7      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80068fe:	4b1e      	ldr	r3, [pc, #120]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1f0      	bne.n	80068ec <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006912:	2b00      	cmp	r3, #0
 8006914:	d07f      	beq.n	8006a16 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800691a:	2b00      	cmp	r3, #0
 800691c:	d062      	beq.n	80069e4 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800691e:	4b16      	ldr	r3, [pc, #88]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006920:	689b      	ldr	r3, [r3, #8]
 8006922:	4a15      	ldr	r2, [pc, #84]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006924:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006928:	6093      	str	r3, [r2, #8]
 800692a:	4b13      	ldr	r3, [pc, #76]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006936:	4910      	ldr	r1, [pc, #64]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006938:	4313      	orrs	r3, r2
 800693a:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006940:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8006944:	d309      	bcc.n	800695a <HAL_RCC_OscConfig+0xa16>
 8006946:	4b0c      	ldr	r3, [pc, #48]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006948:	68db      	ldr	r3, [r3, #12]
 800694a:	f023 021f 	bic.w	r2, r3, #31
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	4909      	ldr	r1, [pc, #36]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006954:	4313      	orrs	r3, r2
 8006956:	60cb      	str	r3, [r1, #12]
 8006958:	e02a      	b.n	80069b0 <HAL_RCC_OscConfig+0xa6c>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695e:	2b00      	cmp	r3, #0
 8006960:	da0c      	bge.n	800697c <HAL_RCC_OscConfig+0xa38>
 8006962:	4b05      	ldr	r3, [pc, #20]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a1b      	ldr	r3, [r3, #32]
 800696e:	015b      	lsls	r3, r3, #5
 8006970:	4901      	ldr	r1, [pc, #4]	@ (8006978 <HAL_RCC_OscConfig+0xa34>)
 8006972:	4313      	orrs	r3, r2
 8006974:	60cb      	str	r3, [r1, #12]
 8006976:	e01b      	b.n	80069b0 <HAL_RCC_OscConfig+0xa6c>
 8006978:	46020c00 	.word	0x46020c00
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006980:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006984:	d30a      	bcc.n	800699c <HAL_RCC_OscConfig+0xa58>
 8006986:	4ba1      	ldr	r3, [pc, #644]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006988:	68db      	ldr	r3, [r3, #12]
 800698a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6a1b      	ldr	r3, [r3, #32]
 8006992:	029b      	lsls	r3, r3, #10
 8006994:	499d      	ldr	r1, [pc, #628]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006996:	4313      	orrs	r3, r2
 8006998:	60cb      	str	r3, [r1, #12]
 800699a:	e009      	b.n	80069b0 <HAL_RCC_OscConfig+0xa6c>
 800699c:	4b9b      	ldr	r3, [pc, #620]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a1b      	ldr	r3, [r3, #32]
 80069a8:	03db      	lsls	r3, r3, #15
 80069aa:	4998      	ldr	r1, [pc, #608]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 80069ac:	4313      	orrs	r3, r2
 80069ae:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80069b0:	4b96      	ldr	r3, [pc, #600]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a95      	ldr	r2, [pc, #596]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 80069b6:	f043 0310 	orr.w	r3, r3, #16
 80069ba:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80069bc:	f7fc ff98 	bl	80038f0 <HAL_GetTick>
 80069c0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80069c4:	f7fc ff94 	bl	80038f0 <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e18b      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80069d6:	4b8d      	ldr	r3, [pc, #564]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0320 	and.w	r3, r3, #32
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d0f0      	beq.n	80069c4 <HAL_RCC_OscConfig+0xa80>
 80069e2:	e018      	b.n	8006a16 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80069e4:	4b89      	ldr	r3, [pc, #548]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a88      	ldr	r2, [pc, #544]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 80069ea:	f023 0310 	bic.w	r3, r3, #16
 80069ee:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80069f0:	f7fc ff7e 	bl	80038f0 <HAL_GetTick>
 80069f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80069f6:	e008      	b.n	8006a0a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80069f8:	f7fc ff7a 	bl	80038f0 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	2b02      	cmp	r3, #2
 8006a04:	d901      	bls.n	8006a0a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8006a06:	2303      	movs	r3, #3
 8006a08:	e171      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006a0a:	4b80      	ldr	r3, [pc, #512]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0320 	and.w	r3, r3, #32
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d1f0      	bne.n	80069f8 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	f000 8166 	beq.w	8006cec <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8006a20:	2300      	movs	r3, #0
 8006a22:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a26:	4b79      	ldr	r3, [pc, #484]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a28:	69db      	ldr	r3, [r3, #28]
 8006a2a:	f003 030c 	and.w	r3, r3, #12
 8006a2e:	2b0c      	cmp	r3, #12
 8006a30:	f000 80f2 	beq.w	8006c18 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	f040 80c5 	bne.w	8006bc8 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006a3e:	4b73      	ldr	r3, [pc, #460]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4a72      	ldr	r2, [pc, #456]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a44:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a48:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006a4a:	f7fc ff51 	bl	80038f0 <HAL_GetTick>
 8006a4e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006a50:	e008      	b.n	8006a64 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a52:	f7fc ff4d 	bl	80038f0 <HAL_GetTick>
 8006a56:	4602      	mov	r2, r0
 8006a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a5a:	1ad3      	subs	r3, r2, r3
 8006a5c:	2b02      	cmp	r3, #2
 8006a5e:	d901      	bls.n	8006a64 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8006a60:	2303      	movs	r3, #3
 8006a62:	e144      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006a64:	4b69      	ldr	r3, [pc, #420]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1f0      	bne.n	8006a52 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a70:	4b66      	ldr	r3, [pc, #408]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a76:	f003 0304 	and.w	r3, r3, #4
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d111      	bne.n	8006aa2 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8006a7e:	4b63      	ldr	r3, [pc, #396]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a84:	4a61      	ldr	r2, [pc, #388]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a86:	f043 0304 	orr.w	r3, r3, #4
 8006a8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006a8e:	4b5f      	ldr	r3, [pc, #380]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a94:	f003 0304 	and.w	r3, r3, #4
 8006a98:	60fb      	str	r3, [r7, #12]
 8006a9a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8006aa2:	4b5b      	ldr	r3, [pc, #364]	@ (8006c10 <HAL_RCC_OscConfig+0xccc>)
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006aaa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006aae:	d102      	bne.n	8006ab6 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006ab6:	4b56      	ldr	r3, [pc, #344]	@ (8006c10 <HAL_RCC_OscConfig+0xccc>)
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	4a55      	ldr	r2, [pc, #340]	@ (8006c10 <HAL_RCC_OscConfig+0xccc>)
 8006abc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006ac0:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8006ac2:	4b52      	ldr	r3, [pc, #328]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ac6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006aca:	f023 0303 	bic.w	r3, r3, #3
 8006ace:	687a      	ldr	r2, [r7, #4]
 8006ad0:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8006ad6:	3a01      	subs	r2, #1
 8006ad8:	0212      	lsls	r2, r2, #8
 8006ada:	4311      	orrs	r1, r2
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006ae0:	430a      	orrs	r2, r1
 8006ae2:	494a      	ldr	r1, [pc, #296]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	628b      	str	r3, [r1, #40]	@ 0x28
 8006ae8:	4b48      	ldr	r3, [pc, #288]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006aea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006aec:	4b49      	ldr	r3, [pc, #292]	@ (8006c14 <HAL_RCC_OscConfig+0xcd0>)
 8006aee:	4013      	ands	r3, r2
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006af4:	3a01      	subs	r2, #1
 8006af6:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006afe:	3a01      	subs	r2, #1
 8006b00:	0252      	lsls	r2, r2, #9
 8006b02:	b292      	uxth	r2, r2
 8006b04:	4311      	orrs	r1, r2
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006b0a:	3a01      	subs	r2, #1
 8006b0c:	0412      	lsls	r2, r2, #16
 8006b0e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8006b12:	4311      	orrs	r1, r2
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006b18:	3a01      	subs	r2, #1
 8006b1a:	0612      	lsls	r2, r2, #24
 8006b1c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006b20:	430a      	orrs	r2, r1
 8006b22:	493a      	ldr	r1, [pc, #232]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006b28:	4b38      	ldr	r3, [pc, #224]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2c:	4a37      	ldr	r2, [pc, #220]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b2e:	f023 0310 	bic.w	r3, r3, #16
 8006b32:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006b38:	4a34      	ldr	r2, [pc, #208]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b3a:	00db      	lsls	r3, r3, #3
 8006b3c:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006b3e:	4b33      	ldr	r3, [pc, #204]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b42:	4a32      	ldr	r2, [pc, #200]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b44:	f043 0310 	orr.w	r3, r3, #16
 8006b48:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8006b4a:	4b30      	ldr	r3, [pc, #192]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b4e:	f023 020c 	bic.w	r2, r3, #12
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b56:	492d      	ldr	r1, [pc, #180]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8006b5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d105      	bne.n	8006b70 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8006b64:	4b2a      	ldr	r3, [pc, #168]	@ (8006c10 <HAL_RCC_OscConfig+0xccc>)
 8006b66:	68db      	ldr	r3, [r3, #12]
 8006b68:	4a29      	ldr	r2, [pc, #164]	@ (8006c10 <HAL_RCC_OscConfig+0xccc>)
 8006b6a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006b6e:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8006b70:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d107      	bne.n	8006b88 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8006b78:	4b24      	ldr	r3, [pc, #144]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b7e:	4a23      	ldr	r2, [pc, #140]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b80:	f023 0304 	bic.w	r3, r3, #4
 8006b84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8006b88:	4b20      	ldr	r3, [pc, #128]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006b8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b92:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006b94:	f7fc feac 	bl	80038f0 <HAL_GetTick>
 8006b98:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006b9a:	e008      	b.n	8006bae <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b9c:	f7fc fea8 	bl	80038f0 <HAL_GetTick>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d901      	bls.n	8006bae <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8006baa:	2303      	movs	r3, #3
 8006bac:	e09f      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006bae:	4b17      	ldr	r3, [pc, #92]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d0f0      	beq.n	8006b9c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006bba:	4b14      	ldr	r3, [pc, #80]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bbe:	4a13      	ldr	r2, [pc, #76]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006bc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006bc4:	6293      	str	r3, [r2, #40]	@ 0x28
 8006bc6:	e091      	b.n	8006cec <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006bc8:	4b10      	ldr	r3, [pc, #64]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a0f      	ldr	r2, [pc, #60]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006bce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006bd2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006bd4:	f7fc fe8c 	bl	80038f0 <HAL_GetTick>
 8006bd8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006bda:	e008      	b.n	8006bee <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bdc:	f7fc fe88 	bl	80038f0 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d901      	bls.n	8006bee <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e07f      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006bee:	4b07      	ldr	r3, [pc, #28]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1f0      	bne.n	8006bdc <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006bfa:	4b04      	ldr	r3, [pc, #16]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bfe:	4a03      	ldr	r2, [pc, #12]	@ (8006c0c <HAL_RCC_OscConfig+0xcc8>)
 8006c00:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8006c04:	f023 0303 	bic.w	r3, r3, #3
 8006c08:	6293      	str	r3, [r2, #40]	@ 0x28
 8006c0a:	e06f      	b.n	8006cec <HAL_RCC_OscConfig+0xda8>
 8006c0c:	46020c00 	.word	0x46020c00
 8006c10:	46020800 	.word	0x46020800
 8006c14:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006c18:	4b37      	ldr	r3, [pc, #220]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c1c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006c1e:	4b36      	ldr	r3, [pc, #216]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c22:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d039      	beq.n	8006ca0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	f003 0203 	and.w	r2, r3, #3
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d132      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006c3a:	69fb      	ldr	r3, [r7, #28]
 8006c3c:	0a1b      	lsrs	r3, r3, #8
 8006c3e:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c46:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	d129      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d122      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006c5a:	69bb      	ldr	r3, [r7, #24]
 8006c5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c64:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006c66:	429a      	cmp	r2, r3
 8006c68:	d11a      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	0a5b      	lsrs	r3, r3, #9
 8006c6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c76:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006c78:	429a      	cmp	r2, r3
 8006c7a:	d111      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	0c1b      	lsrs	r3, r3, #16
 8006c80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c88:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d108      	bne.n	8006ca0 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006c8e:	69bb      	ldr	r3, [r7, #24]
 8006c90:	0e1b      	lsrs	r3, r3, #24
 8006c92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c9a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d001      	beq.n	8006ca4 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e024      	b.n	8006cee <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006ca4:	4b14      	ldr	r3, [pc, #80]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca8:	08db      	lsrs	r3, r3, #3
 8006caa:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d01a      	beq.n	8006cec <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006cb6:	4b10      	ldr	r3, [pc, #64]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cba:	4a0f      	ldr	r2, [pc, #60]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006cbc:	f023 0310 	bic.w	r3, r3, #16
 8006cc0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cc2:	f7fc fe15 	bl	80038f0 <HAL_GetTick>
 8006cc6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8006cc8:	bf00      	nop
 8006cca:	f7fc fe11 	bl	80038f0 <HAL_GetTick>
 8006cce:	4602      	mov	r2, r0
 8006cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d0f9      	beq.n	8006cca <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006cda:	4a07      	ldr	r2, [pc, #28]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006cdc:	00db      	lsls	r3, r3, #3
 8006cde:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006ce0:	4b05      	ldr	r3, [pc, #20]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce4:	4a04      	ldr	r2, [pc, #16]	@ (8006cf8 <HAL_RCC_OscConfig+0xdb4>)
 8006ce6:	f043 0310 	orr.w	r3, r3, #16
 8006cea:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8006cec:	2300      	movs	r3, #0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3738      	adds	r7, #56	@ 0x38
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	46020c00 	.word	0x46020c00

08006cfc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b086      	sub	sp, #24
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
 8006d04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d101      	bne.n	8006d10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e1d9      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d10:	4b9b      	ldr	r3, [pc, #620]	@ (8006f80 <HAL_RCC_ClockConfig+0x284>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f003 030f 	and.w	r3, r3, #15
 8006d18:	683a      	ldr	r2, [r7, #0]
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	d910      	bls.n	8006d40 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d1e:	4b98      	ldr	r3, [pc, #608]	@ (8006f80 <HAL_RCC_ClockConfig+0x284>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	f023 020f 	bic.w	r2, r3, #15
 8006d26:	4996      	ldr	r1, [pc, #600]	@ (8006f80 <HAL_RCC_ClockConfig+0x284>)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d2e:	4b94      	ldr	r3, [pc, #592]	@ (8006f80 <HAL_RCC_ClockConfig+0x284>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 030f 	and.w	r3, r3, #15
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	d001      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e1c1      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0310 	and.w	r3, r3, #16
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d010      	beq.n	8006d6e <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	695a      	ldr	r2, [r3, #20]
 8006d50:	4b8c      	ldr	r3, [pc, #560]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d908      	bls.n	8006d6e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8006d5c:	4b89      	ldr	r3, [pc, #548]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	695b      	ldr	r3, [r3, #20]
 8006d68:	4986      	ldr	r1, [pc, #536]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f003 0308 	and.w	r3, r3, #8
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d012      	beq.n	8006da0 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	691a      	ldr	r2, [r3, #16]
 8006d7e:	4b81      	ldr	r3, [pc, #516]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006d80:	6a1b      	ldr	r3, [r3, #32]
 8006d82:	091b      	lsrs	r3, r3, #4
 8006d84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d909      	bls.n	8006da0 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006d8c:	4b7d      	ldr	r3, [pc, #500]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	011b      	lsls	r3, r3, #4
 8006d9a:	497a      	ldr	r1, [pc, #488]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 0304 	and.w	r3, r3, #4
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d010      	beq.n	8006dce <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68da      	ldr	r2, [r3, #12]
 8006db0:	4b74      	ldr	r3, [pc, #464]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006db2:	6a1b      	ldr	r3, [r3, #32]
 8006db4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d908      	bls.n	8006dce <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006dbc:	4b71      	ldr	r3, [pc, #452]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006dbe:	6a1b      	ldr	r3, [r3, #32]
 8006dc0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	496e      	ldr	r1, [pc, #440]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f003 0302 	and.w	r3, r3, #2
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d010      	beq.n	8006dfc <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	689a      	ldr	r2, [r3, #8]
 8006dde:	4b69      	ldr	r3, [pc, #420]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	f003 030f 	and.w	r3, r3, #15
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d908      	bls.n	8006dfc <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006dea:	4b66      	ldr	r3, [pc, #408]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006dec:	6a1b      	ldr	r3, [r3, #32]
 8006dee:	f023 020f 	bic.w	r2, r3, #15
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	4963      	ldr	r1, [pc, #396]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0301 	and.w	r3, r3, #1
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 80d2 	beq.w	8006fae <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	2b03      	cmp	r3, #3
 8006e14:	d143      	bne.n	8006e9e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e16:	4b5b      	ldr	r3, [pc, #364]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006e18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e1c:	f003 0304 	and.w	r3, r3, #4
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d110      	bne.n	8006e46 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8006e24:	4b57      	ldr	r3, [pc, #348]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006e26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e2a:	4a56      	ldr	r2, [pc, #344]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006e2c:	f043 0304 	orr.w	r3, r3, #4
 8006e30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006e34:	4b53      	ldr	r3, [pc, #332]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006e36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e3a:	f003 0304 	and.w	r3, r3, #4
 8006e3e:	60bb      	str	r3, [r7, #8]
 8006e40:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8006e42:	2301      	movs	r3, #1
 8006e44:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8006e46:	f7fc fd53 	bl	80038f0 <HAL_GetTick>
 8006e4a:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8006e4c:	4b4e      	ldr	r3, [pc, #312]	@ (8006f88 <HAL_RCC_ClockConfig+0x28c>)
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d00f      	beq.n	8006e78 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006e58:	e008      	b.n	8006e6c <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8006e5a:	f7fc fd49 	bl	80038f0 <HAL_GetTick>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	1ad3      	subs	r3, r2, r3
 8006e64:	2b02      	cmp	r3, #2
 8006e66:	d901      	bls.n	8006e6c <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8006e68:	2303      	movs	r3, #3
 8006e6a:	e12b      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8006e6c:	4b46      	ldr	r3, [pc, #280]	@ (8006f88 <HAL_RCC_ClockConfig+0x28c>)
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d0f0      	beq.n	8006e5a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006e78:	7dfb      	ldrb	r3, [r7, #23]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d107      	bne.n	8006e8e <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006e7e:	4b41      	ldr	r3, [pc, #260]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006e80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e84:	4a3f      	ldr	r2, [pc, #252]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006e86:	f023 0304 	bic.w	r3, r3, #4
 8006e8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d121      	bne.n	8006ede <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e112      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	2b02      	cmp	r3, #2
 8006ea4:	d107      	bne.n	8006eb6 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ea6:	4b37      	ldr	r3, [pc, #220]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d115      	bne.n	8006ede <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	e106      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d107      	bne.n	8006ece <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006ebe:	4b31      	ldr	r3, [pc, #196]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f003 0304 	and.w	r3, r3, #4
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d109      	bne.n	8006ede <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e0fa      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ece:	4b2d      	ldr	r3, [pc, #180]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d101      	bne.n	8006ede <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e0f2      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8006ede:	4b29      	ldr	r3, [pc, #164]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006ee0:	69db      	ldr	r3, [r3, #28]
 8006ee2:	f023 0203 	bic.w	r2, r3, #3
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	685b      	ldr	r3, [r3, #4]
 8006eea:	4926      	ldr	r1, [pc, #152]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006eec:	4313      	orrs	r3, r2
 8006eee:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8006ef0:	f7fc fcfe 	bl	80038f0 <HAL_GetTick>
 8006ef4:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2b03      	cmp	r3, #3
 8006efc:	d112      	bne.n	8006f24 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006efe:	e00a      	b.n	8006f16 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f00:	f7fc fcf6 	bl	80038f0 <HAL_GetTick>
 8006f04:	4602      	mov	r2, r0
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	1ad3      	subs	r3, r2, r3
 8006f0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d901      	bls.n	8006f16 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e0d6      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006f16:	4b1b      	ldr	r3, [pc, #108]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006f18:	69db      	ldr	r3, [r3, #28]
 8006f1a:	f003 030c 	and.w	r3, r3, #12
 8006f1e:	2b0c      	cmp	r3, #12
 8006f20:	d1ee      	bne.n	8006f00 <HAL_RCC_ClockConfig+0x204>
 8006f22:	e044      	b.n	8006fae <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	2b02      	cmp	r3, #2
 8006f2a:	d112      	bne.n	8006f52 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f2c:	e00a      	b.n	8006f44 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f2e:	f7fc fcdf 	bl	80038f0 <HAL_GetTick>
 8006f32:	4602      	mov	r2, r0
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d901      	bls.n	8006f44 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006f40:	2303      	movs	r3, #3
 8006f42:	e0bf      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f44:	4b0f      	ldr	r3, [pc, #60]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006f46:	69db      	ldr	r3, [r3, #28]
 8006f48:	f003 030c 	and.w	r3, r3, #12
 8006f4c:	2b08      	cmp	r3, #8
 8006f4e:	d1ee      	bne.n	8006f2e <HAL_RCC_ClockConfig+0x232>
 8006f50:	e02d      	b.n	8006fae <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d123      	bne.n	8006fa2 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006f5a:	e00a      	b.n	8006f72 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f5c:	f7fc fcc8 	bl	80038f0 <HAL_GetTick>
 8006f60:	4602      	mov	r2, r0
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	1ad3      	subs	r3, r2, r3
 8006f66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d901      	bls.n	8006f72 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8006f6e:	2303      	movs	r3, #3
 8006f70:	e0a8      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8006f72:	4b04      	ldr	r3, [pc, #16]	@ (8006f84 <HAL_RCC_ClockConfig+0x288>)
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	f003 030c 	and.w	r3, r3, #12
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d1ee      	bne.n	8006f5c <HAL_RCC_ClockConfig+0x260>
 8006f7e:	e016      	b.n	8006fae <HAL_RCC_ClockConfig+0x2b2>
 8006f80:	40022000 	.word	0x40022000
 8006f84:	46020c00 	.word	0x46020c00
 8006f88:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f8c:	f7fc fcb0 	bl	80038f0 <HAL_GetTick>
 8006f90:	4602      	mov	r2, r0
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	1ad3      	subs	r3, r2, r3
 8006f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d901      	bls.n	8006fa2 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8006f9e:	2303      	movs	r3, #3
 8006fa0:	e090      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006fa2:	4b4a      	ldr	r3, [pc, #296]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 8006fa4:	69db      	ldr	r3, [r3, #28]
 8006fa6:	f003 030c 	and.w	r3, r3, #12
 8006faa:	2b04      	cmp	r3, #4
 8006fac:	d1ee      	bne.n	8006f8c <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f003 0302 	and.w	r3, r3, #2
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d010      	beq.n	8006fdc <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	689a      	ldr	r2, [r3, #8]
 8006fbe:	4b43      	ldr	r3, [pc, #268]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 8006fc0:	6a1b      	ldr	r3, [r3, #32]
 8006fc2:	f003 030f 	and.w	r3, r3, #15
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d208      	bcs.n	8006fdc <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006fca:	4b40      	ldr	r3, [pc, #256]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	f023 020f 	bic.w	r2, r3, #15
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	493d      	ldr	r1, [pc, #244]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006fdc:	4b3c      	ldr	r3, [pc, #240]	@ (80070d0 <HAL_RCC_ClockConfig+0x3d4>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f003 030f 	and.w	r3, r3, #15
 8006fe4:	683a      	ldr	r2, [r7, #0]
 8006fe6:	429a      	cmp	r2, r3
 8006fe8:	d210      	bcs.n	800700c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fea:	4b39      	ldr	r3, [pc, #228]	@ (80070d0 <HAL_RCC_ClockConfig+0x3d4>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f023 020f 	bic.w	r2, r3, #15
 8006ff2:	4937      	ldr	r1, [pc, #220]	@ (80070d0 <HAL_RCC_ClockConfig+0x3d4>)
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ffa:	4b35      	ldr	r3, [pc, #212]	@ (80070d0 <HAL_RCC_ClockConfig+0x3d4>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	f003 030f 	and.w	r3, r3, #15
 8007002:	683a      	ldr	r2, [r7, #0]
 8007004:	429a      	cmp	r2, r3
 8007006:	d001      	beq.n	800700c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8007008:	2301      	movs	r3, #1
 800700a:	e05b      	b.n	80070c4 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 0304 	and.w	r3, r3, #4
 8007014:	2b00      	cmp	r3, #0
 8007016:	d010      	beq.n	800703a <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	68da      	ldr	r2, [r3, #12]
 800701c:	4b2b      	ldr	r3, [pc, #172]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 800701e:	6a1b      	ldr	r3, [r3, #32]
 8007020:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007024:	429a      	cmp	r2, r3
 8007026:	d208      	bcs.n	800703a <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8007028:	4b28      	ldr	r3, [pc, #160]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 800702a:	6a1b      	ldr	r3, [r3, #32]
 800702c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	68db      	ldr	r3, [r3, #12]
 8007034:	4925      	ldr	r1, [pc, #148]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 8007036:	4313      	orrs	r3, r2
 8007038:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f003 0308 	and.w	r3, r3, #8
 8007042:	2b00      	cmp	r3, #0
 8007044:	d012      	beq.n	800706c <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	691a      	ldr	r2, [r3, #16]
 800704a:	4b20      	ldr	r3, [pc, #128]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 800704c:	6a1b      	ldr	r3, [r3, #32]
 800704e:	091b      	lsrs	r3, r3, #4
 8007050:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007054:	429a      	cmp	r2, r3
 8007056:	d209      	bcs.n	800706c <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8007058:	4b1c      	ldr	r3, [pc, #112]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 800705a:	6a1b      	ldr	r3, [r3, #32]
 800705c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	011b      	lsls	r3, r3, #4
 8007066:	4919      	ldr	r1, [pc, #100]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 8007068:	4313      	orrs	r3, r2
 800706a:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f003 0310 	and.w	r3, r3, #16
 8007074:	2b00      	cmp	r3, #0
 8007076:	d010      	beq.n	800709a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	695a      	ldr	r2, [r3, #20]
 800707c:	4b13      	ldr	r3, [pc, #76]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 800707e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007080:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007084:	429a      	cmp	r2, r3
 8007086:	d208      	bcs.n	800709a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8007088:	4b10      	ldr	r3, [pc, #64]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 800708a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800708c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	695b      	ldr	r3, [r3, #20]
 8007094:	490d      	ldr	r1, [pc, #52]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 8007096:	4313      	orrs	r3, r2
 8007098:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800709a:	f000 f821 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 800709e:	4602      	mov	r2, r0
 80070a0:	4b0a      	ldr	r3, [pc, #40]	@ (80070cc <HAL_RCC_ClockConfig+0x3d0>)
 80070a2:	6a1b      	ldr	r3, [r3, #32]
 80070a4:	f003 030f 	and.w	r3, r3, #15
 80070a8:	490a      	ldr	r1, [pc, #40]	@ (80070d4 <HAL_RCC_ClockConfig+0x3d8>)
 80070aa:	5ccb      	ldrb	r3, [r1, r3]
 80070ac:	fa22 f303 	lsr.w	r3, r2, r3
 80070b0:	4a09      	ldr	r2, [pc, #36]	@ (80070d8 <HAL_RCC_ClockConfig+0x3dc>)
 80070b2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80070b4:	4b09      	ldr	r3, [pc, #36]	@ (80070dc <HAL_RCC_ClockConfig+0x3e0>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4618      	mov	r0, r3
 80070ba:	f7fc fb8f 	bl	80037dc <HAL_InitTick>
 80070be:	4603      	mov	r3, r0
 80070c0:	73fb      	strb	r3, [r7, #15]

  return status;
 80070c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3718      	adds	r7, #24
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	46020c00 	.word	0x46020c00
 80070d0:	40022000 	.word	0x40022000
 80070d4:	08011ad8 	.word	0x08011ad8
 80070d8:	20000004 	.word	0x20000004
 80070dc:	20000008 	.word	0x20000008

080070e0 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b08b      	sub	sp, #44	@ 0x2c
 80070e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80070e6:	2300      	movs	r3, #0
 80070e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 80070ea:	2300      	movs	r3, #0
 80070ec:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070ee:	4b78      	ldr	r3, [pc, #480]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80070f0:	69db      	ldr	r3, [r3, #28]
 80070f2:	f003 030c 	and.w	r3, r3, #12
 80070f6:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070f8:	4b75      	ldr	r3, [pc, #468]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80070fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070fc:	f003 0303 	and.w	r3, r3, #3
 8007100:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d005      	beq.n	8007114 <HAL_RCC_GetSysClockFreq+0x34>
 8007108:	69bb      	ldr	r3, [r7, #24]
 800710a:	2b0c      	cmp	r3, #12
 800710c:	d121      	bne.n	8007152 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	2b01      	cmp	r3, #1
 8007112:	d11e      	bne.n	8007152 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8007114:	4b6e      	ldr	r3, [pc, #440]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800711c:	2b00      	cmp	r3, #0
 800711e:	d107      	bne.n	8007130 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8007120:	4b6b      	ldr	r3, [pc, #428]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007122:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007126:	0b1b      	lsrs	r3, r3, #12
 8007128:	f003 030f 	and.w	r3, r3, #15
 800712c:	627b      	str	r3, [r7, #36]	@ 0x24
 800712e:	e005      	b.n	800713c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8007130:	4b67      	ldr	r3, [pc, #412]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	0f1b      	lsrs	r3, r3, #28
 8007136:	f003 030f 	and.w	r3, r3, #15
 800713a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800713c:	4a65      	ldr	r2, [pc, #404]	@ (80072d4 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800713e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007144:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d110      	bne.n	800716e <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800714c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714e:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8007150:	e00d      	b.n	800716e <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007152:	4b5f      	ldr	r3, [pc, #380]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	f003 030c 	and.w	r3, r3, #12
 800715a:	2b04      	cmp	r3, #4
 800715c:	d102      	bne.n	8007164 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800715e:	4b5e      	ldr	r3, [pc, #376]	@ (80072d8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8007160:	623b      	str	r3, [r7, #32]
 8007162:	e004      	b.n	800716e <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	2b08      	cmp	r3, #8
 8007168:	d101      	bne.n	800716e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800716a:	4b5b      	ldr	r3, [pc, #364]	@ (80072d8 <HAL_RCC_GetSysClockFreq+0x1f8>)
 800716c:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	2b0c      	cmp	r3, #12
 8007172:	f040 80a5 	bne.w	80072c0 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8007176:	4b56      	ldr	r3, [pc, #344]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800717a:	f003 0303 	and.w	r3, r3, #3
 800717e:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8007180:	4b53      	ldr	r3, [pc, #332]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007184:	0a1b      	lsrs	r3, r3, #8
 8007186:	f003 030f 	and.w	r3, r3, #15
 800718a:	3301      	adds	r3, #1
 800718c:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 800718e:	4b50      	ldr	r3, [pc, #320]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007192:	091b      	lsrs	r3, r3, #4
 8007194:	f003 0301 	and.w	r3, r3, #1
 8007198:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800719a:	4b4d      	ldr	r3, [pc, #308]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800719c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719e:	08db      	lsrs	r3, r3, #3
 80071a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071a4:	68ba      	ldr	r2, [r7, #8]
 80071a6:	fb02 f303 	mul.w	r3, r2, r3
 80071aa:	ee07 3a90 	vmov	s15, r3
 80071ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071b2:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d003      	beq.n	80071c4 <HAL_RCC_GetSysClockFreq+0xe4>
 80071bc:	693b      	ldr	r3, [r7, #16]
 80071be:	2b03      	cmp	r3, #3
 80071c0:	d022      	beq.n	8007208 <HAL_RCC_GetSysClockFreq+0x128>
 80071c2:	e043      	b.n	800724c <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	ee07 3a90 	vmov	s15, r3
 80071ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ce:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80072dc <HAL_RCC_GetSysClockFreq+0x1fc>
 80071d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80071d6:	4b3e      	ldr	r3, [pc, #248]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80071d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071de:	ee07 3a90 	vmov	s15, r3
 80071e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80071e6:	ed97 6a01 	vldr	s12, [r7, #4]
 80071ea:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80072e0 <HAL_RCC_GetSysClockFreq+0x200>
 80071ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80071f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80071fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007202:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007206:	e046      	b.n	8007296 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	ee07 3a90 	vmov	s15, r3
 800720e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007212:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80072dc <HAL_RCC_GetSysClockFreq+0x1fc>
 8007216:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800721a:	4b2d      	ldr	r3, [pc, #180]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800721c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800721e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007222:	ee07 3a90 	vmov	s15, r3
 8007226:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800722a:	ed97 6a01 	vldr	s12, [r7, #4]
 800722e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80072e0 <HAL_RCC_GetSysClockFreq+0x200>
 8007232:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007236:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800723a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800723e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007246:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800724a:	e024      	b.n	8007296 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800724c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800724e:	ee07 3a90 	vmov	s15, r3
 8007252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	ee07 3a90 	vmov	s15, r3
 800725c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007260:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007264:	4b1a      	ldr	r3, [pc, #104]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007266:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007268:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800726c:	ee07 3a90 	vmov	s15, r3
 8007270:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007274:	ed97 6a01 	vldr	s12, [r7, #4]
 8007278:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80072e0 <HAL_RCC_GetSysClockFreq+0x200>
 800727c:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007280:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8007284:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007288:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800728c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007290:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007294:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8007296:	4b0e      	ldr	r3, [pc, #56]	@ (80072d0 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8007298:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800729a:	0e1b      	lsrs	r3, r3, #24
 800729c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072a0:	3301      	adds	r3, #1
 80072a2:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	ee07 3a90 	vmov	s15, r3
 80072aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80072ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80072b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80072b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80072ba:	ee17 3a90 	vmov	r3, s15
 80072be:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80072c0:	6a3b      	ldr	r3, [r7, #32]
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	372c      	adds	r7, #44	@ 0x2c
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	46020c00 	.word	0x46020c00
 80072d4:	08011af0 	.word	0x08011af0
 80072d8:	00f42400 	.word	0x00f42400
 80072dc:	4b742400 	.word	0x4b742400
 80072e0:	46000000 	.word	0x46000000

080072e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80072e8:	f7ff fefa 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 80072ec:	4602      	mov	r2, r0
 80072ee:	4b07      	ldr	r3, [pc, #28]	@ (800730c <HAL_RCC_GetHCLKFreq+0x28>)
 80072f0:	6a1b      	ldr	r3, [r3, #32]
 80072f2:	f003 030f 	and.w	r3, r3, #15
 80072f6:	4906      	ldr	r1, [pc, #24]	@ (8007310 <HAL_RCC_GetHCLKFreq+0x2c>)
 80072f8:	5ccb      	ldrb	r3, [r1, r3]
 80072fa:	fa22 f303 	lsr.w	r3, r2, r3
 80072fe:	4a05      	ldr	r2, [pc, #20]	@ (8007314 <HAL_RCC_GetHCLKFreq+0x30>)
 8007300:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8007302:	4b04      	ldr	r3, [pc, #16]	@ (8007314 <HAL_RCC_GetHCLKFreq+0x30>)
 8007304:	681b      	ldr	r3, [r3, #0]
}
 8007306:	4618      	mov	r0, r3
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	46020c00 	.word	0x46020c00
 8007310:	08011ad8 	.word	0x08011ad8
 8007314:	20000004 	.word	0x20000004

08007318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800731c:	f7ff ffe2 	bl	80072e4 <HAL_RCC_GetHCLKFreq>
 8007320:	4602      	mov	r2, r0
 8007322:	4b05      	ldr	r3, [pc, #20]	@ (8007338 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007324:	6a1b      	ldr	r3, [r3, #32]
 8007326:	091b      	lsrs	r3, r3, #4
 8007328:	f003 0307 	and.w	r3, r3, #7
 800732c:	4903      	ldr	r1, [pc, #12]	@ (800733c <HAL_RCC_GetPCLK1Freq+0x24>)
 800732e:	5ccb      	ldrb	r3, [r1, r3]
 8007330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007334:	4618      	mov	r0, r3
 8007336:	bd80      	pop	{r7, pc}
 8007338:	46020c00 	.word	0x46020c00
 800733c:	08011ae8 	.word	0x08011ae8

08007340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8007344:	f7ff ffce 	bl	80072e4 <HAL_RCC_GetHCLKFreq>
 8007348:	4602      	mov	r2, r0
 800734a:	4b05      	ldr	r3, [pc, #20]	@ (8007360 <HAL_RCC_GetPCLK2Freq+0x20>)
 800734c:	6a1b      	ldr	r3, [r3, #32]
 800734e:	0a1b      	lsrs	r3, r3, #8
 8007350:	f003 0307 	and.w	r3, r3, #7
 8007354:	4903      	ldr	r1, [pc, #12]	@ (8007364 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007356:	5ccb      	ldrb	r3, [r1, r3]
 8007358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800735c:	4618      	mov	r0, r3
 800735e:	bd80      	pop	{r7, pc}
 8007360:	46020c00 	.word	0x46020c00
 8007364:	08011ae8 	.word	0x08011ae8

08007368 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 800736c:	f7ff ffba 	bl	80072e4 <HAL_RCC_GetHCLKFreq>
 8007370:	4602      	mov	r2, r0
 8007372:	4b05      	ldr	r3, [pc, #20]	@ (8007388 <HAL_RCC_GetPCLK3Freq+0x20>)
 8007374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007376:	091b      	lsrs	r3, r3, #4
 8007378:	f003 0307 	and.w	r3, r3, #7
 800737c:	4903      	ldr	r1, [pc, #12]	@ (800738c <HAL_RCC_GetPCLK3Freq+0x24>)
 800737e:	5ccb      	ldrb	r3, [r1, r3]
 8007380:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007384:	4618      	mov	r0, r3
 8007386:	bd80      	pop	{r7, pc}
 8007388:	46020c00 	.word	0x46020c00
 800738c:	08011ae8 	.word	0x08011ae8

08007390 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b086      	sub	sp, #24
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007398:	4b3e      	ldr	r3, [pc, #248]	@ (8007494 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800739a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800739e:	f003 0304 	and.w	r3, r3, #4
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d003      	beq.n	80073ae <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80073a6:	f7fe fd5f 	bl	8005e68 <HAL_PWREx_GetVoltageRange>
 80073aa:	6178      	str	r0, [r7, #20]
 80073ac:	e019      	b.n	80073e2 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80073ae:	4b39      	ldr	r3, [pc, #228]	@ (8007494 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80073b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073b4:	4a37      	ldr	r2, [pc, #220]	@ (8007494 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80073b6:	f043 0304 	orr.w	r3, r3, #4
 80073ba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80073be:	4b35      	ldr	r3, [pc, #212]	@ (8007494 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80073c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073c4:	f003 0304 	and.w	r3, r3, #4
 80073c8:	60fb      	str	r3, [r7, #12]
 80073ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80073cc:	f7fe fd4c 	bl	8005e68 <HAL_PWREx_GetVoltageRange>
 80073d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80073d2:	4b30      	ldr	r3, [pc, #192]	@ (8007494 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80073d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80073d8:	4a2e      	ldr	r2, [pc, #184]	@ (8007494 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80073da:	f023 0304 	bic.w	r3, r3, #4
 80073de:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80073e8:	d003      	beq.n	80073f2 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80073f0:	d109      	bne.n	8007406 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073f8:	d202      	bcs.n	8007400 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80073fa:	2301      	movs	r3, #1
 80073fc:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80073fe:	e033      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8007400:	2300      	movs	r3, #0
 8007402:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8007404:	e030      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800740c:	d208      	bcs.n	8007420 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007414:	d102      	bne.n	800741c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8007416:	2303      	movs	r3, #3
 8007418:	613b      	str	r3, [r7, #16]
 800741a:	e025      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800741c:	2301      	movs	r3, #1
 800741e:	e035      	b.n	800748c <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007426:	d90f      	bls.n	8007448 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d109      	bne.n	8007442 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007434:	d902      	bls.n	800743c <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8007436:	2300      	movs	r3, #0
 8007438:	613b      	str	r3, [r7, #16]
 800743a:	e015      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 800743c:	2301      	movs	r3, #1
 800743e:	613b      	str	r3, [r7, #16]
 8007440:	e012      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8007442:	2300      	movs	r3, #0
 8007444:	613b      	str	r3, [r7, #16]
 8007446:	e00f      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800744e:	d109      	bne.n	8007464 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007456:	d102      	bne.n	800745e <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8007458:	2301      	movs	r3, #1
 800745a:	613b      	str	r3, [r7, #16]
 800745c:	e004      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800745e:	2302      	movs	r3, #2
 8007460:	613b      	str	r3, [r7, #16]
 8007462:	e001      	b.n	8007468 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8007464:	2301      	movs	r3, #1
 8007466:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007468:	4b0b      	ldr	r3, [pc, #44]	@ (8007498 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f023 020f 	bic.w	r2, r3, #15
 8007470:	4909      	ldr	r1, [pc, #36]	@ (8007498 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	4313      	orrs	r3, r2
 8007476:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8007478:	4b07      	ldr	r3, [pc, #28]	@ (8007498 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 030f 	and.w	r3, r3, #15
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	429a      	cmp	r2, r3
 8007484:	d001      	beq.n	800748a <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e000      	b.n	800748c <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3718      	adds	r7, #24
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}
 8007494:	46020c00 	.word	0x46020c00
 8007498:	40022000 	.word	0x40022000

0800749c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800749c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074a0:	b0ba      	sub	sp, #232	@ 0xe8
 80074a2:	af00      	add	r7, sp, #0
 80074a4:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80074a8:	2300      	movs	r3, #0
 80074aa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80074ae:	2300      	movs	r3, #0
 80074b0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80074b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074bc:	f002 0401 	and.w	r4, r2, #1
 80074c0:	2500      	movs	r5, #0
 80074c2:	ea54 0305 	orrs.w	r3, r4, r5
 80074c6:	d00b      	beq.n	80074e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80074c8:	4bcb      	ldr	r3, [pc, #812]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074ce:	f023 0103 	bic.w	r1, r3, #3
 80074d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d8:	4ac7      	ldr	r2, [pc, #796]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074da:	430b      	orrs	r3, r1
 80074dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80074e0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80074e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074e8:	f002 0802 	and.w	r8, r2, #2
 80074ec:	f04f 0900 	mov.w	r9, #0
 80074f0:	ea58 0309 	orrs.w	r3, r8, r9
 80074f4:	d00b      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80074f6:	4bc0      	ldr	r3, [pc, #768]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80074fc:	f023 010c 	bic.w	r1, r3, #12
 8007500:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007506:	4abc      	ldr	r2, [pc, #752]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007508:	430b      	orrs	r3, r1
 800750a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800750e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007516:	f002 0a04 	and.w	sl, r2, #4
 800751a:	f04f 0b00 	mov.w	fp, #0
 800751e:	ea5a 030b 	orrs.w	r3, sl, fp
 8007522:	d00b      	beq.n	800753c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8007524:	4bb4      	ldr	r3, [pc, #720]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007526:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800752a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800752e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007534:	4ab0      	ldr	r2, [pc, #704]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007536:	430b      	orrs	r3, r1
 8007538:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800753c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007544:	f002 0308 	and.w	r3, r2, #8
 8007548:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800754c:	2300      	movs	r3, #0
 800754e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007552:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007556:	460b      	mov	r3, r1
 8007558:	4313      	orrs	r3, r2
 800755a:	d00b      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 800755c:	4ba6      	ldr	r3, [pc, #664]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800755e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007562:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800756a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800756c:	4aa2      	ldr	r2, [pc, #648]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800756e:	430b      	orrs	r3, r1
 8007570:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007574:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800757c:	f002 0310 	and.w	r3, r2, #16
 8007580:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007584:	2300      	movs	r3, #0
 8007586:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800758a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800758e:	460b      	mov	r3, r1
 8007590:	4313      	orrs	r3, r2
 8007592:	d00b      	beq.n	80075ac <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8007594:	4b98      	ldr	r3, [pc, #608]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007596:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800759a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800759e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075a4:	4a94      	ldr	r2, [pc, #592]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80075a6:	430b      	orrs	r3, r1
 80075a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80075ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075b4:	f002 0320 	and.w	r3, r2, #32
 80075b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80075bc:	2300      	movs	r3, #0
 80075be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80075c2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80075c6:	460b      	mov	r3, r1
 80075c8:	4313      	orrs	r3, r2
 80075ca:	d00b      	beq.n	80075e4 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80075cc:	4b8a      	ldr	r3, [pc, #552]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80075ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80075d2:	f023 0107 	bic.w	r1, r3, #7
 80075d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075dc:	4a86      	ldr	r2, [pc, #536]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80075de:	430b      	orrs	r3, r1
 80075e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80075e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ec:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80075f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075f4:	2300      	movs	r3, #0
 80075f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80075fa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80075fe:	460b      	mov	r3, r1
 8007600:	4313      	orrs	r3, r2
 8007602:	d00b      	beq.n	800761c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8007604:	4b7c      	ldr	r3, [pc, #496]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800760a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800760e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007612:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007614:	4a78      	ldr	r2, [pc, #480]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007616:	430b      	orrs	r3, r1
 8007618:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800761c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007624:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007628:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800762c:	2300      	movs	r3, #0
 800762e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007632:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007636:	460b      	mov	r3, r1
 8007638:	4313      	orrs	r3, r2
 800763a:	d00b      	beq.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800763c:	4b6e      	ldr	r3, [pc, #440]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800763e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007642:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007646:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800764a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800764c:	4a6a      	ldr	r2, [pc, #424]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800764e:	430b      	orrs	r3, r1
 8007650:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007654:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765c:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8007660:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007664:	2300      	movs	r3, #0
 8007666:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800766a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800766e:	460b      	mov	r3, r1
 8007670:	4313      	orrs	r3, r2
 8007672:	d00b      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8007674:	4b60      	ldr	r3, [pc, #384]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007676:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800767a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800767e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007684:	4a5c      	ldr	r2, [pc, #368]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007686:	430b      	orrs	r3, r1
 8007688:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800768c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007694:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007698:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800769c:	2300      	movs	r3, #0
 800769e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80076a2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80076a6:	460b      	mov	r3, r1
 80076a8:	4313      	orrs	r3, r2
 80076aa:	d00b      	beq.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80076ac:	4b52      	ldr	r3, [pc, #328]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80076ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076b2:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80076b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80076bc:	4a4e      	ldr	r2, [pc, #312]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80076be:	430b      	orrs	r3, r1
 80076c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80076c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076cc:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80076d0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80076d4:	2300      	movs	r3, #0
 80076d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076da:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80076de:	460b      	mov	r3, r1
 80076e0:	4313      	orrs	r3, r2
 80076e2:	d00b      	beq.n	80076fc <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80076e4:	4b44      	ldr	r3, [pc, #272]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80076e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80076ea:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80076ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80076f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076f4:	4a40      	ldr	r2, [pc, #256]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80076f6:	430b      	orrs	r3, r1
 80076f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80076fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007704:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007708:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800770c:	2300      	movs	r3, #0
 800770e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007712:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007716:	460b      	mov	r3, r1
 8007718:	4313      	orrs	r3, r2
 800771a:	d00b      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800771c:	4b36      	ldr	r3, [pc, #216]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800771e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007722:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8007726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800772a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800772c:	4a32      	ldr	r2, [pc, #200]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800772e:	430b      	orrs	r3, r1
 8007730:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8007734:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007740:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007744:	2300      	movs	r3, #0
 8007746:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800774a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800774e:	460b      	mov	r3, r1
 8007750:	4313      	orrs	r3, r2
 8007752:	d00c      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8007754:	4b28      	ldr	r3, [pc, #160]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007756:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800775a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800775e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007766:	4a24      	ldr	r2, [pc, #144]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007768:	430b      	orrs	r3, r1
 800776a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800776e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007776:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800777a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800777c:	2300      	movs	r3, #0
 800777e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007780:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007784:	460b      	mov	r3, r1
 8007786:	4313      	orrs	r3, r2
 8007788:	d04f      	beq.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800778a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800778e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007792:	2b80      	cmp	r3, #128	@ 0x80
 8007794:	d02d      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8007796:	2b80      	cmp	r3, #128	@ 0x80
 8007798:	d827      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800779a:	2b60      	cmp	r3, #96	@ 0x60
 800779c:	d02e      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0x360>
 800779e:	2b60      	cmp	r3, #96	@ 0x60
 80077a0:	d823      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80077a2:	2b40      	cmp	r3, #64	@ 0x40
 80077a4:	d006      	beq.n	80077b4 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80077a6:	2b40      	cmp	r3, #64	@ 0x40
 80077a8:	d81f      	bhi.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d009      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x326>
 80077ae:	2b20      	cmp	r3, #32
 80077b0:	d011      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80077b2:	e01a      	b.n	80077ea <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80077b4:	4b10      	ldr	r3, [pc, #64]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80077b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b8:	4a0f      	ldr	r2, [pc, #60]	@ (80077f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80077ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077be:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80077c0:	e01d      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80077c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077c6:	3308      	adds	r3, #8
 80077c8:	4618      	mov	r0, r3
 80077ca:	f002 fa17 	bl	8009bfc <RCCEx_PLL2_Config>
 80077ce:	4603      	mov	r3, r0
 80077d0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80077d4:	e013      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80077d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80077da:	332c      	adds	r3, #44	@ 0x2c
 80077dc:	4618      	mov	r0, r3
 80077de:	f002 faa5 	bl	8009d2c <RCCEx_PLL3_Config>
 80077e2:	4603      	mov	r3, r0
 80077e4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80077e8:	e009      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80077f0:	e005      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 80077f2:	bf00      	nop
 80077f4:	e003      	b.n	80077fe <HAL_RCCEx_PeriphCLKConfig+0x362>
 80077f6:	bf00      	nop
 80077f8:	46020c00 	.word	0x46020c00
        break;
 80077fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077fe:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10d      	bne.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8007806:	4bb6      	ldr	r3, [pc, #728]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007808:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800780c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8007810:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007814:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007818:	4ab1      	ldr	r2, [pc, #708]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800781a:	430b      	orrs	r3, r1
 800781c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007820:	e003      	b.n	800782a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007822:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007826:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800782a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800782e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007832:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007836:	673b      	str	r3, [r7, #112]	@ 0x70
 8007838:	2300      	movs	r3, #0
 800783a:	677b      	str	r3, [r7, #116]	@ 0x74
 800783c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007840:	460b      	mov	r3, r1
 8007842:	4313      	orrs	r3, r2
 8007844:	d053      	beq.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8007846:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800784a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800784e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007852:	d033      	beq.n	80078bc <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007854:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007858:	d82c      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800785a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800785e:	d02f      	beq.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8007860:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007864:	d826      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8007866:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800786a:	d008      	beq.n	800787e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 800786c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007870:	d820      	bhi.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00a      	beq.n	800788c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8007876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800787a:	d011      	beq.n	80078a0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 800787c:	e01a      	b.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800787e:	4b98      	ldr	r3, [pc, #608]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007882:	4a97      	ldr	r2, [pc, #604]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007888:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800788a:	e01a      	b.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800788c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007890:	3308      	adds	r3, #8
 8007892:	4618      	mov	r0, r3
 8007894:	f002 f9b2 	bl	8009bfc <RCCEx_PLL2_Config>
 8007898:	4603      	mov	r3, r0
 800789a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 800789e:	e010      	b.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80078a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078a4:	332c      	adds	r3, #44	@ 0x2c
 80078a6:	4618      	mov	r0, r3
 80078a8:	f002 fa40 	bl	8009d2c <RCCEx_PLL3_Config>
 80078ac:	4603      	mov	r3, r0
 80078ae:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80078b2:	e006      	b.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80078ba:	e002      	b.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80078bc:	bf00      	nop
 80078be:	e000      	b.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80078c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078c2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d10d      	bne.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80078ca:	4b85      	ldr	r3, [pc, #532]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80078cc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80078d0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80078d4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078dc:	4a80      	ldr	r2, [pc, #512]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80078de:	430b      	orrs	r3, r1
 80078e0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80078e4:	e003      	b.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078e6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80078ea:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80078ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80078f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80078fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078fc:	2300      	movs	r3, #0
 80078fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007900:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007904:	460b      	mov	r3, r1
 8007906:	4313      	orrs	r3, r2
 8007908:	d046      	beq.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800790a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800790e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007912:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8007916:	d028      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8007918:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800791c:	d821      	bhi.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800791e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007922:	d022      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8007924:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007928:	d81b      	bhi.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800792a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800792e:	d01c      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8007930:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007934:	d815      	bhi.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8007936:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800793a:	d008      	beq.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 800793c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007940:	d80f      	bhi.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8007942:	2b00      	cmp	r3, #0
 8007944:	d011      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8007946:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800794a:	d00e      	beq.n	800796a <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800794c:	e009      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800794e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007952:	3308      	adds	r3, #8
 8007954:	4618      	mov	r0, r3
 8007956:	f002 f951 	bl	8009bfc <RCCEx_PLL2_Config>
 800795a:	4603      	mov	r3, r0
 800795c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007960:	e004      	b.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007968:	e000      	b.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 800796a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800796c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007970:	2b00      	cmp	r3, #0
 8007972:	d10d      	bne.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007974:	4b5a      	ldr	r3, [pc, #360]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007976:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800797a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800797e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007982:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007986:	4a56      	ldr	r2, [pc, #344]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007988:	430b      	orrs	r3, r1
 800798a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800798e:	e003      	b.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007990:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007994:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8007998:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800799c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a0:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80079a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80079a6:	2300      	movs	r3, #0
 80079a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80079aa:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80079ae:	460b      	mov	r3, r1
 80079b0:	4313      	orrs	r3, r2
 80079b2:	d03f      	beq.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80079b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079bc:	2b04      	cmp	r3, #4
 80079be:	d81e      	bhi.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x562>
 80079c0:	a201      	add	r2, pc, #4	@ (adr r2, 80079c8 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80079c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c6:	bf00      	nop
 80079c8:	08007a07 	.word	0x08007a07
 80079cc:	080079dd 	.word	0x080079dd
 80079d0:	080079eb 	.word	0x080079eb
 80079d4:	08007a07 	.word	0x08007a07
 80079d8:	08007a07 	.word	0x08007a07
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80079dc:	4b40      	ldr	r3, [pc, #256]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80079de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e0:	4a3f      	ldr	r2, [pc, #252]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80079e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079e6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80079e8:	e00e      	b.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80079ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80079ee:	332c      	adds	r3, #44	@ 0x2c
 80079f0:	4618      	mov	r0, r3
 80079f2:	f002 f99b 	bl	8009d2c <RCCEx_PLL3_Config>
 80079f6:	4603      	mov	r3, r0
 80079f8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80079fc:	e004      	b.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007a04:	e000      	b.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8007a06:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007a08:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d10d      	bne.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8007a10:	4b33      	ldr	r3, [pc, #204]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007a12:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a16:	f023 0107 	bic.w	r1, r3, #7
 8007a1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a22:	4a2f      	ldr	r2, [pc, #188]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007a24:	430b      	orrs	r3, r1
 8007a26:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007a2a:	e003      	b.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a2c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007a30:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8007a34:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007a40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007a42:	2300      	movs	r3, #0
 8007a44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a46:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	d04d      	beq.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8007a50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a54:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007a58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a5c:	d028      	beq.n	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8007a5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007a62:	d821      	bhi.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8007a64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007a68:	d024      	beq.n	8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8007a6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007a6e:	d81b      	bhi.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8007a70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a74:	d00e      	beq.n	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8007a76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a7a:	d815      	bhi.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d01b      	beq.n	8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8007a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a84:	d110      	bne.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007a86:	4b16      	ldr	r3, [pc, #88]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a8a:	4a15      	ldr	r2, [pc, #84]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007a8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007a90:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007a92:	e012      	b.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a94:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007a98:	332c      	adds	r3, #44	@ 0x2c
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f002 f946 	bl	8009d2c <RCCEx_PLL3_Config>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007aa6:	e008      	b.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007aae:	e004      	b.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8007ab0:	bf00      	nop
 8007ab2:	e002      	b.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8007ab4:	bf00      	nop
 8007ab6:	e000      	b.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8007ab8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007aba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d110      	bne.n	8007ae4 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8007ac2:	4b07      	ldr	r3, [pc, #28]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007ac4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ac8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007acc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ad4:	4a02      	ldr	r2, [pc, #8]	@ (8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8007ad6:	430b      	orrs	r3, r1
 8007ad8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007adc:	e006      	b.n	8007aec <HAL_RCCEx_PeriphCLKConfig+0x650>
 8007ade:	bf00      	nop
 8007ae0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ae4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007ae8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007aec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007af8:	653b      	str	r3, [r7, #80]	@ 0x50
 8007afa:	2300      	movs	r3, #0
 8007afc:	657b      	str	r3, [r7, #84]	@ 0x54
 8007afe:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007b02:	460b      	mov	r3, r1
 8007b04:	4313      	orrs	r3, r2
 8007b06:	f000 80b5 	beq.w	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b10:	4b9d      	ldr	r3, [pc, #628]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007b12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b16:	f003 0304 	and.w	r3, r3, #4
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d113      	bne.n	8007b46 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b1e:	4b9a      	ldr	r3, [pc, #616]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b24:	4a98      	ldr	r2, [pc, #608]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007b26:	f043 0304 	orr.w	r3, r3, #4
 8007b2a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007b2e:	4b96      	ldr	r3, [pc, #600]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007b30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b34:	f003 0304 	and.w	r3, r3, #4
 8007b38:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007b3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 8007b40:	2301      	movs	r3, #1
 8007b42:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8007b46:	4b91      	ldr	r3, [pc, #580]	@ (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8007b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b4a:	4a90      	ldr	r2, [pc, #576]	@ (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8007b4c:	f043 0301 	orr.w	r3, r3, #1
 8007b50:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007b52:	f7fb fecd 	bl	80038f0 <HAL_GetTick>
 8007b56:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007b5a:	e00b      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b5c:	f7fb fec8 	bl	80038f0 <HAL_GetTick>
 8007b60:	4602      	mov	r2, r0
 8007b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b66:	1ad3      	subs	r3, r2, r3
 8007b68:	2b02      	cmp	r3, #2
 8007b6a:	d903      	bls.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8007b6c:	2303      	movs	r3, #3
 8007b6e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007b72:	e005      	b.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007b74:	4b85      	ldr	r3, [pc, #532]	@ (8007d8c <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8007b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b78:	f003 0301 	and.w	r3, r3, #1
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d0ed      	beq.n	8007b5c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8007b80:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d165      	bne.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007b88:	4b7f      	ldr	r3, [pc, #508]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007b8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007b8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8007b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d023      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8007b9e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ba2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8007ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d01b      	beq.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007bae:	4b76      	ldr	r3, [pc, #472]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007bb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bb4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007bb8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007bbc:	4b72      	ldr	r3, [pc, #456]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007bbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bc2:	4a71      	ldr	r2, [pc, #452]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007bc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007bc8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007bcc:	4b6e      	ldr	r3, [pc, #440]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007bce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007bd2:	4a6d      	ldr	r2, [pc, #436]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007bd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007bd8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007bdc:	4a6a      	ldr	r2, [pc, #424]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007be2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007be6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d019      	beq.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bf2:	f7fb fe7d 	bl	80038f0 <HAL_GetTick>
 8007bf6:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007bfa:	e00d      	b.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bfc:	f7fb fe78 	bl	80038f0 <HAL_GetTick>
 8007c00:	4602      	mov	r2, r0
 8007c02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c06:	1ad2      	subs	r2, r2, r3
 8007c08:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d903      	bls.n	8007c18 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8007c10:	2303      	movs	r3, #3
 8007c12:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8007c16:	e006      	b.n	8007c26 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007c18:	4b5b      	ldr	r3, [pc, #364]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007c1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c1e:	f003 0302 	and.w	r3, r3, #2
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d0ea      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8007c26:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d10d      	bne.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007c2e:	4b56      	ldr	r3, [pc, #344]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007c30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007c34:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007c38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c3c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007c40:	4a51      	ldr	r2, [pc, #324]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007c42:	430b      	orrs	r3, r1
 8007c44:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8007c48:	e008      	b.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007c4a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007c4e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8007c52:	e003      	b.n	8007c5c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c54:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007c58:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007c5c:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d107      	bne.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c64:	4b48      	ldr	r3, [pc, #288]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007c66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c6a:	4a47      	ldr	r2, [pc, #284]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007c6c:	f023 0304 	bic.w	r3, r3, #4
 8007c70:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8007c74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007c80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c82:	2300      	movs	r3, #0
 8007c84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c86:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	d042      	beq.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8007c90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c94:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007c98:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007c9c:	d022      	beq.n	8007ce4 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8007c9e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007ca2:	d81b      	bhi.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x840>
 8007ca4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007ca8:	d011      	beq.n	8007cce <HAL_RCCEx_PeriphCLKConfig+0x832>
 8007caa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007cae:	d815      	bhi.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x840>
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d019      	beq.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8007cb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007cb8:	d110      	bne.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007cba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007cbe:	3308      	adds	r3, #8
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	f001 ff9b 	bl	8009bfc <RCCEx_PLL2_Config>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007ccc:	e00d      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cce:	4b2e      	ldr	r3, [pc, #184]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd2:	4a2d      	ldr	r2, [pc, #180]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007cd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cd8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007cda:	e006      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007ce2:	e002      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8007ce4:	bf00      	nop
 8007ce6:	e000      	b.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8007ce8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007cea:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d10d      	bne.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8007cf2:	4b25      	ldr	r3, [pc, #148]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007cf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007cf8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007cfc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007d04:	4a20      	ldr	r2, [pc, #128]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d06:	430b      	orrs	r3, r1
 8007d08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007d0c:	e003      	b.n	8007d16 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d0e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007d12:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007d16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d1e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007d22:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d24:	2300      	movs	r3, #0
 8007d26:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d28:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	d032      	beq.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007d32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d3e:	d00b      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8007d40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d44:	d804      	bhi.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d008      	beq.n	8007d5c <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8007d4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d4e:	d007      	beq.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8007d50:	2301      	movs	r3, #1
 8007d52:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007d56:	e004      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8007d58:	bf00      	nop
 8007d5a:	e002      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8007d5c:	bf00      	nop
 8007d5e:	e000      	b.n	8007d62 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8007d60:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007d62:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d112      	bne.n	8007d90 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8007d6a:	4b07      	ldr	r3, [pc, #28]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d6c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d70:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d74:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d7c:	4a02      	ldr	r2, [pc, #8]	@ (8007d88 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007d7e:	430b      	orrs	r3, r1
 8007d80:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007d84:	e008      	b.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8007d86:	bf00      	nop
 8007d88:	46020c00 	.word	0x46020c00
 8007d8c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d90:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007d94:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8007d98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da0:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007da4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007da6:	2300      	movs	r3, #0
 8007da8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007daa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007dae:	460b      	mov	r3, r1
 8007db0:	4313      	orrs	r3, r2
 8007db2:	d00c      	beq.n	8007dce <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8007db4:	4b98      	ldr	r3, [pc, #608]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007db6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007dba:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8007dbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007dc6:	4a94      	ldr	r2, [pc, #592]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007dc8:	430b      	orrs	r3, r1
 8007dca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8007dce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007dda:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ddc:	2300      	movs	r3, #0
 8007dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007de4:	460b      	mov	r3, r1
 8007de6:	4313      	orrs	r3, r2
 8007de8:	d019      	beq.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007dea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007dee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007df2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007df6:	d105      	bne.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007df8:	4b87      	ldr	r3, [pc, #540]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dfc:	4a86      	ldr	r2, [pc, #536]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007dfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e02:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8007e04:	4b84      	ldr	r3, [pc, #528]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007e06:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e0a:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007e0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e12:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007e16:	4a80      	ldr	r2, [pc, #512]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007e18:	430b      	orrs	r3, r1
 8007e1a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8007e1e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e26:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007e2a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e30:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007e34:	460b      	mov	r3, r1
 8007e36:	4313      	orrs	r3, r2
 8007e38:	d00c      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8007e3a:	4b77      	ldr	r3, [pc, #476]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e40:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e48:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007e4c:	4972      	ldr	r1, [pc, #456]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8007e54:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007e60:	623b      	str	r3, [r7, #32]
 8007e62:	2300      	movs	r3, #0
 8007e64:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e66:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007e6a:	460b      	mov	r3, r1
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	d00c      	beq.n	8007e8a <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8007e70:	4b69      	ldr	r3, [pc, #420]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e76:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007e7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007e82:	4965      	ldr	r1, [pc, #404]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007e84:	4313      	orrs	r3, r2
 8007e86:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007e8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e92:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007e96:	61bb      	str	r3, [r7, #24]
 8007e98:	2300      	movs	r3, #0
 8007e9a:	61fb      	str	r3, [r7, #28]
 8007e9c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	d00c      	beq.n	8007ec0 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007ea6:	4b5c      	ldr	r3, [pc, #368]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007ea8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007eac:	f023 0218 	bic.w	r2, r3, #24
 8007eb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007eb4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007eb8:	4957      	ldr	r1, [pc, #348]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007ec0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec8:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8007ecc:	613b      	str	r3, [r7, #16]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	617b      	str	r3, [r7, #20]
 8007ed2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007ed6:	460b      	mov	r3, r1
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	d032      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8007edc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ee0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007ee4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ee8:	d105      	bne.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007eea:	4b4b      	ldr	r3, [pc, #300]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eee:	4a4a      	ldr	r2, [pc, #296]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ef4:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8007ef6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007efa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007efe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007f02:	d108      	bne.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007f04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f08:	3308      	adds	r3, #8
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f001 fe76 	bl	8009bfc <RCCEx_PLL2_Config>
 8007f10:	4603      	mov	r3, r0
 8007f12:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 8007f16:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d10d      	bne.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8007f1e:	4b3e      	ldr	r3, [pc, #248]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007f20:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f24:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007f28:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007f30:	4939      	ldr	r1, [pc, #228]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007f32:	4313      	orrs	r3, r2
 8007f34:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8007f38:	e003      	b.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f3a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007f3e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8007f42:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8007f4e:	60bb      	str	r3, [r7, #8]
 8007f50:	2300      	movs	r3, #0
 8007f52:	60fb      	str	r3, [r7, #12]
 8007f54:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007f58:	460b      	mov	r3, r1
 8007f5a:	4313      	orrs	r3, r2
 8007f5c:	d03a      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8007f5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f6a:	d00e      	beq.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8007f6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f70:	d815      	bhi.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d017      	beq.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8007f76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f7a:	d110      	bne.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f7c:	4b26      	ldr	r3, [pc, #152]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f80:	4a25      	ldr	r2, [pc, #148]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007f82:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f86:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007f88:	e00e      	b.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007f8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007f8e:	3308      	adds	r3, #8
 8007f90:	4618      	mov	r0, r3
 8007f92:	f001 fe33 	bl	8009bfc <RCCEx_PLL2_Config>
 8007f96:	4603      	mov	r3, r0
 8007f98:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007f9c:	e004      	b.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007fa4:	e000      	b.n	8007fa8 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8007fa6:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007fa8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d10d      	bne.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8007fb0:	4b19      	ldr	r3, [pc, #100]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007fb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007fb6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007fba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007fc2:	4915      	ldr	r1, [pc, #84]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007fca:	e003      	b.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fcc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007fd0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8007fd4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fdc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007fe0:	603b      	str	r3, [r7, #0]
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	607b      	str	r3, [r7, #4]
 8007fe6:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007fea:	460b      	mov	r3, r1
 8007fec:	4313      	orrs	r3, r2
 8007fee:	d00c      	beq.n	800800a <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8007ff0:	4b09      	ldr	r3, [pc, #36]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007ff2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007ff6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007ffa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ffe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008002:	4905      	ldr	r1, [pc, #20]	@ (8008018 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8008004:	4313      	orrs	r3, r2
 8008006:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800800a:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800800e:	4618      	mov	r0, r3
 8008010:	37e8      	adds	r7, #232	@ 0xe8
 8008012:	46bd      	mov	sp, r7
 8008014:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008018:	46020c00 	.word	0x46020c00

0800801c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800801c:	b480      	push	{r7}
 800801e:	b089      	sub	sp, #36	@ 0x24
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8008024:	4ba6      	ldr	r3, [pc, #664]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008028:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800802c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800802e:	4ba4      	ldr	r3, [pc, #656]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008032:	f003 0303 	and.w	r3, r3, #3
 8008036:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8008038:	4ba1      	ldr	r3, [pc, #644]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800803a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800803c:	0a1b      	lsrs	r3, r3, #8
 800803e:	f003 030f 	and.w	r3, r3, #15
 8008042:	3301      	adds	r3, #1
 8008044:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8008046:	4b9e      	ldr	r3, [pc, #632]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800804a:	091b      	lsrs	r3, r3, #4
 800804c:	f003 0301 	and.w	r3, r3, #1
 8008050:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8008052:	4b9b      	ldr	r3, [pc, #620]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008054:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008056:	08db      	lsrs	r3, r3, #3
 8008058:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	fb02 f303 	mul.w	r3, r2, r3
 8008062:	ee07 3a90 	vmov	s15, r3
 8008066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800806a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	2b03      	cmp	r3, #3
 8008072:	d062      	beq.n	800813a <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	2b03      	cmp	r3, #3
 8008078:	f200 8081 	bhi.w	800817e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	2b01      	cmp	r3, #1
 8008080:	d024      	beq.n	80080cc <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	2b02      	cmp	r3, #2
 8008086:	d17a      	bne.n	800817e <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	ee07 3a90 	vmov	s15, r3
 800808e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008092:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80082c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8008096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800809a:	4b89      	ldr	r3, [pc, #548]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800809c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800809e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80080a2:	ee07 3a90 	vmov	s15, r3
 80080a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80080aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80080ae:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80082c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80080b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80080b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80080ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80080be:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80080c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80080ca:	e08f      	b.n	80081ec <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80080cc:	4b7c      	ldr	r3, [pc, #496]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d005      	beq.n	80080e4 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80080d8:	4b79      	ldr	r3, [pc, #484]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	0f1b      	lsrs	r3, r3, #28
 80080de:	f003 030f 	and.w	r3, r3, #15
 80080e2:	e006      	b.n	80080f2 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 80080e4:	4b76      	ldr	r3, [pc, #472]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80080e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80080ea:	041b      	lsls	r3, r3, #16
 80080ec:	0f1b      	lsrs	r3, r3, #28
 80080ee:	f003 030f 	and.w	r3, r3, #15
 80080f2:	4a76      	ldr	r2, [pc, #472]	@ (80082cc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80080f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080f8:	ee07 3a90 	vmov	s15, r3
 80080fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008100:	693b      	ldr	r3, [r7, #16]
 8008102:	ee07 3a90 	vmov	s15, r3
 8008106:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800810a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	ee07 3a90 	vmov	s15, r3
 8008114:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008118:	ed97 6a02 	vldr	s12, [r7, #8]
 800811c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80082c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008120:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008124:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008128:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800812c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8008130:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008134:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008138:	e058      	b.n	80081ec <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	ee07 3a90 	vmov	s15, r3
 8008140:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008144:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80082c4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8008148:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800814c:	4b5c      	ldr	r3, [pc, #368]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800814e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008150:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008154:	ee07 3a90 	vmov	s15, r3
 8008158:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800815c:	ed97 6a02 	vldr	s12, [r7, #8]
 8008160:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80082c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8008164:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008168:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800816c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008170:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8008174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008178:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800817c:	e036      	b.n	80081ec <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800817e:	4b50      	ldr	r3, [pc, #320]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008180:	689b      	ldr	r3, [r3, #8]
 8008182:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008186:	2b00      	cmp	r3, #0
 8008188:	d005      	beq.n	8008196 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 800818a:	4b4d      	ldr	r3, [pc, #308]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	0f1b      	lsrs	r3, r3, #28
 8008190:	f003 030f 	and.w	r3, r3, #15
 8008194:	e006      	b.n	80081a4 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8008196:	4b4a      	ldr	r3, [pc, #296]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008198:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800819c:	041b      	lsls	r3, r3, #16
 800819e:	0f1b      	lsrs	r3, r3, #28
 80081a0:	f003 030f 	and.w	r3, r3, #15
 80081a4:	4a49      	ldr	r2, [pc, #292]	@ (80082cc <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 80081a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081aa:	ee07 3a90 	vmov	s15, r3
 80081ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	ee07 3a90 	vmov	s15, r3
 80081b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80081bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 80081c0:	69bb      	ldr	r3, [r7, #24]
 80081c2:	ee07 3a90 	vmov	s15, r3
 80081c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80081ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80081ce:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80082c8 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80081d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80081d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80081da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80081de:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80081e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80081e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80081ea:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 80081ec:	4b34      	ldr	r3, [pc, #208]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80081ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d017      	beq.n	8008228 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80081f8:	4b31      	ldr	r3, [pc, #196]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80081fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081fc:	0a5b      	lsrs	r3, r3, #9
 80081fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008202:	ee07 3a90 	vmov	s15, r3
 8008206:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800820a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800820e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008212:	edd7 6a07 	vldr	s13, [r7, #28]
 8008216:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800821a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800821e:	ee17 2a90 	vmov	r2, s15
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	601a      	str	r2, [r3, #0]
 8008226:	e002      	b.n	800822e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800822e:	4b24      	ldr	r3, [pc, #144]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008236:	2b00      	cmp	r3, #0
 8008238:	d017      	beq.n	800826a <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800823a:	4b21      	ldr	r3, [pc, #132]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800823c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800823e:	0c1b      	lsrs	r3, r3, #16
 8008240:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008244:	ee07 3a90 	vmov	s15, r3
 8008248:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 800824c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008250:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008254:	edd7 6a07 	vldr	s13, [r7, #28]
 8008258:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800825c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008260:	ee17 2a90 	vmov	r2, s15
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	605a      	str	r2, [r3, #4]
 8008268:	e002      	b.n	8008270 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	2200      	movs	r2, #0
 800826e:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8008270:	4b13      	ldr	r3, [pc, #76]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8008272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008274:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008278:	2b00      	cmp	r3, #0
 800827a:	d017      	beq.n	80082ac <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800827c:	4b10      	ldr	r3, [pc, #64]	@ (80082c0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800827e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008280:	0e1b      	lsrs	r3, r3, #24
 8008282:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008286:	ee07 3a90 	vmov	s15, r3
 800828a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800828e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008292:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8008296:	edd7 6a07 	vldr	s13, [r7, #28]
 800829a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800829e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082a2:	ee17 2a90 	vmov	r2, s15
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80082aa:	e002      	b.n	80082b2 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	609a      	str	r2, [r3, #8]
}
 80082b2:	bf00      	nop
 80082b4:	3724      	adds	r7, #36	@ 0x24
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	46020c00 	.word	0x46020c00
 80082c4:	4b742400 	.word	0x4b742400
 80082c8:	46000000 	.word	0x46000000
 80082cc:	08011af0 	.word	0x08011af0

080082d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b089      	sub	sp, #36	@ 0x24
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 80082d8:	4ba6      	ldr	r3, [pc, #664]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80082da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80082e0:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80082e2:	4ba4      	ldr	r3, [pc, #656]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80082e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e6:	f003 0303 	and.w	r3, r3, #3
 80082ea:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 80082ec:	4ba1      	ldr	r3, [pc, #644]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80082ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082f0:	0a1b      	lsrs	r3, r3, #8
 80082f2:	f003 030f 	and.w	r3, r3, #15
 80082f6:	3301      	adds	r3, #1
 80082f8:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80082fa:	4b9e      	ldr	r3, [pc, #632]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80082fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fe:	091b      	lsrs	r3, r3, #4
 8008300:	f003 0301 	and.w	r3, r3, #1
 8008304:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8008306:	4b9b      	ldr	r3, [pc, #620]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800830a:	08db      	lsrs	r3, r3, #3
 800830c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008310:	68fa      	ldr	r2, [r7, #12]
 8008312:	fb02 f303 	mul.w	r3, r2, r3
 8008316:	ee07 3a90 	vmov	s15, r3
 800831a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800831e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	2b03      	cmp	r3, #3
 8008326:	d062      	beq.n	80083ee <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	2b03      	cmp	r3, #3
 800832c:	f200 8081 	bhi.w	8008432 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	2b01      	cmp	r3, #1
 8008334:	d024      	beq.n	8008380 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8008336:	697b      	ldr	r3, [r7, #20]
 8008338:	2b02      	cmp	r3, #2
 800833a:	d17a      	bne.n	8008432 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	ee07 3a90 	vmov	s15, r3
 8008342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008346:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8008578 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800834a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800834e:	4b89      	ldr	r3, [pc, #548]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008356:	ee07 3a90 	vmov	s15, r3
 800835a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800835e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008362:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800857c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8008366:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800836a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800836e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008372:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8008376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800837a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800837e:	e08f      	b.n	80084a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8008380:	4b7c      	ldr	r3, [pc, #496]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008382:	689b      	ldr	r3, [r3, #8]
 8008384:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008388:	2b00      	cmp	r3, #0
 800838a:	d005      	beq.n	8008398 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 800838c:	4b79      	ldr	r3, [pc, #484]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	0f1b      	lsrs	r3, r3, #28
 8008392:	f003 030f 	and.w	r3, r3, #15
 8008396:	e006      	b.n	80083a6 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8008398:	4b76      	ldr	r3, [pc, #472]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800839a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800839e:	041b      	lsls	r3, r3, #16
 80083a0:	0f1b      	lsrs	r3, r3, #28
 80083a2:	f003 030f 	and.w	r3, r3, #15
 80083a6:	4a76      	ldr	r2, [pc, #472]	@ (8008580 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80083a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083ac:	ee07 3a90 	vmov	s15, r3
 80083b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	ee07 3a90 	vmov	s15, r3
 80083ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	ee07 3a90 	vmov	s15, r3
 80083c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80083cc:	ed97 6a02 	vldr	s12, [r7, #8]
 80083d0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800857c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80083d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80083d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80083dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80083e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80083e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80083e8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80083ec:	e058      	b.n	80084a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	ee07 3a90 	vmov	s15, r3
 80083f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80083f8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008578 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80083fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008400:	4b5c      	ldr	r3, [pc, #368]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008408:	ee07 3a90 	vmov	s15, r3
 800840c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8008410:	ed97 6a02 	vldr	s12, [r7, #8]
 8008414:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800857c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8008418:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800841c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8008420:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008424:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8008428:	ee67 7a27 	vmul.f32	s15, s14, s15
 800842c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008430:	e036      	b.n	80084a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8008432:	4b50      	ldr	r3, [pc, #320]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d005      	beq.n	800844a <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 800843e:	4b4d      	ldr	r3, [pc, #308]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	0f1b      	lsrs	r3, r3, #28
 8008444:	f003 030f 	and.w	r3, r3, #15
 8008448:	e006      	b.n	8008458 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 800844a:	4b4a      	ldr	r3, [pc, #296]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800844c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008450:	041b      	lsls	r3, r3, #16
 8008452:	0f1b      	lsrs	r3, r3, #28
 8008454:	f003 030f 	and.w	r3, r3, #15
 8008458:	4a49      	ldr	r2, [pc, #292]	@ (8008580 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 800845a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800845e:	ee07 3a90 	vmov	s15, r3
 8008462:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	ee07 3a90 	vmov	s15, r3
 800846c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008470:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008474:	69bb      	ldr	r3, [r7, #24]
 8008476:	ee07 3a90 	vmov	s15, r3
 800847a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800847e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008482:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800857c <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8008486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800848a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800848e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008492:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8008496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800849a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800849e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80084a0:	4b34      	ldr	r3, [pc, #208]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80084a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d017      	beq.n	80084dc <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80084ac:	4b31      	ldr	r3, [pc, #196]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80084ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084b0:	0a5b      	lsrs	r3, r3, #9
 80084b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084b6:	ee07 3a90 	vmov	s15, r3
 80084ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 80084be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80084c2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80084c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80084ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80084ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80084d2:	ee17 2a90 	vmov	r2, s15
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	601a      	str	r2, [r3, #0]
 80084da:	e002      	b.n	80084e2 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2200      	movs	r2, #0
 80084e0:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 80084e2:	4b24      	ldr	r3, [pc, #144]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80084e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d017      	beq.n	800851e <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80084ee:	4b21      	ldr	r3, [pc, #132]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80084f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084f2:	0c1b      	lsrs	r3, r3, #16
 80084f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80084f8:	ee07 3a90 	vmov	s15, r3
 80084fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8008500:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008504:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008508:	edd7 6a07 	vldr	s13, [r7, #28]
 800850c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008514:	ee17 2a90 	vmov	r2, s15
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	605a      	str	r2, [r3, #4]
 800851c:	e002      	b.n	8008524 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8008524:	4b13      	ldr	r3, [pc, #76]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008528:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d017      	beq.n	8008560 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8008530:	4b10      	ldr	r3, [pc, #64]	@ (8008574 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8008532:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008534:	0e1b      	lsrs	r3, r3, #24
 8008536:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800853a:	ee07 3a90 	vmov	s15, r3
 800853e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8008542:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008546:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800854a:	edd7 6a07 	vldr	s13, [r7, #28]
 800854e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008552:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008556:	ee17 2a90 	vmov	r2, s15
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800855e:	e002      	b.n	8008566 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	609a      	str	r2, [r3, #8]
}
 8008566:	bf00      	nop
 8008568:	3724      	adds	r7, #36	@ 0x24
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	46020c00 	.word	0x46020c00
 8008578:	4b742400 	.word	0x4b742400
 800857c:	46000000 	.word	0x46000000
 8008580:	08011af0 	.word	0x08011af0

08008584 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008584:	b480      	push	{r7}
 8008586:	b089      	sub	sp, #36	@ 0x24
 8008588:	af00      	add	r7, sp, #0
 800858a:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 800858c:	4ba6      	ldr	r3, [pc, #664]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800858e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008590:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008594:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8008596:	4ba4      	ldr	r3, [pc, #656]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800859a:	f003 0303 	and.w	r3, r3, #3
 800859e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80085a0:	4ba1      	ldr	r3, [pc, #644]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80085a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085a4:	0a1b      	lsrs	r3, r3, #8
 80085a6:	f003 030f 	and.w	r3, r3, #15
 80085aa:	3301      	adds	r3, #1
 80085ac:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80085ae:	4b9e      	ldr	r3, [pc, #632]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80085b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085b2:	091b      	lsrs	r3, r3, #4
 80085b4:	f003 0301 	and.w	r3, r3, #1
 80085b8:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80085ba:	4b9b      	ldr	r3, [pc, #620]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80085bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80085be:	08db      	lsrs	r3, r3, #3
 80085c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80085c4:	68fa      	ldr	r2, [r7, #12]
 80085c6:	fb02 f303 	mul.w	r3, r2, r3
 80085ca:	ee07 3a90 	vmov	s15, r3
 80085ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085d2:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	2b03      	cmp	r3, #3
 80085da:	d062      	beq.n	80086a2 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	2b03      	cmp	r3, #3
 80085e0:	f200 8081 	bhi.w	80086e6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80085e4:	697b      	ldr	r3, [r7, #20]
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d024      	beq.n	8008634 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2b02      	cmp	r3, #2
 80085ee:	d17a      	bne.n	80086e6 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	ee07 3a90 	vmov	s15, r3
 80085f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80085fa:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800882c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80085fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008602:	4b89      	ldr	r3, [pc, #548]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008604:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800860a:	ee07 3a90 	vmov	s15, r3
 800860e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8008612:	ed97 6a02 	vldr	s12, [r7, #8]
 8008616:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8008830 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800861a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800861e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8008622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008626:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800862a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800862e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8008632:	e08f      	b.n	8008754 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8008634:	4b7c      	ldr	r3, [pc, #496]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800863c:	2b00      	cmp	r3, #0
 800863e:	d005      	beq.n	800864c <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8008640:	4b79      	ldr	r3, [pc, #484]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008642:	689b      	ldr	r3, [r3, #8]
 8008644:	0f1b      	lsrs	r3, r3, #28
 8008646:	f003 030f 	and.w	r3, r3, #15
 800864a:	e006      	b.n	800865a <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 800864c:	4b76      	ldr	r3, [pc, #472]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800864e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008652:	041b      	lsls	r3, r3, #16
 8008654:	0f1b      	lsrs	r3, r3, #28
 8008656:	f003 030f 	and.w	r3, r3, #15
 800865a:	4a76      	ldr	r2, [pc, #472]	@ (8008834 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800865c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008660:	ee07 3a90 	vmov	s15, r3
 8008664:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	ee07 3a90 	vmov	s15, r3
 800866e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008672:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008676:	69bb      	ldr	r3, [r7, #24]
 8008678:	ee07 3a90 	vmov	s15, r3
 800867c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008680:	ed97 6a02 	vldr	s12, [r7, #8]
 8008684:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8008830 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8008688:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800868c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008690:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008694:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8008698:	ee67 7a27 	vmul.f32	s15, s14, s15
 800869c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086a0:	e058      	b.n	8008754 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	ee07 3a90 	vmov	s15, r3
 80086a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80086ac:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800882c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80086b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80086b4:	4b5c      	ldr	r3, [pc, #368]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80086b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086bc:	ee07 3a90 	vmov	s15, r3
 80086c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80086c4:	ed97 6a02 	vldr	s12, [r7, #8]
 80086c8:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8008830 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80086cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80086d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80086d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80086d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80086dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086e0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80086e4:	e036      	b.n	8008754 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80086e6:	4b50      	ldr	r3, [pc, #320]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80086e8:	689b      	ldr	r3, [r3, #8]
 80086ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d005      	beq.n	80086fe <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80086f2:	4b4d      	ldr	r3, [pc, #308]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80086f4:	689b      	ldr	r3, [r3, #8]
 80086f6:	0f1b      	lsrs	r3, r3, #28
 80086f8:	f003 030f 	and.w	r3, r3, #15
 80086fc:	e006      	b.n	800870c <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 80086fe:	4b4a      	ldr	r3, [pc, #296]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008700:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008704:	041b      	lsls	r3, r3, #16
 8008706:	0f1b      	lsrs	r3, r3, #28
 8008708:	f003 030f 	and.w	r3, r3, #15
 800870c:	4a49      	ldr	r2, [pc, #292]	@ (8008834 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800870e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008712:	ee07 3a90 	vmov	s15, r3
 8008716:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800871a:	693b      	ldr	r3, [r7, #16]
 800871c:	ee07 3a90 	vmov	s15, r3
 8008720:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008724:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	ee07 3a90 	vmov	s15, r3
 800872e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008732:	ed97 6a02 	vldr	s12, [r7, #8]
 8008736:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8008830 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800873a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800873e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008742:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008746:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800874a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800874e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8008752:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8008754:	4b34      	ldr	r3, [pc, #208]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008758:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800875c:	2b00      	cmp	r3, #0
 800875e:	d017      	beq.n	8008790 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8008760:	4b31      	ldr	r3, [pc, #196]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008764:	0a5b      	lsrs	r3, r3, #9
 8008766:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800876a:	ee07 3a90 	vmov	s15, r3
 800876e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 8008772:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008776:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800877a:	edd7 6a07 	vldr	s13, [r7, #28]
 800877e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008782:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008786:	ee17 2a90 	vmov	r2, s15
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	601a      	str	r2, [r3, #0]
 800878e:	e002      	b.n	8008796 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2200      	movs	r2, #0
 8008794:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8008796:	4b24      	ldr	r3, [pc, #144]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8008798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800879a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d017      	beq.n	80087d2 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80087a2:	4b21      	ldr	r3, [pc, #132]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80087a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087a6:	0c1b      	lsrs	r3, r3, #16
 80087a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087ac:	ee07 3a90 	vmov	s15, r3
 80087b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80087b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087b8:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80087bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80087c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80087c8:	ee17 2a90 	vmov	r2, s15
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	605a      	str	r2, [r3, #4]
 80087d0:	e002      	b.n	80087d8 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80087d8:	4b13      	ldr	r3, [pc, #76]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80087da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d017      	beq.n	8008814 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80087e4:	4b10      	ldr	r3, [pc, #64]	@ (8008828 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80087e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087e8:	0e1b      	lsrs	r3, r3, #24
 80087ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087ee:	ee07 3a90 	vmov	s15, r3
 80087f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80087f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80087fa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80087fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8008802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800880a:	ee17 2a90 	vmov	r2, s15
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8008812:	e002      	b.n	800881a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	609a      	str	r2, [r3, #8]
}
 800881a:	bf00      	nop
 800881c:	3724      	adds	r7, #36	@ 0x24
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr
 8008826:	bf00      	nop
 8008828:	46020c00 	.word	0x46020c00
 800882c:	4b742400 	.word	0x4b742400
 8008830:	46000000 	.word	0x46000000
 8008834:	08011af0 	.word	0x08011af0

08008838 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b08e      	sub	sp, #56	@ 0x38
 800883c:	af00      	add	r7, sp, #0
 800883e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8008842:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008846:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 800884a:	430b      	orrs	r3, r1
 800884c:	d145      	bne.n	80088da <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800884e:	4ba7      	ldr	r3, [pc, #668]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008850:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008854:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008858:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800885a:	4ba4      	ldr	r3, [pc, #656]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800885c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008860:	f003 0302 	and.w	r3, r3, #2
 8008864:	2b02      	cmp	r3, #2
 8008866:	d108      	bne.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8008868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800886e:	d104      	bne.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8008870:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008874:	637b      	str	r3, [r7, #52]	@ 0x34
 8008876:	f001 b9b3 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800887a:	4b9c      	ldr	r3, [pc, #624]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800887c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008880:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008884:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008888:	d114      	bne.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 800888a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800888c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008890:	d110      	bne.n	80088b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008892:	4b96      	ldr	r3, [pc, #600]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008894:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008898:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800889c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088a0:	d103      	bne.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80088a2:	23fa      	movs	r3, #250	@ 0xfa
 80088a4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80088a6:	f001 b99b 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80088aa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80088ae:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80088b0:	f001 b996 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80088b4:	4b8d      	ldr	r3, [pc, #564]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088c0:	d107      	bne.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80088c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088c8:	d103      	bne.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80088ca:	4b89      	ldr	r3, [pc, #548]	@ (8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80088cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80088ce:	f001 b987 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80088d2:	2300      	movs	r3, #0
 80088d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80088d6:	f001 b983 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80088da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088de:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80088e2:	430b      	orrs	r3, r1
 80088e4:	d151      	bne.n	800898a <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80088e6:	4b81      	ldr	r3, [pc, #516]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80088e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80088ec:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80088f0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	2b80      	cmp	r3, #128	@ 0x80
 80088f6:	d035      	beq.n	8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 80088f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088fa:	2b80      	cmp	r3, #128	@ 0x80
 80088fc:	d841      	bhi.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80088fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008900:	2b60      	cmp	r3, #96	@ 0x60
 8008902:	d02a      	beq.n	800895a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8008904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008906:	2b60      	cmp	r3, #96	@ 0x60
 8008908:	d83b      	bhi.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	2b40      	cmp	r3, #64	@ 0x40
 800890e:	d009      	beq.n	8008924 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008912:	2b40      	cmp	r3, #64	@ 0x40
 8008914:	d835      	bhi.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8008916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008918:	2b00      	cmp	r3, #0
 800891a:	d00c      	beq.n	8008936 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 800891c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891e:	2b20      	cmp	r3, #32
 8008920:	d012      	beq.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8008922:	e02e      	b.n	8008982 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008924:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008928:	4618      	mov	r0, r3
 800892a:	f7ff fb77 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800892e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008930:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008932:	f001 b955 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008936:	f107 0318 	add.w	r3, r7, #24
 800893a:	4618      	mov	r0, r3
 800893c:	f7ff fcc8 	bl	80082d0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008944:	f001 b94c 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008948:	f107 030c 	add.w	r3, r7, #12
 800894c:	4618      	mov	r0, r3
 800894e:	f7ff fe19 	bl	8008584 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008956:	f001 b943 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800895a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800895e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008960:	f001 b93e 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008964:	4b61      	ldr	r3, [pc, #388]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800896c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008970:	d103      	bne.n	800897a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8008972:	4b60      	ldr	r3, [pc, #384]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008974:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008976:	f001 b933 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800897a:	2300      	movs	r3, #0
 800897c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800897e:	f001 b92f 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 8008982:	2300      	movs	r3, #0
 8008984:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008986:	f001 b92b 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800898a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800898e:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008992:	430b      	orrs	r3, r1
 8008994:	d158      	bne.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8008996:	4b55      	ldr	r3, [pc, #340]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008998:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800899c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80089a0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80089a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089a8:	d03b      	beq.n	8008a22 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80089aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80089b0:	d846      	bhi.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80089b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089b8:	d02e      	beq.n	8008a18 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80089ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089c0:	d83e      	bhi.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80089c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089c8:	d00b      	beq.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80089ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089d0:	d836      	bhi.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80089d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00d      	beq.n	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80089d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089de:	d012      	beq.n	8008a06 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80089e0:	e02e      	b.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80089e6:	4618      	mov	r0, r3
 80089e8:	f7ff fb18 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80089ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089f0:	f001 b8f6 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089f4:	f107 0318 	add.w	r3, r7, #24
 80089f8:	4618      	mov	r0, r3
 80089fa:	f7ff fc69 	bl	80082d0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a02:	f001 b8ed 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a06:	f107 030c 	add.w	r3, r7, #12
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	f7ff fdba 	bl	8008584 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a14:	f001 b8e4 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008a18:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008a1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a1e:	f001 b8df 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a22:	4b32      	ldr	r3, [pc, #200]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a2e:	d103      	bne.n	8008a38 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8008a30:	4b30      	ldr	r3, [pc, #192]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008a32:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008a34:	f001 b8d4 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a3c:	f001 b8d0 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8008a40:	2300      	movs	r3, #0
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a44:	f001 b8cc 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8008a48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a4c:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008a50:	430b      	orrs	r3, r1
 8008a52:	d126      	bne.n	8008aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8008a54:	4b25      	ldr	r3, [pc, #148]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008a56:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008a5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a5e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8008a60:	4b22      	ldr	r3, [pc, #136]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a6c:	d106      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8008a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d103      	bne.n	8008a7c <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8008a74:	4b1f      	ldr	r3, [pc, #124]	@ (8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8008a76:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a78:	f001 b8b2 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8008a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a88:	d107      	bne.n	8008a9a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8008a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008a90:	d103      	bne.n	8008a9a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8008a92:	4b19      	ldr	r3, [pc, #100]	@ (8008af8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8008a94:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a96:	f001 b8a3 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a9e:	f001 b89f 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8008aa2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aa6:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8008aaa:	430b      	orrs	r3, r1
 8008aac:	d16e      	bne.n	8008b8c <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8008aae:	4b0f      	ldr	r3, [pc, #60]	@ (8008aec <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8008ab0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ab4:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8008ab8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008ac0:	d03d      	beq.n	8008b3e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008ac8:	d85c      	bhi.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8008aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008acc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ad0:	d014      	beq.n	8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8008ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ad8:	d854      	bhi.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8008ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d01f      	beq.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8008ae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008ae6:	d012      	beq.n	8008b0e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8008ae8:	e04c      	b.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8008aea:	bf00      	nop
 8008aec:	46020c00 	.word	0x46020c00
 8008af0:	0007a120 	.word	0x0007a120
 8008af4:	00f42400 	.word	0x00f42400
 8008af8:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008afc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b00:	4618      	mov	r0, r3
 8008b02:	f7ff fa8b 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b0a:	f001 b869 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b0e:	f107 0318 	add.w	r3, r7, #24
 8008b12:	4618      	mov	r0, r3
 8008b14:	f7ff fbdc 	bl	80082d0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b1c:	f001 b860 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8008b20:	4ba7      	ldr	r3, [pc, #668]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008b28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b2c:	d103      	bne.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8008b2e:	4ba5      	ldr	r3, [pc, #660]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008b30:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b32:	f001 b855 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008b36:	2300      	movs	r3, #0
 8008b38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b3a:	f001 b851 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008b3e:	4ba0      	ldr	r3, [pc, #640]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f003 0320 	and.w	r3, r3, #32
 8008b46:	2b20      	cmp	r3, #32
 8008b48:	d118      	bne.n	8008b7c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008b4a:	4b9d      	ldr	r3, [pc, #628]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d005      	beq.n	8008b62 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008b56:	4b9a      	ldr	r3, [pc, #616]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b58:	689b      	ldr	r3, [r3, #8]
 8008b5a:	0e1b      	lsrs	r3, r3, #24
 8008b5c:	f003 030f 	and.w	r3, r3, #15
 8008b60:	e006      	b.n	8008b70 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8008b62:	4b97      	ldr	r3, [pc, #604]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b68:	041b      	lsls	r3, r3, #16
 8008b6a:	0e1b      	lsrs	r3, r3, #24
 8008b6c:	f003 030f 	and.w	r3, r3, #15
 8008b70:	4a95      	ldr	r2, [pc, #596]	@ (8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b76:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b78:	f001 b832 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b80:	f001 b82e 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8008b84:	2300      	movs	r3, #0
 8008b86:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b88:	f001 b82a 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008b8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b90:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8008b94:	430b      	orrs	r3, r1
 8008b96:	d17f      	bne.n	8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008b98:	4b89      	ldr	r3, [pc, #548]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008b9a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008b9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ba2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8008ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d165      	bne.n	8008c76 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8008baa:	4b85      	ldr	r3, [pc, #532]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008bb0:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8008bb4:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8008bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008bbc:	d034      	beq.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8008bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8008bc4:	d853      	bhi.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bcc:	d00b      	beq.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8008bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bd4:	d84b      	bhi.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d016      	beq.n	8008c0a <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8008bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bde:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008be2:	d009      	beq.n	8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8008be4:	e043      	b.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7ff fa16 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008bf4:	f000 bff4 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bf8:	f107 0318 	add.w	r3, r7, #24
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	f7ff fb67 	bl	80082d0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008c06:	f000 bfeb 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8008c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c16:	d103      	bne.n	8008c20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8008c18:	4b6a      	ldr	r3, [pc, #424]	@ (8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8008c1a:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8008c1c:	f000 bfe0 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8008c20:	2300      	movs	r3, #0
 8008c22:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008c24:	f000 bfdc 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008c28:	4b65      	ldr	r3, [pc, #404]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f003 0320 	and.w	r3, r3, #32
 8008c30:	2b20      	cmp	r3, #32
 8008c32:	d118      	bne.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008c34:	4b62      	ldr	r3, [pc, #392]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d005      	beq.n	8008c4c <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8008c40:	4b5f      	ldr	r3, [pc, #380]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	0e1b      	lsrs	r3, r3, #24
 8008c46:	f003 030f 	and.w	r3, r3, #15
 8008c4a:	e006      	b.n	8008c5a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8008c4c:	4b5c      	ldr	r3, [pc, #368]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008c4e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c52:	041b      	lsls	r3, r3, #16
 8008c54:	0e1b      	lsrs	r3, r3, #24
 8008c56:	f003 030f 	and.w	r3, r3, #15
 8008c5a:	4a5b      	ldr	r2, [pc, #364]	@ (8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8008c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c60:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8008c62:	f000 bfbd 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8008c66:	2300      	movs	r3, #0
 8008c68:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008c6a:	f000 bfb9 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8008c72:	f000 bfb5 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8008c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c7c:	d108      	bne.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7ff f9ca 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8008c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c8c:	f000 bfa8 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8008c90:	2300      	movs	r3, #0
 8008c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c94:	f000 bfa4 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8008c98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c9c:	1e51      	subs	r1, r2, #1
 8008c9e:	430b      	orrs	r3, r1
 8008ca0:	d136      	bne.n	8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008ca2:	4b47      	ldr	r3, [pc, #284]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008ca8:	f003 0303 	and.w	r3, r3, #3
 8008cac:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8008cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d104      	bne.n	8008cbe <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8008cb4:	f7fe fb44 	bl	8007340 <HAL_RCC_GetPCLK2Freq>
 8008cb8:	6378      	str	r0, [r7, #52]	@ 0x34
 8008cba:	f000 bf91 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8008cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d104      	bne.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008cc4:	f7fe fa0c 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8008cc8:	6378      	str	r0, [r7, #52]	@ 0x34
 8008cca:	f000 bf89 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8008cce:	4b3c      	ldr	r3, [pc, #240]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008cd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cda:	d106      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8008cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cde:	2b02      	cmp	r3, #2
 8008ce0:	d103      	bne.n	8008cea <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8008ce2:	4b3a      	ldr	r3, [pc, #232]	@ (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ce6:	f000 bf7b 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8008cea:	4b35      	ldr	r3, [pc, #212]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008cec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cf0:	f003 0302 	and.w	r3, r3, #2
 8008cf4:	2b02      	cmp	r3, #2
 8008cf6:	d107      	bne.n	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8008cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfa:	2b03      	cmp	r3, #3
 8008cfc:	d104      	bne.n	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8008cfe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d02:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d04:	f000 bf6c 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d0c:	f000 bf68 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8008d10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d14:	1e91      	subs	r1, r2, #2
 8008d16:	430b      	orrs	r3, r1
 8008d18:	d136      	bne.n	8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8008d1a:	4b29      	ldr	r3, [pc, #164]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d20:	f003 030c 	and.w	r3, r3, #12
 8008d24:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8008d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d104      	bne.n	8008d36 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008d2c:	f7fe faf4 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 8008d30:	6378      	str	r0, [r7, #52]	@ 0x34
 8008d32:	f000 bf55 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8008d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d38:	2b04      	cmp	r3, #4
 8008d3a:	d104      	bne.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008d3c:	f7fe f9d0 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8008d40:	6378      	str	r0, [r7, #52]	@ 0x34
 8008d42:	f000 bf4d 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8008d46:	4b1e      	ldr	r3, [pc, #120]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d52:	d106      	bne.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d56:	2b08      	cmp	r3, #8
 8008d58:	d103      	bne.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8008d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8008d5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d5e:	f000 bf3f 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8008d62:	4b17      	ldr	r3, [pc, #92]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008d64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008d68:	f003 0302 	and.w	r3, r3, #2
 8008d6c:	2b02      	cmp	r3, #2
 8008d6e:	d107      	bne.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8008d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d72:	2b0c      	cmp	r3, #12
 8008d74:	d104      	bne.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8008d76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d7c:	f000 bf30 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8008d80:	2300      	movs	r3, #0
 8008d82:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d84:	f000 bf2c 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8008d88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d8c:	1f11      	subs	r1, r2, #4
 8008d8e:	430b      	orrs	r3, r1
 8008d90:	d13f      	bne.n	8008e12 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8008d92:	4b0b      	ldr	r3, [pc, #44]	@ (8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8008d94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d98:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008d9c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8008d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d104      	bne.n	8008dae <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008da4:	f7fe fab8 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 8008da8:	6378      	str	r0, [r7, #52]	@ 0x34
 8008daa:	f000 bf19 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8008dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008db0:	2b10      	cmp	r3, #16
 8008db2:	d10d      	bne.n	8008dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008db4:	f7fe f994 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8008db8:	6378      	str	r0, [r7, #52]	@ 0x34
 8008dba:	f000 bf11 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008dbe:	bf00      	nop
 8008dc0:	46020c00 	.word	0x46020c00
 8008dc4:	02dc6c00 	.word	0x02dc6c00
 8008dc8:	08011af0 	.word	0x08011af0
 8008dcc:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8008dd0:	4ba6      	ldr	r3, [pc, #664]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008dd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ddc:	d106      	bne.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8008dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de0:	2b20      	cmp	r3, #32
 8008de2:	d103      	bne.n	8008dec <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8008de4:	4ba2      	ldr	r3, [pc, #648]	@ (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8008de6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008de8:	f000 befa 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8008dec:	4b9f      	ldr	r3, [pc, #636]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008dee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008df2:	f003 0302 	and.w	r3, r3, #2
 8008df6:	2b02      	cmp	r3, #2
 8008df8:	d107      	bne.n	8008e0a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dfc:	2b30      	cmp	r3, #48	@ 0x30
 8008dfe:	d104      	bne.n	8008e0a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8008e00:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e04:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e06:	f000 beeb 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e0e:	f000 bee7 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8008e12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e16:	f1a2 0108 	sub.w	r1, r2, #8
 8008e1a:	430b      	orrs	r3, r1
 8008e1c:	d136      	bne.n	8008e8c <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8008e1e:	4b93      	ldr	r3, [pc, #588]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008e20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e24:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008e28:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8008e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d104      	bne.n	8008e3a <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008e30:	f7fe fa72 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 8008e34:	6378      	str	r0, [r7, #52]	@ 0x34
 8008e36:	f000 bed3 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8008e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e3c:	2b40      	cmp	r3, #64	@ 0x40
 8008e3e:	d104      	bne.n	8008e4a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008e40:	f7fe f94e 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8008e44:	6378      	str	r0, [r7, #52]	@ 0x34
 8008e46:	f000 becb 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8008e4a:	4b88      	ldr	r3, [pc, #544]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e56:	d106      	bne.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8008e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5a:	2b80      	cmp	r3, #128	@ 0x80
 8008e5c:	d103      	bne.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8008e5e:	4b84      	ldr	r3, [pc, #528]	@ (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8008e60:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e62:	f000 bebd 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008e66:	4b81      	ldr	r3, [pc, #516]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008e68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e6c:	f003 0302 	and.w	r3, r3, #2
 8008e70:	2b02      	cmp	r3, #2
 8008e72:	d107      	bne.n	8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8008e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e76:	2bc0      	cmp	r3, #192	@ 0xc0
 8008e78:	d104      	bne.n	8008e84 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8008e7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e80:	f000 beae 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8008e84:	2300      	movs	r3, #0
 8008e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e88:	f000 beaa 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8008e8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e90:	f1a2 0110 	sub.w	r1, r2, #16
 8008e94:	430b      	orrs	r3, r1
 8008e96:	d139      	bne.n	8008f0c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008e98:	4b74      	ldr	r3, [pc, #464]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008e9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008ea2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d104      	bne.n	8008eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008eaa:	f7fe fa35 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 8008eae:	6378      	str	r0, [r7, #52]	@ 0x34
 8008eb0:	f000 be96 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8008eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008eba:	d104      	bne.n	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008ebc:	f7fe f910 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8008ec0:	6378      	str	r0, [r7, #52]	@ 0x34
 8008ec2:	f000 be8d 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8008ec6:	4b69      	ldr	r3, [pc, #420]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ed2:	d107      	bne.n	8008ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8008ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ed6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008eda:	d103      	bne.n	8008ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 8008edc:	4b64      	ldr	r3, [pc, #400]	@ (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8008ede:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee0:	f000 be7e 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8008ee4:	4b61      	ldr	r3, [pc, #388]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008ee6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008eea:	f003 0302 	and.w	r3, r3, #2
 8008eee:	2b02      	cmp	r3, #2
 8008ef0:	d108      	bne.n	8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8008ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008ef8:	d104      	bne.n	8008f04 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8008efa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008efe:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f00:	f000 be6e 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8008f04:	2300      	movs	r3, #0
 8008f06:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f08:	f000 be6a 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8008f0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f10:	f1a2 0120 	sub.w	r1, r2, #32
 8008f14:	430b      	orrs	r3, r1
 8008f16:	d158      	bne.n	8008fca <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008f18:	4b54      	ldr	r3, [pc, #336]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008f1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f1e:	f003 0307 	and.w	r3, r3, #7
 8008f22:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d104      	bne.n	8008f34 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8008f2a:	f7fe fa1d 	bl	8007368 <HAL_RCC_GetPCLK3Freq>
 8008f2e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008f30:	f000 be56 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8008f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f36:	2b01      	cmp	r3, #1
 8008f38:	d104      	bne.n	8008f44 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008f3a:	f7fe f8d1 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8008f3e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008f40:	f000 be4e 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8008f44:	4b49      	ldr	r3, [pc, #292]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f50:	d106      	bne.n	8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 8008f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d103      	bne.n	8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 8008f58:	4b45      	ldr	r3, [pc, #276]	@ (8009070 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8008f5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f5c:	f000 be40 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8008f60:	4b42      	ldr	r3, [pc, #264]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008f62:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f66:	f003 0302 	and.w	r3, r3, #2
 8008f6a:	2b02      	cmp	r3, #2
 8008f6c:	d107      	bne.n	8008f7e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 8008f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	d104      	bne.n	8008f7e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 8008f74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f78:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f7a:	f000 be31 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8008f7e:	4b3b      	ldr	r3, [pc, #236]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f003 0320 	and.w	r3, r3, #32
 8008f86:	2b20      	cmp	r3, #32
 8008f88:	d11b      	bne.n	8008fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8c:	2b04      	cmp	r3, #4
 8008f8e:	d118      	bne.n	8008fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008f90:	4b36      	ldr	r3, [pc, #216]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d005      	beq.n	8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008f9c:	4b33      	ldr	r3, [pc, #204]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	0e1b      	lsrs	r3, r3, #24
 8008fa2:	f003 030f 	and.w	r3, r3, #15
 8008fa6:	e006      	b.n	8008fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 8008fa8:	4b30      	ldr	r3, [pc, #192]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008faa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008fae:	041b      	lsls	r3, r3, #16
 8008fb0:	0e1b      	lsrs	r3, r3, #24
 8008fb2:	f003 030f 	and.w	r3, r3, #15
 8008fb6:	4a2f      	ldr	r2, [pc, #188]	@ (8009074 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008fbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fbe:	f000 be0f 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fc6:	f000 be0b 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8008fca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fce:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008fd2:	430b      	orrs	r3, r1
 8008fd4:	d172      	bne.n	80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008fd6:	4b25      	ldr	r3, [pc, #148]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008fd8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008fdc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008fe0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fe8:	d104      	bne.n	8008ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8008fea:	f7fe f879 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8008fee:	6378      	str	r0, [r7, #52]	@ 0x34
 8008ff0:	f000 bdf6 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8008ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ffa:	d108      	bne.n	800900e <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ffc:	f107 0318 	add.w	r3, r7, #24
 8009000:	4618      	mov	r0, r3
 8009002:	f7ff f965 	bl	80082d0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8009006:	6a3b      	ldr	r3, [r7, #32]
 8009008:	637b      	str	r3, [r7, #52]	@ 0x34
 800900a:	f000 bde9 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800900e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009010:	2b00      	cmp	r3, #0
 8009012:	d104      	bne.n	800901e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8009014:	f7fe f966 	bl	80072e4 <HAL_RCC_GetHCLKFreq>
 8009018:	6378      	str	r0, [r7, #52]	@ 0x34
 800901a:	f000 bde1 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800901e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009020:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8009024:	d128      	bne.n	8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009026:	4b11      	ldr	r3, [pc, #68]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f003 0320 	and.w	r3, r3, #32
 800902e:	2b20      	cmp	r3, #32
 8009030:	d118      	bne.n	8009064 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009032:	4b0e      	ldr	r3, [pc, #56]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800903a:	2b00      	cmp	r3, #0
 800903c:	d005      	beq.n	800904a <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800903e:	4b0b      	ldr	r3, [pc, #44]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	0e1b      	lsrs	r3, r3, #24
 8009044:	f003 030f 	and.w	r3, r3, #15
 8009048:	e006      	b.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 800904a:	4b08      	ldr	r3, [pc, #32]	@ (800906c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800904c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009050:	041b      	lsls	r3, r3, #16
 8009052:	0e1b      	lsrs	r3, r3, #24
 8009054:	f003 030f 	and.w	r3, r3, #15
 8009058:	4a06      	ldr	r2, [pc, #24]	@ (8009074 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800905a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800905e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009060:	f000 bdbe 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8009064:	2300      	movs	r3, #0
 8009066:	637b      	str	r3, [r7, #52]	@ 0x34
 8009068:	f000 bdba 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800906c:	46020c00 	.word	0x46020c00
 8009070:	00f42400 	.word	0x00f42400
 8009074:	08011af0 	.word	0x08011af0
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8009078:	4baf      	ldr	r3, [pc, #700]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009080:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009084:	d107      	bne.n	8009096 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 8009086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009088:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800908c:	d103      	bne.n	8009096 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 800908e:	4bab      	ldr	r3, [pc, #684]	@ (800933c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8009090:	637b      	str	r3, [r7, #52]	@ 0x34
 8009092:	f000 bda5 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8009096:	4ba8      	ldr	r3, [pc, #672]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800909e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090a2:	d107      	bne.n	80090b4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 80090a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80090aa:	d103      	bne.n	80090b4 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 80090ac:	4ba3      	ldr	r3, [pc, #652]	@ (800933c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 80090ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80090b0:	f000 bd96 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80090b4:	2300      	movs	r3, #0
 80090b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80090b8:	f000 bd92 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80090bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80090c0:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80090c4:	430b      	orrs	r3, r1
 80090c6:	d158      	bne.n	800917a <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80090c8:	4b9b      	ldr	r3, [pc, #620]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80090ca:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80090ce:	f003 0307 	and.w	r3, r3, #7
 80090d2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80090d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d6:	2b04      	cmp	r3, #4
 80090d8:	d84b      	bhi.n	8009172 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 80090da:	a201      	add	r2, pc, #4	@ (adr r2, 80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80090dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090e0:	08009119 	.word	0x08009119
 80090e4:	080090f5 	.word	0x080090f5
 80090e8:	08009107 	.word	0x08009107
 80090ec:	08009123 	.word	0x08009123
 80090f0:	0800912d 	.word	0x0800912d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80090f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090f8:	4618      	mov	r0, r3
 80090fa:	f7fe ff8f 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80090fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009100:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009102:	f000 bd6d 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009106:	f107 030c 	add.w	r3, r7, #12
 800910a:	4618      	mov	r0, r3
 800910c:	f7ff fa3a 	bl	8008584 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009114:	f000 bd64 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8009118:	f7fe f8e4 	bl	80072e4 <HAL_RCC_GetHCLKFreq>
 800911c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800911e:	f000 bd5f 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8009122:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009126:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009128:	f000 bd5a 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800912c:	4b82      	ldr	r3, [pc, #520]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f003 0320 	and.w	r3, r3, #32
 8009134:	2b20      	cmp	r3, #32
 8009136:	d118      	bne.n	800916a <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009138:	4b7f      	ldr	r3, [pc, #508]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009140:	2b00      	cmp	r3, #0
 8009142:	d005      	beq.n	8009150 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8009144:	4b7c      	ldr	r3, [pc, #496]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	0e1b      	lsrs	r3, r3, #24
 800914a:	f003 030f 	and.w	r3, r3, #15
 800914e:	e006      	b.n	800915e <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 8009150:	4b79      	ldr	r3, [pc, #484]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009152:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009156:	041b      	lsls	r3, r3, #16
 8009158:	0e1b      	lsrs	r3, r3, #24
 800915a:	f003 030f 	and.w	r3, r3, #15
 800915e:	4a78      	ldr	r2, [pc, #480]	@ (8009340 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8009160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009164:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009166:	f000 bd3b 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800916a:	2300      	movs	r3, #0
 800916c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800916e:	f000 bd37 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8009172:	2300      	movs	r3, #0
 8009174:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009176:	f000 bd33 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 800917a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800917e:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8009182:	430b      	orrs	r3, r1
 8009184:	d167      	bne.n	8009256 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8009186:	4b6c      	ldr	r3, [pc, #432]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009188:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800918c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009190:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009194:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009198:	d036      	beq.n	8009208 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800919a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800919c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80091a0:	d855      	bhi.n	800924e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80091a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091a8:	d029      	beq.n	80091fe <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 80091aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80091b0:	d84d      	bhi.n	800924e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80091b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091b8:	d013      	beq.n	80091e2 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 80091ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80091c0:	d845      	bhi.n	800924e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 80091c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d015      	beq.n	80091f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 80091c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091ce:	d13e      	bne.n	800924e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7fe ff21 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80091da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091de:	f000 bcff 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091e2:	f107 030c 	add.w	r3, r7, #12
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7ff f9cc 	bl	8008584 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80091f0:	f000 bcf6 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 80091f4:	f7fe f876 	bl	80072e4 <HAL_RCC_GetHCLKFreq>
 80091f8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80091fa:	f000 bcf1 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80091fe:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8009202:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009204:	f000 bcec 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009208:	4b4b      	ldr	r3, [pc, #300]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f003 0320 	and.w	r3, r3, #32
 8009210:	2b20      	cmp	r3, #32
 8009212:	d118      	bne.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009214:	4b48      	ldr	r3, [pc, #288]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800921c:	2b00      	cmp	r3, #0
 800921e:	d005      	beq.n	800922c <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 8009220:	4b45      	ldr	r3, [pc, #276]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009222:	689b      	ldr	r3, [r3, #8]
 8009224:	0e1b      	lsrs	r3, r3, #24
 8009226:	f003 030f 	and.w	r3, r3, #15
 800922a:	e006      	b.n	800923a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800922c:	4b42      	ldr	r3, [pc, #264]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800922e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009232:	041b      	lsls	r3, r3, #16
 8009234:	0e1b      	lsrs	r3, r3, #24
 8009236:	f003 030f 	and.w	r3, r3, #15
 800923a:	4a41      	ldr	r2, [pc, #260]	@ (8009340 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800923c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009240:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009242:	f000 bccd 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8009246:	2300      	movs	r3, #0
 8009248:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800924a:	f000 bcc9 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800924e:	2300      	movs	r3, #0
 8009250:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009252:	f000 bcc5 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8009256:	e9d7 2300 	ldrd	r2, r3, [r7]
 800925a:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 800925e:	430b      	orrs	r3, r1
 8009260:	d14c      	bne.n	80092fc <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8009262:	4b35      	ldr	r3, [pc, #212]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009268:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800926c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800926e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009270:	2b00      	cmp	r3, #0
 8009272:	d104      	bne.n	800927e <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8009274:	f7fe f850 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 8009278:	6378      	str	r0, [r7, #52]	@ 0x34
 800927a:	f000 bcb1 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 800927e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009280:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009284:	d104      	bne.n	8009290 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8009286:	f7fd ff2b 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 800928a:	6378      	str	r0, [r7, #52]	@ 0x34
 800928c:	f000 bca8 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8009290:	4b29      	ldr	r3, [pc, #164]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009298:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800929c:	d107      	bne.n	80092ae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800929e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80092a4:	d103      	bne.n	80092ae <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 80092a6:	4b25      	ldr	r3, [pc, #148]	@ (800933c <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 80092a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80092aa:	f000 bc99 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80092ae:	4b22      	ldr	r3, [pc, #136]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 0320 	and.w	r3, r3, #32
 80092b6:	2b20      	cmp	r3, #32
 80092b8:	d11c      	bne.n	80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 80092ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092bc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80092c0:	d118      	bne.n	80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80092c2:	4b1d      	ldr	r3, [pc, #116]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80092c4:	689b      	ldr	r3, [r3, #8]
 80092c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d005      	beq.n	80092da <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 80092ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80092d0:	689b      	ldr	r3, [r3, #8]
 80092d2:	0e1b      	lsrs	r3, r3, #24
 80092d4:	f003 030f 	and.w	r3, r3, #15
 80092d8:	e006      	b.n	80092e8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 80092da:	4b17      	ldr	r3, [pc, #92]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80092dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80092e0:	041b      	lsls	r3, r3, #16
 80092e2:	0e1b      	lsrs	r3, r3, #24
 80092e4:	f003 030f 	and.w	r3, r3, #15
 80092e8:	4a15      	ldr	r2, [pc, #84]	@ (8009340 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80092ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80092f0:	f000 bc76 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 80092f4:	2300      	movs	r3, #0
 80092f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80092f8:	f000 bc72 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 80092fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009300:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8009304:	430b      	orrs	r3, r1
 8009306:	d153      	bne.n	80093b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8009308:	4b0b      	ldr	r3, [pc, #44]	@ (8009338 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800930a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800930e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009312:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8009314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009316:	2b00      	cmp	r3, #0
 8009318:	d104      	bne.n	8009324 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800931a:	f7fd fffd 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 800931e:	6378      	str	r0, [r7, #52]	@ 0x34
 8009320:	f000 bc5e 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8009324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009326:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800932a:	d10b      	bne.n	8009344 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800932c:	f7fd fed8 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8009330:	6378      	str	r0, [r7, #52]	@ 0x34
 8009332:	f000 bc55 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8009336:	bf00      	nop
 8009338:	46020c00 	.word	0x46020c00
 800933c:	00f42400 	.word	0x00f42400
 8009340:	08011af0 	.word	0x08011af0
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8009344:	4ba1      	ldr	r3, [pc, #644]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800934c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009350:	d107      	bne.n	8009362 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 8009352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009354:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009358:	d103      	bne.n	8009362 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 800935a:	4b9d      	ldr	r3, [pc, #628]	@ (80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800935c:	637b      	str	r3, [r7, #52]	@ 0x34
 800935e:	f000 bc3f 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8009362:	4b9a      	ldr	r3, [pc, #616]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f003 0320 	and.w	r3, r3, #32
 800936a:	2b20      	cmp	r3, #32
 800936c:	d11c      	bne.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 800936e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009370:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009374:	d118      	bne.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009376:	4b95      	ldr	r3, [pc, #596]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800937e:	2b00      	cmp	r3, #0
 8009380:	d005      	beq.n	800938e <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 8009382:	4b92      	ldr	r3, [pc, #584]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009384:	689b      	ldr	r3, [r3, #8]
 8009386:	0e1b      	lsrs	r3, r3, #24
 8009388:	f003 030f 	and.w	r3, r3, #15
 800938c:	e006      	b.n	800939c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800938e:	4b8f      	ldr	r3, [pc, #572]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009390:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009394:	041b      	lsls	r3, r3, #16
 8009396:	0e1b      	lsrs	r3, r3, #24
 8009398:	f003 030f 	and.w	r3, r3, #15
 800939c:	4a8d      	ldr	r2, [pc, #564]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800939e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80093a4:	f000 bc1c 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80093a8:	2300      	movs	r3, #0
 80093aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80093ac:	f000 bc18 	b.w	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80093b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093b4:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80093b8:	430b      	orrs	r3, r1
 80093ba:	d151      	bne.n	8009460 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80093bc:	4b83      	ldr	r3, [pc, #524]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80093be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80093c2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80093c6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80093c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ca:	2bc0      	cmp	r3, #192	@ 0xc0
 80093cc:	d024      	beq.n	8009418 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 80093ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d0:	2bc0      	cmp	r3, #192	@ 0xc0
 80093d2:	d842      	bhi.n	800945a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80093d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d6:	2b80      	cmp	r3, #128	@ 0x80
 80093d8:	d00d      	beq.n	80093f6 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 80093da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093dc:	2b80      	cmp	r3, #128	@ 0x80
 80093de:	d83c      	bhi.n	800945a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 80093e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d003      	beq.n	80093ee <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 80093e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e8:	2b40      	cmp	r3, #64	@ 0x40
 80093ea:	d011      	beq.n	8009410 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 80093ec:	e035      	b.n	800945a <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 80093ee:	f7fd ffbb 	bl	8007368 <HAL_RCC_GetPCLK3Freq>
 80093f2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80093f4:	e3f4      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80093f6:	4b75      	ldr	r3, [pc, #468]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80093fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009402:	d102      	bne.n	800940a <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8009404:	4b72      	ldr	r3, [pc, #456]	@ (80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8009406:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009408:	e3ea      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800940a:	2300      	movs	r3, #0
 800940c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800940e:	e3e7      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8009410:	f7fd fe66 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8009414:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009416:	e3e3      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009418:	4b6c      	ldr	r3, [pc, #432]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f003 0320 	and.w	r3, r3, #32
 8009420:	2b20      	cmp	r3, #32
 8009422:	d117      	bne.n	8009454 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009424:	4b69      	ldr	r3, [pc, #420]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800942c:	2b00      	cmp	r3, #0
 800942e:	d005      	beq.n	800943c <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 8009430:	4b66      	ldr	r3, [pc, #408]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009432:	689b      	ldr	r3, [r3, #8]
 8009434:	0e1b      	lsrs	r3, r3, #24
 8009436:	f003 030f 	and.w	r3, r3, #15
 800943a:	e006      	b.n	800944a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 800943c:	4b63      	ldr	r3, [pc, #396]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800943e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009442:	041b      	lsls	r3, r3, #16
 8009444:	0e1b      	lsrs	r3, r3, #24
 8009446:	f003 030f 	and.w	r3, r3, #15
 800944a:	4a62      	ldr	r2, [pc, #392]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800944c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009450:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009452:	e3c5      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8009454:	2300      	movs	r3, #0
 8009456:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009458:	e3c2      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 800945a:	2300      	movs	r3, #0
 800945c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800945e:	e3bf      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8009460:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009464:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8009468:	430b      	orrs	r3, r1
 800946a:	d147      	bne.n	80094fc <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800946c:	4b57      	ldr	r3, [pc, #348]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800946e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009472:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009476:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8009478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800947a:	2b00      	cmp	r3, #0
 800947c:	d103      	bne.n	8009486 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800947e:	f7fd ff4b 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 8009482:	6378      	str	r0, [r7, #52]	@ 0x34
 8009484:	e3ac      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8009486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009488:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800948c:	d103      	bne.n	8009496 <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800948e:	f7fd fe27 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8009492:	6378      	str	r0, [r7, #52]	@ 0x34
 8009494:	e3a4      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8009496:	4b4d      	ldr	r3, [pc, #308]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800949e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80094a2:	d106      	bne.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 80094a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094aa:	d102      	bne.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 80094ac:	4b48      	ldr	r3, [pc, #288]	@ (80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80094ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80094b0:	e396      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80094b2:	4b46      	ldr	r3, [pc, #280]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f003 0320 	and.w	r3, r3, #32
 80094ba:	2b20      	cmp	r3, #32
 80094bc:	d11b      	bne.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 80094be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80094c4:	d117      	bne.n	80094f6 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80094c6:	4b41      	ldr	r3, [pc, #260]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80094c8:	689b      	ldr	r3, [r3, #8]
 80094ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d005      	beq.n	80094de <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 80094d2:	4b3e      	ldr	r3, [pc, #248]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	0e1b      	lsrs	r3, r3, #24
 80094d8:	f003 030f 	and.w	r3, r3, #15
 80094dc:	e006      	b.n	80094ec <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 80094de:	4b3b      	ldr	r3, [pc, #236]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80094e0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80094e4:	041b      	lsls	r3, r3, #16
 80094e6:	0e1b      	lsrs	r3, r3, #24
 80094e8:	f003 030f 	and.w	r3, r3, #15
 80094ec:	4a39      	ldr	r2, [pc, #228]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80094ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80094f4:	e374      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 80094f6:	2300      	movs	r3, #0
 80094f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80094fa:	e371      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 80094fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009500:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009504:	430b      	orrs	r3, r1
 8009506:	d16a      	bne.n	80095de <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8009508:	4b30      	ldr	r3, [pc, #192]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800950a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800950e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009512:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8009514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009516:	2b00      	cmp	r3, #0
 8009518:	d120      	bne.n	800955c <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800951a:	4b2c      	ldr	r3, [pc, #176]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0320 	and.w	r3, r3, #32
 8009522:	2b20      	cmp	r3, #32
 8009524:	d117      	bne.n	8009556 <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009526:	4b29      	ldr	r3, [pc, #164]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009528:	689b      	ldr	r3, [r3, #8]
 800952a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800952e:	2b00      	cmp	r3, #0
 8009530:	d005      	beq.n	800953e <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 8009532:	4b26      	ldr	r3, [pc, #152]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	0e1b      	lsrs	r3, r3, #24
 8009538:	f003 030f 	and.w	r3, r3, #15
 800953c:	e006      	b.n	800954c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 800953e:	4b23      	ldr	r3, [pc, #140]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009540:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009544:	041b      	lsls	r3, r3, #16
 8009546:	0e1b      	lsrs	r3, r3, #24
 8009548:	f003 030f 	and.w	r3, r3, #15
 800954c:	4a21      	ldr	r2, [pc, #132]	@ (80095d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800954e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009552:	637b      	str	r3, [r7, #52]	@ 0x34
 8009554:	e344      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8009556:	2300      	movs	r3, #0
 8009558:	637b      	str	r3, [r7, #52]	@ 0x34
 800955a:	e341      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800955c:	4b1b      	ldr	r3, [pc, #108]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800955e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009562:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800956a:	d112      	bne.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 800956c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800956e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009572:	d10e      	bne.n	8009592 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009574:	4b15      	ldr	r3, [pc, #84]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009576:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800957a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800957e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009582:	d102      	bne.n	800958a <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8009584:	23fa      	movs	r3, #250	@ 0xfa
 8009586:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009588:	e32a      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800958a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800958e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009590:	e326      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8009592:	4b0e      	ldr	r3, [pc, #56]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800959a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800959e:	d106      	bne.n	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 80095a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095a6:	d102      	bne.n	80095ae <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 80095a8:	4b09      	ldr	r3, [pc, #36]	@ (80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80095aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ac:	e318      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80095ae:	4b07      	ldr	r3, [pc, #28]	@ (80095cc <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80095b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80095b4:	f003 0302 	and.w	r3, r3, #2
 80095b8:	2b02      	cmp	r3, #2
 80095ba:	d10d      	bne.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 80095bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80095c2:	d109      	bne.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 80095c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80095c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ca:	e309      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80095cc:	46020c00 	.word	0x46020c00
 80095d0:	00f42400 	.word	0x00f42400
 80095d4:	08011af0 	.word	0x08011af0
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 80095d8:	2300      	movs	r3, #0
 80095da:	637b      	str	r3, [r7, #52]	@ 0x34
 80095dc:	e300      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 80095de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095e2:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80095e6:	430b      	orrs	r3, r1
 80095e8:	d164      	bne.n	80096b4 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80095ea:	4ba2      	ldr	r3, [pc, #648]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80095ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80095f4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 80095f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d120      	bne.n	800963e <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80095fc:	4b9d      	ldr	r3, [pc, #628]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	f003 0320 	and.w	r3, r3, #32
 8009604:	2b20      	cmp	r3, #32
 8009606:	d117      	bne.n	8009638 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009608:	4b9a      	ldr	r3, [pc, #616]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800960a:	689b      	ldr	r3, [r3, #8]
 800960c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009610:	2b00      	cmp	r3, #0
 8009612:	d005      	beq.n	8009620 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8009614:	4b97      	ldr	r3, [pc, #604]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	0e1b      	lsrs	r3, r3, #24
 800961a:	f003 030f 	and.w	r3, r3, #15
 800961e:	e006      	b.n	800962e <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8009620:	4b94      	ldr	r3, [pc, #592]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009622:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009626:	041b      	lsls	r3, r3, #16
 8009628:	0e1b      	lsrs	r3, r3, #24
 800962a:	f003 030f 	and.w	r3, r3, #15
 800962e:	4a92      	ldr	r2, [pc, #584]	@ (8009878 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8009630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009634:	637b      	str	r3, [r7, #52]	@ 0x34
 8009636:	e2d3      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8009638:	2300      	movs	r3, #0
 800963a:	637b      	str	r3, [r7, #52]	@ 0x34
 800963c:	e2d0      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800963e:	4b8d      	ldr	r3, [pc, #564]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009640:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009644:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009648:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800964c:	d112      	bne.n	8009674 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 800964e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009650:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009654:	d10e      	bne.n	8009674 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009656:	4b87      	ldr	r3, [pc, #540]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009658:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800965c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009664:	d102      	bne.n	800966c <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8009666:	23fa      	movs	r3, #250	@ 0xfa
 8009668:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800966a:	e2b9      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800966c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009670:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009672:	e2b5      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8009674:	4b7f      	ldr	r3, [pc, #508]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800967c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009680:	d106      	bne.n	8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8009682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009684:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009688:	d102      	bne.n	8009690 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 800968a:	4b7c      	ldr	r3, [pc, #496]	@ (800987c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800968c:	637b      	str	r3, [r7, #52]	@ 0x34
 800968e:	e2a7      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8009690:	4b78      	ldr	r3, [pc, #480]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009692:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009696:	f003 0302 	and.w	r3, r3, #2
 800969a:	2b02      	cmp	r3, #2
 800969c:	d107      	bne.n	80096ae <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 800969e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80096a4:	d103      	bne.n	80096ae <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 80096a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ac:	e298      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80096ae:	2300      	movs	r3, #0
 80096b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80096b2:	e295      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80096b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80096b8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80096bc:	430b      	orrs	r3, r1
 80096be:	d147      	bne.n	8009750 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80096c0:	4b6c      	ldr	r3, [pc, #432]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80096c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80096c6:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80096ca:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80096cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d103      	bne.n	80096da <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80096d2:	f7fd fe21 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 80096d6:	6378      	str	r0, [r7, #52]	@ 0x34
 80096d8:	e282      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80096da:	4b66      	ldr	r3, [pc, #408]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80096dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096e8:	d112      	bne.n	8009710 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 80096ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80096f0:	d10e      	bne.n	8009710 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80096f2:	4b60      	ldr	r3, [pc, #384]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80096f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80096f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80096fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009700:	d102      	bne.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 8009702:	23fa      	movs	r3, #250	@ 0xfa
 8009704:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009706:	e26b      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8009708:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800970c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800970e:	e267      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8009710:	4b58      	ldr	r3, [pc, #352]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009718:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800971c:	d106      	bne.n	800972c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800971e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009720:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009724:	d102      	bne.n	800972c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8009726:	4b55      	ldr	r3, [pc, #340]	@ (800987c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8009728:	637b      	str	r3, [r7, #52]	@ 0x34
 800972a:	e259      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800972c:	4b51      	ldr	r3, [pc, #324]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800972e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009732:	f003 0302 	and.w	r3, r3, #2
 8009736:	2b02      	cmp	r3, #2
 8009738:	d107      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 800973a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009740:	d103      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 8009742:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009746:	637b      	str	r3, [r7, #52]	@ 0x34
 8009748:	e24a      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800974a:	2300      	movs	r3, #0
 800974c:	637b      	str	r3, [r7, #52]	@ 0x34
 800974e:	e247      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8009750:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009754:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8009758:	430b      	orrs	r3, r1
 800975a:	d12d      	bne.n	80097b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 800975c:	4b45      	ldr	r3, [pc, #276]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800975e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009762:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8009766:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8009768:	4b42      	ldr	r3, [pc, #264]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009770:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009774:	d105      	bne.n	8009782 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8009776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009778:	2b00      	cmp	r3, #0
 800977a:	d102      	bne.n	8009782 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 800977c:	4b3f      	ldr	r3, [pc, #252]	@ (800987c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800977e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009780:	e22e      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 8009782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009784:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009788:	d107      	bne.n	800979a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800978a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800978e:	4618      	mov	r0, r3
 8009790:	f7fe fc44 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8009794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009796:	637b      	str	r3, [r7, #52]	@ 0x34
 8009798:	e222      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097a0:	d107      	bne.n	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097a2:	f107 0318 	add.w	r3, r7, #24
 80097a6:	4618      	mov	r0, r3
 80097a8:	f7fe fd92 	bl	80082d0 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80097ac:	69bb      	ldr	r3, [r7, #24]
 80097ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80097b0:	e216      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80097b2:	2300      	movs	r3, #0
 80097b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80097b6:	e213      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80097b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80097bc:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80097c0:	430b      	orrs	r3, r1
 80097c2:	d15d      	bne.n	8009880 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80097c4:	4b2b      	ldr	r3, [pc, #172]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80097c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80097ca:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80097ce:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80097d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80097d6:	d028      	beq.n	800982a <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 80097d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80097de:	d845      	bhi.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80097e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80097e6:	d013      	beq.n	8009810 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 80097e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80097ee:	d83d      	bhi.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80097f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d004      	beq.n	8009800 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 80097f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80097fc:	d004      	beq.n	8009808 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 80097fe:	e035      	b.n	800986c <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8009800:	f7fd fd9e 	bl	8007340 <HAL_RCC_GetPCLK2Freq>
 8009804:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009806:	e1eb      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8009808:	f7fd fc6a 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 800980c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800980e:	e1e7      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009810:	4b18      	ldr	r3, [pc, #96]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009818:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800981c:	d102      	bne.n	8009824 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800981e:	4b17      	ldr	r3, [pc, #92]	@ (800987c <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8009820:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009822:	e1dd      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8009824:	2300      	movs	r3, #0
 8009826:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009828:	e1da      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800982a:	4b12      	ldr	r3, [pc, #72]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f003 0320 	and.w	r3, r3, #32
 8009832:	2b20      	cmp	r3, #32
 8009834:	d117      	bne.n	8009866 <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009836:	4b0f      	ldr	r3, [pc, #60]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009838:	689b      	ldr	r3, [r3, #8]
 800983a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800983e:	2b00      	cmp	r3, #0
 8009840:	d005      	beq.n	800984e <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 8009842:	4b0c      	ldr	r3, [pc, #48]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	0e1b      	lsrs	r3, r3, #24
 8009848:	f003 030f 	and.w	r3, r3, #15
 800984c:	e006      	b.n	800985c <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 800984e:	4b09      	ldr	r3, [pc, #36]	@ (8009874 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8009850:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009854:	041b      	lsls	r3, r3, #16
 8009856:	0e1b      	lsrs	r3, r3, #24
 8009858:	f003 030f 	and.w	r3, r3, #15
 800985c:	4a06      	ldr	r2, [pc, #24]	@ (8009878 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800985e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009862:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009864:	e1bc      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8009866:	2300      	movs	r3, #0
 8009868:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800986a:	e1b9      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800986c:	2300      	movs	r3, #0
 800986e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009870:	e1b6      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8009872:	bf00      	nop
 8009874:	46020c00 	.word	0x46020c00
 8009878:	08011af0 	.word	0x08011af0
 800987c:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 8009880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009884:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8009888:	430b      	orrs	r3, r1
 800988a:	d156      	bne.n	800993a <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800988c:	4ba5      	ldr	r3, [pc, #660]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800988e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009892:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009896:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8009898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800989a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800989e:	d028      	beq.n	80098f2 <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 80098a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80098a6:	d845      	bhi.n	8009934 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80098a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098ae:	d013      	beq.n	80098d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 80098b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098b6:	d83d      	bhi.n	8009934 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80098b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d004      	beq.n	80098c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 80098be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80098c4:	d004      	beq.n	80098d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 80098c6:	e035      	b.n	8009934 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80098c8:	f7fd fd26 	bl	8007318 <HAL_RCC_GetPCLK1Freq>
 80098cc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80098ce:	e187      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80098d0:	f7fd fc06 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 80098d4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80098d6:	e183      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80098d8:	4b92      	ldr	r3, [pc, #584]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80098e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80098e4:	d102      	bne.n	80098ec <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 80098e6:	4b90      	ldr	r3, [pc, #576]	@ (8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80098e8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80098ea:	e179      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80098ec:	2300      	movs	r3, #0
 80098ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098f0:	e176      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80098f2:	4b8c      	ldr	r3, [pc, #560]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f003 0320 	and.w	r3, r3, #32
 80098fa:	2b20      	cmp	r3, #32
 80098fc:	d117      	bne.n	800992e <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80098fe:	4b89      	ldr	r3, [pc, #548]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009900:	689b      	ldr	r3, [r3, #8]
 8009902:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009906:	2b00      	cmp	r3, #0
 8009908:	d005      	beq.n	8009916 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 800990a:	4b86      	ldr	r3, [pc, #536]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	0e1b      	lsrs	r3, r3, #24
 8009910:	f003 030f 	and.w	r3, r3, #15
 8009914:	e006      	b.n	8009924 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8009916:	4b83      	ldr	r3, [pc, #524]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009918:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800991c:	041b      	lsls	r3, r3, #16
 800991e:	0e1b      	lsrs	r3, r3, #24
 8009920:	f003 030f 	and.w	r3, r3, #15
 8009924:	4a81      	ldr	r2, [pc, #516]	@ (8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8009926:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800992a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800992c:	e158      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800992e:	2300      	movs	r3, #0
 8009930:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009932:	e155      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8009934:	2300      	movs	r3, #0
 8009936:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009938:	e152      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800993a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800993e:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8009942:	430b      	orrs	r3, r1
 8009944:	d177      	bne.n	8009a36 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009946:	4b77      	ldr	r3, [pc, #476]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009948:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800994c:	f003 0318 	and.w	r3, r3, #24
 8009950:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8009952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009954:	2b18      	cmp	r3, #24
 8009956:	d86b      	bhi.n	8009a30 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8009958:	a201      	add	r2, pc, #4	@ (adr r2, 8009960 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 800995a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800995e:	bf00      	nop
 8009960:	080099c5 	.word	0x080099c5
 8009964:	08009a31 	.word	0x08009a31
 8009968:	08009a31 	.word	0x08009a31
 800996c:	08009a31 	.word	0x08009a31
 8009970:	08009a31 	.word	0x08009a31
 8009974:	08009a31 	.word	0x08009a31
 8009978:	08009a31 	.word	0x08009a31
 800997c:	08009a31 	.word	0x08009a31
 8009980:	080099cd 	.word	0x080099cd
 8009984:	08009a31 	.word	0x08009a31
 8009988:	08009a31 	.word	0x08009a31
 800998c:	08009a31 	.word	0x08009a31
 8009990:	08009a31 	.word	0x08009a31
 8009994:	08009a31 	.word	0x08009a31
 8009998:	08009a31 	.word	0x08009a31
 800999c:	08009a31 	.word	0x08009a31
 80099a0:	080099d5 	.word	0x080099d5
 80099a4:	08009a31 	.word	0x08009a31
 80099a8:	08009a31 	.word	0x08009a31
 80099ac:	08009a31 	.word	0x08009a31
 80099b0:	08009a31 	.word	0x08009a31
 80099b4:	08009a31 	.word	0x08009a31
 80099b8:	08009a31 	.word	0x08009a31
 80099bc:	08009a31 	.word	0x08009a31
 80099c0:	080099ef 	.word	0x080099ef
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80099c4:	f7fd fcd0 	bl	8007368 <HAL_RCC_GetPCLK3Freq>
 80099c8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80099ca:	e109      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80099cc:	f7fd fb88 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 80099d0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80099d2:	e105      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80099d4:	4b53      	ldr	r3, [pc, #332]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80099dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099e0:	d102      	bne.n	80099e8 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 80099e2:	4b51      	ldr	r3, [pc, #324]	@ (8009b28 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 80099e4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80099e6:	e0fb      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80099e8:	2300      	movs	r3, #0
 80099ea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80099ec:	e0f8      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80099ee:	4b4d      	ldr	r3, [pc, #308]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f003 0320 	and.w	r3, r3, #32
 80099f6:	2b20      	cmp	r3, #32
 80099f8:	d117      	bne.n	8009a2a <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80099fa:	4b4a      	ldr	r3, [pc, #296]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80099fc:	689b      	ldr	r3, [r3, #8]
 80099fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d005      	beq.n	8009a12 <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 8009a06:	4b47      	ldr	r3, [pc, #284]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	0e1b      	lsrs	r3, r3, #24
 8009a0c:	f003 030f 	and.w	r3, r3, #15
 8009a10:	e006      	b.n	8009a20 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8009a12:	4b44      	ldr	r3, [pc, #272]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009a14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009a18:	041b      	lsls	r3, r3, #16
 8009a1a:	0e1b      	lsrs	r3, r3, #24
 8009a1c:	f003 030f 	and.w	r3, r3, #15
 8009a20:	4a42      	ldr	r2, [pc, #264]	@ (8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8009a22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a26:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009a28:	e0da      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a2e:	e0d7      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8009a30:	2300      	movs	r3, #0
 8009a32:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a34:	e0d4      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8009a36:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009a3a:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8009a3e:	430b      	orrs	r3, r1
 8009a40:	d155      	bne.n	8009aee <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8009a42:	4b38      	ldr	r3, [pc, #224]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009a44:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009a48:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009a4c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8009a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a50:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009a54:	d013      	beq.n	8009a7e <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8009a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009a5c:	d844      	bhi.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8009a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a64:	d013      	beq.n	8009a8e <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8009a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a68:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009a6c:	d83c      	bhi.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8009a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d014      	beq.n	8009a9e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8009a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009a7a:	d014      	beq.n	8009aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8009a7c:	e034      	b.n	8009ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009a7e:	f107 0318 	add.w	r3, r7, #24
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fe fc24 	bl	80082d0 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8009a88:	69fb      	ldr	r3, [r7, #28]
 8009a8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a8c:	e0a8      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7fe fac2 	bl	800801c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8009a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009a9c:	e0a0      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8009a9e:	f7fd fb1f 	bl	80070e0 <HAL_RCC_GetSysClockFreq>
 8009aa2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8009aa4:	e09c      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8009aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f003 0320 	and.w	r3, r3, #32
 8009aae:	2b20      	cmp	r3, #32
 8009ab0:	d117      	bne.n	8009ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8009ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009ab4:	689b      	ldr	r3, [r3, #8]
 8009ab6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d005      	beq.n	8009aca <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 8009abe:	4b19      	ldr	r3, [pc, #100]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009ac0:	689b      	ldr	r3, [r3, #8]
 8009ac2:	0e1b      	lsrs	r3, r3, #24
 8009ac4:	f003 030f 	and.w	r3, r3, #15
 8009ac8:	e006      	b.n	8009ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8009aca:	4b16      	ldr	r3, [pc, #88]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009acc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009ad0:	041b      	lsls	r3, r3, #16
 8009ad2:	0e1b      	lsrs	r3, r3, #24
 8009ad4:	f003 030f 	and.w	r3, r3, #15
 8009ad8:	4a14      	ldr	r2, [pc, #80]	@ (8009b2c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8009ada:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ade:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8009ae0:	e07e      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009ae6:	e07b      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009aec:	e078      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8009aee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009af2:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8009af6:	430b      	orrs	r3, r1
 8009af8:	d138      	bne.n	8009b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8009afa:	4b0a      	ldr	r3, [pc, #40]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009afc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009b00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b04:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8009b06:	4b07      	ldr	r3, [pc, #28]	@ (8009b24 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8009b08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b0c:	f003 0302 	and.w	r3, r3, #2
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d10d      	bne.n	8009b30 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8009b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d10a      	bne.n	8009b30 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 8009b1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b20:	e05e      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8009b22:	bf00      	nop
 8009b24:	46020c00 	.word	0x46020c00
 8009b28:	00f42400 	.word	0x00f42400
 8009b2c:	08011af0 	.word	0x08011af0
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8009b30:	4b2e      	ldr	r3, [pc, #184]	@ (8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8009b32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b3e:	d112      	bne.n	8009b66 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 8009b40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009b46:	d10e      	bne.n	8009b66 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009b48:	4b28      	ldr	r3, [pc, #160]	@ (8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8009b4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009b52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b56:	d102      	bne.n	8009b5e <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 8009b58:	23fa      	movs	r3, #250	@ 0xfa
 8009b5a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009b5c:	e040      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8009b5e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009b62:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8009b64:	e03c      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8009b66:	2300      	movs	r3, #0
 8009b68:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b6a:	e039      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8009b6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b70:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8009b74:	430b      	orrs	r3, r1
 8009b76:	d131      	bne.n	8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8009b78:	4b1c      	ldr	r3, [pc, #112]	@ (8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8009b7a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009b7e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009b82:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009b84:	4b19      	ldr	r3, [pc, #100]	@ (8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009b8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009b90:	d105      	bne.n	8009b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 8009b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d102      	bne.n	8009b9e <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 8009b98:	4b15      	ldr	r3, [pc, #84]	@ (8009bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8009b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b9c:	e020      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8009b9e:	4b13      	ldr	r3, [pc, #76]	@ (8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009ba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009baa:	d106      	bne.n	8009bba <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 8009bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bb2:	d102      	bne.n	8009bba <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 8009bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8009bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 8009bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb8:	e012      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8009bba:	4b0c      	ldr	r3, [pc, #48]	@ (8009bec <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009bc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bc6:	d106      	bne.n	8009bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 8009bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009bce:	d102      	bne.n	8009bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 8009bd0:	4b09      	ldr	r3, [pc, #36]	@ (8009bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 8009bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bd4:	e004      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8009bd6:	2300      	movs	r3, #0
 8009bd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bda:	e001      	b.n	8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8009be0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009be2:	4618      	mov	r0, r3
 8009be4:	3738      	adds	r7, #56	@ 0x38
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}
 8009bea:	bf00      	nop
 8009bec:	46020c00 	.word	0x46020c00
 8009bf0:	02dc6c00 	.word	0x02dc6c00
 8009bf4:	016e3600 	.word	0x016e3600
 8009bf8:	00f42400 	.word	0x00f42400

08009bfc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	b084      	sub	sp, #16
 8009c00:	af00      	add	r7, sp, #0
 8009c02:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8009c04:	4b47      	ldr	r3, [pc, #284]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4a46      	ldr	r2, [pc, #280]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c0e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009c10:	f7f9 fe6e 	bl	80038f0 <HAL_GetTick>
 8009c14:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c16:	e008      	b.n	8009c2a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009c18:	f7f9 fe6a 	bl	80038f0 <HAL_GetTick>
 8009c1c:	4602      	mov	r2, r0
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	1ad3      	subs	r3, r2, r3
 8009c22:	2b02      	cmp	r3, #2
 8009c24:	d901      	bls.n	8009c2a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009c26:	2303      	movs	r3, #3
 8009c28:	e077      	b.n	8009d1a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c2a:	4b3e      	ldr	r3, [pc, #248]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1f0      	bne.n	8009c18 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009c36:	4b3b      	ldr	r3, [pc, #236]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c3a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009c3e:	f023 0303 	bic.w	r3, r3, #3
 8009c42:	687a      	ldr	r2, [r7, #4]
 8009c44:	6811      	ldr	r1, [r2, #0]
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	6852      	ldr	r2, [r2, #4]
 8009c4a:	3a01      	subs	r2, #1
 8009c4c:	0212      	lsls	r2, r2, #8
 8009c4e:	430a      	orrs	r2, r1
 8009c50:	4934      	ldr	r1, [pc, #208]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c52:	4313      	orrs	r3, r2
 8009c54:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009c56:	4b33      	ldr	r3, [pc, #204]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c5a:	4b33      	ldr	r3, [pc, #204]	@ (8009d28 <RCCEx_PLL2_Config+0x12c>)
 8009c5c:	4013      	ands	r3, r2
 8009c5e:	687a      	ldr	r2, [r7, #4]
 8009c60:	6892      	ldr	r2, [r2, #8]
 8009c62:	3a01      	subs	r2, #1
 8009c64:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	68d2      	ldr	r2, [r2, #12]
 8009c6c:	3a01      	subs	r2, #1
 8009c6e:	0252      	lsls	r2, r2, #9
 8009c70:	b292      	uxth	r2, r2
 8009c72:	4311      	orrs	r1, r2
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	6912      	ldr	r2, [r2, #16]
 8009c78:	3a01      	subs	r2, #1
 8009c7a:	0412      	lsls	r2, r2, #16
 8009c7c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009c80:	4311      	orrs	r1, r2
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	6952      	ldr	r2, [r2, #20]
 8009c86:	3a01      	subs	r2, #1
 8009c88:	0612      	lsls	r2, r2, #24
 8009c8a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009c8e:	430a      	orrs	r2, r1
 8009c90:	4924      	ldr	r1, [pc, #144]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c92:	4313      	orrs	r3, r2
 8009c94:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009c96:	4b23      	ldr	r3, [pc, #140]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c9a:	f023 020c 	bic.w	r2, r3, #12
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	699b      	ldr	r3, [r3, #24]
 8009ca2:	4920      	ldr	r1, [pc, #128]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6a1b      	ldr	r3, [r3, #32]
 8009cb0:	491c      	ldr	r1, [pc, #112]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8009cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cba:	4a1a      	ldr	r2, [pc, #104]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009cbc:	f023 0310 	bic.w	r3, r3, #16
 8009cc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009cc2:	4b18      	ldr	r3, [pc, #96]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cca:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	69d2      	ldr	r2, [r2, #28]
 8009cd2:	00d2      	lsls	r2, r2, #3
 8009cd4:	4913      	ldr	r1, [pc, #76]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009cd6:	4313      	orrs	r3, r2
 8009cd8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8009cda:	4b12      	ldr	r3, [pc, #72]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cde:	4a11      	ldr	r2, [pc, #68]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009ce0:	f043 0310 	orr.w	r3, r3, #16
 8009ce4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8009ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a0e      	ldr	r2, [pc, #56]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009cec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009cf0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009cf2:	f7f9 fdfd 	bl	80038f0 <HAL_GetTick>
 8009cf6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009cf8:	e008      	b.n	8009d0c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009cfa:	f7f9 fdf9 	bl	80038f0 <HAL_GetTick>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	1ad3      	subs	r3, r2, r3
 8009d04:	2b02      	cmp	r3, #2
 8009d06:	d901      	bls.n	8009d0c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009d08:	2303      	movs	r3, #3
 8009d0a:	e006      	b.n	8009d1a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009d0c:	4b05      	ldr	r3, [pc, #20]	@ (8009d24 <RCCEx_PLL2_Config+0x128>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d0f0      	beq.n	8009cfa <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8009d18:	2300      	movs	r3, #0

}
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	3710      	adds	r7, #16
 8009d1e:	46bd      	mov	sp, r7
 8009d20:	bd80      	pop	{r7, pc}
 8009d22:	bf00      	nop
 8009d24:	46020c00 	.word	0x46020c00
 8009d28:	80800000 	.word	0x80800000

08009d2c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8009d34:	4b47      	ldr	r3, [pc, #284]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4a46      	ldr	r2, [pc, #280]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009d3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d3e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009d40:	f7f9 fdd6 	bl	80038f0 <HAL_GetTick>
 8009d44:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d46:	e008      	b.n	8009d5a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009d48:	f7f9 fdd2 	bl	80038f0 <HAL_GetTick>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	1ad3      	subs	r3, r2, r3
 8009d52:	2b02      	cmp	r3, #2
 8009d54:	d901      	bls.n	8009d5a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e077      	b.n	8009e4a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d5a:	4b3e      	ldr	r3, [pc, #248]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1f0      	bne.n	8009d48 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009d66:	4b3b      	ldr	r3, [pc, #236]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d6a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009d6e:	f023 0303 	bic.w	r3, r3, #3
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	6811      	ldr	r1, [r2, #0]
 8009d76:	687a      	ldr	r2, [r7, #4]
 8009d78:	6852      	ldr	r2, [r2, #4]
 8009d7a:	3a01      	subs	r2, #1
 8009d7c:	0212      	lsls	r2, r2, #8
 8009d7e:	430a      	orrs	r2, r1
 8009d80:	4934      	ldr	r1, [pc, #208]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009d82:	4313      	orrs	r3, r2
 8009d84:	630b      	str	r3, [r1, #48]	@ 0x30
 8009d86:	4b33      	ldr	r3, [pc, #204]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009d88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d8a:	4b33      	ldr	r3, [pc, #204]	@ (8009e58 <RCCEx_PLL3_Config+0x12c>)
 8009d8c:	4013      	ands	r3, r2
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	6892      	ldr	r2, [r2, #8]
 8009d92:	3a01      	subs	r2, #1
 8009d94:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	68d2      	ldr	r2, [r2, #12]
 8009d9c:	3a01      	subs	r2, #1
 8009d9e:	0252      	lsls	r2, r2, #9
 8009da0:	b292      	uxth	r2, r2
 8009da2:	4311      	orrs	r1, r2
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	6912      	ldr	r2, [r2, #16]
 8009da8:	3a01      	subs	r2, #1
 8009daa:	0412      	lsls	r2, r2, #16
 8009dac:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8009db0:	4311      	orrs	r1, r2
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	6952      	ldr	r2, [r2, #20]
 8009db6:	3a01      	subs	r2, #1
 8009db8:	0612      	lsls	r2, r2, #24
 8009dba:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8009dbe:	430a      	orrs	r2, r1
 8009dc0:	4924      	ldr	r1, [pc, #144]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8009dc6:	4b23      	ldr	r3, [pc, #140]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dca:	f023 020c 	bic.w	r2, r3, #12
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	699b      	ldr	r3, [r3, #24]
 8009dd2:	4920      	ldr	r1, [pc, #128]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009dd8:	4b1e      	ldr	r3, [pc, #120]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009dda:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a1b      	ldr	r3, [r3, #32]
 8009de0:	491c      	ldr	r1, [pc, #112]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009de2:	4313      	orrs	r3, r2
 8009de4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8009de6:	4b1b      	ldr	r3, [pc, #108]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dea:	4a1a      	ldr	r2, [pc, #104]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009dec:	f023 0310 	bic.w	r3, r3, #16
 8009df0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009df2:	4b18      	ldr	r3, [pc, #96]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009df4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009df6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009dfa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009dfe:	687a      	ldr	r2, [r7, #4]
 8009e00:	69d2      	ldr	r2, [r2, #28]
 8009e02:	00d2      	lsls	r2, r2, #3
 8009e04:	4913      	ldr	r1, [pc, #76]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009e06:	4313      	orrs	r3, r2
 8009e08:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8009e0a:	4b12      	ldr	r3, [pc, #72]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e0e:	4a11      	ldr	r2, [pc, #68]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009e10:	f043 0310 	orr.w	r3, r3, #16
 8009e14:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8009e16:	4b0f      	ldr	r3, [pc, #60]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a0e      	ldr	r2, [pc, #56]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e20:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009e22:	f7f9 fd65 	bl	80038f0 <HAL_GetTick>
 8009e26:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e28:	e008      	b.n	8009e3c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009e2a:	f7f9 fd61 	bl	80038f0 <HAL_GetTick>
 8009e2e:	4602      	mov	r2, r0
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	1ad3      	subs	r3, r2, r3
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	d901      	bls.n	8009e3c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8009e38:	2303      	movs	r3, #3
 8009e3a:	e006      	b.n	8009e4a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e3c:	4b05      	ldr	r3, [pc, #20]	@ (8009e54 <RCCEx_PLL3_Config+0x128>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d0f0      	beq.n	8009e2a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8009e48:	2300      	movs	r3, #0
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	3710      	adds	r7, #16
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	bd80      	pop	{r7, pc}
 8009e52:	bf00      	nop
 8009e54:	46020c00 	.word	0x46020c00
 8009e58:	80800000 	.word	0x80800000

08009e5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b082      	sub	sp, #8
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d101      	bne.n	8009e6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009e6a:	2301      	movs	r3, #1
 8009e6c:	e049      	b.n	8009f02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d106      	bne.n	8009e88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	f7f9 f8a4 	bl	8002fd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2202      	movs	r2, #2
 8009e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681a      	ldr	r2, [r3, #0]
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	3304      	adds	r3, #4
 8009e98:	4619      	mov	r1, r3
 8009e9a:	4610      	mov	r0, r2
 8009e9c:	f000 f938 	bl	800a110 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2201      	movs	r2, #1
 8009eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2201      	movs	r2, #1
 8009ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2201      	movs	r2, #1
 8009ecc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2201      	movs	r2, #1
 8009edc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2201      	movs	r2, #1
 8009eec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2201      	movs	r2, #1
 8009efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f00:	2300      	movs	r3, #0
}
 8009f02:	4618      	mov	r0, r3
 8009f04:	3708      	adds	r7, #8
 8009f06:	46bd      	mov	sp, r7
 8009f08:	bd80      	pop	{r7, pc}
	...

08009f0c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b085      	sub	sp, #20
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f1a:	b2db      	uxtb	r3, r3
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	d001      	beq.n	8009f24 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009f20:	2301      	movs	r3, #1
 8009f22:	e06a      	b.n	8009ffa <HAL_TIM_Base_Start+0xee>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	2202      	movs	r2, #2
 8009f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4a35      	ldr	r2, [pc, #212]	@ (800a008 <HAL_TIM_Base_Start+0xfc>)
 8009f32:	4293      	cmp	r3, r2
 8009f34:	d040      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	4a34      	ldr	r2, [pc, #208]	@ (800a00c <HAL_TIM_Base_Start+0x100>)
 8009f3c:	4293      	cmp	r3, r2
 8009f3e:	d03b      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f48:	d036      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009f52:	d031      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a2d      	ldr	r2, [pc, #180]	@ (800a010 <HAL_TIM_Base_Start+0x104>)
 8009f5a:	4293      	cmp	r3, r2
 8009f5c:	d02c      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4a2c      	ldr	r2, [pc, #176]	@ (800a014 <HAL_TIM_Base_Start+0x108>)
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d027      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	4a2a      	ldr	r2, [pc, #168]	@ (800a018 <HAL_TIM_Base_Start+0x10c>)
 8009f6e:	4293      	cmp	r3, r2
 8009f70:	d022      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	4a29      	ldr	r2, [pc, #164]	@ (800a01c <HAL_TIM_Base_Start+0x110>)
 8009f78:	4293      	cmp	r3, r2
 8009f7a:	d01d      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	4a27      	ldr	r2, [pc, #156]	@ (800a020 <HAL_TIM_Base_Start+0x114>)
 8009f82:	4293      	cmp	r3, r2
 8009f84:	d018      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a26      	ldr	r2, [pc, #152]	@ (800a024 <HAL_TIM_Base_Start+0x118>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d013      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a24      	ldr	r2, [pc, #144]	@ (800a028 <HAL_TIM_Base_Start+0x11c>)
 8009f96:	4293      	cmp	r3, r2
 8009f98:	d00e      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a23      	ldr	r2, [pc, #140]	@ (800a02c <HAL_TIM_Base_Start+0x120>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d009      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a21      	ldr	r2, [pc, #132]	@ (800a030 <HAL_TIM_Base_Start+0x124>)
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d004      	beq.n	8009fb8 <HAL_TIM_Base_Start+0xac>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	4a20      	ldr	r2, [pc, #128]	@ (800a034 <HAL_TIM_Base_Start+0x128>)
 8009fb4:	4293      	cmp	r3, r2
 8009fb6:	d115      	bne.n	8009fe4 <HAL_TIM_Base_Start+0xd8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	689a      	ldr	r2, [r3, #8]
 8009fbe:	4b1e      	ldr	r3, [pc, #120]	@ (800a038 <HAL_TIM_Base_Start+0x12c>)
 8009fc0:	4013      	ands	r3, r2
 8009fc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2b06      	cmp	r3, #6
 8009fc8:	d015      	beq.n	8009ff6 <HAL_TIM_Base_Start+0xea>
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fd0:	d011      	beq.n	8009ff6 <HAL_TIM_Base_Start+0xea>
    {
      __HAL_TIM_ENABLE(htim);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	681a      	ldr	r2, [r3, #0]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f042 0201 	orr.w	r2, r2, #1
 8009fe0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fe2:	e008      	b.n	8009ff6 <HAL_TIM_Base_Start+0xea>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f042 0201 	orr.w	r2, r2, #1
 8009ff2:	601a      	str	r2, [r3, #0]
 8009ff4:	e000      	b.n	8009ff8 <HAL_TIM_Base_Start+0xec>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ff6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ff8:	2300      	movs	r3, #0
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3714      	adds	r7, #20
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr
 800a006:	bf00      	nop
 800a008:	40012c00 	.word	0x40012c00
 800a00c:	50012c00 	.word	0x50012c00
 800a010:	40000400 	.word	0x40000400
 800a014:	50000400 	.word	0x50000400
 800a018:	40000800 	.word	0x40000800
 800a01c:	50000800 	.word	0x50000800
 800a020:	40000c00 	.word	0x40000c00
 800a024:	50000c00 	.word	0x50000c00
 800a028:	40013400 	.word	0x40013400
 800a02c:	50013400 	.word	0x50013400
 800a030:	40014000 	.word	0x40014000
 800a034:	50014000 	.word	0x50014000
 800a038:	00010007 	.word	0x00010007

0800a03c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800a03c:	b480      	push	{r7}
 800a03e:	b083      	sub	sp, #12
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	6a1b      	ldr	r3, [r3, #32]
 800a04a:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800a04e:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800a052:	2b00      	cmp	r3, #0
 800a054:	d10f      	bne.n	800a076 <HAL_TIM_Base_Stop+0x3a>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	6a1a      	ldr	r2, [r3, #32]
 800a05c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a060:	4013      	ands	r3, r2
 800a062:	2b00      	cmp	r3, #0
 800a064:	d107      	bne.n	800a076 <HAL_TIM_Base_Stop+0x3a>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	681a      	ldr	r2, [r3, #0]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0201 	bic.w	r2, r2, #1
 800a074:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	2201      	movs	r2, #1
 800a07a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800a07e:	2300      	movs	r3, #0
}
 800a080:	4618      	mov	r0, r3
 800a082:	370c      	adds	r7, #12
 800a084:	46bd      	mov	sp, r7
 800a086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a08a:	4770      	bx	lr

0800a08c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a08c:	b580      	push	{r7, lr}
 800a08e:	b082      	sub	sp, #8
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
 800a094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	d101      	bne.n	800a0a4 <HAL_TIM_SlaveConfigSynchro+0x18>
 800a0a0:	2302      	movs	r3, #2
 800a0a2:	e031      	b.n	800a108 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2202      	movs	r2, #2
 800a0b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800a0b4:	6839      	ldr	r1, [r7, #0]
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 f92a 	bl	800a310 <TIM_SlaveTimer_SetConfig>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d009      	beq.n	800a0d6 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e018      	b.n	800a108 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68da      	ldr	r2, [r3, #12]
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a0e4:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68da      	ldr	r2, [r3, #12]
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a0f4:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a106:	2300      	movs	r3, #0
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3708      	adds	r7, #8
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}

0800a110 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a110:	b480      	push	{r7}
 800a112:	b085      	sub	sp, #20
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
 800a118:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	4a6b      	ldr	r2, [pc, #428]	@ (800a2d0 <TIM_Base_SetConfig+0x1c0>)
 800a124:	4293      	cmp	r3, r2
 800a126:	d02b      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	4a6a      	ldr	r2, [pc, #424]	@ (800a2d4 <TIM_Base_SetConfig+0x1c4>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d027      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a136:	d023      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a13e:	d01f      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	4a65      	ldr	r2, [pc, #404]	@ (800a2d8 <TIM_Base_SetConfig+0x1c8>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d01b      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	4a64      	ldr	r2, [pc, #400]	@ (800a2dc <TIM_Base_SetConfig+0x1cc>)
 800a14c:	4293      	cmp	r3, r2
 800a14e:	d017      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	4a63      	ldr	r2, [pc, #396]	@ (800a2e0 <TIM_Base_SetConfig+0x1d0>)
 800a154:	4293      	cmp	r3, r2
 800a156:	d013      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a62      	ldr	r2, [pc, #392]	@ (800a2e4 <TIM_Base_SetConfig+0x1d4>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d00f      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a61      	ldr	r2, [pc, #388]	@ (800a2e8 <TIM_Base_SetConfig+0x1d8>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d00b      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	4a60      	ldr	r2, [pc, #384]	@ (800a2ec <TIM_Base_SetConfig+0x1dc>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d007      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	4a5f      	ldr	r2, [pc, #380]	@ (800a2f0 <TIM_Base_SetConfig+0x1e0>)
 800a174:	4293      	cmp	r3, r2
 800a176:	d003      	beq.n	800a180 <TIM_Base_SetConfig+0x70>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	4a5e      	ldr	r2, [pc, #376]	@ (800a2f4 <TIM_Base_SetConfig+0x1e4>)
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d108      	bne.n	800a192 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a186:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	68fa      	ldr	r2, [r7, #12]
 800a18e:	4313      	orrs	r3, r2
 800a190:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a4e      	ldr	r2, [pc, #312]	@ (800a2d0 <TIM_Base_SetConfig+0x1c0>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d043      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a4d      	ldr	r2, [pc, #308]	@ (800a2d4 <TIM_Base_SetConfig+0x1c4>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d03f      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1a8:	d03b      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a1b0:	d037      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	4a48      	ldr	r2, [pc, #288]	@ (800a2d8 <TIM_Base_SetConfig+0x1c8>)
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d033      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	4a47      	ldr	r2, [pc, #284]	@ (800a2dc <TIM_Base_SetConfig+0x1cc>)
 800a1be:	4293      	cmp	r3, r2
 800a1c0:	d02f      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	4a46      	ldr	r2, [pc, #280]	@ (800a2e0 <TIM_Base_SetConfig+0x1d0>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d02b      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a45      	ldr	r2, [pc, #276]	@ (800a2e4 <TIM_Base_SetConfig+0x1d4>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d027      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a44      	ldr	r2, [pc, #272]	@ (800a2e8 <TIM_Base_SetConfig+0x1d8>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d023      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	4a43      	ldr	r2, [pc, #268]	@ (800a2ec <TIM_Base_SetConfig+0x1dc>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d01f      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	4a42      	ldr	r2, [pc, #264]	@ (800a2f0 <TIM_Base_SetConfig+0x1e0>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d01b      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	4a41      	ldr	r2, [pc, #260]	@ (800a2f4 <TIM_Base_SetConfig+0x1e4>)
 800a1ee:	4293      	cmp	r3, r2
 800a1f0:	d017      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	4a40      	ldr	r2, [pc, #256]	@ (800a2f8 <TIM_Base_SetConfig+0x1e8>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d013      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	4a3f      	ldr	r2, [pc, #252]	@ (800a2fc <TIM_Base_SetConfig+0x1ec>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d00f      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a3e      	ldr	r2, [pc, #248]	@ (800a300 <TIM_Base_SetConfig+0x1f0>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d00b      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4a3d      	ldr	r2, [pc, #244]	@ (800a304 <TIM_Base_SetConfig+0x1f4>)
 800a20e:	4293      	cmp	r3, r2
 800a210:	d007      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	4a3c      	ldr	r2, [pc, #240]	@ (800a308 <TIM_Base_SetConfig+0x1f8>)
 800a216:	4293      	cmp	r3, r2
 800a218:	d003      	beq.n	800a222 <TIM_Base_SetConfig+0x112>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	4a3b      	ldr	r2, [pc, #236]	@ (800a30c <TIM_Base_SetConfig+0x1fc>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d108      	bne.n	800a234 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	68db      	ldr	r3, [r3, #12]
 800a22e:	68fa      	ldr	r2, [r7, #12]
 800a230:	4313      	orrs	r3, r2
 800a232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	695b      	ldr	r3, [r3, #20]
 800a23e:	4313      	orrs	r3, r2
 800a240:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	689a      	ldr	r2, [r3, #8]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	681a      	ldr	r2, [r3, #0]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	4a1e      	ldr	r2, [pc, #120]	@ (800a2d0 <TIM_Base_SetConfig+0x1c0>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d023      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	4a1d      	ldr	r2, [pc, #116]	@ (800a2d4 <TIM_Base_SetConfig+0x1c4>)
 800a25e:	4293      	cmp	r3, r2
 800a260:	d01f      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	4a22      	ldr	r2, [pc, #136]	@ (800a2f0 <TIM_Base_SetConfig+0x1e0>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d01b      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	4a21      	ldr	r2, [pc, #132]	@ (800a2f4 <TIM_Base_SetConfig+0x1e4>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d017      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	4a20      	ldr	r2, [pc, #128]	@ (800a2f8 <TIM_Base_SetConfig+0x1e8>)
 800a276:	4293      	cmp	r3, r2
 800a278:	d013      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	4a1f      	ldr	r2, [pc, #124]	@ (800a2fc <TIM_Base_SetConfig+0x1ec>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d00f      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	4a1e      	ldr	r2, [pc, #120]	@ (800a300 <TIM_Base_SetConfig+0x1f0>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d00b      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	4a1d      	ldr	r2, [pc, #116]	@ (800a304 <TIM_Base_SetConfig+0x1f4>)
 800a28e:	4293      	cmp	r3, r2
 800a290:	d007      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	4a1c      	ldr	r2, [pc, #112]	@ (800a308 <TIM_Base_SetConfig+0x1f8>)
 800a296:	4293      	cmp	r3, r2
 800a298:	d003      	beq.n	800a2a2 <TIM_Base_SetConfig+0x192>
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	4a1b      	ldr	r2, [pc, #108]	@ (800a30c <TIM_Base_SetConfig+0x1fc>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d103      	bne.n	800a2aa <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	691a      	ldr	r2, [r3, #16]
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f043 0204 	orr.w	r2, r3, #4
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	68fa      	ldr	r2, [r7, #12]
 800a2c0:	601a      	str	r2, [r3, #0]
}
 800a2c2:	bf00      	nop
 800a2c4:	3714      	adds	r7, #20
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2cc:	4770      	bx	lr
 800a2ce:	bf00      	nop
 800a2d0:	40012c00 	.word	0x40012c00
 800a2d4:	50012c00 	.word	0x50012c00
 800a2d8:	40000400 	.word	0x40000400
 800a2dc:	50000400 	.word	0x50000400
 800a2e0:	40000800 	.word	0x40000800
 800a2e4:	50000800 	.word	0x50000800
 800a2e8:	40000c00 	.word	0x40000c00
 800a2ec:	50000c00 	.word	0x50000c00
 800a2f0:	40013400 	.word	0x40013400
 800a2f4:	50013400 	.word	0x50013400
 800a2f8:	40014000 	.word	0x40014000
 800a2fc:	50014000 	.word	0x50014000
 800a300:	40014400 	.word	0x40014400
 800a304:	50014400 	.word	0x50014400
 800a308:	40014800 	.word	0x40014800
 800a30c:	50014800 	.word	0x50014800

0800a310 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a31a:	2300      	movs	r3, #0
 800a31c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	689b      	ldr	r3, [r3, #8]
 800a324:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800a32c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a330:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	685b      	ldr	r3, [r3, #4]
 800a336:	693a      	ldr	r2, [r7, #16]
 800a338:	4313      	orrs	r3, r2
 800a33a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a342:	f023 0307 	bic.w	r3, r3, #7
 800a346:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	693a      	ldr	r2, [r7, #16]
 800a34e:	4313      	orrs	r3, r2
 800a350:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	693a      	ldr	r2, [r7, #16]
 800a358:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	685b      	ldr	r3, [r3, #4]
 800a35e:	4a4e      	ldr	r2, [pc, #312]	@ (800a498 <TIM_SlaveTimer_SetConfig+0x188>)
 800a360:	4293      	cmp	r3, r2
 800a362:	f000 8092 	beq.w	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a366:	4a4c      	ldr	r2, [pc, #304]	@ (800a498 <TIM_SlaveTimer_SetConfig+0x188>)
 800a368:	4293      	cmp	r3, r2
 800a36a:	f200 808b 	bhi.w	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a36e:	4a4b      	ldr	r2, [pc, #300]	@ (800a49c <TIM_SlaveTimer_SetConfig+0x18c>)
 800a370:	4293      	cmp	r3, r2
 800a372:	f000 808a 	beq.w	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a376:	4a49      	ldr	r2, [pc, #292]	@ (800a49c <TIM_SlaveTimer_SetConfig+0x18c>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	f200 8083 	bhi.w	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a37e:	4a48      	ldr	r2, [pc, #288]	@ (800a4a0 <TIM_SlaveTimer_SetConfig+0x190>)
 800a380:	4293      	cmp	r3, r2
 800a382:	f000 8082 	beq.w	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a386:	4a46      	ldr	r2, [pc, #280]	@ (800a4a0 <TIM_SlaveTimer_SetConfig+0x190>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d87b      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a38c:	4a45      	ldr	r2, [pc, #276]	@ (800a4a4 <TIM_SlaveTimer_SetConfig+0x194>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d07b      	beq.n	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a392:	4a44      	ldr	r2, [pc, #272]	@ (800a4a4 <TIM_SlaveTimer_SetConfig+0x194>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d875      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a398:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a39c:	d075      	beq.n	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a39e:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a3a2:	d86f      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3a8:	d06f      	beq.n	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a3aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a3ae:	d869      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3b0:	2b70      	cmp	r3, #112	@ 0x70
 800a3b2:	d01a      	beq.n	800a3ea <TIM_SlaveTimer_SetConfig+0xda>
 800a3b4:	2b70      	cmp	r3, #112	@ 0x70
 800a3b6:	d865      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3b8:	2b60      	cmp	r3, #96	@ 0x60
 800a3ba:	d059      	beq.n	800a470 <TIM_SlaveTimer_SetConfig+0x160>
 800a3bc:	2b60      	cmp	r3, #96	@ 0x60
 800a3be:	d861      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3c0:	2b50      	cmp	r3, #80	@ 0x50
 800a3c2:	d04b      	beq.n	800a45c <TIM_SlaveTimer_SetConfig+0x14c>
 800a3c4:	2b50      	cmp	r3, #80	@ 0x50
 800a3c6:	d85d      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3c8:	2b40      	cmp	r3, #64	@ 0x40
 800a3ca:	d019      	beq.n	800a400 <TIM_SlaveTimer_SetConfig+0xf0>
 800a3cc:	2b40      	cmp	r3, #64	@ 0x40
 800a3ce:	d859      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3d0:	2b30      	cmp	r3, #48	@ 0x30
 800a3d2:	d05a      	beq.n	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a3d4:	2b30      	cmp	r3, #48	@ 0x30
 800a3d6:	d855      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3d8:	2b20      	cmp	r3, #32
 800a3da:	d056      	beq.n	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a3dc:	2b20      	cmp	r3, #32
 800a3de:	d851      	bhi.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d052      	beq.n	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a3e4:	2b10      	cmp	r3, #16
 800a3e6:	d050      	beq.n	800a48a <TIM_SlaveTimer_SetConfig+0x17a>
 800a3e8:	e04c      	b.n	800a484 <TIM_SlaveTimer_SetConfig+0x174>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800a3fa:	f000 f915 	bl	800a628 <TIM_ETR_SetConfig>
      break;
 800a3fe:	e045      	b.n	800a48c <TIM_SlaveTimer_SetConfig+0x17c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	2b05      	cmp	r3, #5
 800a406:	d004      	beq.n	800a412 <TIM_SlaveTimer_SetConfig+0x102>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 800a40c:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 800a410:	d101      	bne.n	800a416 <TIM_SlaveTimer_SetConfig+0x106>
      {
        return HAL_ERROR;
 800a412:	2301      	movs	r3, #1
 800a414:	e03b      	b.n	800a48e <TIM_SlaveTimer_SetConfig+0x17e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	6a1b      	ldr	r3, [r3, #32]
 800a41c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	6a1a      	ldr	r2, [r3, #32]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f022 0201 	bic.w	r2, r2, #1
 800a42c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	699b      	ldr	r3, [r3, #24]
 800a434:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a43c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	691b      	ldr	r3, [r3, #16]
 800a442:	011b      	lsls	r3, r3, #4
 800a444:	68ba      	ldr	r2, [r7, #8]
 800a446:	4313      	orrs	r3, r2
 800a448:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	68ba      	ldr	r2, [r7, #8]
 800a450:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	621a      	str	r2, [r3, #32]
      break;
 800a45a:	e017      	b.n	800a48c <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800a460:	683b      	ldr	r3, [r7, #0]
 800a462:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800a464:	683b      	ldr	r3, [r7, #0]
 800a466:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a468:	461a      	mov	r2, r3
 800a46a:	f000 f81d 	bl	800a4a8 <TIM_TI1_ConfigInputStage>
      break;
 800a46e:	e00d      	b.n	800a48c <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a47c:	461a      	mov	r2, r3
 800a47e:	f000 f885 	bl	800a58c <TIM_TI2_ConfigInputStage>
      break;
 800a482:	e003      	b.n	800a48c <TIM_SlaveTimer_SetConfig+0x17c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	75fb      	strb	r3, [r7, #23]
      break;
 800a488:	e000      	b.n	800a48c <TIM_SlaveTimer_SetConfig+0x17c>
      break;
 800a48a:	bf00      	nop
  }

  return status;
 800a48c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3718      	adds	r7, #24
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	00100070 	.word	0x00100070
 800a49c:	00100040 	.word	0x00100040
 800a4a0:	00100030 	.word	0x00100030
 800a4a4:	00100020 	.word	0x00100020

0800a4a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b087      	sub	sp, #28
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	60f8      	str	r0, [r7, #12]
 800a4b0:	60b9      	str	r1, [r7, #8]
 800a4b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	6a1b      	ldr	r3, [r3, #32]
 800a4b8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	6a1b      	ldr	r3, [r3, #32]
 800a4be:	f023 0201 	bic.w	r2, r3, #1
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	4a26      	ldr	r2, [pc, #152]	@ (800a564 <TIM_TI1_ConfigInputStage+0xbc>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d023      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	4a25      	ldr	r2, [pc, #148]	@ (800a568 <TIM_TI1_ConfigInputStage+0xc0>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d01f      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	4a24      	ldr	r2, [pc, #144]	@ (800a56c <TIM_TI1_ConfigInputStage+0xc4>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d01b      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	4a23      	ldr	r2, [pc, #140]	@ (800a570 <TIM_TI1_ConfigInputStage+0xc8>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d017      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	4a22      	ldr	r2, [pc, #136]	@ (800a574 <TIM_TI1_ConfigInputStage+0xcc>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d013      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	4a21      	ldr	r2, [pc, #132]	@ (800a578 <TIM_TI1_ConfigInputStage+0xd0>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d00f      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	4a20      	ldr	r2, [pc, #128]	@ (800a57c <TIM_TI1_ConfigInputStage+0xd4>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d00b      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	4a1f      	ldr	r2, [pc, #124]	@ (800a580 <TIM_TI1_ConfigInputStage+0xd8>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d007      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	4a1e      	ldr	r2, [pc, #120]	@ (800a584 <TIM_TI1_ConfigInputStage+0xdc>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d003      	beq.n	800a516 <TIM_TI1_ConfigInputStage+0x6e>
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	4a1d      	ldr	r2, [pc, #116]	@ (800a588 <TIM_TI1_ConfigInputStage+0xe0>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d105      	bne.n	800a522 <TIM_TI1_ConfigInputStage+0x7a>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	6a1b      	ldr	r3, [r3, #32]
 800a51a:	f023 0204 	bic.w	r2, r3, #4
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	699b      	ldr	r3, [r3, #24]
 800a526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a528:	693b      	ldr	r3, [r7, #16]
 800a52a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a52e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	011b      	lsls	r3, r3, #4
 800a534:	693a      	ldr	r2, [r7, #16]
 800a536:	4313      	orrs	r3, r2
 800a538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a53a:	697b      	ldr	r3, [r7, #20]
 800a53c:	f023 030a 	bic.w	r3, r3, #10
 800a540:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a542:	697a      	ldr	r2, [r7, #20]
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	4313      	orrs	r3, r2
 800a548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	693a      	ldr	r2, [r7, #16]
 800a54e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	697a      	ldr	r2, [r7, #20]
 800a554:	621a      	str	r2, [r3, #32]
}
 800a556:	bf00      	nop
 800a558:	371c      	adds	r7, #28
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
 800a562:	bf00      	nop
 800a564:	40012c00 	.word	0x40012c00
 800a568:	50012c00 	.word	0x50012c00
 800a56c:	40013400 	.word	0x40013400
 800a570:	50013400 	.word	0x50013400
 800a574:	40014000 	.word	0x40014000
 800a578:	50014000 	.word	0x50014000
 800a57c:	40014400 	.word	0x40014400
 800a580:	50014400 	.word	0x50014400
 800a584:	40014800 	.word	0x40014800
 800a588:	50014800 	.word	0x50014800

0800a58c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b087      	sub	sp, #28
 800a590:	af00      	add	r7, sp, #0
 800a592:	60f8      	str	r0, [r7, #12]
 800a594:	60b9      	str	r1, [r7, #8]
 800a596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	6a1b      	ldr	r3, [r3, #32]
 800a59c:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	6a1b      	ldr	r3, [r3, #32]
 800a5a2:	f023 0210 	bic.w	r2, r3, #16
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	4a1a      	ldr	r2, [pc, #104]	@ (800a618 <TIM_TI2_ConfigInputStage+0x8c>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d00b      	beq.n	800a5ca <TIM_TI2_ConfigInputStage+0x3e>
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	4a19      	ldr	r2, [pc, #100]	@ (800a61c <TIM_TI2_ConfigInputStage+0x90>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d007      	beq.n	800a5ca <TIM_TI2_ConfigInputStage+0x3e>
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	4a18      	ldr	r2, [pc, #96]	@ (800a620 <TIM_TI2_ConfigInputStage+0x94>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d003      	beq.n	800a5ca <TIM_TI2_ConfigInputStage+0x3e>
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	4a17      	ldr	r2, [pc, #92]	@ (800a624 <TIM_TI2_ConfigInputStage+0x98>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d105      	bne.n	800a5d6 <TIM_TI2_ConfigInputStage+0x4a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	6a1b      	ldr	r3, [r3, #32]
 800a5ce:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	699b      	ldr	r3, [r3, #24]
 800a5da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a5e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	031b      	lsls	r3, r3, #12
 800a5e8:	693a      	ldr	r2, [r7, #16]
 800a5ea:	4313      	orrs	r3, r2
 800a5ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a5f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	011b      	lsls	r3, r3, #4
 800a5fa:	697a      	ldr	r2, [r7, #20]
 800a5fc:	4313      	orrs	r3, r2
 800a5fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	693a      	ldr	r2, [r7, #16]
 800a604:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	697a      	ldr	r2, [r7, #20]
 800a60a:	621a      	str	r2, [r3, #32]
}
 800a60c:	bf00      	nop
 800a60e:	371c      	adds	r7, #28
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr
 800a618:	40012c00 	.word	0x40012c00
 800a61c:	50012c00 	.word	0x50012c00
 800a620:	40013400 	.word	0x40013400
 800a624:	50013400 	.word	0x50013400

0800a628 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a628:	b480      	push	{r7}
 800a62a:	b087      	sub	sp, #28
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	60b9      	str	r1, [r7, #8]
 800a632:	607a      	str	r2, [r7, #4]
 800a634:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a642:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	021a      	lsls	r2, r3, #8
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	431a      	orrs	r2, r3
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	4313      	orrs	r3, r2
 800a650:	697a      	ldr	r2, [r7, #20]
 800a652:	4313      	orrs	r3, r2
 800a654:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	697a      	ldr	r2, [r7, #20]
 800a65a:	609a      	str	r2, [r3, #8]
}
 800a65c:	bf00      	nop
 800a65e:	371c      	adds	r7, #28
 800a660:	46bd      	mov	sp, r7
 800a662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a666:	4770      	bx	lr

0800a668 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a668:	b480      	push	{r7}
 800a66a:	b085      	sub	sp, #20
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d101      	bne.n	800a680 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a67c:	2302      	movs	r3, #2
 800a67e:	e097      	b.n	800a7b0 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2201      	movs	r2, #1
 800a684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2202      	movs	r2, #2
 800a68c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	685b      	ldr	r3, [r3, #4]
 800a696:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	689b      	ldr	r3, [r3, #8]
 800a69e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a45      	ldr	r2, [pc, #276]	@ (800a7bc <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d00e      	beq.n	800a6c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	4a44      	ldr	r2, [pc, #272]	@ (800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a6b0:	4293      	cmp	r3, r2
 800a6b2:	d009      	beq.n	800a6c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	4a42      	ldr	r2, [pc, #264]	@ (800a7c4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d004      	beq.n	800a6c8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	4a41      	ldr	r2, [pc, #260]	@ (800a7c8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d108      	bne.n	800a6da <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a6ce:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	685b      	ldr	r3, [r3, #4]
 800a6d4:	68fa      	ldr	r2, [r7, #12]
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a6e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a6e6:	683b      	ldr	r3, [r7, #0]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	68fa      	ldr	r2, [r7, #12]
 800a6ec:	4313      	orrs	r3, r2
 800a6ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a2f      	ldr	r2, [pc, #188]	@ (800a7bc <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d040      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a2e      	ldr	r2, [pc, #184]	@ (800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d03b      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a714:	d036      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a71e:	d031      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4a29      	ldr	r2, [pc, #164]	@ (800a7cc <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d02c      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a28      	ldr	r2, [pc, #160]	@ (800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d027      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a26      	ldr	r2, [pc, #152]	@ (800a7d4 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d022      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4a25      	ldr	r2, [pc, #148]	@ (800a7d8 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d01d      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a23      	ldr	r2, [pc, #140]	@ (800a7dc <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d018      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a22      	ldr	r2, [pc, #136]	@ (800a7e0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d013      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a18      	ldr	r2, [pc, #96]	@ (800a7c4 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d00e      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	4a17      	ldr	r2, [pc, #92]	@ (800a7c8 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 800a76c:	4293      	cmp	r3, r2
 800a76e:	d009      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a1b      	ldr	r2, [pc, #108]	@ (800a7e4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d004      	beq.n	800a784 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a1a      	ldr	r2, [pc, #104]	@ (800a7e8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800a780:	4293      	cmp	r3, r2
 800a782:	d10c      	bne.n	800a79e <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a78a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	68ba      	ldr	r2, [r7, #8]
 800a792:	4313      	orrs	r3, r2
 800a794:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	68ba      	ldr	r2, [r7, #8]
 800a79c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2201      	movs	r2, #1
 800a7a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a7ae:	2300      	movs	r3, #0
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	3714      	adds	r7, #20
 800a7b4:	46bd      	mov	sp, r7
 800a7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ba:	4770      	bx	lr
 800a7bc:	40012c00 	.word	0x40012c00
 800a7c0:	50012c00 	.word	0x50012c00
 800a7c4:	40013400 	.word	0x40013400
 800a7c8:	50013400 	.word	0x50013400
 800a7cc:	40000400 	.word	0x40000400
 800a7d0:	50000400 	.word	0x50000400
 800a7d4:	40000800 	.word	0x40000800
 800a7d8:	50000800 	.word	0x50000800
 800a7dc:	40000c00 	.word	0x40000c00
 800a7e0:	50000c00 	.word	0x50000c00
 800a7e4:	40014000 	.word	0x40014000
 800a7e8:	50014000 	.word	0x50014000

0800a7ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b082      	sub	sp, #8
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e042      	b.n	800a884 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a804:	2b00      	cmp	r3, #0
 800a806:	d106      	bne.n	800a816 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a810:	6878      	ldr	r0, [r7, #4]
 800a812:	f7f8 fc27 	bl	8003064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2224      	movs	r2, #36	@ 0x24
 800a81a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	681a      	ldr	r2, [r3, #0]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f022 0201 	bic.w	r2, r2, #1
 800a82c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a832:	2b00      	cmp	r3, #0
 800a834:	d002      	beq.n	800a83c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fa68 	bl	800ad0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f000 f8c3 	bl	800a9c8 <UART_SetConfig>
 800a842:	4603      	mov	r3, r0
 800a844:	2b01      	cmp	r3, #1
 800a846:	d101      	bne.n	800a84c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a848:	2301      	movs	r3, #1
 800a84a:	e01b      	b.n	800a884 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	685a      	ldr	r2, [r3, #4]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a85a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	689a      	ldr	r2, [r3, #8]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a86a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	681a      	ldr	r2, [r3, #0]
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f042 0201 	orr.w	r2, r2, #1
 800a87a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a87c:	6878      	ldr	r0, [r7, #4]
 800a87e:	f000 fae7 	bl	800ae50 <UART_CheckIdleState>
 800a882:	4603      	mov	r3, r0
}
 800a884:	4618      	mov	r0, r3
 800a886:	3708      	adds	r7, #8
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b08a      	sub	sp, #40	@ 0x28
 800a890:	af02      	add	r7, sp, #8
 800a892:	60f8      	str	r0, [r7, #12]
 800a894:	60b9      	str	r1, [r7, #8]
 800a896:	603b      	str	r3, [r7, #0]
 800a898:	4613      	mov	r3, r2
 800a89a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a8a2:	2b20      	cmp	r3, #32
 800a8a4:	f040 808b 	bne.w	800a9be <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d002      	beq.n	800a8b4 <HAL_UART_Transmit+0x28>
 800a8ae:	88fb      	ldrh	r3, [r7, #6]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d101      	bne.n	800a8b8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	e083      	b.n	800a9c0 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a8c2:	2b80      	cmp	r3, #128	@ 0x80
 800a8c4:	d107      	bne.n	800a8d6 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	689a      	ldr	r2, [r3, #8]
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a8d4:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	2200      	movs	r2, #0
 800a8da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2221      	movs	r2, #33	@ 0x21
 800a8e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a8e6:	f7f9 f803 	bl	80038f0 <HAL_GetTick>
 800a8ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	88fa      	ldrh	r2, [r7, #6]
 800a8f0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	88fa      	ldrh	r2, [r7, #6]
 800a8f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	689b      	ldr	r3, [r3, #8]
 800a900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a904:	d108      	bne.n	800a918 <HAL_UART_Transmit+0x8c>
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	691b      	ldr	r3, [r3, #16]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d104      	bne.n	800a918 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800a90e:	2300      	movs	r3, #0
 800a910:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	61bb      	str	r3, [r7, #24]
 800a916:	e003      	b.n	800a920 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a91c:	2300      	movs	r3, #0
 800a91e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a920:	e030      	b.n	800a984 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a922:	683b      	ldr	r3, [r7, #0]
 800a924:	9300      	str	r3, [sp, #0]
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	2200      	movs	r2, #0
 800a92a:	2180      	movs	r1, #128	@ 0x80
 800a92c:	68f8      	ldr	r0, [r7, #12]
 800a92e:	f000 fb39 	bl	800afa4 <UART_WaitOnFlagUntilTimeout>
 800a932:	4603      	mov	r3, r0
 800a934:	2b00      	cmp	r3, #0
 800a936:	d005      	beq.n	800a944 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	2220      	movs	r2, #32
 800a93c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a940:	2303      	movs	r3, #3
 800a942:	e03d      	b.n	800a9c0 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d10b      	bne.n	800a962 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	881b      	ldrh	r3, [r3, #0]
 800a94e:	461a      	mov	r2, r3
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a958:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	3302      	adds	r3, #2
 800a95e:	61bb      	str	r3, [r7, #24]
 800a960:	e007      	b.n	800a972 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a962:	69fb      	ldr	r3, [r7, #28]
 800a964:	781a      	ldrb	r2, [r3, #0]
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a96c:	69fb      	ldr	r3, [r7, #28]
 800a96e:	3301      	adds	r3, #1
 800a970:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a978:	b29b      	uxth	r3, r3
 800a97a:	3b01      	subs	r3, #1
 800a97c:	b29a      	uxth	r2, r3
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a98a:	b29b      	uxth	r3, r3
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d1c8      	bne.n	800a922 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a990:	683b      	ldr	r3, [r7, #0]
 800a992:	9300      	str	r3, [sp, #0]
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	2200      	movs	r2, #0
 800a998:	2140      	movs	r1, #64	@ 0x40
 800a99a:	68f8      	ldr	r0, [r7, #12]
 800a99c:	f000 fb02 	bl	800afa4 <UART_WaitOnFlagUntilTimeout>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d005      	beq.n	800a9b2 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	2220      	movs	r2, #32
 800a9aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a9ae:	2303      	movs	r3, #3
 800a9b0:	e006      	b.n	800a9c0 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	2220      	movs	r2, #32
 800a9b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	e000      	b.n	800a9c0 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800a9be:	2302      	movs	r3, #2
  }
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3720      	adds	r7, #32
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a9c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a9cc:	b094      	sub	sp, #80	@ 0x50
 800a9ce:	af00      	add	r7, sp, #0
 800a9d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800a9d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9da:	681a      	ldr	r2, [r3, #0]
 800a9dc:	4b7e      	ldr	r3, [pc, #504]	@ (800abd8 <UART_SetConfig+0x210>)
 800a9de:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e2:	689a      	ldr	r2, [r3, #8]
 800a9e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9e6:	691b      	ldr	r3, [r3, #16]
 800a9e8:	431a      	orrs	r2, r3
 800a9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9ec:	695b      	ldr	r3, [r3, #20]
 800a9ee:	431a      	orrs	r2, r3
 800a9f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9f2:	69db      	ldr	r3, [r3, #28]
 800a9f4:	4313      	orrs	r3, r2
 800a9f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	4977      	ldr	r1, [pc, #476]	@ (800abdc <UART_SetConfig+0x214>)
 800aa00:	4019      	ands	r1, r3
 800aa02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa04:	681a      	ldr	r2, [r3, #0]
 800aa06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa08:	430b      	orrs	r3, r1
 800aa0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aa0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	685b      	ldr	r3, [r3, #4]
 800aa12:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800aa16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa18:	68d9      	ldr	r1, [r3, #12]
 800aa1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	ea40 0301 	orr.w	r3, r0, r1
 800aa22:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aa24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa26:	699b      	ldr	r3, [r3, #24]
 800aa28:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aa2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	4b6a      	ldr	r3, [pc, #424]	@ (800abd8 <UART_SetConfig+0x210>)
 800aa30:	429a      	cmp	r2, r3
 800aa32:	d009      	beq.n	800aa48 <UART_SetConfig+0x80>
 800aa34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	4b69      	ldr	r3, [pc, #420]	@ (800abe0 <UART_SetConfig+0x218>)
 800aa3a:	429a      	cmp	r2, r3
 800aa3c:	d004      	beq.n	800aa48 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aa3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa40:	6a1a      	ldr	r2, [r3, #32]
 800aa42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa44:	4313      	orrs	r3, r2
 800aa46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aa48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	689b      	ldr	r3, [r3, #8]
 800aa4e:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800aa52:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800aa56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa58:	681a      	ldr	r2, [r3, #0]
 800aa5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa5c:	430b      	orrs	r3, r1
 800aa5e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aa60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa66:	f023 000f 	bic.w	r0, r3, #15
 800aa6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa6c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800aa6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa70:	681a      	ldr	r2, [r3, #0]
 800aa72:	ea40 0301 	orr.w	r3, r0, r1
 800aa76:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800aa78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	4b59      	ldr	r3, [pc, #356]	@ (800abe4 <UART_SetConfig+0x21c>)
 800aa7e:	429a      	cmp	r2, r3
 800aa80:	d102      	bne.n	800aa88 <UART_SetConfig+0xc0>
 800aa82:	2301      	movs	r3, #1
 800aa84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa86:	e029      	b.n	800aadc <UART_SetConfig+0x114>
 800aa88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	4b56      	ldr	r3, [pc, #344]	@ (800abe8 <UART_SetConfig+0x220>)
 800aa8e:	429a      	cmp	r2, r3
 800aa90:	d102      	bne.n	800aa98 <UART_SetConfig+0xd0>
 800aa92:	2302      	movs	r3, #2
 800aa94:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa96:	e021      	b.n	800aadc <UART_SetConfig+0x114>
 800aa98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa9a:	681a      	ldr	r2, [r3, #0]
 800aa9c:	4b53      	ldr	r3, [pc, #332]	@ (800abec <UART_SetConfig+0x224>)
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d102      	bne.n	800aaa8 <UART_SetConfig+0xe0>
 800aaa2:	2304      	movs	r3, #4
 800aaa4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aaa6:	e019      	b.n	800aadc <UART_SetConfig+0x114>
 800aaa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	4b50      	ldr	r3, [pc, #320]	@ (800abf0 <UART_SetConfig+0x228>)
 800aaae:	429a      	cmp	r2, r3
 800aab0:	d102      	bne.n	800aab8 <UART_SetConfig+0xf0>
 800aab2:	2308      	movs	r3, #8
 800aab4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aab6:	e011      	b.n	800aadc <UART_SetConfig+0x114>
 800aab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaba:	681a      	ldr	r2, [r3, #0]
 800aabc:	4b4d      	ldr	r3, [pc, #308]	@ (800abf4 <UART_SetConfig+0x22c>)
 800aabe:	429a      	cmp	r2, r3
 800aac0:	d102      	bne.n	800aac8 <UART_SetConfig+0x100>
 800aac2:	2310      	movs	r3, #16
 800aac4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aac6:	e009      	b.n	800aadc <UART_SetConfig+0x114>
 800aac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaca:	681a      	ldr	r2, [r3, #0]
 800aacc:	4b42      	ldr	r3, [pc, #264]	@ (800abd8 <UART_SetConfig+0x210>)
 800aace:	429a      	cmp	r2, r3
 800aad0:	d102      	bne.n	800aad8 <UART_SetConfig+0x110>
 800aad2:	2320      	movs	r3, #32
 800aad4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aad6:	e001      	b.n	800aadc <UART_SetConfig+0x114>
 800aad8:	2300      	movs	r3, #0
 800aada:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800aadc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	4b3d      	ldr	r3, [pc, #244]	@ (800abd8 <UART_SetConfig+0x210>)
 800aae2:	429a      	cmp	r2, r3
 800aae4:	d005      	beq.n	800aaf2 <UART_SetConfig+0x12a>
 800aae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aae8:	681a      	ldr	r2, [r3, #0]
 800aaea:	4b3d      	ldr	r3, [pc, #244]	@ (800abe0 <UART_SetConfig+0x218>)
 800aaec:	429a      	cmp	r2, r3
 800aaee:	f040 8085 	bne.w	800abfc <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800aaf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	623b      	str	r3, [r7, #32]
 800aaf8:	627a      	str	r2, [r7, #36]	@ 0x24
 800aafa:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800aafe:	f7fd fe9b 	bl	8008838 <HAL_RCCEx_GetPeriphCLKFreq>
 800ab02:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800ab04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	f000 80e8 	beq.w	800acdc <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800ab0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab10:	4a39      	ldr	r2, [pc, #228]	@ (800abf8 <UART_SetConfig+0x230>)
 800ab12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab16:	461a      	mov	r2, r3
 800ab18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab1a:	fbb3 f3f2 	udiv	r3, r3, r2
 800ab1e:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab22:	685a      	ldr	r2, [r3, #4]
 800ab24:	4613      	mov	r3, r2
 800ab26:	005b      	lsls	r3, r3, #1
 800ab28:	4413      	add	r3, r2
 800ab2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab2c:	429a      	cmp	r2, r3
 800ab2e:	d305      	bcc.n	800ab3c <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800ab30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800ab36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab38:	429a      	cmp	r2, r3
 800ab3a:	d903      	bls.n	800ab44 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 800ab3c:	2301      	movs	r3, #1
 800ab3e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ab42:	e048      	b.n	800abd6 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ab44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ab46:	2200      	movs	r2, #0
 800ab48:	61bb      	str	r3, [r7, #24]
 800ab4a:	61fa      	str	r2, [r7, #28]
 800ab4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab50:	4a29      	ldr	r2, [pc, #164]	@ (800abf8 <UART_SetConfig+0x230>)
 800ab52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ab56:	b29b      	uxth	r3, r3
 800ab58:	2200      	movs	r2, #0
 800ab5a:	613b      	str	r3, [r7, #16]
 800ab5c:	617a      	str	r2, [r7, #20]
 800ab5e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ab62:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ab66:	f7f6 f963 	bl	8000e30 <__aeabi_uldivmod>
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	4610      	mov	r0, r2
 800ab70:	4619      	mov	r1, r3
 800ab72:	f04f 0200 	mov.w	r2, #0
 800ab76:	f04f 0300 	mov.w	r3, #0
 800ab7a:	020b      	lsls	r3, r1, #8
 800ab7c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ab80:	0202      	lsls	r2, r0, #8
 800ab82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab84:	6849      	ldr	r1, [r1, #4]
 800ab86:	0849      	lsrs	r1, r1, #1
 800ab88:	2000      	movs	r0, #0
 800ab8a:	460c      	mov	r4, r1
 800ab8c:	4605      	mov	r5, r0
 800ab8e:	eb12 0804 	adds.w	r8, r2, r4
 800ab92:	eb43 0905 	adc.w	r9, r3, r5
 800ab96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab98:	685b      	ldr	r3, [r3, #4]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	60bb      	str	r3, [r7, #8]
 800ab9e:	60fa      	str	r2, [r7, #12]
 800aba0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800aba4:	4640      	mov	r0, r8
 800aba6:	4649      	mov	r1, r9
 800aba8:	f7f6 f942 	bl	8000e30 <__aeabi_uldivmod>
 800abac:	4602      	mov	r2, r0
 800abae:	460b      	mov	r3, r1
 800abb0:	4613      	mov	r3, r2
 800abb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800abb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abb6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800abba:	d308      	bcc.n	800abce <UART_SetConfig+0x206>
 800abbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800abbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800abc2:	d204      	bcs.n	800abce <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 800abc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800abca:	60da      	str	r2, [r3, #12]
 800abcc:	e003      	b.n	800abd6 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 800abce:	2301      	movs	r3, #1
 800abd0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800abd4:	e082      	b.n	800acdc <UART_SetConfig+0x314>
 800abd6:	e081      	b.n	800acdc <UART_SetConfig+0x314>
 800abd8:	46002400 	.word	0x46002400
 800abdc:	cfff69f3 	.word	0xcfff69f3
 800abe0:	56002400 	.word	0x56002400
 800abe4:	40013800 	.word	0x40013800
 800abe8:	40004400 	.word	0x40004400
 800abec:	40004800 	.word	0x40004800
 800abf0:	40004c00 	.word	0x40004c00
 800abf4:	40005000 	.word	0x40005000
 800abf8:	08011bc0 	.word	0x08011bc0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800abfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abfe:	69db      	ldr	r3, [r3, #28]
 800ac00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ac04:	d13c      	bne.n	800ac80 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ac06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac08:	2200      	movs	r2, #0
 800ac0a:	603b      	str	r3, [r7, #0]
 800ac0c:	607a      	str	r2, [r7, #4]
 800ac0e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ac12:	f7fd fe11 	bl	8008838 <HAL_RCCEx_GetPeriphCLKFreq>
 800ac16:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ac18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d05e      	beq.n	800acdc <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac22:	4a39      	ldr	r2, [pc, #228]	@ (800ad08 <UART_SetConfig+0x340>)
 800ac24:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ac28:	461a      	mov	r2, r3
 800ac2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac2c:	fbb3 f3f2 	udiv	r3, r3, r2
 800ac30:	005a      	lsls	r2, r3, #1
 800ac32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac34:	685b      	ldr	r3, [r3, #4]
 800ac36:	085b      	lsrs	r3, r3, #1
 800ac38:	441a      	add	r2, r3
 800ac3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac42:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ac44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac46:	2b0f      	cmp	r3, #15
 800ac48:	d916      	bls.n	800ac78 <UART_SetConfig+0x2b0>
 800ac4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ac50:	d212      	bcs.n	800ac78 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ac52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac54:	b29b      	uxth	r3, r3
 800ac56:	f023 030f 	bic.w	r3, r3, #15
 800ac5a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ac5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ac5e:	085b      	lsrs	r3, r3, #1
 800ac60:	b29b      	uxth	r3, r3
 800ac62:	f003 0307 	and.w	r3, r3, #7
 800ac66:	b29a      	uxth	r2, r3
 800ac68:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800ac6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800ac74:	60da      	str	r2, [r3, #12]
 800ac76:	e031      	b.n	800acdc <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ac7e:	e02d      	b.n	800acdc <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ac80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac82:	2200      	movs	r2, #0
 800ac84:	469a      	mov	sl, r3
 800ac86:	4693      	mov	fp, r2
 800ac88:	4650      	mov	r0, sl
 800ac8a:	4659      	mov	r1, fp
 800ac8c:	f7fd fdd4 	bl	8008838 <HAL_RCCEx_GetPeriphCLKFreq>
 800ac90:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800ac92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d021      	beq.n	800acdc <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ac98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac9c:	4a1a      	ldr	r2, [pc, #104]	@ (800ad08 <UART_SetConfig+0x340>)
 800ac9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aca2:	461a      	mov	r2, r3
 800aca4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aca6:	fbb3 f2f2 	udiv	r2, r3, r2
 800acaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acac:	685b      	ldr	r3, [r3, #4]
 800acae:	085b      	lsrs	r3, r3, #1
 800acb0:	441a      	add	r2, r3
 800acb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acb4:	685b      	ldr	r3, [r3, #4]
 800acb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800acba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800acbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acbe:	2b0f      	cmp	r3, #15
 800acc0:	d909      	bls.n	800acd6 <UART_SetConfig+0x30e>
 800acc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acc8:	d205      	bcs.n	800acd6 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800acca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800accc:	b29a      	uxth	r2, r3
 800acce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	60da      	str	r2, [r3, #12]
 800acd4:	e002      	b.n	800acdc <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800acd6:	2301      	movs	r3, #1
 800acd8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800acdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acde:	2201      	movs	r2, #1
 800ace0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800ace4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ace6:	2201      	movs	r2, #1
 800ace8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800acec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acee:	2200      	movs	r2, #0
 800acf0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800acf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acf4:	2200      	movs	r2, #0
 800acf6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800acf8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800acfc:	4618      	mov	r0, r3
 800acfe:	3750      	adds	r7, #80	@ 0x50
 800ad00:	46bd      	mov	sp, r7
 800ad02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ad06:	bf00      	nop
 800ad08:	08011bc0 	.word	0x08011bc0

0800ad0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b083      	sub	sp, #12
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad18:	f003 0308 	and.w	r3, r3, #8
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d00a      	beq.n	800ad36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	685b      	ldr	r3, [r3, #4]
 800ad26:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	430a      	orrs	r2, r1
 800ad34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad3a:	f003 0301 	and.w	r3, r3, #1
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d00a      	beq.n	800ad58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	685b      	ldr	r3, [r3, #4]
 800ad48:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	430a      	orrs	r2, r1
 800ad56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad5c:	f003 0302 	and.w	r3, r3, #2
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d00a      	beq.n	800ad7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	430a      	orrs	r2, r1
 800ad78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad7e:	f003 0304 	and.w	r3, r3, #4
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d00a      	beq.n	800ad9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	430a      	orrs	r2, r1
 800ad9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ada0:	f003 0310 	and.w	r3, r3, #16
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d00a      	beq.n	800adbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	430a      	orrs	r2, r1
 800adbc:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adc2:	f003 0320 	and.w	r3, r3, #32
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d00a      	beq.n	800ade0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	430a      	orrs	r2, r1
 800adde:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ade4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d01a      	beq.n	800ae22 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	685b      	ldr	r3, [r3, #4]
 800adf2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	430a      	orrs	r2, r1
 800ae00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae0a:	d10a      	bne.n	800ae22 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	430a      	orrs	r2, r1
 800ae20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d00a      	beq.n	800ae44 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	430a      	orrs	r2, r1
 800ae42:	605a      	str	r2, [r3, #4]
  }
}
 800ae44:	bf00      	nop
 800ae46:	370c      	adds	r7, #12
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b098      	sub	sp, #96	@ 0x60
 800ae54:	af02      	add	r7, sp, #8
 800ae56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ae60:	f7f8 fd46 	bl	80038f0 <HAL_GetTick>
 800ae64:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	f003 0308 	and.w	r3, r3, #8
 800ae70:	2b08      	cmp	r3, #8
 800ae72:	d12f      	bne.n	800aed4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ae74:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ae78:	9300      	str	r3, [sp, #0]
 800ae7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f000 f88e 	bl	800afa4 <UART_WaitOnFlagUntilTimeout>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d022      	beq.n	800aed4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae96:	e853 3f00 	ldrex	r3, [r3]
 800ae9a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ae9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aea2:	653b      	str	r3, [r7, #80]	@ 0x50
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	461a      	mov	r2, r3
 800aeaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aeac:	647b      	str	r3, [r7, #68]	@ 0x44
 800aeae:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeb0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aeb2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aeb4:	e841 2300 	strex	r3, r2, [r1]
 800aeb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aeba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d1e6      	bne.n	800ae8e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2220      	movs	r2, #32
 800aec4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	2200      	movs	r2, #0
 800aecc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800aed0:	2303      	movs	r3, #3
 800aed2:	e063      	b.n	800af9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f003 0304 	and.w	r3, r3, #4
 800aede:	2b04      	cmp	r3, #4
 800aee0:	d149      	bne.n	800af76 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aee2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aee6:	9300      	str	r3, [sp, #0]
 800aee8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aeea:	2200      	movs	r2, #0
 800aeec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f000 f857 	bl	800afa4 <UART_WaitOnFlagUntilTimeout>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d03c      	beq.n	800af76 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af04:	e853 3f00 	ldrex	r3, [r3]
 800af08:	623b      	str	r3, [r7, #32]
   return(result);
 800af0a:	6a3b      	ldr	r3, [r7, #32]
 800af0c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800af10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	461a      	mov	r2, r3
 800af18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800af1a:	633b      	str	r3, [r7, #48]	@ 0x30
 800af1c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af22:	e841 2300 	strex	r3, r2, [r1]
 800af26:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1e6      	bne.n	800aefc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	3308      	adds	r3, #8
 800af34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af36:	693b      	ldr	r3, [r7, #16]
 800af38:	e853 3f00 	ldrex	r3, [r3]
 800af3c:	60fb      	str	r3, [r7, #12]
   return(result);
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f023 0301 	bic.w	r3, r3, #1
 800af44:	64bb      	str	r3, [r7, #72]	@ 0x48
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3308      	adds	r3, #8
 800af4c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800af4e:	61fa      	str	r2, [r7, #28]
 800af50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af52:	69b9      	ldr	r1, [r7, #24]
 800af54:	69fa      	ldr	r2, [r7, #28]
 800af56:	e841 2300 	strex	r3, r2, [r1]
 800af5a:	617b      	str	r3, [r7, #20]
   return(result);
 800af5c:	697b      	ldr	r3, [r7, #20]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1e5      	bne.n	800af2e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	2220      	movs	r2, #32
 800af66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	2200      	movs	r2, #0
 800af6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800af72:	2303      	movs	r3, #3
 800af74:	e012      	b.n	800af9c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	2220      	movs	r2, #32
 800af7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2220      	movs	r2, #32
 800af82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	2200      	movs	r2, #0
 800af8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2200      	movs	r2, #0
 800af90:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	2200      	movs	r2, #0
 800af96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800af9a:	2300      	movs	r3, #0
}
 800af9c:	4618      	mov	r0, r3
 800af9e:	3758      	adds	r7, #88	@ 0x58
 800afa0:	46bd      	mov	sp, r7
 800afa2:	bd80      	pop	{r7, pc}

0800afa4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	60f8      	str	r0, [r7, #12]
 800afac:	60b9      	str	r1, [r7, #8]
 800afae:	603b      	str	r3, [r7, #0]
 800afb0:	4613      	mov	r3, r2
 800afb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800afb4:	e04f      	b.n	800b056 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afb6:	69bb      	ldr	r3, [r7, #24]
 800afb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800afbc:	d04b      	beq.n	800b056 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800afbe:	f7f8 fc97 	bl	80038f0 <HAL_GetTick>
 800afc2:	4602      	mov	r2, r0
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	1ad3      	subs	r3, r2, r3
 800afc8:	69ba      	ldr	r2, [r7, #24]
 800afca:	429a      	cmp	r2, r3
 800afcc:	d302      	bcc.n	800afd4 <UART_WaitOnFlagUntilTimeout+0x30>
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d101      	bne.n	800afd8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800afd4:	2303      	movs	r3, #3
 800afd6:	e04e      	b.n	800b076 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f003 0304 	and.w	r3, r3, #4
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d037      	beq.n	800b056 <UART_WaitOnFlagUntilTimeout+0xb2>
 800afe6:	68bb      	ldr	r3, [r7, #8]
 800afe8:	2b80      	cmp	r3, #128	@ 0x80
 800afea:	d034      	beq.n	800b056 <UART_WaitOnFlagUntilTimeout+0xb2>
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	2b40      	cmp	r3, #64	@ 0x40
 800aff0:	d031      	beq.n	800b056 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	69db      	ldr	r3, [r3, #28]
 800aff8:	f003 0308 	and.w	r3, r3, #8
 800affc:	2b08      	cmp	r3, #8
 800affe:	d110      	bne.n	800b022 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	2208      	movs	r2, #8
 800b006:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b008:	68f8      	ldr	r0, [r7, #12]
 800b00a:	f000 f838 	bl	800b07e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2208      	movs	r2, #8
 800b012:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2200      	movs	r2, #0
 800b01a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b01e:	2301      	movs	r3, #1
 800b020:	e029      	b.n	800b076 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	69db      	ldr	r3, [r3, #28]
 800b028:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b02c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b030:	d111      	bne.n	800b056 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b03a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b03c:	68f8      	ldr	r0, [r7, #12]
 800b03e:	f000 f81e 	bl	800b07e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2220      	movs	r2, #32
 800b046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	2200      	movs	r2, #0
 800b04e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b052:	2303      	movs	r3, #3
 800b054:	e00f      	b.n	800b076 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	69da      	ldr	r2, [r3, #28]
 800b05c:	68bb      	ldr	r3, [r7, #8]
 800b05e:	4013      	ands	r3, r2
 800b060:	68ba      	ldr	r2, [r7, #8]
 800b062:	429a      	cmp	r2, r3
 800b064:	bf0c      	ite	eq
 800b066:	2301      	moveq	r3, #1
 800b068:	2300      	movne	r3, #0
 800b06a:	b2db      	uxtb	r3, r3
 800b06c:	461a      	mov	r2, r3
 800b06e:	79fb      	ldrb	r3, [r7, #7]
 800b070:	429a      	cmp	r2, r3
 800b072:	d0a0      	beq.n	800afb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b074:	2300      	movs	r3, #0
}
 800b076:	4618      	mov	r0, r3
 800b078:	3710      	adds	r7, #16
 800b07a:	46bd      	mov	sp, r7
 800b07c:	bd80      	pop	{r7, pc}

0800b07e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b07e:	b480      	push	{r7}
 800b080:	b095      	sub	sp, #84	@ 0x54
 800b082:	af00      	add	r7, sp, #0
 800b084:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b08c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b08e:	e853 3f00 	ldrex	r3, [r3]
 800b092:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b096:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b09a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	461a      	mov	r2, r3
 800b0a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b0a4:	643b      	str	r3, [r7, #64]	@ 0x40
 800b0a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b0aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b0ac:	e841 2300 	strex	r3, r2, [r1]
 800b0b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d1e6      	bne.n	800b086 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	3308      	adds	r3, #8
 800b0be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c0:	6a3b      	ldr	r3, [r7, #32]
 800b0c2:	e853 3f00 	ldrex	r3, [r3]
 800b0c6:	61fb      	str	r3, [r7, #28]
   return(result);
 800b0c8:	69fb      	ldr	r3, [r7, #28]
 800b0ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b0ce:	f023 0301 	bic.w	r3, r3, #1
 800b0d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	3308      	adds	r3, #8
 800b0da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b0dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b0de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b0e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b0e4:	e841 2300 	strex	r3, r2, [r1]
 800b0e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b0ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d1e3      	bne.n	800b0b8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b0f4:	2b01      	cmp	r3, #1
 800b0f6:	d118      	bne.n	800b12a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	e853 3f00 	ldrex	r3, [r3]
 800b104:	60bb      	str	r3, [r7, #8]
   return(result);
 800b106:	68bb      	ldr	r3, [r7, #8]
 800b108:	f023 0310 	bic.w	r3, r3, #16
 800b10c:	647b      	str	r3, [r7, #68]	@ 0x44
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	461a      	mov	r2, r3
 800b114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b116:	61bb      	str	r3, [r7, #24]
 800b118:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b11a:	6979      	ldr	r1, [r7, #20]
 800b11c:	69ba      	ldr	r2, [r7, #24]
 800b11e:	e841 2300 	strex	r3, r2, [r1]
 800b122:	613b      	str	r3, [r7, #16]
   return(result);
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d1e6      	bne.n	800b0f8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	2220      	movs	r2, #32
 800b12e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	2200      	movs	r2, #0
 800b136:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2200      	movs	r2, #0
 800b13c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b13e:	bf00      	nop
 800b140:	3754      	adds	r7, #84	@ 0x54
 800b142:	46bd      	mov	sp, r7
 800b144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b148:	4770      	bx	lr

0800b14a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b14a:	b480      	push	{r7}
 800b14c:	b085      	sub	sp, #20
 800b14e:	af00      	add	r7, sp, #0
 800b150:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b158:	2b01      	cmp	r3, #1
 800b15a:	d101      	bne.n	800b160 <HAL_UARTEx_DisableFifoMode+0x16>
 800b15c:	2302      	movs	r3, #2
 800b15e:	e027      	b.n	800b1b0 <HAL_UARTEx_DisableFifoMode+0x66>
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2201      	movs	r2, #1
 800b164:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2224      	movs	r2, #36	@ 0x24
 800b16c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	681a      	ldr	r2, [r3, #0]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	f022 0201 	bic.w	r2, r2, #1
 800b186:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b18e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	2200      	movs	r2, #0
 800b194:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	68fa      	ldr	r2, [r7, #12]
 800b19c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2220      	movs	r2, #32
 800b1a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1ae:	2300      	movs	r3, #0
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3714      	adds	r7, #20
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ba:	4770      	bx	lr

0800b1bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b084      	sub	sp, #16
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
 800b1c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d101      	bne.n	800b1d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b1d0:	2302      	movs	r3, #2
 800b1d2:	e02d      	b.n	800b230 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	2224      	movs	r2, #36	@ 0x24
 800b1e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f022 0201 	bic.w	r2, r2, #1
 800b1fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	683a      	ldr	r2, [r7, #0]
 800b20c:	430a      	orrs	r2, r1
 800b20e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 f84f 	bl	800b2b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	68fa      	ldr	r2, [r7, #12]
 800b21c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2220      	movs	r2, #32
 800b222:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2200      	movs	r2, #0
 800b22a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b22e:	2300      	movs	r3, #0
}
 800b230:	4618      	mov	r0, r3
 800b232:	3710      	adds	r7, #16
 800b234:	46bd      	mov	sp, r7
 800b236:	bd80      	pop	{r7, pc}

0800b238 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b084      	sub	sp, #16
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
 800b240:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b248:	2b01      	cmp	r3, #1
 800b24a:	d101      	bne.n	800b250 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b24c:	2302      	movs	r3, #2
 800b24e:	e02d      	b.n	800b2ac <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	2201      	movs	r2, #1
 800b254:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	2224      	movs	r2, #36	@ 0x24
 800b25c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	681a      	ldr	r2, [r3, #0]
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f022 0201 	bic.w	r2, r2, #1
 800b276:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	689b      	ldr	r3, [r3, #8]
 800b27e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	683a      	ldr	r2, [r7, #0]
 800b288:	430a      	orrs	r2, r1
 800b28a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b28c:	6878      	ldr	r0, [r7, #4]
 800b28e:	f000 f811 	bl	800b2b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	68fa      	ldr	r2, [r7, #12]
 800b298:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2220      	movs	r2, #32
 800b29e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b2aa:	2300      	movs	r3, #0
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3710      	adds	r7, #16
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}

0800b2b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b085      	sub	sp, #20
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d108      	bne.n	800b2d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	2201      	movs	r2, #1
 800b2c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2201      	movs	r2, #1
 800b2d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b2d4:	e031      	b.n	800b33a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b2d6:	2308      	movs	r3, #8
 800b2d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b2da:	2308      	movs	r3, #8
 800b2dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	689b      	ldr	r3, [r3, #8]
 800b2e4:	0e5b      	lsrs	r3, r3, #25
 800b2e6:	b2db      	uxtb	r3, r3
 800b2e8:	f003 0307 	and.w	r3, r3, #7
 800b2ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	689b      	ldr	r3, [r3, #8]
 800b2f4:	0f5b      	lsrs	r3, r3, #29
 800b2f6:	b2db      	uxtb	r3, r3
 800b2f8:	f003 0307 	and.w	r3, r3, #7
 800b2fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b2fe:	7bbb      	ldrb	r3, [r7, #14]
 800b300:	7b3a      	ldrb	r2, [r7, #12]
 800b302:	4911      	ldr	r1, [pc, #68]	@ (800b348 <UARTEx_SetNbDataToProcess+0x94>)
 800b304:	5c8a      	ldrb	r2, [r1, r2]
 800b306:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b30a:	7b3a      	ldrb	r2, [r7, #12]
 800b30c:	490f      	ldr	r1, [pc, #60]	@ (800b34c <UARTEx_SetNbDataToProcess+0x98>)
 800b30e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b310:	fb93 f3f2 	sdiv	r3, r3, r2
 800b314:	b29a      	uxth	r2, r3
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b31c:	7bfb      	ldrb	r3, [r7, #15]
 800b31e:	7b7a      	ldrb	r2, [r7, #13]
 800b320:	4909      	ldr	r1, [pc, #36]	@ (800b348 <UARTEx_SetNbDataToProcess+0x94>)
 800b322:	5c8a      	ldrb	r2, [r1, r2]
 800b324:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b328:	7b7a      	ldrb	r2, [r7, #13]
 800b32a:	4908      	ldr	r1, [pc, #32]	@ (800b34c <UARTEx_SetNbDataToProcess+0x98>)
 800b32c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b32e:	fb93 f3f2 	sdiv	r3, r3, r2
 800b332:	b29a      	uxth	r2, r3
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b33a:	bf00      	nop
 800b33c:	3714      	adds	r7, #20
 800b33e:	46bd      	mov	sp, r7
 800b340:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b344:	4770      	bx	lr
 800b346:	bf00      	nop
 800b348:	08011bd8 	.word	0x08011bd8
 800b34c:	08011be0 	.word	0x08011be0

0800b350 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800b350:	b580      	push	{r7, lr}
 800b352:	b08e      	sub	sp, #56	@ 0x38
 800b354:	af00      	add	r7, sp, #0
 800b356:	60f8      	str	r0, [r7, #12]
 800b358:	60b9      	str	r1, [r7, #8]
 800b35a:	607a      	str	r2, [r7, #4]
 800b35c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800b35e:	2234      	movs	r2, #52	@ 0x34
 800b360:	2100      	movs	r1, #0
 800b362:	68f8      	ldr	r0, [r7, #12]
 800b364:	f003 ff70 	bl	800f248 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800b368:	683b      	ldr	r3, [r7, #0]
 800b36a:	f023 0303 	bic.w	r3, r3, #3
 800b36e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	68ba      	ldr	r2, [r7, #8]
 800b374:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	683a      	ldr	r2, [r7, #0]
 800b380:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	687a      	ldr	r2, [r7, #4]
 800b38c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	f1a3 0208 	sub.w	r2, r3, #8
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2202      	movs	r2, #2
 800b39c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800b3a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	4413      	add	r3, r2
 800b3a8:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800b3aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3ac:	3b04      	subs	r3, #4
 800b3ae:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800b3b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800b3b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3bc:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800b3be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3c0:	3b04      	subs	r3, #4
 800b3c2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800b3c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3ca:	687a      	ldr	r2, [r7, #4]
 800b3cc:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800b3d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800b3d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3da:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800b3e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3e2:	3304      	adds	r3, #4
 800b3e4:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800b3e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b3e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800b3ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ec:	4a1f      	ldr	r2, [pc, #124]	@ (800b46c <_tx_byte_pool_create+0x11c>)
 800b3ee:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b3f6:	f3ef 8310 	mrs	r3, PRIMASK
 800b3fa:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 800b3fc:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 800b3fe:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800b400:	b672      	cpsid	i
#endif
    return(int_posture);
 800b402:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800b404:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	4a19      	ldr	r2, [pc, #100]	@ (800b470 <_tx_byte_pool_create+0x120>)
 800b40a:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800b40c:	4b19      	ldr	r3, [pc, #100]	@ (800b474 <_tx_byte_pool_create+0x124>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d109      	bne.n	800b428 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800b414:	4a18      	ldr	r2, [pc, #96]	@ (800b478 <_tx_byte_pool_create+0x128>)
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	68fa      	ldr	r2, [r7, #12]
 800b41e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	68fa      	ldr	r2, [r7, #12]
 800b424:	631a      	str	r2, [r3, #48]	@ 0x30
 800b426:	e011      	b.n	800b44c <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800b428:	4b13      	ldr	r3, [pc, #76]	@ (800b478 <_tx_byte_pool_create+0x128>)
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800b42e:	6a3b      	ldr	r3, [r7, #32]
 800b430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b432:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800b434:	6a3b      	ldr	r3, [r7, #32]
 800b436:	68fa      	ldr	r2, [r7, #12]
 800b438:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800b43a:	69fb      	ldr	r3, [r7, #28]
 800b43c:	68fa      	ldr	r2, [r7, #12]
 800b43e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	69fa      	ldr	r2, [r7, #28]
 800b444:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	6a3a      	ldr	r2, [r7, #32]
 800b44a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800b44c:	4b09      	ldr	r3, [pc, #36]	@ (800b474 <_tx_byte_pool_create+0x124>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	3301      	adds	r3, #1
 800b452:	4a08      	ldr	r2, [pc, #32]	@ (800b474 <_tx_byte_pool_create+0x124>)
 800b454:	6013      	str	r3, [r2, #0]
 800b456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b458:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	f383 8810 	msr	PRIMASK, r3
}
 800b460:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800b462:	2300      	movs	r3, #0
}
 800b464:	4618      	mov	r0, r3
 800b466:	3738      	adds	r7, #56	@ 0x38
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}
 800b46c:	ffffeeee 	.word	0xffffeeee
 800b470:	42595445 	.word	0x42595445
 800b474:	200024f0 	.word	0x200024f0
 800b478:	200024ec 	.word	0x200024ec

0800b47c <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b08e      	sub	sp, #56	@ 0x38
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b486:	f3ef 8310 	mrs	r3, PRIMASK
 800b48a:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b48c:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b48e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b490:	b672      	cpsid	i
    return(int_posture);
 800b492:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 800b494:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b49a:	4a38      	ldr	r2, [pc, #224]	@ (800b57c <_tx_event_flags_cleanup+0x100>)
 800b49c:	4293      	cmp	r3, r2
 800b49e:	d162      	bne.n	800b566 <_tx_event_flags_cleanup+0xea>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b4a6:	683a      	ldr	r2, [r7, #0]
 800b4a8:	429a      	cmp	r2, r3
 800b4aa:	d15c      	bne.n	800b566 <_tx_event_flags_cleanup+0xea>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b4b0:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 800b4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d056      	beq.n	800b566 <_tx_event_flags_cleanup+0xea>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 800b4b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	4a30      	ldr	r2, [pc, #192]	@ (800b580 <_tx_event_flags_cleanup+0x104>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d151      	bne.n	800b566 <_tx_event_flags_cleanup+0xea>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4c4:	695b      	ldr	r3, [r3, #20]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d04d      	beq.n	800b566 <_tx_event_flags_cleanup+0xea>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d2:	695b      	ldr	r3, [r3, #20]
 800b4d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 800b4d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d8:	691b      	ldr	r3, [r3, #16]
 800b4da:	62bb      	str	r3, [r7, #40]	@ 0x28

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 800b4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	d020      	beq.n	800b524 <_tx_event_flags_cleanup+0xa8>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 800b4e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4e4:	3b01      	subs	r3, #1
 800b4e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 800b4e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4ec:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800b4ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d103      	bne.n	800b4fc <_tx_event_flags_cleanup+0x80>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800b4f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4f6:	2200      	movs	r2, #0
 800b4f8:	611a      	str	r2, [r3, #16]
 800b4fa:	e016      	b.n	800b52a <_tx_event_flags_cleanup+0xae>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b500:	627b      	str	r3, [r7, #36]	@ 0x24
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b506:	623b      	str	r3, [r7, #32]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800b508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b50a:	6a3a      	ldr	r2, [r7, #32]
 800b50c:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800b50e:	6a3b      	ldr	r3, [r7, #32]
 800b510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b512:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 800b514:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	429a      	cmp	r2, r3
 800b51a:	d106      	bne.n	800b52a <_tx_event_flags_cleanup+0xae>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 800b51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b51e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b520:	611a      	str	r2, [r3, #16]
 800b522:	e002      	b.n	800b52a <_tx_event_flags_cleanup+0xae>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 800b524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b526:	2201      	movs	r2, #1
 800b528:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b52e:	2b07      	cmp	r3, #7
 800b530:	d119      	bne.n	800b566 <_tx_event_flags_cleanup+0xea>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	2207      	movs	r2, #7
 800b536:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800b53a:	4b12      	ldr	r3, [pc, #72]	@ (800b584 <_tx_event_flags_cleanup+0x108>)
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	3301      	adds	r3, #1
 800b540:	4a10      	ldr	r2, [pc, #64]	@ (800b584 <_tx_event_flags_cleanup+0x108>)
 800b542:	6013      	str	r3, [r2, #0]
 800b544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b546:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f383 8810 	msr	PRIMASK, r3
}
 800b54e:	bf00      	nop
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f001 ff0d 	bl	800d370 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b556:	f3ef 8310 	mrs	r3, PRIMASK
 800b55a:	617b      	str	r3, [r7, #20]
    return(posture);
 800b55c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b55e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b560:	b672      	cpsid	i
    return(int_posture);
 800b562:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800b564:	637b      	str	r3, [r7, #52]	@ 0x34
 800b566:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b568:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	f383 8810 	msr	PRIMASK, r3
}
 800b570:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800b572:	bf00      	nop
 800b574:	3738      	adds	r7, #56	@ 0x38
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
 800b57a:	bf00      	nop
 800b57c:	0800b47d 	.word	0x0800b47d
 800b580:	4456444e 	.word	0x4456444e
 800b584:	20002594 	.word	0x20002594

0800b588 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 800b588:	b580      	push	{r7, lr}
 800b58a:	b088      	sub	sp, #32
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 800b592:	2224      	movs	r2, #36	@ 0x24
 800b594:	2100      	movs	r1, #0
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f003 fe56 	bl	800f248 <memset>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	683a      	ldr	r2, [r7, #0]
 800b5a0:	605a      	str	r2, [r3, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b5a2:	f3ef 8310 	mrs	r3, PRIMASK
 800b5a6:	613b      	str	r3, [r7, #16]
    return(posture);
 800b5a8:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800b5aa:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b5ac:	b672      	cpsid	i
    return(int_posture);
 800b5ae:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 800b5b0:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	4a18      	ldr	r2, [pc, #96]	@ (800b618 <_tx_event_flags_create+0x90>)
 800b5b6:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 800b5b8:	4b18      	ldr	r3, [pc, #96]	@ (800b61c <_tx_event_flags_create+0x94>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d109      	bne.n	800b5d4 <_tx_event_flags_create+0x4c>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 800b5c0:	4a17      	ldr	r2, [pc, #92]	@ (800b620 <_tx_event_flags_create+0x98>)
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	6013      	str	r3, [r2, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	687a      	ldr	r2, [r7, #4]
 800b5ca:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	61da      	str	r2, [r3, #28]
 800b5d2:	e011      	b.n	800b5f8 <_tx_event_flags_create+0x70>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 800b5d4:	4b12      	ldr	r3, [pc, #72]	@ (800b620 <_tx_event_flags_create+0x98>)
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 800b5da:	69bb      	ldr	r3, [r7, #24]
 800b5dc:	69db      	ldr	r3, [r3, #28]
 800b5de:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 800b5e0:	69bb      	ldr	r3, [r7, #24]
 800b5e2:	687a      	ldr	r2, [r7, #4]
 800b5e4:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 800b5e6:	697b      	ldr	r3, [r7, #20]
 800b5e8:	687a      	ldr	r2, [r7, #4]
 800b5ea:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	697a      	ldr	r2, [r7, #20]
 800b5f0:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	69ba      	ldr	r2, [r7, #24]
 800b5f6:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 800b5f8:	4b08      	ldr	r3, [pc, #32]	@ (800b61c <_tx_event_flags_create+0x94>)
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	4a07      	ldr	r2, [pc, #28]	@ (800b61c <_tx_event_flags_create+0x94>)
 800b600:	6013      	str	r3, [r2, #0]
 800b602:	69fb      	ldr	r3, [r7, #28]
 800b604:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b606:	68bb      	ldr	r3, [r7, #8]
 800b608:	f383 8810 	msr	PRIMASK, r3
}
 800b60c:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800b60e:	2300      	movs	r3, #0
}
 800b610:	4618      	mov	r0, r3
 800b612:	3720      	adds	r7, #32
 800b614:	46bd      	mov	sp, r7
 800b616:	bd80      	pop	{r7, pc}
 800b618:	4456444e 	.word	0x4456444e
 800b61c:	200024d8 	.word	0x200024d8
 800b620:	200024d4 	.word	0x200024d4

0800b624 <_tx_event_flags_get>:
/*                                            resulting in version 6.2.0  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b096      	sub	sp, #88	@ 0x58
 800b628:	af00      	add	r7, sp, #0
 800b62a:	60f8      	str	r0, [r7, #12]
 800b62c:	60b9      	str	r1, [r7, #8]
 800b62e:	607a      	str	r2, [r7, #4]
 800b630:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b632:	f3ef 8310 	mrs	r3, PRIMASK
 800b636:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800b63a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b63c:	b672      	cpsid	i
    return(int_posture);
 800b63e:	6a3b      	ldr	r3, [r7, #32]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 800b640:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	689b      	ldr	r3, [r3, #8]
 800b646:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return the actual event flags and apply delayed clearing.  */
    *actual_flags_ptr =  current_flags & ~group_ptr -> tx_event_flags_group_delayed_clear;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	6a1b      	ldr	r3, [r3, #32]
 800b64c:	43da      	mvns	r2, r3
 800b64e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b650:	401a      	ands	r2, r3
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	601a      	str	r2, [r3, #0]

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	f003 0302 	and.w	r3, r3, #2
 800b65c:	643b      	str	r3, [r7, #64]	@ 0x40
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	6a1b      	ldr	r3, [r3, #32]
 800b662:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 800b664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b666:	2b00      	cmp	r3, #0
 800b668:	d004      	beq.n	800b674 <_tx_event_flags_get+0x50>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 800b66a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b66c:	43db      	mvns	r3, r3
 800b66e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b670:	4013      	ands	r3, r2
 800b672:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 800b674:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b676:	2b02      	cmp	r3, #2
 800b678:	d10a      	bne.n	800b690 <_tx_event_flags_get+0x6c>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800b67a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	4013      	ands	r3, r2
 800b680:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 800b682:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	429a      	cmp	r2, r3
 800b688:	d006      	beq.n	800b698 <_tx_event_flags_get+0x74>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 800b68a:	2300      	movs	r3, #0
 800b68c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b68e:	e003      	b.n	800b698 <_tx_event_flags_get+0x74>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800b690:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b692:	68bb      	ldr	r3, [r7, #8]
 800b694:	4013      	ands	r3, r2
 800b696:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 800b698:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d026      	beq.n	800b6ec <_tx_event_flags_get+0xc8>
    {

        /* Yes, this request can be handled immediately.  */

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	f003 0301 	and.w	r3, r3, #1
 800b6a4:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 800b6a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d11c      	bne.n	800b6e6 <_tx_event_flags_get+0xc2>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	695b      	ldr	r3, [r3, #20]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d005      	beq.n	800b6c4 <_tx_event_flags_get+0xa0>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	691b      	ldr	r3, [r3, #16]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <_tx_event_flags_get+0xa0>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	647b      	str	r3, [r7, #68]	@ 0x44
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 800b6c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b6c6:	2b01      	cmp	r3, #1
 800b6c8:	d106      	bne.n	800b6d8 <_tx_event_flags_get+0xb4>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	6a1a      	ldr	r2, [r3, #32]
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	621a      	str	r2, [r3, #32]
 800b6d6:	e006      	b.n	800b6e6 <_tx_event_flags_get+0xc2>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	689a      	ldr	r2, [r3, #8]
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	43db      	mvns	r3, r3
 800b6e0:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6ea:	e073      	b.n	800b7d4 <_tx_event_flags_get+0x1b0>
#endif
    else
    {
        /* flags_satisfied is 0.  */
        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800b6ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d06e      	beq.n	800b7d0 <_tx_event_flags_get+0x1ac>
        {

            /* Determine if the preempt disable flag is non-zero OR the requested events is 0.  */
            if ((_tx_thread_preempt_disable != ((UINT) 0)) || (requested_flags == (UINT) 0))
 800b6f2:	4b3e      	ldr	r3, [pc, #248]	@ (800b7ec <_tx_event_flags_get+0x1c8>)
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d102      	bne.n	800b700 <_tx_event_flags_get+0xdc>
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d102      	bne.n	800b706 <_tx_event_flags_get+0xe2>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point,
                   or if requested_flags is 0, return error completion.  */
                status =  TX_NO_EVENTS;
 800b700:	2307      	movs	r3, #7
 800b702:	653b      	str	r3, [r7, #80]	@ 0x50
 800b704:	e066      	b.n	800b7d4 <_tx_event_flags_get+0x1b0>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 800b706:	4b3a      	ldr	r3, [pc, #232]	@ (800b7f0 <_tx_event_flags_get+0x1cc>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 800b70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b70e:	4a39      	ldr	r2, [pc, #228]	@ (800b7f4 <_tx_event_flags_get+0x1d0>)
 800b710:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 800b712:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b714:	68ba      	ldr	r2, [r7, #8]
 800b716:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 800b718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b71a:	687a      	ldr	r2, [r7, #4]
 800b71c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 800b720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b722:	683a      	ldr	r2, [r7, #0]
 800b724:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 800b726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b728:	68fa      	ldr	r2, [r7, #12]
 800b72a:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800b72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b72e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b732:	1c5a      	adds	r2, r3, #1
 800b734:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b736:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	695b      	ldr	r3, [r3, #20]
 800b73e:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800b740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b742:	2b00      	cmp	r3, #0
 800b744:	d109      	bne.n	800b75a <_tx_event_flags_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b74a:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 800b74c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b74e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b750:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 800b752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b754:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b756:	675a      	str	r2, [r3, #116]	@ 0x74
 800b758:	e011      	b.n	800b77e <_tx_event_flags_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800b760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b762:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b764:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800b766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b768:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b76a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800b76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b76e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b770:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800b772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b774:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b776:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800b778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b77a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b77c:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	695b      	ldr	r3, [r3, #20]
 800b782:	1c5a      	adds	r2, r3, #1
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 800b788:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b78a:	2207      	movs	r2, #7
 800b78c:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b790:	2201      	movs	r2, #1
 800b792:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800b794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b796:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b798:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800b79a:	4b14      	ldr	r3, [pc, #80]	@ (800b7ec <_tx_event_flags_get+0x1c8>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	3301      	adds	r3, #1
 800b7a0:	4a12      	ldr	r2, [pc, #72]	@ (800b7ec <_tx_event_flags_get+0x1c8>)
 800b7a2:	6013      	str	r3, [r2, #0]
 800b7a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7a6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7a8:	697b      	ldr	r3, [r7, #20]
 800b7aa:	f383 8810 	msr	PRIMASK, r3
}
 800b7ae:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800b7b0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800b7b2:	f001 fedd 	bl	800d570 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b7b6:	f3ef 8310 	mrs	r3, PRIMASK
 800b7ba:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b7bc:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b7be:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b7c0:	b672      	cpsid	i
    return(int_posture);
 800b7c2:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 800b7c4:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800b7c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b7cc:	653b      	str	r3, [r7, #80]	@ 0x50
 800b7ce:	e001      	b.n	800b7d4 <_tx_event_flags_get+0x1b0>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 800b7d0:	2307      	movs	r3, #7
 800b7d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b7d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7d6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	f383 8810 	msr	PRIMASK, r3
}
 800b7de:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800b7e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3758      	adds	r7, #88	@ 0x58
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}
 800b7ea:	bf00      	nop
 800b7ec:	20002594 	.word	0x20002594
 800b7f0:	200024fc 	.word	0x200024fc
 800b7f4:	0800b47d 	.word	0x0800b47d

0800b7f8 <_tx_event_flags_set>:
/*                                            check logic, resulting in   */
/*                                            version 6.1.11              */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b0a6      	sub	sp, #152	@ 0x98
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	60f8      	str	r0, [r7, #12]
 800b800:	60b9      	str	r1, [r7, #8]
 800b802:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b804:	f3ef 8310 	mrs	r3, PRIMASK
 800b808:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800b80a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800b80c:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800b80e:	b672      	cpsid	i
    return(int_posture);
 800b810:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800b812:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f003 0302 	and.w	r3, r3, #2
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d023      	beq.n	800b868 <_tx_event_flags_set+0x70>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 800b820:	2300      	movs	r3, #0
 800b822:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	695b      	ldr	r3, [r3, #20]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d005      	beq.n	800b838 <_tx_event_flags_set+0x40>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	691b      	ldr	r3, [r3, #16]
 800b830:	2b00      	cmp	r3, #0
 800b832:	d101      	bne.n	800b838 <_tx_event_flags_set+0x40>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 800b834:	2301      	movs	r3, #1
 800b836:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 800b838:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b83a:	2b01      	cmp	r3, #1
 800b83c:	d107      	bne.n	800b84e <_tx_event_flags_set+0x56>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	6a1a      	ldr	r2, [r3, #32]
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	43db      	mvns	r3, r3
 800b846:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	621a      	str	r2, [r3, #32]
 800b84c:	e005      	b.n	800b85a <_tx_event_flags_set+0x62>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	689a      	ldr	r2, [r3, #8]
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	609a      	str	r2, [r3, #8]
 800b85a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b85e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b860:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b862:	f383 8810 	msr	PRIMASK, r3
}
 800b866:	e1d2      	b.n	800bc0e <_tx_event_flags_set+0x416>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	689a      	ldr	r2, [r3, #8]
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	6a1b      	ldr	r3, [r3, #32]
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d006      	beq.n	800b88a <_tx_event_flags_set+0x92>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	6a1a      	ldr	r2, [r3, #32]
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	43db      	mvns	r3, r3
 800b884:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 800b88a:	2300      	movs	r3, #0
 800b88c:	677b      	str	r3, [r7, #116]	@ 0x74

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	695b      	ldr	r3, [r3, #20]
 800b892:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	691b      	ldr	r3, [r3, #16]
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	f000 81a4 	beq.w	800bbe8 <_tx_event_flags_set+0x3f0>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 800b8a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d167      	bne.n	800b978 <_tx_event_flags_set+0x180>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	691b      	ldr	r3, [r3, #16]
 800b8ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	689b      	ldr	r3, [r3, #8]
 800b8b4:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 800b8b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b8ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b8bc:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 800b8be:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b8c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b8c6:	667b      	str	r3, [r7, #100]	@ 0x64

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 800b8c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b8ca:	f003 0302 	and.w	r3, r3, #2
 800b8ce:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 800b8d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8d2:	2b02      	cmp	r3, #2
 800b8d4:	d10a      	bne.n	800b8ec <_tx_event_flags_set+0xf4>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 800b8d6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b8d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b8da:	4013      	ands	r3, r2
 800b8dc:	67bb      	str	r3, [r7, #120]	@ 0x78

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 800b8de:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800b8e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b8e2:	429a      	cmp	r2, r3
 800b8e4:	d006      	beq.n	800b8f4 <_tx_event_flags_set+0xfc>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b8ea:	e003      	b.n	800b8f4 <_tx_event_flags_set+0xfc>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 800b8ec:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b8ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b8f0:	4013      	ands	r3, r2
 800b8f2:	67bb      	str	r3, [r7, #120]	@ 0x78
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 800b8f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	f000 817d 	beq.w	800bbf6 <_tx_event_flags_set+0x3fe>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800b8fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b902:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    *suspend_info_ptr =  current_event_flags;
 800b904:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b906:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b908:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800b90a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b90c:	f003 0301 	and.w	r3, r3, #1
 800b910:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 800b912:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b914:	2b01      	cmp	r3, #1
 800b916:	d106      	bne.n	800b926 <_tx_event_flags_set+0x12e>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	689a      	ldr	r2, [r3, #8]
 800b91c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b91e:	43db      	mvns	r3, r3
 800b920:	401a      	ands	r2, r3
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	2200      	movs	r2, #0
 800b92a:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2200      	movs	r2, #0
 800b930:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800b932:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b936:	2200      	movs	r2, #0
 800b938:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b93a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b93e:	2200      	movs	r2, #0
 800b940:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 800b944:	4ba7      	ldr	r3, [pc, #668]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	3301      	adds	r3, #1
 800b94a:	4aa6      	ldr	r2, [pc, #664]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800b94c:	6013      	str	r3, [r2, #0]
 800b94e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b952:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b956:	f383 8810 	msr	PRIMASK, r3
}
 800b95a:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 800b95c:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800b960:	f001 fd06 	bl	800d370 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b964:	f3ef 8310 	mrs	r3, PRIMASK
 800b968:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800b96a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800b96c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800b96e:	b672      	cpsid	i
    return(int_posture);
 800b970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 800b972:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b976:	e13e      	b.n	800bbf6 <_tx_event_flags_set+0x3fe>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	691b      	ldr	r3, [r3, #16]
 800b97c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                thread_ptr =      suspended_list;
 800b980:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b984:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	2200      	movs	r2, #0
 800b98c:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 800b98e:	2300      	movs	r3, #0
 800b990:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                last_satisfied =  TX_NULL;
 800b994:	2300      	movs	r3, #0
 800b996:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	689b      	ldr	r3, [r3, #8]
 800b99e:	67fb      	str	r3, [r7, #124]	@ 0x7c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 800b9a0:	4b90      	ldr	r3, [pc, #576]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	4a8f      	ldr	r2, [pc, #572]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800b9a8:	6013      	str	r3, [r2, #0]

                /* Since we have temporarily disabled preemption globally, set the preempt 
                   check flag to check for any preemption condition - including from 
                   unrelated ISR processing.  */
                preempt_check =  TX_TRUE;
 800b9aa:	2301      	movs	r3, #1
 800b9ac:	677b      	str	r3, [r7, #116]	@ 0x74
 800b9ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b9b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9b6:	f383 8810 	msr	PRIMASK, r3
}
 800b9ba:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b9bc:	f3ef 8310 	mrs	r3, PRIMASK
 800b9c0:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b9c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b9c4:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b9c6:	b672      	cpsid	i
    return(int_posture);
 800b9c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 800b9ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	68db      	ldr	r3, [r3, #12]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d00f      	beq.n	800b9f6 <_tx_event_flags_set+0x1fe>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	2200      	movs	r2, #0
 800b9da:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 800b9dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b9e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	695b      	ldr	r3, [r3, #20]
 800b9e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	689b      	ldr	r3, [r3, #8]
 800b9f0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800b9f2:	4313      	orrs	r3, r2
 800b9f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800b9f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b9fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b9fc:	66fb      	str	r3, [r7, #108]	@ 0x6c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 800b9fe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ba04:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 800ba06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ba0e:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 800ba10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba12:	f003 0302 	and.w	r3, r3, #2
 800ba16:	663b      	str	r3, [r7, #96]	@ 0x60

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 800ba18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ba1a:	2b02      	cmp	r3, #2
 800ba1c:	d10a      	bne.n	800ba34 <_tx_event_flags_set+0x23c>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 800ba1e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ba20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba22:	4013      	ands	r3, r2
 800ba24:	67bb      	str	r3, [r7, #120]	@ 0x78

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 800ba26:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800ba28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba2a:	429a      	cmp	r2, r3
 800ba2c:	d006      	beq.n	800ba3c <_tx_event_flags_set+0x244>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 800ba2e:	2300      	movs	r3, #0
 800ba30:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ba32:	e003      	b.n	800ba3c <_tx_event_flags_set+0x244>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 800ba34:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ba36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba38:	4013      	ands	r3, r2
 800ba3a:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 800ba3c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba42:	2b07      	cmp	r3, #7
 800ba44:	d001      	beq.n	800ba4a <_tx_event_flags_set+0x252>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 800ba46:	2301      	movs	r3, #1
 800ba48:	67bb      	str	r3, [r7, #120]	@ 0x78
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 800ba4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d069      	beq.n	800bb24 <_tx_event_flags_set+0x32c>

                        /* Yes, this request can be handled now.  */

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800ba50:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba56:	2b07      	cmp	r3, #7
 800ba58:	d11d      	bne.n	800ba96 <_tx_event_flags_set+0x29e>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800ba5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ba60:	65fb      	str	r3, [r7, #92]	@ 0x5c
                            *suspend_info_ptr =  current_event_flags;
 800ba62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba64:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ba66:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800ba68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba6a:	f003 0301 	and.w	r3, r3, #1
 800ba6e:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 800ba70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba72:	2b01      	cmp	r3, #1
 800ba74:	d106      	bne.n	800ba84 <_tx_event_flags_set+0x28c>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	689a      	ldr	r2, [r3, #8]
 800ba7a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba7c:	43db      	mvns	r3, r3
 800ba7e:	401a      	ands	r2, r3
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ba84:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba88:	2200      	movs	r2, #0
 800ba8a:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800ba8c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba90:	2200      	movs	r2, #0
 800ba92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 800ba96:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ba9c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800baa0:	429a      	cmp	r2, r3
 800baa2:	d103      	bne.n	800baac <_tx_event_flags_set+0x2b4>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 800baa4:	2300      	movs	r3, #0
 800baa6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800baaa:	e018      	b.n	800bade <_tx_event_flags_set+0x2e6>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800baac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bab2:	657b      	str	r3, [r7, #84]	@ 0x54
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800bab4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bab8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800baba:	653b      	str	r3, [r7, #80]	@ 0x50
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800babc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800babe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bac0:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 800bac2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bac4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800bac6:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 800bac8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bacc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bad0:	429a      	cmp	r2, r3
 800bad2:	d104      	bne.n	800bade <_tx_event_flags_set+0x2e6>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 800bad4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bada:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	695b      	ldr	r3, [r3, #20]
 800bae2:	1e5a      	subs	r2, r3, #1
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 800bae8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800baec:	2b00      	cmp	r3, #0
 800baee:	d10c      	bne.n	800bb0a <_tx_event_flags_set+0x312>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 800baf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800baf4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            last_satisfied =  thread_ptr;
 800baf8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bafc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 800bb00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb04:	2200      	movs	r2, #0
 800bb06:	671a      	str	r2, [r3, #112]	@ 0x70
 800bb08:	e00c      	b.n	800bb24 <_tx_event_flags_set+0x32c>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 800bb0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bb0e:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800bb12:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 800bb14:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb18:	2200      	movs	r2, #0
 800bb1a:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 800bb1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 800bb24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                    /* Decrement the suspension count.  */
                    suspended_count--;
 800bb2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bb2e:	3b01      	subs	r3, #1
 800bb30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                } while (suspended_count != TX_NO_SUSPENSIONS);
 800bb34:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	f47f af38 	bne.w	800b9ae <_tx_event_flags_set+0x1b6>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800bb44:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	6a1b      	ldr	r3, [r3, #32]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d00a      	beq.n	800bb64 <_tx_event_flags_set+0x36c>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	689a      	ldr	r2, [r3, #8]
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	6a1b      	ldr	r3, [r3, #32]
 800bb56:	43db      	mvns	r3, r3
 800bb58:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2200      	movs	r2, #0
 800bb62:	621a      	str	r2, [r3, #32]
 800bb64:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bb68:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb6c:	f383 8810 	msr	PRIMASK, r3
}
 800bb70:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 800bb72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bb76:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 800bb7a:	e01f      	b.n	800bbbc <_tx_event_flags_set+0x3c4>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800bb7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bb80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb82:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb84:	f3ef 8310 	mrs	r3, PRIMASK
 800bb88:	623b      	str	r3, [r7, #32]
    return(posture);
 800bb8a:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bb8c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bb8e:	b672      	cpsid	i
    return(int_posture);
 800bb90:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 800bb92:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 800bb96:	4b13      	ldr	r3, [pc, #76]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	3301      	adds	r3, #1
 800bb9c:	4a11      	ldr	r2, [pc, #68]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800bb9e:	6013      	str	r3, [r2, #0]
 800bba0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bba4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba8:	f383 8810 	msr	PRIMASK, r3
}
 800bbac:	bf00      	nop

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 800bbae:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800bbb2:	f001 fbdd 	bl	800d370 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 800bbb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbb8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                while(thread_ptr != TX_NULL)
 800bbbc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d1db      	bne.n	800bb7c <_tx_event_flags_set+0x384>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bbc4:	f3ef 8310 	mrs	r3, PRIMASK
 800bbc8:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bbca:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bbcc:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bbce:	b672      	cpsid	i
    return(int_posture);
 800bbd0:	697b      	ldr	r3, [r7, #20]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 800bbd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 800bbd6:	4b03      	ldr	r3, [pc, #12]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	3b01      	subs	r3, #1
 800bbdc:	4a01      	ldr	r2, [pc, #4]	@ (800bbe4 <_tx_event_flags_set+0x3ec>)
 800bbde:	6013      	str	r3, [r2, #0]
 800bbe0:	e009      	b.n	800bbf6 <_tx_event_flags_set+0x3fe>
 800bbe2:	bf00      	nop
 800bbe4:	20002594 	.word	0x20002594
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	695b      	ldr	r3, [r3, #20]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d002      	beq.n	800bbf6 <_tx_event_flags_set+0x3fe>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	2201      	movs	r2, #1
 800bbf4:	60da      	str	r2, [r3, #12]
 800bbf6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bbfa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	f383 8810 	msr	PRIMASK, r3
}
 800bc02:	bf00      	nop
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 800bc04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d101      	bne.n	800bc0e <_tx_event_flags_set+0x416>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 800bc0a:	f001 fb77 	bl	800d2fc <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 800bc0e:	2300      	movs	r3, #0
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3798      	adds	r7, #152	@ 0x98
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800bc1c:	f001 fa66 	bl	800d0ec <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800bc20:	f001 fe8c 	bl	800d93c <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800bc24:	4b12      	ldr	r3, [pc, #72]	@ (800bc70 <_tx_initialize_high_level+0x58>)
 800bc26:	2200      	movs	r2, #0
 800bc28:	601a      	str	r2, [r3, #0]
 800bc2a:	4b12      	ldr	r3, [pc, #72]	@ (800bc74 <_tx_initialize_high_level+0x5c>)
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800bc30:	4b11      	ldr	r3, [pc, #68]	@ (800bc78 <_tx_initialize_high_level+0x60>)
 800bc32:	2200      	movs	r2, #0
 800bc34:	601a      	str	r2, [r3, #0]
 800bc36:	4b11      	ldr	r3, [pc, #68]	@ (800bc7c <_tx_initialize_high_level+0x64>)
 800bc38:	2200      	movs	r2, #0
 800bc3a:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800bc3c:	4b10      	ldr	r3, [pc, #64]	@ (800bc80 <_tx_initialize_high_level+0x68>)
 800bc3e:	2200      	movs	r2, #0
 800bc40:	601a      	str	r2, [r3, #0]
 800bc42:	4b10      	ldr	r3, [pc, #64]	@ (800bc84 <_tx_initialize_high_level+0x6c>)
 800bc44:	2200      	movs	r2, #0
 800bc46:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800bc48:	4b0f      	ldr	r3, [pc, #60]	@ (800bc88 <_tx_initialize_high_level+0x70>)
 800bc4a:	2200      	movs	r2, #0
 800bc4c:	601a      	str	r2, [r3, #0]
 800bc4e:	4b0f      	ldr	r3, [pc, #60]	@ (800bc8c <_tx_initialize_high_level+0x74>)
 800bc50:	2200      	movs	r2, #0
 800bc52:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800bc54:	4b0e      	ldr	r3, [pc, #56]	@ (800bc90 <_tx_initialize_high_level+0x78>)
 800bc56:	2200      	movs	r2, #0
 800bc58:	601a      	str	r2, [r3, #0]
 800bc5a:	4b0e      	ldr	r3, [pc, #56]	@ (800bc94 <_tx_initialize_high_level+0x7c>)
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800bc60:	4b0d      	ldr	r3, [pc, #52]	@ (800bc98 <_tx_initialize_high_level+0x80>)
 800bc62:	2200      	movs	r2, #0
 800bc64:	601a      	str	r2, [r3, #0]
 800bc66:	4b0d      	ldr	r3, [pc, #52]	@ (800bc9c <_tx_initialize_high_level+0x84>)
 800bc68:	2200      	movs	r2, #0
 800bc6a:	601a      	str	r2, [r3, #0]
#endif
}
 800bc6c:	bf00      	nop
 800bc6e:	bd80      	pop	{r7, pc}
 800bc70:	200024c4 	.word	0x200024c4
 800bc74:	200024c8 	.word	0x200024c8
 800bc78:	200024cc 	.word	0x200024cc
 800bc7c:	200024d0 	.word	0x200024d0
 800bc80:	200024d4 	.word	0x200024d4
 800bc84:	200024d8 	.word	0x200024d8
 800bc88:	200024e4 	.word	0x200024e4
 800bc8c:	200024e8 	.word	0x200024e8
 800bc90:	200024ec 	.word	0x200024ec
 800bc94:	200024f0 	.word	0x200024f0
 800bc98:	200024dc 	.word	0x200024dc
 800bc9c:	200024e0 	.word	0x200024e0

0800bca0 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800bca4:	4b10      	ldr	r3, [pc, #64]	@ (800bce8 <_tx_initialize_kernel_enter+0x48>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800bcac:	d00c      	beq.n	800bcc8 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800bcae:	4b0e      	ldr	r3, [pc, #56]	@ (800bce8 <_tx_initialize_kernel_enter+0x48>)
 800bcb0:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800bcb4:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800bcb6:	f7f4 fadf 	bl	8000278 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800bcba:	f7ff ffad 	bl	800bc18 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800bcbe:	4b0b      	ldr	r3, [pc, #44]	@ (800bcec <_tx_initialize_kernel_enter+0x4c>)
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	3301      	adds	r3, #1
 800bcc4:	4a09      	ldr	r2, [pc, #36]	@ (800bcec <_tx_initialize_kernel_enter+0x4c>)
 800bcc6:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800bcc8:	4b07      	ldr	r3, [pc, #28]	@ (800bce8 <_tx_initialize_kernel_enter+0x48>)
 800bcca:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800bcce:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800bcd0:	4b07      	ldr	r3, [pc, #28]	@ (800bcf0 <_tx_initialize_kernel_enter+0x50>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	4618      	mov	r0, r3
 800bcd6:	f7f5 fa69 	bl	80011ac <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800bcda:	4b03      	ldr	r3, [pc, #12]	@ (800bce8 <_tx_initialize_kernel_enter+0x48>)
 800bcdc:	2200      	movs	r2, #0
 800bcde:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800bce0:	f7f4 fb08 	bl	80002f4 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800bce4:	bf00      	nop
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	20000010 	.word	0x20000010
 800bcec:	20002594 	.word	0x20002594
 800bcf0:	200024f4 	.word	0x200024f4

0800bcf4 <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800bcf4:	b580      	push	{r7, lr}
 800bcf6:	b08e      	sub	sp, #56	@ 0x38
 800bcf8:	af00      	add	r7, sp, #0
 800bcfa:	6078      	str	r0, [r7, #4]
 800bcfc:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bcfe:	f3ef 8310 	mrs	r3, PRIMASK
 800bd02:	623b      	str	r3, [r7, #32]
    return(posture);
 800bd04:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bd06:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd08:	b672      	cpsid	i
    return(int_posture);
 800bd0a:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 800bd0c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd12:	4a33      	ldr	r2, [pc, #204]	@ (800bde0 <_tx_mutex_cleanup+0xec>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d158      	bne.n	800bdca <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bd1e:	683a      	ldr	r2, [r7, #0]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d152      	bne.n	800bdca <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd28:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 800bd2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d04c      	beq.n	800bdca <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 800bd30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	4a2b      	ldr	r2, [pc, #172]	@ (800bde4 <_tx_mutex_cleanup+0xf0>)
 800bd36:	4293      	cmp	r3, r2
 800bd38:	d147      	bne.n	800bdca <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd3c:	69db      	ldr	r3, [r3, #28]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d043      	beq.n	800bdca <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2200      	movs	r2, #0
 800bd46:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 800bd48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd4a:	69db      	ldr	r3, [r3, #28]
 800bd4c:	1e5a      	subs	r2, r3, #1
 800bd4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd50:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800bd52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd54:	69db      	ldr	r3, [r3, #28]
 800bd56:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800bd58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d103      	bne.n	800bd66 <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800bd5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd60:	2200      	movs	r2, #0
 800bd62:	619a      	str	r2, [r3, #24]
 800bd64:	e013      	b.n	800bd8e <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd6a:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bd70:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800bd72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd76:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800bd78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd7c:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 800bd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd80:	699b      	ldr	r3, [r3, #24]
 800bd82:	687a      	ldr	r2, [r7, #4]
 800bd84:	429a      	cmp	r2, r3
 800bd86:	d102      	bne.n	800bd8e <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 800bd88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd8c:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bd92:	2b0d      	cmp	r3, #13
 800bd94:	d119      	bne.n	800bdca <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	221d      	movs	r2, #29
 800bd9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800bd9e:	4b12      	ldr	r3, [pc, #72]	@ (800bde8 <_tx_mutex_cleanup+0xf4>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	3301      	adds	r3, #1
 800bda4:	4a10      	ldr	r2, [pc, #64]	@ (800bde8 <_tx_mutex_cleanup+0xf4>)
 800bda6:	6013      	str	r3, [r2, #0]
 800bda8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdaa:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bdac:	693b      	ldr	r3, [r7, #16]
 800bdae:	f383 8810 	msr	PRIMASK, r3
}
 800bdb2:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f001 fadb 	bl	800d370 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bdba:	f3ef 8310 	mrs	r3, PRIMASK
 800bdbe:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bdc0:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bdc2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bdc4:	b672      	cpsid	i
    return(int_posture);
 800bdc6:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800bdc8:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdcc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	f383 8810 	msr	PRIMASK, r3
}
 800bdd4:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800bdd6:	bf00      	nop
 800bdd8:	3738      	adds	r7, #56	@ 0x38
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
 800bdde:	bf00      	nop
 800bde0:	0800bcf5 	.word	0x0800bcf5
 800bde4:	4d555445 	.word	0x4d555445
 800bde8:	20002594 	.word	0x20002594

0800bdec <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b092      	sub	sp, #72	@ 0x48
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bdf6:	f3ef 8310 	mrs	r3, PRIMASK
 800bdfa:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800bdfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800bdfe:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800be00:	b672      	cpsid	i
    return(int_posture);
 800be02:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 800be04:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800be06:	4b7a      	ldr	r3, [pc, #488]	@ (800bff0 <_tx_mutex_get+0x204>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	689b      	ldr	r3, [r3, #8]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d144      	bne.n	800be9e <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	2201      	movs	r2, #1
 800be18:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800be1e:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 800be20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be22:	2b00      	cmp	r3, #0
 800be24:	d032      	beq.n	800be8c <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	691b      	ldr	r3, [r3, #16]
 800be2a:	2b01      	cmp	r3, #1
 800be2c:	d106      	bne.n	800be3c <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800be2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	2220      	movs	r2, #32
 800be3a:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800be3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be3e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800be42:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 800be44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be46:	2b00      	cmp	r3, #0
 800be48:	d00f      	beq.n	800be6a <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 800be4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be4e:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800be50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be52:	687a      	ldr	r2, [r7, #4]
 800be54:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800be56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be58:	687a      	ldr	r2, [r7, #4]
 800be5a:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be60:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be66:	62da      	str	r2, [r3, #44]	@ 0x2c
 800be68:	e009      	b.n	800be7e <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800be6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be6c:	687a      	ldr	r2, [r7, #4]
 800be6e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	687a      	ldr	r2, [r7, #4]
 800be76:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 800be7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800be84:	1c5a      	adds	r2, r3, #1
 800be86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be88:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 800be8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be8e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be90:	69fb      	ldr	r3, [r7, #28]
 800be92:	f383 8810 	msr	PRIMASK, r3
}
 800be96:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800be98:	2300      	movs	r3, #0
 800be9a:	647b      	str	r3, [r7, #68]	@ 0x44
 800be9c:	e0a2      	b.n	800bfe4 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	68db      	ldr	r3, [r3, #12]
 800bea2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d10d      	bne.n	800bec4 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	689b      	ldr	r3, [r3, #8]
 800beac:	1c5a      	adds	r2, r3, #1
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	609a      	str	r2, [r3, #8]
 800beb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800beb4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800beb6:	69bb      	ldr	r3, [r7, #24]
 800beb8:	f383 8810 	msr	PRIMASK, r3
}
 800bebc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 800bebe:	2300      	movs	r3, #0
 800bec0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bec2:	e08f      	b.n	800bfe4 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	f000 8084 	beq.w	800bfd4 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800becc:	4b49      	ldr	r3, [pc, #292]	@ (800bff4 <_tx_mutex_get+0x208>)
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d008      	beq.n	800bee6 <_tx_mutex_get+0xfa>
 800bed4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bed6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bed8:	697b      	ldr	r3, [r7, #20]
 800beda:	f383 8810 	msr	PRIMASK, r3
}
 800bede:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 800bee0:	231d      	movs	r3, #29
 800bee2:	647b      	str	r3, [r7, #68]	@ 0x44
 800bee4:	e07e      	b.n	800bfe4 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	68db      	ldr	r3, [r3, #12]
 800beea:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 800beec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beee:	4a42      	ldr	r2, [pc, #264]	@ (800bff8 <_tx_mutex_get+0x20c>)
 800bef0:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 800bef2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bef4:	687a      	ldr	r2, [r7, #4]
 800bef6:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800bef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800befa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800befe:	1c5a      	adds	r2, r3, #1
 800bf00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf02:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	69db      	ldr	r3, [r3, #28]
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d109      	bne.n	800bf22 <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf12:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800bf14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf18:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800bf1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf1e:	675a      	str	r2, [r3, #116]	@ 0x74
 800bf20:	e011      	b.n	800bf46 <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	699b      	ldr	r3, [r3, #24]
 800bf26:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800bf28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bf2c:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800bf2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf32:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800bf34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf38:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800bf3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf3e:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800bf40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf42:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf44:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	69db      	ldr	r3, [r3, #28]
 800bf4a:	1c5a      	adds	r2, r3, #1
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 800bf50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf52:	220d      	movs	r2, #13
 800bf54:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bf56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf58:	2201      	movs	r2, #1
 800bf5a:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800bf5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf5e:	683a      	ldr	r2, [r7, #0]
 800bf60:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800bf62:	4b24      	ldr	r3, [pc, #144]	@ (800bff4 <_tx_mutex_get+0x208>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	3301      	adds	r3, #1
 800bf68:	4a22      	ldr	r2, [pc, #136]	@ (800bff4 <_tx_mutex_get+0x208>)
 800bf6a:	6013      	str	r3, [r2, #0]
 800bf6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf6e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	f383 8810 	msr	PRIMASK, r3
}
 800bf76:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	691b      	ldr	r3, [r3, #16]
 800bf7c:	2b01      	cmp	r3, #1
 800bf7e:	d121      	bne.n	800bfc4 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bf84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d903      	bls.n	800bf94 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 800bf8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 800bf94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	d204      	bcs.n	800bfac <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 800bfa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfa8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 800bfac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfb4:	429a      	cmp	r2, r3
 800bfb6:	d905      	bls.n	800bfc4 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 800bfb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800bfc0:	f000 f8ce 	bl	800c160 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800bfc4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800bfc6:	f001 fad3 	bl	800d570 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800bfca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bfcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bfd0:	647b      	str	r3, [r7, #68]	@ 0x44
 800bfd2:	e007      	b.n	800bfe4 <_tx_mutex_get+0x1f8>
 800bfd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfd6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	f383 8810 	msr	PRIMASK, r3
}
 800bfde:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 800bfe0:	231d      	movs	r3, #29
 800bfe2:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 800bfe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3748      	adds	r7, #72	@ 0x48
 800bfea:	46bd      	mov	sp, r7
 800bfec:	bd80      	pop	{r7, pc}
 800bfee:	bf00      	nop
 800bff0:	200024fc 	.word	0x200024fc
 800bff4:	20002594 	.word	0x20002594
 800bff8:	0800bcf5 	.word	0x0800bcf5

0800bffc <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 800bffc:	b580      	push	{r7, lr}
 800bffe:	b092      	sub	sp, #72	@ 0x48
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c004:	f3ef 8310 	mrs	r3, PRIMASK
 800c008:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800c00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800c00c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c00e:	b672      	cpsid	i
    return(int_posture);
 800c010:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800c012:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	69db      	ldr	r3, [r3, #28]
 800c018:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 800c01a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d805      	bhi.n	800c02c <_tx_mutex_prioritize+0x30>
 800c020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c022:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c024:	69fb      	ldr	r3, [r7, #28]
 800c026:	f383 8810 	msr	PRIMASK, r3
}
 800c02a:	e092      	b.n	800c152 <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 800c02c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c02e:	2b02      	cmp	r3, #2
 800c030:	d114      	bne.n	800c05c <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	699b      	ldr	r3, [r3, #24]
 800c036:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 800c038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c03a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c03c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 800c03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c046:	429a      	cmp	r2, r3
 800c048:	d202      	bcs.n	800c050 <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c04e:	619a      	str	r2, [r3, #24]
 800c050:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c052:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c054:	69bb      	ldr	r3, [r7, #24]
 800c056:	f383 8810 	msr	PRIMASK, r3
}
 800c05a:	e07a      	b.n	800c152 <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	699b      	ldr	r3, [r3, #24]
 800c060:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 800c062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c064:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800c066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c06a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800c06c:	4b3b      	ldr	r3, [pc, #236]	@ (800c15c <_tx_mutex_prioritize+0x160>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	3301      	adds	r3, #1
 800c072:	4a3a      	ldr	r2, [pc, #232]	@ (800c15c <_tx_mutex_prioritize+0x160>)
 800c074:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 800c076:	2300      	movs	r3, #0
 800c078:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 800c07a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c07c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c07e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c082:	429a      	cmp	r2, r3
 800c084:	d201      	bcs.n	800c08a <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 800c086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c088:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c08a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c08c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	f383 8810 	msr	PRIMASK, r3
}
 800c094:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c096:	f3ef 8310 	mrs	r3, PRIMASK
 800c09a:	617b      	str	r3, [r7, #20]
    return(posture);
 800c09c:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800c09e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c0a0:	b672      	cpsid	i
    return(int_posture);
 800c0a2:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800c0a4:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	699b      	ldr	r3, [r3, #24]
 800c0aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d002      	beq.n	800c0b6 <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 800c0b0:	2301      	movs	r3, #1
 800c0b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800c0b4:	e006      	b.n	800c0c4 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	69db      	ldr	r3, [r3, #28]
 800c0ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c0bc:	429a      	cmp	r2, r3
 800c0be:	d001      	beq.n	800c0c4 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 800c0c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d103      	bne.n	800c0d2 <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 800c0ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c0ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800c0d0:	e00c      	b.n	800c0ec <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	699b      	ldr	r3, [r3, #24]
 800c0d6:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	69db      	ldr	r3, [r3, #28]
 800c0dc:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 800c0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0e0:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 800c0e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c0e6:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 800c0ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0f0:	429a      	cmp	r2, r3
 800c0f2:	d1c2      	bne.n	800c07a <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 800c0f4:	4b19      	ldr	r3, [pc, #100]	@ (800c15c <_tx_mutex_prioritize+0x160>)
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	3b01      	subs	r3, #1
 800c0fa:	4a18      	ldr	r2, [pc, #96]	@ (800c15c <_tx_mutex_prioritize+0x160>)
 800c0fc:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 800c0fe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c102:	429a      	cmp	r2, r3
 800c104:	d01d      	beq.n	800c142 <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 800c106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c10a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 800c10c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c10e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c110:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800c112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c114:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c116:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 800c118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c11a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c11c:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 800c11e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c122:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 800c124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c126:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c128:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 800c12a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c12c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c12e:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 800c130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c132:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c134:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 800c136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c138:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c13a:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c140:	619a      	str	r2, [r3, #24]
 800c142:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c144:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	f383 8810 	msr	PRIMASK, r3
}
 800c14c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c14e:	f001 f8d5 	bl	800d2fc <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800c152:	2300      	movs	r3, #0
#endif
}
 800c154:	4618      	mov	r0, r3
 800c156:	3748      	adds	r7, #72	@ 0x48
 800c158:	46bd      	mov	sp, r7
 800c15a:	bd80      	pop	{r7, pc}
 800c15c:	20002594 	.word	0x20002594

0800c160 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b090      	sub	sp, #64	@ 0x40
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
 800c168:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c16a:	f3ef 8310 	mrs	r3, PRIMASK
 800c16e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c172:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c174:	b672      	cpsid	i
    return(int_posture);
 800c176:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800c178:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d017      	beq.n	800c1b2 <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	683a      	ldr	r2, [r7, #0]
 800c186:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c18e:	683a      	ldr	r2, [r7, #0]
 800c190:	429a      	cmp	r2, r3
 800c192:	d905      	bls.n	800c1a0 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c19e:	e002      	b.n	800c1a6 <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	683a      	ldr	r2, [r7, #0]
 800c1a4:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c1a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1a8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ac:	f383 8810 	msr	PRIMASK, r3
}
 800c1b0:	e089      	b.n	800c2c6 <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800c1b2:	4b47      	ldr	r3, [pc, #284]	@ (800c2d0 <_tx_mutex_priority_change+0x170>)
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1bc:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 800c1be:	4b45      	ldr	r3, [pc, #276]	@ (800c2d4 <_tx_mutex_priority_change+0x174>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	3302      	adds	r3, #2
 800c1c4:	4a43      	ldr	r2, [pc, #268]	@ (800c2d4 <_tx_mutex_priority_change+0x174>)
 800c1c6:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	220e      	movs	r2, #14
 800c1cc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	2200      	movs	r2, #0
 800c1d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c1da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1dc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c1de:	69bb      	ldr	r3, [r7, #24]
 800c1e0:	f383 8810 	msr	PRIMASK, r3
}
 800c1e4:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800c1e6:	6878      	ldr	r0, [r7, #4]
 800c1e8:	f001 f9c2 	bl	800d570 <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c1ec:	f3ef 8310 	mrs	r3, PRIMASK
 800c1f0:	623b      	str	r3, [r7, #32]
    return(posture);
 800c1f2:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c1f4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c1f6:	b672      	cpsid	i
    return(int_posture);
 800c1f8:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 800c1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	683a      	ldr	r2, [r7, #0]
 800c200:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c208:	683a      	ldr	r2, [r7, #0]
 800c20a:	429a      	cmp	r2, r3
 800c20c:	d905      	bls.n	800c21a <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c218:	e002      	b.n	800c220 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	683a      	ldr	r2, [r7, #0]
 800c21e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c220:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c222:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	f383 8810 	msr	PRIMASK, r3
}
 800c22a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800c22c:	6878      	ldr	r0, [r7, #4]
 800c22e:	f001 f89f 	bl	800d370 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c232:	f3ef 8310 	mrs	r3, PRIMASK
 800c236:	617b      	str	r3, [r7, #20]
    return(posture);
 800c238:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800c23a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c23c:	b672      	cpsid	i
    return(int_posture);
 800c23e:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800c240:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800c242:	4b23      	ldr	r3, [pc, #140]	@ (800c2d0 <_tx_mutex_priority_change+0x170>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c24c:	429a      	cmp	r2, r3
 800c24e:	d034      	beq.n	800c2ba <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c254:	2b00      	cmp	r3, #0
 800c256:	d130      	bne.n	800c2ba <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c25c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c25e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c260:	429a      	cmp	r2, r3
 800c262:	d811      	bhi.n	800c288 <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800c264:	687a      	ldr	r2, [r7, #4]
 800c266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c268:	429a      	cmp	r2, r3
 800c26a:	d126      	bne.n	800c2ba <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800c26c:	4a18      	ldr	r2, [pc, #96]	@ (800c2d0 <_tx_mutex_priority_change+0x170>)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800c272:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	429a      	cmp	r2, r3
 800c278:	d21f      	bcs.n	800c2ba <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c27e:	4916      	ldr	r1, [pc, #88]	@ (800c2d8 <_tx_mutex_priority_change+0x178>)
 800c280:	687a      	ldr	r2, [r7, #4]
 800c282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c286:	e018      	b.n	800c2ba <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c290:	429a      	cmp	r2, r3
 800c292:	d212      	bcs.n	800c2ba <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c29a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c29c:	429a      	cmp	r2, r3
 800c29e:	d80c      	bhi.n	800c2ba <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800c2a0:	4a0b      	ldr	r2, [pc, #44]	@ (800c2d0 <_tx_mutex_priority_change+0x170>)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 800c2a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	429a      	cmp	r2, r3
 800c2ac:	d205      	bcs.n	800c2ba <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c2b2:	4909      	ldr	r1, [pc, #36]	@ (800c2d8 <_tx_mutex_priority_change+0x178>)
 800c2b4:	687a      	ldr	r2, [r7, #4]
 800c2b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800c2ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2bc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	f383 8810 	msr	PRIMASK, r3
}
 800c2c4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800c2c6:	bf00      	nop
 800c2c8:	3740      	adds	r7, #64	@ 0x40
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
 800c2ce:	bf00      	nop
 800c2d0:	20002500 	.word	0x20002500
 800c2d4:	20002594 	.word	0x20002594
 800c2d8:	20002514 	.word	0x20002514

0800c2dc <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 800c2dc:	b580      	push	{r7, lr}
 800c2de:	b0a6      	sub	sp, #152	@ 0x98
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 800c2e4:	2320      	movs	r3, #32
 800c2e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2ea:	f3ef 8310 	mrs	r3, PRIMASK
 800c2ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 800c2f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 800c2f2:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 800c2f4:	b672      	cpsid	i
    return(int_posture);
 800c2f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 800c2f8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	689b      	ldr	r3, [r3, #8]
 800c300:	2b00      	cmp	r3, #0
 800c302:	f000 81ff 	beq.w	800c704 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800c30c:	4ba3      	ldr	r3, [pc, #652]	@ (800c59c <_tx_mutex_put+0x2c0>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	68db      	ldr	r3, [r3, #12]
 800c316:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c318:	429a      	cmp	r2, r3
 800c31a:	d00d      	beq.n	800c338 <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 800c31c:	4ba0      	ldr	r3, [pc, #640]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d109      	bne.n	800c338 <_tx_mutex_put+0x5c>
 800c324:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c328:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c32a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c32c:	f383 8810 	msr	PRIMASK, r3
}
 800c330:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 800c332:	231e      	movs	r3, #30
 800c334:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 800c338:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c33c:	2b20      	cmp	r3, #32
 800c33e:	f040 81eb 	bne.w	800c718 <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	689b      	ldr	r3, [r3, #8]
 800c346:	1e5a      	subs	r2, r3, #1
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	689b      	ldr	r3, [r3, #8]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d00a      	beq.n	800c36a <_tx_mutex_put+0x8e>
 800c354:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c358:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c35a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c35c:	f383 8810 	msr	PRIMASK, r3
}
 800c360:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 800c362:	2300      	movs	r3, #0
 800c364:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c368:	e1d6      	b.n	800c718 <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 800c36a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d10a      	bne.n	800c386 <_tx_mutex_put+0xaa>
 800c370:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c374:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c378:	f383 8810 	msr	PRIMASK, r3
}
 800c37c:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 800c37e:	2300      	movs	r3, #0
 800c380:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c384:	e1c8      	b.n	800c718 <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 800c386:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c388:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c38c:	1e5a      	subs	r2, r3, #1
 800c38e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c390:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 800c394:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c396:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d104      	bne.n	800c3a8 <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 800c39e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800c3a6:	e019      	b.n	800c3dc <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3b4:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 800c3b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c3ba:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c3bc:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 800c3be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c3c0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c3c4:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 800c3c6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c3cc:	687a      	ldr	r2, [r7, #4]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d104      	bne.n	800c3dc <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 800c3d2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c3d4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c3d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	699b      	ldr	r3, [r3, #24]
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d110      	bne.n	800c406 <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	691b      	ldr	r3, [r3, #16]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d10c      	bne.n	800c406 <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	60da      	str	r2, [r3, #12]
 800c3f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c3f6:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c3fa:	f383 8810 	msr	PRIMASK, r3
}
 800c3fe:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 800c400:	2300      	movs	r3, #0
 800c402:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 800c406:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c40a:	2b20      	cmp	r3, #32
 800c40c:	f040 8184 	bne.w	800c718 <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 800c410:	2300      	movs	r3, #0
 800c412:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 800c416:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c418:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c41c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	691b      	ldr	r3, [r3, #16]
 800c424:	2b01      	cmp	r3, #1
 800c426:	d155      	bne.n	800c4d4 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c428:	4b5d      	ldr	r3, [pc, #372]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c42a:	681b      	ldr	r3, [r3, #0]
 800c42c:	3301      	adds	r3, #1
 800c42e:	4a5c      	ldr	r2, [pc, #368]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c430:	6013      	str	r3, [r2, #0]
 800c432:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c436:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c43a:	f383 8810 	msr	PRIMASK, r3
}
 800c43e:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 800c440:	2320      	movs	r3, #32
 800c442:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 800c446:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c448:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c44c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800c450:	e01f      	b.n	800c492 <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 800c452:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c456:	691b      	ldr	r3, [r3, #16]
 800c458:	2b01      	cmp	r3, #1
 800c45a:	d10b      	bne.n	800c474 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 800c45c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c462:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c466:	429a      	cmp	r2, r3
 800c468:	d904      	bls.n	800c474 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 800c46a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c46e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c470:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 800c474:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c47a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 800c47e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c480:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c484:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c488:	429a      	cmp	r2, r3
 800c48a:	d102      	bne.n	800c492 <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 800c48c:	2300      	movs	r3, #0
 800c48e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800c492:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c496:	2b00      	cmp	r3, #0
 800c498:	d1db      	bne.n	800c452 <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c49a:	f3ef 8310 	mrs	r3, PRIMASK
 800c49e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800c4a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800c4a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c4a4:	b672      	cpsid	i
    return(int_posture);
 800c4a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 800c4a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 800c4ac:	4b3c      	ldr	r3, [pc, #240]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	3b01      	subs	r3, #1
 800c4b2:	4a3b      	ldr	r2, [pc, #236]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c4b4:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 800c4b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c4b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c4bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 800c4c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c4c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c4c8:	429a      	cmp	r2, r3
 800c4ca:	d203      	bcs.n	800c4d4 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 800c4cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c4d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	69db      	ldr	r3, [r3, #28]
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d920      	bls.n	800c51e <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	691b      	ldr	r3, [r3, #16]
 800c4e0:	2b01      	cmp	r3, #1
 800c4e2:	d11c      	bne.n	800c51e <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 800c4e4:	4b2e      	ldr	r3, [pc, #184]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	3301      	adds	r3, #1
 800c4ea:	4a2d      	ldr	r2, [pc, #180]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c4ec:	6013      	str	r3, [r2, #0]
 800c4ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c4f2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c4f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4f6:	f383 8810 	msr	PRIMASK, r3
}
 800c4fa:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f7ff fd7d 	bl	800bffc <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c502:	f3ef 8310 	mrs	r3, PRIMASK
 800c506:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800c508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800c50a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800c50c:	b672      	cpsid	i
    return(int_posture);
 800c50e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800c510:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 800c514:	4b22      	ldr	r3, [pc, #136]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	3b01      	subs	r3, #1
 800c51a:	4a21      	ldr	r2, [pc, #132]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c51c:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	699b      	ldr	r3, [r3, #24]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d13e      	bne.n	800c5a4 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c526:	4b1e      	ldr	r3, [pc, #120]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	3301      	adds	r3, #1
 800c52c:	4a1c      	ldr	r2, [pc, #112]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c52e:	6013      	str	r3, [r2, #0]
 800c530:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c534:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c536:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c538:	f383 8810 	msr	PRIMASK, r3
}
 800c53c:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	2220      	movs	r2, #32
 800c542:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	68db      	ldr	r3, [r3, #12]
 800c548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c54a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c54e:	429a      	cmp	r2, r3
 800c550:	d006      	beq.n	800c560 <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	68db      	ldr	r3, [r3, #12]
 800c556:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800c55a:	4618      	mov	r0, r3
 800c55c:	f7ff fe00 	bl	800c160 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c560:	f3ef 8310 	mrs	r3, PRIMASK
 800c564:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800c566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800c568:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c56a:	b672      	cpsid	i
    return(int_posture);
 800c56c:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800c56e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800c572:	4b0b      	ldr	r3, [pc, #44]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	3b01      	subs	r3, #1
 800c578:	4a09      	ldr	r2, [pc, #36]	@ (800c5a0 <_tx_mutex_put+0x2c4>)
 800c57a:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2200      	movs	r2, #0
 800c580:	60da      	str	r2, [r3, #12]
 800c582:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c586:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c588:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c58a:	f383 8810 	msr	PRIMASK, r3
}
 800c58e:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800c590:	f000 feb4 	bl	800d2fc <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 800c594:	2300      	movs	r3, #0
 800c596:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c59a:	e0bd      	b.n	800c718 <_tx_mutex_put+0x43c>
 800c59c:	200024fc 	.word	0x200024fc
 800c5a0:	20002594 	.word	0x20002594
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	699b      	ldr	r3, [r3, #24]
 800c5a8:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	691b      	ldr	r3, [r3, #16]
 800c5ae:	2b01      	cmp	r3, #1
 800c5b0:	d10a      	bne.n	800c5c8 <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	68db      	ldr	r3, [r3, #12]
 800c5b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800c5ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c5bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	2220      	movs	r2, #32
 800c5c6:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800c5c8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c5ca:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c5ce:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 800c5d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d10a      	bne.n	800c5ec <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800c5d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c5d8:	687a      	ldr	r2, [r7, #4]
 800c5da:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	687a      	ldr	r2, [r7, #4]
 800c5e2:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	687a      	ldr	r2, [r7, #4]
 800c5e8:	631a      	str	r2, [r3, #48]	@ 0x30
 800c5ea:	e016      	b.n	800c61a <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 800c5ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c5ee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c5f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 800c5f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c5fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c5fc:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800c5fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c602:	687a      	ldr	r2, [r7, #4]
 800c604:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800c606:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c608:	687a      	ldr	r2, [r7, #4]
 800c60a:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c610:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c618:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800c61a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c61c:	1c5a      	adds	r2, r3, #1
 800c61e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c620:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2201      	movs	r2, #1
 800c628:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c62e:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	69db      	ldr	r3, [r3, #28]
 800c634:	1e5a      	subs	r2, r3, #1
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	69db      	ldr	r3, [r3, #28]
 800c63e:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800c640:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c642:	2b00      	cmp	r3, #0
 800c644:	d103      	bne.n	800c64e <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	2200      	movs	r2, #0
 800c64a:	619a      	str	r2, [r3, #24]
 800c64c:	e00e      	b.n	800c66c <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800c64e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c652:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c658:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800c65a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c65c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c65e:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800c660:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c662:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c664:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800c666:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c668:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c66a:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c66c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c66e:	2200      	movs	r2, #0
 800c670:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800c672:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c674:	2200      	movs	r2, #0
 800c676:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c67a:	4b2a      	ldr	r3, [pc, #168]	@ (800c724 <_tx_mutex_put+0x448>)
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	3301      	adds	r3, #1
 800c680:	4a28      	ldr	r2, [pc, #160]	@ (800c724 <_tx_mutex_put+0x448>)
 800c682:	6013      	str	r3, [r2, #0]
 800c684:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c688:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	f383 8810 	msr	PRIMASK, r3
}
 800c690:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	691b      	ldr	r3, [r3, #16]
 800c696:	2b01      	cmp	r3, #1
 800c698:	d12d      	bne.n	800c6f6 <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	69db      	ldr	r3, [r3, #28]
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d01c      	beq.n	800c6dc <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f7ff fcaa 	bl	800bffc <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c6a8:	f3ef 8310 	mrs	r3, PRIMASK
 800c6ac:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c6ae:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c6b0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c6b2:	b672      	cpsid	i
    return(int_posture);
 800c6b4:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 800c6b6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	699b      	ldr	r3, [r3, #24]
 800c6be:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 800c6c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d003      	beq.n	800c6ce <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 800c6c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c6c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	629a      	str	r2, [r3, #40]	@ 0x28
 800c6ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c6d2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	f383 8810 	msr	PRIMASK, r3
}
 800c6da:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 800c6dc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6e2:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d005      	beq.n	800c6f6 <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 800c6ea:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800c6ee:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800c6f2:	f7ff fd35 	bl	800c160 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 800c6f6:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800c6f8:	f000 fe3a 	bl	800d370 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c702:	e009      	b.n	800c718 <_tx_mutex_put+0x43c>
 800c704:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c708:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	f383 8810 	msr	PRIMASK, r3
}
 800c710:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800c712:	231e      	movs	r3, #30
 800c714:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 800c718:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 800c71c:	4618      	mov	r0, r3
 800c71e:	3798      	adds	r7, #152	@ 0x98
 800c720:	46bd      	mov	sp, r7
 800c722:	bd80      	pop	{r7, pc}
 800c724:	20002594 	.word	0x20002594

0800c728 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b08e      	sub	sp, #56	@ 0x38
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
 800c730:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c732:	f3ef 8310 	mrs	r3, PRIMASK
 800c736:	623b      	str	r3, [r7, #32]
    return(posture);
 800c738:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c73a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c73c:	b672      	cpsid	i
    return(int_posture);
 800c73e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 800c740:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c746:	4a37      	ldr	r2, [pc, #220]	@ (800c824 <_tx_queue_cleanup+0xfc>)
 800c748:	4293      	cmp	r3, r2
 800c74a:	d161      	bne.n	800c810 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c752:	683a      	ldr	r2, [r7, #0]
 800c754:	429a      	cmp	r2, r3
 800c756:	d15b      	bne.n	800c810 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c75c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 800c75e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c760:	2b00      	cmp	r3, #0
 800c762:	d055      	beq.n	800c810 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 800c764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	4a2f      	ldr	r2, [pc, #188]	@ (800c828 <_tx_queue_cleanup+0x100>)
 800c76a:	4293      	cmp	r3, r2
 800c76c:	d150      	bne.n	800c810 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 800c76e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c772:	2b00      	cmp	r3, #0
 800c774:	d04c      	beq.n	800c810 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	2200      	movs	r2, #0
 800c77a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 800c77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c77e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c780:	1e5a      	subs	r2, r3, #1
 800c782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c784:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800c786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c78a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800c78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d103      	bne.n	800c79a <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800c792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c794:	2200      	movs	r2, #0
 800c796:	629a      	str	r2, [r3, #40]	@ 0x28
 800c798:	e013      	b.n	800c7c2 <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c79e:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c7a4:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c7a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c7aa:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800c7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7b0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 800c7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7b6:	687a      	ldr	r2, [r7, #4]
 800c7b8:	429a      	cmp	r2, r3
 800c7ba:	d102      	bne.n	800c7c2 <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 800c7bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7c0:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7c6:	2b05      	cmp	r3, #5
 800c7c8:	d122      	bne.n	800c810 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800c7ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7cc:	691b      	ldr	r3, [r3, #16]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d004      	beq.n	800c7dc <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	220b      	movs	r2, #11
 800c7d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800c7da:	e003      	b.n	800c7e4 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	220a      	movs	r2, #10
 800c7e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c7e4:	4b11      	ldr	r3, [pc, #68]	@ (800c82c <_tx_queue_cleanup+0x104>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	3301      	adds	r3, #1
 800c7ea:	4a10      	ldr	r2, [pc, #64]	@ (800c82c <_tx_queue_cleanup+0x104>)
 800c7ec:	6013      	str	r3, [r2, #0]
 800c7ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f0:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c7f2:	693b      	ldr	r3, [r7, #16]
 800c7f4:	f383 8810 	msr	PRIMASK, r3
}
 800c7f8:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f000 fdb8 	bl	800d370 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c800:	f3ef 8310 	mrs	r3, PRIMASK
 800c804:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c806:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c808:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c80a:	b672      	cpsid	i
    return(int_posture);
 800c80c:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800c80e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c812:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f383 8810 	msr	PRIMASK, r3
}
 800c81a:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800c81c:	bf00      	nop
 800c81e:	3738      	adds	r7, #56	@ 0x38
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}
 800c824:	0800c729 	.word	0x0800c729
 800c828:	51554555 	.word	0x51554555
 800c82c:	20002594 	.word	0x20002594

0800c830 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b08c      	sub	sp, #48	@ 0x30
 800c834:	af00      	add	r7, sp, #0
 800c836:	60f8      	str	r0, [r7, #12]
 800c838:	60b9      	str	r1, [r7, #8]
 800c83a:	607a      	str	r2, [r7, #4]
 800c83c:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 800c83e:	2238      	movs	r2, #56	@ 0x38
 800c840:	2100      	movs	r1, #0
 800c842:	68f8      	ldr	r0, [r7, #12]
 800c844:	f002 fd00 	bl	800f248 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	68ba      	ldr	r2, [r7, #8]
 800c84c:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	009b      	lsls	r3, r3, #2
 800c858:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c85a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c85e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 800c860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c862:	687a      	ldr	r2, [r7, #4]
 800c864:	fb02 f303 	mul.w	r3, r2, r3
 800c868:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	683a      	ldr	r2, [r7, #0]
 800c86e:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	699a      	ldr	r2, [r3, #24]
 800c874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c876:	009b      	lsls	r3, r3, #2
 800c878:	441a      	add	r2, r3
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	683a      	ldr	r2, [r7, #0]
 800c882:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	683a      	ldr	r2, [r7, #0]
 800c888:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c88e:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c894:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c896:	f3ef 8310 	mrs	r3, PRIMASK
 800c89a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c89c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c89e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c8a0:	b672      	cpsid	i
    return(int_posture);
 800c8a2:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 800c8a4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	4a18      	ldr	r2, [pc, #96]	@ (800c90c <_tx_queue_create+0xdc>)
 800c8aa:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 800c8ac:	4b18      	ldr	r3, [pc, #96]	@ (800c910 <_tx_queue_create+0xe0>)
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d109      	bne.n	800c8c8 <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 800c8b4:	4a17      	ldr	r2, [pc, #92]	@ (800c914 <_tx_queue_create+0xe4>)
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	68fa      	ldr	r2, [r7, #12]
 800c8be:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	68fa      	ldr	r2, [r7, #12]
 800c8c4:	635a      	str	r2, [r3, #52]	@ 0x34
 800c8c6:	e011      	b.n	800c8ec <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 800c8c8:	4b12      	ldr	r3, [pc, #72]	@ (800c914 <_tx_queue_create+0xe4>)
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 800c8ce:	6a3b      	ldr	r3, [r7, #32]
 800c8d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8d2:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 800c8d4:	6a3b      	ldr	r3, [r7, #32]
 800c8d6:	68fa      	ldr	r2, [r7, #12]
 800c8d8:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	68fa      	ldr	r2, [r7, #12]
 800c8de:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	69fa      	ldr	r2, [r7, #28]
 800c8e4:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	6a3a      	ldr	r2, [r7, #32]
 800c8ea:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 800c8ec:	4b08      	ldr	r3, [pc, #32]	@ (800c910 <_tx_queue_create+0xe0>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	4a07      	ldr	r2, [pc, #28]	@ (800c910 <_tx_queue_create+0xe0>)
 800c8f4:	6013      	str	r3, [r2, #0]
 800c8f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c8fa:	693b      	ldr	r3, [r7, #16]
 800c8fc:	f383 8810 	msr	PRIMASK, r3
}
 800c900:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c902:	2300      	movs	r3, #0
}
 800c904:	4618      	mov	r0, r3
 800c906:	3730      	adds	r7, #48	@ 0x30
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}
 800c90c:	51554555 	.word	0x51554555
 800c910:	200024d0 	.word	0x200024d0
 800c914:	200024cc 	.word	0x200024cc

0800c918 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800c918:	b580      	push	{r7, lr}
 800c91a:	b096      	sub	sp, #88	@ 0x58
 800c91c:	af00      	add	r7, sp, #0
 800c91e:	60f8      	str	r0, [r7, #12]
 800c920:	60b9      	str	r1, [r7, #8]
 800c922:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800c924:	2300      	movs	r3, #0
 800c926:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c928:	f3ef 8310 	mrs	r3, PRIMASK
 800c92c:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800c92e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800c930:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c932:	b672      	cpsid	i
    return(int_posture);
 800c934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800c936:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c93c:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	691b      	ldr	r3, [r3, #16]
 800c942:	2b00      	cmp	r3, #0
 800c944:	f000 8136 	beq.w	800cbb4 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800c948:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d13c      	bne.n	800c9c8 <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6a1b      	ldr	r3, [r3, #32]
 800c952:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800c954:	68bb      	ldr	r3, [r7, #8]
 800c956:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	689b      	ldr	r3, [r3, #8]
 800c95c:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800c95e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c960:	1d13      	adds	r3, r2, #4
 800c962:	657b      	str	r3, [r7, #84]	@ 0x54
 800c964:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c966:	1d19      	adds	r1, r3, #4
 800c968:	6539      	str	r1, [r7, #80]	@ 0x50
 800c96a:	6812      	ldr	r2, [r2, #0]
 800c96c:	601a      	str	r2, [r3, #0]
 800c96e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c970:	2b01      	cmp	r3, #1
 800c972:	d90e      	bls.n	800c992 <_tx_queue_receive+0x7a>
 800c974:	e007      	b.n	800c986 <_tx_queue_receive+0x6e>
 800c976:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c978:	1d13      	adds	r3, r2, #4
 800c97a:	657b      	str	r3, [r7, #84]	@ 0x54
 800c97c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c97e:	1d19      	adds	r1, r3, #4
 800c980:	6539      	str	r1, [r7, #80]	@ 0x50
 800c982:	6812      	ldr	r2, [r2, #0]
 800c984:	601a      	str	r2, [r3, #0]
 800c986:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c988:	3b01      	subs	r3, #1
 800c98a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c98c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d1f1      	bne.n	800c976 <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	69db      	ldr	r3, [r3, #28]
 800c996:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c998:	429a      	cmp	r2, r3
 800c99a:	d102      	bne.n	800c9a2 <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 800c99c:	68fb      	ldr	r3, [r7, #12]
 800c99e:	699b      	ldr	r3, [r3, #24]
 800c9a0:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c9a6:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 800c9a8:	68fb      	ldr	r3, [r7, #12]
 800c9aa:	695b      	ldr	r3, [r3, #20]
 800c9ac:	1c5a      	adds	r2, r3, #1
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	691b      	ldr	r3, [r3, #16]
 800c9b6:	1e5a      	subs	r2, r3, #1
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	611a      	str	r2, [r3, #16]
 800c9bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9be:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c9c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9c2:	f383 8810 	msr	PRIMASK, r3
}
 800c9c6:	e163      	b.n	800cc90 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9cc:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 800c9ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9d4:	2b01      	cmp	r3, #1
 800c9d6:	d153      	bne.n	800ca80 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800c9d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c9dc:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	689b      	ldr	r3, [r3, #8]
 800c9e6:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800c9e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c9ea:	1d13      	adds	r3, r2, #4
 800c9ec:	657b      	str	r3, [r7, #84]	@ 0x54
 800c9ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9f0:	1d19      	adds	r1, r3, #4
 800c9f2:	6539      	str	r1, [r7, #80]	@ 0x50
 800c9f4:	6812      	ldr	r2, [r2, #0]
 800c9f6:	601a      	str	r2, [r3, #0]
 800c9f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d90e      	bls.n	800ca1c <_tx_queue_receive+0x104>
 800c9fe:	e007      	b.n	800ca10 <_tx_queue_receive+0xf8>
 800ca00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ca02:	1d13      	adds	r3, r2, #4
 800ca04:	657b      	str	r3, [r7, #84]	@ 0x54
 800ca06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca08:	1d19      	adds	r1, r3, #4
 800ca0a:	6539      	str	r1, [r7, #80]	@ 0x50
 800ca0c:	6812      	ldr	r2, [r2, #0]
 800ca0e:	601a      	str	r2, [r3, #0]
 800ca10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca12:	3b01      	subs	r3, #1
 800ca14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ca16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d1f1      	bne.n	800ca00 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800ca1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca1e:	3b01      	subs	r3, #1
 800ca20:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800ca22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d103      	bne.n	800ca30 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	2200      	movs	r2, #0
 800ca2c:	629a      	str	r2, [r3, #40]	@ 0x28
 800ca2e:	e00e      	b.n	800ca4e <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800ca30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ca34:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca3a:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800ca3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ca40:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 800ca42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca44:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca46:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 800ca48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ca4c:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ca52:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ca54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca56:	2200      	movs	r2, #0
 800ca58:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800ca5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800ca62:	4b8e      	ldr	r3, [pc, #568]	@ (800cc9c <_tx_queue_receive+0x384>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	3301      	adds	r3, #1
 800ca68:	4a8c      	ldr	r2, [pc, #560]	@ (800cc9c <_tx_queue_receive+0x384>)
 800ca6a:	6013      	str	r3, [r2, #0]
 800ca6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ca6e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca72:	f383 8810 	msr	PRIMASK, r3
}
 800ca76:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800ca78:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ca7a:	f000 fc79 	bl	800d370 <_tx_thread_system_resume>
 800ca7e:	e107      	b.n	800cc90 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	6a1b      	ldr	r3, [r3, #32]
 800ca84:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	689b      	ldr	r3, [r3, #8]
 800ca8e:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800ca90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ca92:	1d13      	adds	r3, r2, #4
 800ca94:	657b      	str	r3, [r7, #84]	@ 0x54
 800ca96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca98:	1d19      	adds	r1, r3, #4
 800ca9a:	6539      	str	r1, [r7, #80]	@ 0x50
 800ca9c:	6812      	ldr	r2, [r2, #0]
 800ca9e:	601a      	str	r2, [r3, #0]
 800caa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caa2:	2b01      	cmp	r3, #1
 800caa4:	d90e      	bls.n	800cac4 <_tx_queue_receive+0x1ac>
 800caa6:	e007      	b.n	800cab8 <_tx_queue_receive+0x1a0>
 800caa8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800caaa:	1d13      	adds	r3, r2, #4
 800caac:	657b      	str	r3, [r7, #84]	@ 0x54
 800caae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cab0:	1d19      	adds	r1, r3, #4
 800cab2:	6539      	str	r1, [r7, #80]	@ 0x50
 800cab4:	6812      	ldr	r2, [r2, #0]
 800cab6:	601a      	str	r2, [r3, #0]
 800cab8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caba:	3b01      	subs	r3, #1
 800cabc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cabe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d1f1      	bne.n	800caa8 <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	69db      	ldr	r3, [r3, #28]
 800cac8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800caca:	429a      	cmp	r2, r3
 800cacc:	d102      	bne.n	800cad4 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	699b      	ldr	r3, [r3, #24]
 800cad2:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cad8:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 800cada:	4b70      	ldr	r3, [pc, #448]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	3301      	adds	r3, #1
 800cae0:	4a6e      	ldr	r2, [pc, #440]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cae2:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 800cae4:	4b6d      	ldr	r3, [pc, #436]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	3b01      	subs	r3, #1
 800caea:	4a6c      	ldr	r2, [pc, #432]	@ (800cc9c <_tx_queue_receive+0x384>)
 800caec:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800caee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800caf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800caf2:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800caf8:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	689b      	ldr	r3, [r3, #8]
 800cafe:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800cb00:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cb02:	1d13      	adds	r3, r2, #4
 800cb04:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb08:	1d19      	adds	r1, r3, #4
 800cb0a:	6539      	str	r1, [r7, #80]	@ 0x50
 800cb0c:	6812      	ldr	r2, [r2, #0]
 800cb0e:	601a      	str	r2, [r3, #0]
 800cb10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb12:	2b01      	cmp	r3, #1
 800cb14:	d90e      	bls.n	800cb34 <_tx_queue_receive+0x21c>
 800cb16:	e007      	b.n	800cb28 <_tx_queue_receive+0x210>
 800cb18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cb1a:	1d13      	adds	r3, r2, #4
 800cb1c:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb20:	1d19      	adds	r1, r3, #4
 800cb22:	6539      	str	r1, [r7, #80]	@ 0x50
 800cb24:	6812      	ldr	r2, [r2, #0]
 800cb26:	601a      	str	r2, [r3, #0]
 800cb28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb2a:	3b01      	subs	r3, #1
 800cb2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d1f1      	bne.n	800cb18 <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	69db      	ldr	r3, [r3, #28]
 800cb38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cb3a:	429a      	cmp	r2, r3
 800cb3c:	d102      	bne.n	800cb44 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	699b      	ldr	r3, [r3, #24]
 800cb42:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cb48:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cb4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800cb50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb52:	3b01      	subs	r3, #1
 800cb54:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800cb56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	d103      	bne.n	800cb64 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2200      	movs	r2, #0
 800cb60:	629a      	str	r2, [r3, #40]	@ 0x28
 800cb62:	e00e      	b.n	800cb82 <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800cb64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cb68:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb6e:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800cb70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cb74:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 800cb76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb7a:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 800cb7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cb80:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cb86:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800cb88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800cb8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cb90:	2200      	movs	r2, #0
 800cb92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800cb96:	4b41      	ldr	r3, [pc, #260]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	3301      	adds	r3, #1
 800cb9c:	4a3f      	ldr	r2, [pc, #252]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cb9e:	6013      	str	r3, [r2, #0]
 800cba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cba2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cba4:	6a3b      	ldr	r3, [r7, #32]
 800cba6:	f383 8810 	msr	PRIMASK, r3
}
 800cbaa:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800cbac:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cbae:	f000 fbdf 	bl	800d370 <_tx_thread_system_resume>
 800cbb2:	e06d      	b.n	800cc90 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d062      	beq.n	800cc80 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800cbba:	4b38      	ldr	r3, [pc, #224]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d008      	beq.n	800cbd4 <_tx_queue_receive+0x2bc>
 800cbc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cbc4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cbc6:	69fb      	ldr	r3, [r7, #28]
 800cbc8:	f383 8810 	msr	PRIMASK, r3
}
 800cbcc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 800cbce:	230a      	movs	r3, #10
 800cbd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cbd2:	e05d      	b.n	800cc90 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800cbd4:	4b32      	ldr	r3, [pc, #200]	@ (800cca0 <_tx_queue_receive+0x388>)
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800cbda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbdc:	4a31      	ldr	r2, [pc, #196]	@ (800cca4 <_tx_queue_receive+0x38c>)
 800cbde:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800cbe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbe2:	68fa      	ldr	r2, [r7, #12]
 800cbe4:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 800cbe6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbe8:	68ba      	ldr	r2, [r7, #8]
 800cbea:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800cbec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbee:	2200      	movs	r2, #0
 800cbf0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800cbf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbf6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800cbfa:	1c5a      	adds	r2, r3, #1
 800cbfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cbfe:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800cc02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d109      	bne.n	800cc1c <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc0c:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800cc0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc10:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc12:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800cc14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc16:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc18:	675a      	str	r2, [r3, #116]	@ 0x74
 800cc1a:	e011      	b.n	800cc40 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc20:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800cc22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc24:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cc26:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800cc28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cc2c:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800cc2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc32:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800cc34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc36:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc38:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800cc3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cc3e:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800cc40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc42:	1c5a      	adds	r2, r3, #1
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800cc48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc4a:	2205      	movs	r2, #5
 800cc4c:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800cc4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc50:	2201      	movs	r2, #1
 800cc52:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800cc54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc56:	687a      	ldr	r2, [r7, #4]
 800cc58:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800cc5a:	4b10      	ldr	r3, [pc, #64]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	3301      	adds	r3, #1
 800cc60:	4a0e      	ldr	r2, [pc, #56]	@ (800cc9c <_tx_queue_receive+0x384>)
 800cc62:	6013      	str	r3, [r2, #0]
 800cc64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc66:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc68:	69bb      	ldr	r3, [r7, #24]
 800cc6a:	f383 8810 	msr	PRIMASK, r3
}
 800cc6e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800cc70:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800cc72:	f000 fc7d 	bl	800d570 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800cc76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cc7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cc7e:	e007      	b.n	800cc90 <_tx_queue_receive+0x378>
 800cc80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc82:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	f383 8810 	msr	PRIMASK, r3
}
 800cc8a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 800cc8c:	230a      	movs	r3, #10
 800cc8e:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 800cc90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800cc92:	4618      	mov	r0, r3
 800cc94:	3758      	adds	r7, #88	@ 0x58
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	20002594 	.word	0x20002594
 800cca0:	200024fc 	.word	0x200024fc
 800cca4:	0800c729 	.word	0x0800c729

0800cca8 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800cca8:	b580      	push	{r7, lr}
 800ccaa:	b094      	sub	sp, #80	@ 0x50
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	60f8      	str	r0, [r7, #12]
 800ccb0:	60b9      	str	r1, [r7, #8]
 800ccb2:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800ccb4:	2300      	movs	r3, #0
 800ccb6:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ccb8:	f3ef 8310 	mrs	r3, PRIMASK
 800ccbc:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ccbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800ccc0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800ccc2:	b672      	cpsid	i
    return(int_posture);
 800ccc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800ccc6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cccc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	695b      	ldr	r3, [r3, #20]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	f000 809b 	beq.w	800ce0e <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800ccd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d13c      	bne.n	800cd58 <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	695b      	ldr	r3, [r3, #20]
 800cce2:	1e5a      	subs	r2, r3, #1
 800cce4:	68fb      	ldr	r3, [r7, #12]
 800cce6:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 800cce8:	68fb      	ldr	r3, [r7, #12]
 800ccea:	691b      	ldr	r3, [r3, #16]
 800ccec:	1c5a      	adds	r2, r3, #1
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccfa:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	689b      	ldr	r3, [r3, #8]
 800cd00:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800cd02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cd04:	1d13      	adds	r3, r2, #4
 800cd06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd0a:	1d19      	adds	r1, r3, #4
 800cd0c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cd0e:	6812      	ldr	r2, [r2, #0]
 800cd10:	601a      	str	r2, [r3, #0]
 800cd12:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd14:	2b01      	cmp	r3, #1
 800cd16:	d90e      	bls.n	800cd36 <_tx_queue_send+0x8e>
 800cd18:	e007      	b.n	800cd2a <_tx_queue_send+0x82>
 800cd1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cd1c:	1d13      	adds	r3, r2, #4
 800cd1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cd22:	1d19      	adds	r1, r3, #4
 800cd24:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cd26:	6812      	ldr	r2, [r2, #0]
 800cd28:	601a      	str	r2, [r3, #0]
 800cd2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd2c:	3b01      	subs	r3, #1
 800cd2e:	647b      	str	r3, [r7, #68]	@ 0x44
 800cd30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d1f1      	bne.n	800cd1a <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	69db      	ldr	r3, [r3, #28]
 800cd3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd3c:	429a      	cmp	r2, r3
 800cd3e:	d102      	bne.n	800cd46 <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	699b      	ldr	r3, [r3, #24]
 800cd44:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cd4a:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cd4e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd50:	6a3b      	ldr	r3, [r7, #32]
 800cd52:	f383 8810 	msr	PRIMASK, r3
}
 800cd56:	e0c8      	b.n	800ceea <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cd5c:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 800cd5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd60:	3b01      	subs	r3, #1
 800cd62:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 800cd64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d103      	bne.n	800cd72 <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	2200      	movs	r2, #0
 800cd6e:	629a      	str	r2, [r3, #40]	@ 0x28
 800cd70:	e012      	b.n	800cd98 <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800cd72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd74:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800cd7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800cd7e:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd84:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800cd86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800cd8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 800cd8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd90:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800cd92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd96:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cd9c:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800cd9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cda0:	2200      	movs	r2, #0
 800cda2:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800cda8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cdac:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	689b      	ldr	r3, [r3, #8]
 800cdb2:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800cdb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cdb6:	1d13      	adds	r3, r2, #4
 800cdb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdbc:	1d19      	adds	r1, r3, #4
 800cdbe:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cdc0:	6812      	ldr	r2, [r2, #0]
 800cdc2:	601a      	str	r2, [r3, #0]
 800cdc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	d90e      	bls.n	800cde8 <_tx_queue_send+0x140>
 800cdca:	e007      	b.n	800cddc <_tx_queue_send+0x134>
 800cdcc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cdce:	1d13      	adds	r3, r2, #4
 800cdd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cdd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdd4:	1d19      	adds	r1, r3, #4
 800cdd6:	64b9      	str	r1, [r7, #72]	@ 0x48
 800cdd8:	6812      	ldr	r2, [r2, #0]
 800cdda:	601a      	str	r2, [r3, #0]
 800cddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdde:	3b01      	subs	r3, #1
 800cde0:	647b      	str	r3, [r7, #68]	@ 0x44
 800cde2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cde4:	2b00      	cmp	r3, #0
 800cde6:	d1f1      	bne.n	800cdcc <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800cde8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdea:	2200      	movs	r2, #0
 800cdec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800cdf0:	4b40      	ldr	r3, [pc, #256]	@ (800cef4 <_tx_queue_send+0x24c>)
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	3301      	adds	r3, #1
 800cdf6:	4a3f      	ldr	r2, [pc, #252]	@ (800cef4 <_tx_queue_send+0x24c>)
 800cdf8:	6013      	str	r3, [r2, #0]
 800cdfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdfc:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cdfe:	69fb      	ldr	r3, [r7, #28]
 800ce00:	f383 8810 	msr	PRIMASK, r3
}
 800ce04:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800ce06:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ce08:	f000 fab2 	bl	800d370 <_tx_thread_system_resume>
 800ce0c:	e06d      	b.n	800ceea <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d062      	beq.n	800ceda <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800ce14:	4b37      	ldr	r3, [pc, #220]	@ (800cef4 <_tx_queue_send+0x24c>)
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d008      	beq.n	800ce2e <_tx_queue_send+0x186>
 800ce1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce1e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	f383 8810 	msr	PRIMASK, r3
}
 800ce26:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800ce28:	230b      	movs	r3, #11
 800ce2a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ce2c:	e05d      	b.n	800ceea <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ce2e:	4b32      	ldr	r3, [pc, #200]	@ (800cef8 <_tx_queue_send+0x250>)
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800ce34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce36:	4a31      	ldr	r2, [pc, #196]	@ (800cefc <_tx_queue_send+0x254>)
 800ce38:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800ce3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce3c:	68fa      	ldr	r2, [r7, #12]
 800ce3e:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 800ce40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce42:	68ba      	ldr	r2, [r7, #8]
 800ce44:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800ce46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce48:	2200      	movs	r2, #0
 800ce4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800ce4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce50:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ce54:	1c5a      	adds	r2, r3, #1
 800ce56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce58:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800ce5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d109      	bne.n	800ce76 <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce66:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800ce68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce6c:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800ce6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce72:	675a      	str	r2, [r3, #116]	@ 0x74
 800ce74:	e011      	b.n	800ce9a <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ce7a:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800ce7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ce80:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800ce82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ce86:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800ce88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ce8c:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800ce8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce92:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800ce94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce98:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800ce9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce9c:	1c5a      	adds	r2, r3, #1
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800cea2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cea4:	2205      	movs	r2, #5
 800cea6:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800cea8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceaa:	2201      	movs	r2, #1
 800ceac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800ceae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ceb0:	687a      	ldr	r2, [r7, #4]
 800ceb2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800ceb4:	4b0f      	ldr	r3, [pc, #60]	@ (800cef4 <_tx_queue_send+0x24c>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	3301      	adds	r3, #1
 800ceba:	4a0e      	ldr	r2, [pc, #56]	@ (800cef4 <_tx_queue_send+0x24c>)
 800cebc:	6013      	str	r3, [r2, #0]
 800cebe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cec0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cec2:	697b      	ldr	r3, [r7, #20]
 800cec4:	f383 8810 	msr	PRIMASK, r3
}
 800cec8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800ceca:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cecc:	f000 fb50 	bl	800d570 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800ced0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ced2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ced6:	643b      	str	r3, [r7, #64]	@ 0x40
 800ced8:	e007      	b.n	800ceea <_tx_queue_send+0x242>
 800ceda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cedc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	f383 8810 	msr	PRIMASK, r3
}
 800cee4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800cee6:	230b      	movs	r3, #11
 800cee8:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 800ceea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800ceec:	4618      	mov	r0, r3
 800ceee:	3750      	adds	r7, #80	@ 0x50
 800cef0:	46bd      	mov	sp, r7
 800cef2:	bd80      	pop	{r7, pc}
 800cef4:	20002594 	.word	0x20002594
 800cef8:	200024fc 	.word	0x200024fc
 800cefc:	0800c729 	.word	0x0800c729

0800cf00 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b092      	sub	sp, #72	@ 0x48
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	607a      	str	r2, [r7, #4]
 800cf0c:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800cf0e:	2300      	movs	r3, #0
 800cf10:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800cf12:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cf14:	21ef      	movs	r1, #239	@ 0xef
 800cf16:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800cf18:	f002 f996 	bl	800f248 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800cf1c:	22b0      	movs	r2, #176	@ 0xb0
 800cf1e:	2100      	movs	r1, #0
 800cf20:	68f8      	ldr	r0, [r7, #12]
 800cf22:	f002 f991 	bl	800f248 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	68ba      	ldr	r2, [r7, #8]
 800cf2a:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	683a      	ldr	r2, [r7, #0]
 800cf36:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cf3c:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cf42:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf48:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf4e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cf56:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cf5c:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	2220      	movs	r2, #32
 800cf62:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800cf66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf68:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800cf6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf6c:	3b01      	subs	r3, #1
 800cf6e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cf70:	4413      	add	r3, r2
 800cf72:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800cf78:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800cf7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf7e:	429a      	cmp	r2, r3
 800cf80:	d007      	beq.n	800cf92 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2200      	movs	r2, #0
 800cf86:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	2200      	movs	r2, #0
 800cf8c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800cf90:	e006      	b.n	800cfa0 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf96:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf9c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	2203      	movs	r2, #3
 800cfa4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	4a48      	ldr	r2, [pc, #288]	@ (800d0cc <_tx_thread_create+0x1cc>)
 800cfaa:	655a      	str	r2, [r3, #84]	@ 0x54
 800cfac:	68fa      	ldr	r2, [r7, #12]
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800cfb2:	4947      	ldr	r1, [pc, #284]	@ (800d0d0 <_tx_thread_create+0x1d0>)
 800cfb4:	68f8      	ldr	r0, [r7, #12]
 800cfb6:	f7f3 fa03 	bl	80003c0 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cfba:	f3ef 8310 	mrs	r3, PRIMASK
 800cfbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800cfc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800cfc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800cfc4:	b672      	cpsid	i
    return(int_posture);
 800cfc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800cfc8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	4a41      	ldr	r2, [pc, #260]	@ (800d0d4 <_tx_thread_create+0x1d4>)
 800cfce:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800cfd0:	4b41      	ldr	r3, [pc, #260]	@ (800d0d8 <_tx_thread_create+0x1d8>)
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d10b      	bne.n	800cff0 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800cfd8:	4a40      	ldr	r2, [pc, #256]	@ (800d0dc <_tx_thread_create+0x1dc>)
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	68fa      	ldr	r2, [r7, #12]
 800cfe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	68fa      	ldr	r2, [r7, #12]
 800cfea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800cfee:	e016      	b.n	800d01e <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800cff0:	4b3a      	ldr	r3, [pc, #232]	@ (800d0dc <_tx_thread_create+0x1dc>)
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800cff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cff8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cffc:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800cffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d000:	68fa      	ldr	r2, [r7, #12]
 800d002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800d006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d008:	68fa      	ldr	r2, [r7, #12]
 800d00a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800d00e:	68fb      	ldr	r3, [r7, #12]
 800d010:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d012:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d01a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800d01e:	4b2e      	ldr	r3, [pc, #184]	@ (800d0d8 <_tx_thread_create+0x1d8>)
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	3301      	adds	r3, #1
 800d024:	4a2c      	ldr	r2, [pc, #176]	@ (800d0d8 <_tx_thread_create+0x1d8>)
 800d026:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800d028:	4b2d      	ldr	r3, [pc, #180]	@ (800d0e0 <_tx_thread_create+0x1e0>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	3301      	adds	r3, #1
 800d02e:	4a2c      	ldr	r2, [pc, #176]	@ (800d0e0 <_tx_thread_create+0x1e0>)
 800d030:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800d032:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d034:	2b01      	cmp	r3, #1
 800d036:	d129      	bne.n	800d08c <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d038:	f3ef 8305 	mrs	r3, IPSR
 800d03c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800d03e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800d040:	4b28      	ldr	r3, [pc, #160]	@ (800d0e4 <_tx_thread_create+0x1e4>)
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	4313      	orrs	r3, r2
 800d046:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d04a:	d30d      	bcc.n	800d068 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800d04c:	4b26      	ldr	r3, [pc, #152]	@ (800d0e8 <_tx_thread_create+0x1e8>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800d052:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d054:	2b00      	cmp	r3, #0
 800d056:	d009      	beq.n	800d06c <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800d058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d05a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d05c:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800d05e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d060:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d062:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d064:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d066:	e001      	b.n	800d06c <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800d068:	2300      	movs	r3, #0
 800d06a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d06e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d070:	6a3b      	ldr	r3, [r7, #32]
 800d072:	f383 8810 	msr	PRIMASK, r3
}
 800d076:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800d078:	68f8      	ldr	r0, [r7, #12]
 800d07a:	f000 f979 	bl	800d370 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800d07e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d080:	2b00      	cmp	r3, #0
 800d082:	d01e      	beq.n	800d0c2 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800d084:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d086:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d088:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d08a:	e01a      	b.n	800d0c2 <_tx_thread_create+0x1c2>
 800d08c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d08e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	f383 8810 	msr	PRIMASK, r3
}
 800d096:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d098:	f3ef 8310 	mrs	r3, PRIMASK
 800d09c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800d09e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800d0a0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d0a2:	b672      	cpsid	i
    return(int_posture);
 800d0a4:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800d0a6:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800d0a8:	4b0d      	ldr	r3, [pc, #52]	@ (800d0e0 <_tx_thread_create+0x1e0>)
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	3b01      	subs	r3, #1
 800d0ae:	4a0c      	ldr	r2, [pc, #48]	@ (800d0e0 <_tx_thread_create+0x1e0>)
 800d0b0:	6013      	str	r3, [r2, #0]
 800d0b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0b4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d0b6:	69fb      	ldr	r3, [r7, #28]
 800d0b8:	f383 8810 	msr	PRIMASK, r3
}
 800d0bc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d0be:	f000 f91d 	bl	800d2fc <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800d0c2:	2300      	movs	r3, #0
}
 800d0c4:	4618      	mov	r0, r3
 800d0c6:	3748      	adds	r7, #72	@ 0x48
 800d0c8:	46bd      	mov	sp, r7
 800d0ca:	bd80      	pop	{r7, pc}
 800d0cc:	0800d845 	.word	0x0800d845
 800d0d0:	0800d165 	.word	0x0800d165
 800d0d4:	54485244 	.word	0x54485244
 800d0d8:	20002508 	.word	0x20002508
 800d0dc:	20002504 	.word	0x20002504
 800d0e0:	20002594 	.word	0x20002594
 800d0e4:	20000010 	.word	0x20000010
 800d0e8:	20002500 	.word	0x20002500

0800d0ec <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800d0f0:	4b12      	ldr	r3, [pc, #72]	@ (800d13c <_tx_thread_initialize+0x50>)
 800d0f2:	2200      	movs	r2, #0
 800d0f4:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800d0f6:	4b12      	ldr	r3, [pc, #72]	@ (800d140 <_tx_thread_initialize+0x54>)
 800d0f8:	2200      	movs	r2, #0
 800d0fa:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800d0fc:	4b11      	ldr	r3, [pc, #68]	@ (800d144 <_tx_thread_initialize+0x58>)
 800d0fe:	2200      	movs	r2, #0
 800d100:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800d102:	4b11      	ldr	r3, [pc, #68]	@ (800d148 <_tx_thread_initialize+0x5c>)
 800d104:	2220      	movs	r2, #32
 800d106:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800d108:	2280      	movs	r2, #128	@ 0x80
 800d10a:	2100      	movs	r1, #0
 800d10c:	480f      	ldr	r0, [pc, #60]	@ (800d14c <_tx_thread_initialize+0x60>)
 800d10e:	f002 f89b 	bl	800f248 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800d112:	4b0f      	ldr	r3, [pc, #60]	@ (800d150 <_tx_thread_initialize+0x64>)
 800d114:	2200      	movs	r2, #0
 800d116:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800d118:	4b0e      	ldr	r3, [pc, #56]	@ (800d154 <_tx_thread_initialize+0x68>)
 800d11a:	2200      	movs	r2, #0
 800d11c:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800d11e:	4b0e      	ldr	r3, [pc, #56]	@ (800d158 <_tx_thread_initialize+0x6c>)
 800d120:	2200      	movs	r2, #0
 800d122:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800d124:	4b0d      	ldr	r3, [pc, #52]	@ (800d15c <_tx_thread_initialize+0x70>)
 800d126:	2200      	movs	r2, #0
 800d128:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800d12a:	4b0d      	ldr	r3, [pc, #52]	@ (800d160 <_tx_thread_initialize+0x74>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800d132:	4a0b      	ldr	r2, [pc, #44]	@ (800d160 <_tx_thread_initialize+0x74>)
 800d134:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800d136:	bf00      	nop
 800d138:	bd80      	pop	{r7, pc}
 800d13a:	bf00      	nop
 800d13c:	200024fc 	.word	0x200024fc
 800d140:	20002500 	.word	0x20002500
 800d144:	2000250c 	.word	0x2000250c
 800d148:	20002510 	.word	0x20002510
 800d14c:	20002514 	.word	0x20002514
 800d150:	20002504 	.word	0x20002504
 800d154:	20002508 	.word	0x20002508
 800d158:	20002594 	.word	0x20002594
 800d15c:	20002598 	.word	0x20002598
 800d160:	2000259c 	.word	0x2000259c

0800d164 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800d164:	b580      	push	{r7, lr}
 800d166:	b088      	sub	sp, #32
 800d168:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800d16a:	4b21      	ldr	r3, [pc, #132]	@ (800d1f0 <_tx_thread_shell_entry+0x8c>)
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800d170:	69fb      	ldr	r3, [r7, #28]
 800d172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d174:	69fa      	ldr	r2, [r7, #28]
 800d176:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d178:	4610      	mov	r0, r2
 800d17a:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800d17c:	4b1d      	ldr	r3, [pc, #116]	@ (800d1f4 <_tx_thread_shell_entry+0x90>)
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	2b00      	cmp	r3, #0
 800d182:	d003      	beq.n	800d18c <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800d184:	4b1b      	ldr	r3, [pc, #108]	@ (800d1f4 <_tx_thread_shell_entry+0x90>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	69f8      	ldr	r0, [r7, #28]
 800d18a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d18c:	f3ef 8310 	mrs	r3, PRIMASK
 800d190:	607b      	str	r3, [r7, #4]
    return(posture);
 800d192:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800d194:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d196:	b672      	cpsid	i
    return(int_posture);
 800d198:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800d19a:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800d19c:	69fb      	ldr	r3, [r7, #28]
 800d19e:	2201      	movs	r2, #1
 800d1a0:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d1a2:	69fb      	ldr	r3, [r7, #28]
 800d1a4:	2201      	movs	r2, #1
 800d1a6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800d1a8:	69fb      	ldr	r3, [r7, #28]
 800d1aa:	2200      	movs	r2, #0
 800d1ac:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800d1ae:	4b12      	ldr	r3, [pc, #72]	@ (800d1f8 <_tx_thread_shell_entry+0x94>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	3301      	adds	r3, #1
 800d1b4:	4a10      	ldr	r2, [pc, #64]	@ (800d1f8 <_tx_thread_shell_entry+0x94>)
 800d1b6:	6013      	str	r3, [r2, #0]
 800d1b8:	69bb      	ldr	r3, [r7, #24]
 800d1ba:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d1bc:	68bb      	ldr	r3, [r7, #8]
 800d1be:	f383 8810 	msr	PRIMASK, r3
}
 800d1c2:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800d1c4:	f3ef 8314 	mrs	r3, CONTROL
 800d1c8:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800d1ca:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800d1cc:	617b      	str	r3, [r7, #20]
 800d1ce:	697b      	ldr	r3, [r7, #20]
 800d1d0:	f023 0304 	bic.w	r3, r3, #4
 800d1d4:	617b      	str	r3, [r7, #20]
 800d1d6:	697b      	ldr	r3, [r7, #20]
 800d1d8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	f383 8814 	msr	CONTROL, r3
}
 800d1e0:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800d1e2:	69f8      	ldr	r0, [r7, #28]
 800d1e4:	f000 f9c4 	bl	800d570 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800d1e8:	bf00      	nop
 800d1ea:	3720      	adds	r7, #32
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	bd80      	pop	{r7, pc}
 800d1f0:	200024fc 	.word	0x200024fc
 800d1f4:	20002598 	.word	0x20002598
 800d1f8:	20002594 	.word	0x20002594

0800d1fc <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b08e      	sub	sp, #56	@ 0x38
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d204:	f3ef 8310 	mrs	r3, PRIMASK
 800d208:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800d20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800d20c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800d20e:	b672      	cpsid	i
    return(int_posture);
 800d210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800d212:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800d214:	4b35      	ldr	r3, [pc, #212]	@ (800d2ec <_tx_thread_sleep+0xf0>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800d21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d108      	bne.n	800d232 <_tx_thread_sleep+0x36>
 800d220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d222:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d224:	6a3b      	ldr	r3, [r7, #32]
 800d226:	f383 8810 	msr	PRIMASK, r3
}
 800d22a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800d22c:	2313      	movs	r3, #19
 800d22e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d230:	e056      	b.n	800d2e0 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d232:	f3ef 8305 	mrs	r3, IPSR
 800d236:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800d238:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d23a:	4b2d      	ldr	r3, [pc, #180]	@ (800d2f0 <_tx_thread_sleep+0xf4>)
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	4313      	orrs	r3, r2
 800d240:	2b00      	cmp	r3, #0
 800d242:	d008      	beq.n	800d256 <_tx_thread_sleep+0x5a>
 800d244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d246:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d248:	69bb      	ldr	r3, [r7, #24]
 800d24a:	f383 8810 	msr	PRIMASK, r3
}
 800d24e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800d250:	2313      	movs	r3, #19
 800d252:	637b      	str	r3, [r7, #52]	@ 0x34
 800d254:	e044      	b.n	800d2e0 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800d256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d258:	4a26      	ldr	r2, [pc, #152]	@ (800d2f4 <_tx_thread_sleep+0xf8>)
 800d25a:	4293      	cmp	r3, r2
 800d25c:	d108      	bne.n	800d270 <_tx_thread_sleep+0x74>
 800d25e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d260:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d262:	697b      	ldr	r3, [r7, #20]
 800d264:	f383 8810 	msr	PRIMASK, r3
}
 800d268:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800d26a:	2313      	movs	r3, #19
 800d26c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d26e:	e037      	b.n	800d2e0 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	2b00      	cmp	r3, #0
 800d274:	d108      	bne.n	800d288 <_tx_thread_sleep+0x8c>
 800d276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d278:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d27a:	693b      	ldr	r3, [r7, #16]
 800d27c:	f383 8810 	msr	PRIMASK, r3
}
 800d280:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800d282:	2300      	movs	r3, #0
 800d284:	637b      	str	r3, [r7, #52]	@ 0x34
 800d286:	e02b      	b.n	800d2e0 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800d288:	4b1b      	ldr	r3, [pc, #108]	@ (800d2f8 <_tx_thread_sleep+0xfc>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d008      	beq.n	800d2a2 <_tx_thread_sleep+0xa6>
 800d290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d292:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d294:	68fb      	ldr	r3, [r7, #12]
 800d296:	f383 8810 	msr	PRIMASK, r3
}
 800d29a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800d29c:	2313      	movs	r3, #19
 800d29e:	637b      	str	r3, [r7, #52]	@ 0x34
 800d2a0:	e01e      	b.n	800d2e0 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800d2a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2a4:	2204      	movs	r2, #4
 800d2a6:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d2a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2aa:	2201      	movs	r2, #1
 800d2ac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800d2ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800d2b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2b8:	687a      	ldr	r2, [r7, #4]
 800d2ba:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800d2bc:	4b0e      	ldr	r3, [pc, #56]	@ (800d2f8 <_tx_thread_sleep+0xfc>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	3301      	adds	r3, #1
 800d2c2:	4a0d      	ldr	r2, [pc, #52]	@ (800d2f8 <_tx_thread_sleep+0xfc>)
 800d2c4:	6013      	str	r3, [r2, #0]
 800d2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d2c8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d2ca:	68bb      	ldr	r3, [r7, #8]
 800d2cc:	f383 8810 	msr	PRIMASK, r3
}
 800d2d0:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800d2d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d2d4:	f000 f94c 	bl	800d570 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800d2d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d2de:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800d2e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	3738      	adds	r7, #56	@ 0x38
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}
 800d2ea:	bf00      	nop
 800d2ec:	200024fc 	.word	0x200024fc
 800d2f0:	20000010 	.word	0x20000010
 800d2f4:	20002644 	.word	0x20002644
 800d2f8:	20002594 	.word	0x20002594

0800d2fc <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b089      	sub	sp, #36	@ 0x24
 800d300:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800d302:	4b17      	ldr	r3, [pc, #92]	@ (800d360 <_tx_thread_system_preempt_check+0x64>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800d308:	69fb      	ldr	r3, [r7, #28]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d121      	bne.n	800d352 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800d30e:	4b15      	ldr	r3, [pc, #84]	@ (800d364 <_tx_thread_system_preempt_check+0x68>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800d314:	4b14      	ldr	r3, [pc, #80]	@ (800d368 <_tx_thread_system_preempt_check+0x6c>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800d31a:	69ba      	ldr	r2, [r7, #24]
 800d31c:	697b      	ldr	r3, [r7, #20]
 800d31e:	429a      	cmp	r2, r3
 800d320:	d017      	beq.n	800d352 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d322:	4b12      	ldr	r3, [pc, #72]	@ (800d36c <_tx_thread_system_preempt_check+0x70>)
 800d324:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d328:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d32a:	f3ef 8305 	mrs	r3, IPSR
 800d32e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800d330:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 800d332:	2b00      	cmp	r3, #0
 800d334:	d10c      	bne.n	800d350 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d336:	f3ef 8310 	mrs	r3, PRIMASK
 800d33a:	60fb      	str	r3, [r7, #12]
    return(posture);
 800d33c:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800d33e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d340:	b662      	cpsie	i
}
 800d342:	bf00      	nop
 800d344:	68bb      	ldr	r3, [r7, #8]
 800d346:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	f383 8810 	msr	PRIMASK, r3
}
 800d34e:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800d350:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800d352:	bf00      	nop
 800d354:	3724      	adds	r7, #36	@ 0x24
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr
 800d35e:	bf00      	nop
 800d360:	20002594 	.word	0x20002594
 800d364:	200024fc 	.word	0x200024fc
 800d368:	20002500 	.word	0x20002500
 800d36c:	e000ed04 	.word	0xe000ed04

0800d370 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b096      	sub	sp, #88	@ 0x58
 800d374:	af00      	add	r7, sp, #0
 800d376:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d378:	f3ef 8310 	mrs	r3, PRIMASK
 800d37c:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800d37e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800d380:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800d382:	b672      	cpsid	i
    return(int_posture);
 800d384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800d386:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d005      	beq.n	800d39c <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	334c      	adds	r3, #76	@ 0x4c
 800d394:	4618      	mov	r0, r3
 800d396:	f000 fbaf 	bl	800daf8 <_tx_timer_system_deactivate>
 800d39a:	e002      	b.n	800d3a2 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800d3a2:	4b6c      	ldr	r3, [pc, #432]	@ (800d554 <_tx_thread_system_resume+0x1e4>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	3b01      	subs	r3, #1
 800d3a8:	4a6a      	ldr	r2, [pc, #424]	@ (800d554 <_tx_thread_system_resume+0x1e4>)
 800d3aa:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	f040 8083 	bne.w	800d4bc <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	f000 8097 	beq.w	800d4ee <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d172      	bne.n	800d4ae <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3d2:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800d3d4:	4a60      	ldr	r2, [pc, #384]	@ (800d558 <_tx_thread_system_resume+0x1e8>)
 800d3d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d3dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800d3de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d154      	bne.n	800d48e <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800d3e4:	495c      	ldr	r1, [pc, #368]	@ (800d558 <_tx_thread_system_resume+0x1e8>)
 800d3e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3e8:	687a      	ldr	r2, [r7, #4]
 800d3ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	687a      	ldr	r2, [r7, #4]
 800d3f2:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	687a      	ldr	r2, [r7, #4]
 800d3f8:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800d3fa:	2201      	movs	r2, #1
 800d3fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3fe:	fa02 f303 	lsl.w	r3, r2, r3
 800d402:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800d404:	4b55      	ldr	r3, [pc, #340]	@ (800d55c <_tx_thread_system_resume+0x1ec>)
 800d406:	681a      	ldr	r2, [r3, #0]
 800d408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d40a:	4313      	orrs	r3, r2
 800d40c:	4a53      	ldr	r2, [pc, #332]	@ (800d55c <_tx_thread_system_resume+0x1ec>)
 800d40e:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800d410:	4b53      	ldr	r3, [pc, #332]	@ (800d560 <_tx_thread_system_resume+0x1f0>)
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d416:	429a      	cmp	r2, r3
 800d418:	d269      	bcs.n	800d4ee <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800d41a:	4a51      	ldr	r2, [pc, #324]	@ (800d560 <_tx_thread_system_resume+0x1f0>)
 800d41c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d41e:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800d420:	4b50      	ldr	r3, [pc, #320]	@ (800d564 <_tx_thread_system_resume+0x1f4>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800d426:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d103      	bne.n	800d434 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800d42c:	4a4d      	ldr	r2, [pc, #308]	@ (800d564 <_tx_thread_system_resume+0x1f4>)
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6013      	str	r3, [r2, #0]
 800d432:	e05c      	b.n	800d4ee <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800d434:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d438:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d43a:	429a      	cmp	r2, r3
 800d43c:	d257      	bcs.n	800d4ee <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800d43e:	4a49      	ldr	r2, [pc, #292]	@ (800d564 <_tx_thread_system_resume+0x1f4>)
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6013      	str	r3, [r2, #0]
 800d444:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d446:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d44a:	f383 8810 	msr	PRIMASK, r3
}
 800d44e:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800d450:	4b40      	ldr	r3, [pc, #256]	@ (800d554 <_tx_thread_system_resume+0x1e4>)
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800d456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d174      	bne.n	800d546 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d45c:	4b42      	ldr	r3, [pc, #264]	@ (800d568 <_tx_thread_system_resume+0x1f8>)
 800d45e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d462:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d464:	f3ef 8305 	mrs	r3, IPSR
 800d468:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800d46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d10c      	bne.n	800d48a <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d470:	f3ef 8310 	mrs	r3, PRIMASK
 800d474:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800d476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800d478:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d47a:	b662      	cpsie	i
}
 800d47c:	bf00      	nop
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d482:	69fb      	ldr	r3, [r7, #28]
 800d484:	f383 8810 	msr	PRIMASK, r3
}
 800d488:	bf00      	nop
}
 800d48a:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800d48c:	e05b      	b.n	800d546 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800d48e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d492:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800d494:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d496:	687a      	ldr	r2, [r7, #4]
 800d498:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800d49a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d49c:	687a      	ldr	r2, [r7, #4]
 800d49e:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d4a4:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4aa:	621a      	str	r2, [r3, #32]
 800d4ac:	e01f      	b.n	800d4ee <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800d4ae:	687b      	ldr	r3, [r7, #4]
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	2203      	movs	r2, #3
 800d4b8:	631a      	str	r2, [r3, #48]	@ 0x30
 800d4ba:	e018      	b.n	800d4ee <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4c0:	2b01      	cmp	r3, #1
 800d4c2:	d014      	beq.n	800d4ee <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4c8:	2b02      	cmp	r3, #2
 800d4ca:	d010      	beq.n	800d4ee <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d106      	bne.n	800d4e2 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	2200      	movs	r2, #0
 800d4de:	631a      	str	r2, [r3, #48]	@ 0x30
 800d4e0:	e005      	b.n	800d4ee <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2203      	movs	r2, #3
 800d4ec:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800d4ee:	4b1f      	ldr	r3, [pc, #124]	@ (800d56c <_tx_thread_system_resume+0x1fc>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d4f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4f6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d4f8:	69bb      	ldr	r3, [r7, #24]
 800d4fa:	f383 8810 	msr	PRIMASK, r3
}
 800d4fe:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800d500:	4b18      	ldr	r3, [pc, #96]	@ (800d564 <_tx_thread_system_resume+0x1f4>)
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d506:	429a      	cmp	r2, r3
 800d508:	d020      	beq.n	800d54c <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800d50a:	4b12      	ldr	r3, [pc, #72]	@ (800d554 <_tx_thread_system_resume+0x1e4>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800d510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d512:	2b00      	cmp	r3, #0
 800d514:	d11a      	bne.n	800d54c <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d516:	4b14      	ldr	r3, [pc, #80]	@ (800d568 <_tx_thread_system_resume+0x1f8>)
 800d518:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d51c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d51e:	f3ef 8305 	mrs	r3, IPSR
 800d522:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800d524:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 800d526:	2b00      	cmp	r3, #0
 800d528:	d10f      	bne.n	800d54a <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d52a:	f3ef 8310 	mrs	r3, PRIMASK
 800d52e:	613b      	str	r3, [r7, #16]
    return(posture);
 800d530:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800d532:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d534:	b662      	cpsie	i
}
 800d536:	bf00      	nop
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d53c:	68bb      	ldr	r3, [r7, #8]
 800d53e:	f383 8810 	msr	PRIMASK, r3
}
 800d542:	bf00      	nop
}
 800d544:	e001      	b.n	800d54a <_tx_thread_system_resume+0x1da>
                                return;
 800d546:	bf00      	nop
 800d548:	e000      	b.n	800d54c <_tx_thread_system_resume+0x1dc>
 800d54a:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800d54c:	3758      	adds	r7, #88	@ 0x58
 800d54e:	46bd      	mov	sp, r7
 800d550:	bd80      	pop	{r7, pc}
 800d552:	bf00      	nop
 800d554:	20002594 	.word	0x20002594
 800d558:	20002514 	.word	0x20002514
 800d55c:	2000250c 	.word	0x2000250c
 800d560:	20002510 	.word	0x20002510
 800d564:	20002500 	.word	0x20002500
 800d568:	e000ed04 	.word	0xe000ed04
 800d56c:	200024fc 	.word	0x200024fc

0800d570 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800d570:	b580      	push	{r7, lr}
 800d572:	b09e      	sub	sp, #120	@ 0x78
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800d578:	4b81      	ldr	r3, [pc, #516]	@ (800d780 <_tx_thread_system_suspend+0x210>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d57e:	f3ef 8310 	mrs	r3, PRIMASK
 800d582:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800d584:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800d586:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800d588:	b672      	cpsid	i
    return(int_posture);
 800d58a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800d58c:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800d58e:	687a      	ldr	r2, [r7, #4]
 800d590:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d592:	429a      	cmp	r2, r3
 800d594:	d112      	bne.n	800d5bc <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d59a:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800d59c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d008      	beq.n	800d5b4 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800d5a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d5a8:	d004      	beq.n	800d5b4 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	334c      	adds	r3, #76	@ 0x4c
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	f000 fa40 	bl	800da34 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	69db      	ldr	r3, [r3, #28]
 800d5b8:	4a72      	ldr	r2, [pc, #456]	@ (800d784 <_tx_thread_system_suspend+0x214>)
 800d5ba:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800d5bc:	4b72      	ldr	r3, [pc, #456]	@ (800d788 <_tx_thread_system_suspend+0x218>)
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	3b01      	subs	r3, #1
 800d5c2:	4a71      	ldr	r2, [pc, #452]	@ (800d788 <_tx_thread_system_suspend+0x218>)
 800d5c4:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	f040 80a6 	bne.w	800d71c <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5da:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	6a1b      	ldr	r3, [r3, #32]
 800d5e0:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800d5e2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d015      	beq.n	800d616 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5ee:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800d5f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5f2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d5f4:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800d5f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d5fa:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800d5fc:	4a63      	ldr	r2, [pc, #396]	@ (800d78c <_tx_thread_system_suspend+0x21c>)
 800d5fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d604:	687a      	ldr	r2, [r7, #4]
 800d606:	429a      	cmp	r2, r3
 800d608:	d157      	bne.n	800d6ba <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800d60a:	4960      	ldr	r1, [pc, #384]	@ (800d78c <_tx_thread_system_suspend+0x21c>)
 800d60c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d60e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d610:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d614:	e051      	b.n	800d6ba <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800d616:	4a5d      	ldr	r2, [pc, #372]	@ (800d78c <_tx_thread_system_suspend+0x21c>)
 800d618:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d61a:	2100      	movs	r1, #0
 800d61c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800d620:	2201      	movs	r2, #1
 800d622:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d624:	fa02 f303 	lsl.w	r3, r2, r3
 800d628:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800d62a:	4b59      	ldr	r3, [pc, #356]	@ (800d790 <_tx_thread_system_suspend+0x220>)
 800d62c:	681a      	ldr	r2, [r3, #0]
 800d62e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d630:	43db      	mvns	r3, r3
 800d632:	4013      	ands	r3, r2
 800d634:	4a56      	ldr	r2, [pc, #344]	@ (800d790 <_tx_thread_system_suspend+0x220>)
 800d636:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800d638:	2300      	movs	r3, #0
 800d63a:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800d63c:	4b54      	ldr	r3, [pc, #336]	@ (800d790 <_tx_thread_system_suspend+0x220>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800d642:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d644:	2b00      	cmp	r3, #0
 800d646:	d12b      	bne.n	800d6a0 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800d648:	4b52      	ldr	r3, [pc, #328]	@ (800d794 <_tx_thread_system_suspend+0x224>)
 800d64a:	2220      	movs	r2, #32
 800d64c:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800d64e:	4b52      	ldr	r3, [pc, #328]	@ (800d798 <_tx_thread_system_suspend+0x228>)
 800d650:	2200      	movs	r2, #0
 800d652:	601a      	str	r2, [r3, #0]
 800d654:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d656:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d658:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d65a:	f383 8810 	msr	PRIMASK, r3
}
 800d65e:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800d660:	4b49      	ldr	r3, [pc, #292]	@ (800d788 <_tx_thread_system_suspend+0x218>)
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800d666:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d668:	2b00      	cmp	r3, #0
 800d66a:	f040 8081 	bne.w	800d770 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d66e:	4b4b      	ldr	r3, [pc, #300]	@ (800d79c <_tx_thread_system_suspend+0x22c>)
 800d670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d674:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d676:	f3ef 8305 	mrs	r3, IPSR
 800d67a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800d67c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d10c      	bne.n	800d69c <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d682:	f3ef 8310 	mrs	r3, PRIMASK
 800d686:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800d688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800d68a:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d68c:	b662      	cpsie	i
}
 800d68e:	bf00      	nop
 800d690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d692:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d696:	f383 8810 	msr	PRIMASK, r3
}
 800d69a:	bf00      	nop
}
 800d69c:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800d69e:	e067      	b.n	800d770 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800d6a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d6a2:	fa93 f3a3 	rbit	r3, r3
 800d6a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d6a8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d6aa:	fab3 f383 	clz	r3, r3
 800d6ae:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800d6b0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d6b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d6b4:	4413      	add	r3, r2
 800d6b6:	4a37      	ldr	r2, [pc, #220]	@ (800d794 <_tx_thread_system_suspend+0x224>)
 800d6b8:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800d6ba:	4b37      	ldr	r3, [pc, #220]	@ (800d798 <_tx_thread_system_suspend+0x228>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	687a      	ldr	r2, [r7, #4]
 800d6c0:	429a      	cmp	r2, r3
 800d6c2:	d12b      	bne.n	800d71c <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800d6c4:	4b33      	ldr	r3, [pc, #204]	@ (800d794 <_tx_thread_system_suspend+0x224>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a30      	ldr	r2, [pc, #192]	@ (800d78c <_tx_thread_system_suspend+0x21c>)
 800d6ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6ce:	4a32      	ldr	r2, [pc, #200]	@ (800d798 <_tx_thread_system_suspend+0x228>)
 800d6d0:	6013      	str	r3, [r2, #0]
 800d6d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d6d4:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d6d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d8:	f383 8810 	msr	PRIMASK, r3
}
 800d6dc:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800d6de:	4b2a      	ldr	r3, [pc, #168]	@ (800d788 <_tx_thread_system_suspend+0x218>)
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800d6e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d144      	bne.n	800d774 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d6ea:	4b2c      	ldr	r3, [pc, #176]	@ (800d79c <_tx_thread_system_suspend+0x22c>)
 800d6ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d6f0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d6f2:	f3ef 8305 	mrs	r3, IPSR
 800d6f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800d6f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d10c      	bne.n	800d718 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d6fe:	f3ef 8310 	mrs	r3, PRIMASK
 800d702:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800d704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800d706:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d708:	b662      	cpsie	i
}
 800d70a:	bf00      	nop
 800d70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d70e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d710:	6a3b      	ldr	r3, [r7, #32]
 800d712:	f383 8810 	msr	PRIMASK, r3
}
 800d716:	bf00      	nop
}
 800d718:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800d71a:	e02b      	b.n	800d774 <_tx_thread_system_suspend+0x204>
 800d71c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d71e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d720:	69fb      	ldr	r3, [r7, #28]
 800d722:	f383 8810 	msr	PRIMASK, r3
}
 800d726:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800d728:	4b1b      	ldr	r3, [pc, #108]	@ (800d798 <_tx_thread_system_suspend+0x228>)
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d72e:	429a      	cmp	r2, r3
 800d730:	d022      	beq.n	800d778 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800d732:	4b15      	ldr	r3, [pc, #84]	@ (800d788 <_tx_thread_system_suspend+0x218>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800d738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d11c      	bne.n	800d778 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800d73e:	4b17      	ldr	r3, [pc, #92]	@ (800d79c <_tx_thread_system_suspend+0x22c>)
 800d740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d744:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d746:	f3ef 8305 	mrs	r3, IPSR
 800d74a:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800d74c:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d10c      	bne.n	800d76c <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d752:	f3ef 8310 	mrs	r3, PRIMASK
 800d756:	617b      	str	r3, [r7, #20]
    return(posture);
 800d758:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800d75a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800d75c:	b662      	cpsie	i
}
 800d75e:	bf00      	nop
 800d760:	693b      	ldr	r3, [r7, #16]
 800d762:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	f383 8810 	msr	PRIMASK, r3
}
 800d76a:	bf00      	nop
}
 800d76c:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800d76e:	e003      	b.n	800d778 <_tx_thread_system_suspend+0x208>
                return;
 800d770:	bf00      	nop
 800d772:	e002      	b.n	800d77a <_tx_thread_system_suspend+0x20a>
            return;
 800d774:	bf00      	nop
 800d776:	e000      	b.n	800d77a <_tx_thread_system_suspend+0x20a>
    return;
 800d778:	bf00      	nop
}
 800d77a:	3778      	adds	r7, #120	@ 0x78
 800d77c:	46bd      	mov	sp, r7
 800d77e:	bd80      	pop	{r7, pc}
 800d780:	200024fc 	.word	0x200024fc
 800d784:	20002b00 	.word	0x20002b00
 800d788:	20002594 	.word	0x20002594
 800d78c:	20002514 	.word	0x20002514
 800d790:	2000250c 	.word	0x2000250c
 800d794:	20002510 	.word	0x20002510
 800d798:	20002500 	.word	0x20002500
 800d79c:	e000ed04 	.word	0xe000ed04

0800d7a0 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b087      	sub	sp, #28
 800d7a4:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800d7a6:	4b21      	ldr	r3, [pc, #132]	@ (800d82c <_tx_thread_time_slice+0x8c>)
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d7ac:	f3ef 8310 	mrs	r3, PRIMASK
 800d7b0:	60fb      	str	r3, [r7, #12]
    return(posture);
 800d7b2:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800d7b4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d7b6:	b672      	cpsid	i
    return(int_posture);
 800d7b8:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800d7ba:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800d7bc:	4b1c      	ldr	r3, [pc, #112]	@ (800d830 <_tx_thread_time_slice+0x90>)
 800d7be:	2200      	movs	r2, #0
 800d7c0:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800d7c2:	697b      	ldr	r3, [r7, #20]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d024      	beq.n	800d812 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800d7c8:	697b      	ldr	r3, [r7, #20]
 800d7ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d120      	bne.n	800d812 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800d7d0:	697b      	ldr	r3, [r7, #20]
 800d7d2:	69da      	ldr	r2, [r3, #28]
 800d7d4:	697b      	ldr	r3, [r7, #20]
 800d7d6:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800d7d8:	697b      	ldr	r3, [r7, #20]
 800d7da:	699b      	ldr	r3, [r3, #24]
 800d7dc:	4a15      	ldr	r2, [pc, #84]	@ (800d834 <_tx_thread_time_slice+0x94>)
 800d7de:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800d7e0:	697b      	ldr	r3, [r7, #20]
 800d7e2:	6a1b      	ldr	r3, [r3, #32]
 800d7e4:	697a      	ldr	r2, [r7, #20]
 800d7e6:	429a      	cmp	r2, r3
 800d7e8:	d013      	beq.n	800d812 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d7ee:	697b      	ldr	r3, [r7, #20]
 800d7f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7f2:	429a      	cmp	r2, r3
 800d7f4:	d10d      	bne.n	800d812 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800d7f6:	697b      	ldr	r3, [r7, #20]
 800d7f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7fa:	697a      	ldr	r2, [r7, #20]
 800d7fc:	6a12      	ldr	r2, [r2, #32]
 800d7fe:	490e      	ldr	r1, [pc, #56]	@ (800d838 <_tx_thread_time_slice+0x98>)
 800d800:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800d804:	4b0d      	ldr	r3, [pc, #52]	@ (800d83c <_tx_thread_time_slice+0x9c>)
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	4a0b      	ldr	r2, [pc, #44]	@ (800d838 <_tx_thread_time_slice+0x98>)
 800d80a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d80e:	4a0c      	ldr	r2, [pc, #48]	@ (800d840 <_tx_thread_time_slice+0xa0>)
 800d810:	6013      	str	r3, [r2, #0]
 800d812:	693b      	ldr	r3, [r7, #16]
 800d814:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	f383 8810 	msr	PRIMASK, r3
}
 800d81c:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800d81e:	bf00      	nop
 800d820:	371c      	adds	r7, #28
 800d822:	46bd      	mov	sp, r7
 800d824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d828:	4770      	bx	lr
 800d82a:	bf00      	nop
 800d82c:	200024fc 	.word	0x200024fc
 800d830:	200025a4 	.word	0x200025a4
 800d834:	20002b00 	.word	0x20002b00
 800d838:	20002514 	.word	0x20002514
 800d83c:	20002510 	.word	0x20002510
 800d840:	20002500 	.word	0x20002500

0800d844 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b08a      	sub	sp, #40	@ 0x28
 800d848:	af00      	add	r7, sp, #0
 800d84a:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800d84c:	687b      	ldr	r3, [r7, #4]
 800d84e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d850:	f3ef 8310 	mrs	r3, PRIMASK
 800d854:	617b      	str	r3, [r7, #20]
    return(posture);
 800d856:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800d858:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d85a:	b672      	cpsid	i
    return(int_posture);
 800d85c:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800d85e:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800d860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d864:	2b04      	cmp	r3, #4
 800d866:	d10e      	bne.n	800d886 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800d868:	4b13      	ldr	r3, [pc, #76]	@ (800d8b8 <_tx_thread_timeout+0x74>)
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	3301      	adds	r3, #1
 800d86e:	4a12      	ldr	r2, [pc, #72]	@ (800d8b8 <_tx_thread_timeout+0x74>)
 800d870:	6013      	str	r3, [r2, #0]
 800d872:	6a3b      	ldr	r3, [r7, #32]
 800d874:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	f383 8810 	msr	PRIMASK, r3
}
 800d87c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800d87e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d880:	f7ff fd76 	bl	800d370 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800d884:	e013      	b.n	800d8ae <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800d886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d888:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800d88a:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800d88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d88e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800d892:	61bb      	str	r3, [r7, #24]
 800d894:	6a3b      	ldr	r3, [r7, #32]
 800d896:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d898:	68bb      	ldr	r3, [r7, #8]
 800d89a:	f383 8810 	msr	PRIMASK, r3
}
 800d89e:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800d8a0:	69fb      	ldr	r3, [r7, #28]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d003      	beq.n	800d8ae <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800d8a6:	69fb      	ldr	r3, [r7, #28]
 800d8a8:	69b9      	ldr	r1, [r7, #24]
 800d8aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d8ac:	4798      	blx	r3
}
 800d8ae:	bf00      	nop
 800d8b0:	3728      	adds	r7, #40	@ 0x28
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
 800d8b6:	bf00      	nop
 800d8b8:	20002594 	.word	0x20002594

0800d8bc <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 800d8bc:	b480      	push	{r7}
 800d8be:	b087      	sub	sp, #28
 800d8c0:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d8c2:	f3ef 8310 	mrs	r3, PRIMASK
 800d8c6:	60bb      	str	r3, [r7, #8]
    return(posture);
 800d8c8:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800d8ca:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d8cc:	b672      	cpsid	i
    return(int_posture);
 800d8ce:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 800d8d0:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800d8d2:	4b08      	ldr	r3, [pc, #32]	@ (800d8f4 <_tx_time_get+0x38>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	613b      	str	r3, [r7, #16]
 800d8d8:	697b      	ldr	r3, [r7, #20]
 800d8da:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	f383 8810 	msr	PRIMASK, r3
}
 800d8e2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800d8e4:	693b      	ldr	r3, [r7, #16]
}
 800d8e6:	4618      	mov	r0, r3
 800d8e8:	371c      	adds	r7, #28
 800d8ea:	46bd      	mov	sp, r7
 800d8ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f0:	4770      	bx	lr
 800d8f2:	bf00      	nop
 800d8f4:	200025a0 	.word	0x200025a0

0800d8f8 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b084      	sub	sp, #16
 800d8fc:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d8fe:	f3ef 8310 	mrs	r3, PRIMASK
 800d902:	607b      	str	r3, [r7, #4]
    return(posture);
 800d904:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800d906:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d908:	b672      	cpsid	i
    return(int_posture);
 800d90a:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800d90c:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800d90e:	4b09      	ldr	r3, [pc, #36]	@ (800d934 <_tx_timer_expiration_process+0x3c>)
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	3301      	adds	r3, #1
 800d914:	4a07      	ldr	r2, [pc, #28]	@ (800d934 <_tx_timer_expiration_process+0x3c>)
 800d916:	6013      	str	r3, [r2, #0]
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	f383 8810 	msr	PRIMASK, r3
}
 800d922:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800d924:	4804      	ldr	r0, [pc, #16]	@ (800d938 <_tx_timer_expiration_process+0x40>)
 800d926:	f7ff fd23 	bl	800d370 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800d92a:	bf00      	nop
 800d92c:	3710      	adds	r7, #16
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
 800d932:	bf00      	nop
 800d934:	20002594 	.word	0x20002594
 800d938:	20002644 	.word	0x20002644

0800d93c <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800d93c:	b590      	push	{r4, r7, lr}
 800d93e:	b089      	sub	sp, #36	@ 0x24
 800d940:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800d942:	4b28      	ldr	r3, [pc, #160]	@ (800d9e4 <_tx_timer_initialize+0xa8>)
 800d944:	2200      	movs	r2, #0
 800d946:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800d948:	4b27      	ldr	r3, [pc, #156]	@ (800d9e8 <_tx_timer_initialize+0xac>)
 800d94a:	2200      	movs	r2, #0
 800d94c:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800d94e:	4b27      	ldr	r3, [pc, #156]	@ (800d9ec <_tx_timer_initialize+0xb0>)
 800d950:	2200      	movs	r2, #0
 800d952:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800d954:	4b26      	ldr	r3, [pc, #152]	@ (800d9f0 <_tx_timer_initialize+0xb4>)
 800d956:	2200      	movs	r2, #0
 800d958:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800d95a:	4b26      	ldr	r3, [pc, #152]	@ (800d9f4 <_tx_timer_initialize+0xb8>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800d960:	2280      	movs	r2, #128	@ 0x80
 800d962:	2100      	movs	r1, #0
 800d964:	4824      	ldr	r0, [pc, #144]	@ (800d9f8 <_tx_timer_initialize+0xbc>)
 800d966:	f001 fc6f 	bl	800f248 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800d96a:	4b24      	ldr	r3, [pc, #144]	@ (800d9fc <_tx_timer_initialize+0xc0>)
 800d96c:	4a22      	ldr	r2, [pc, #136]	@ (800d9f8 <_tx_timer_initialize+0xbc>)
 800d96e:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800d970:	4b23      	ldr	r3, [pc, #140]	@ (800da00 <_tx_timer_initialize+0xc4>)
 800d972:	4a21      	ldr	r2, [pc, #132]	@ (800d9f8 <_tx_timer_initialize+0xbc>)
 800d974:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800d976:	4b23      	ldr	r3, [pc, #140]	@ (800da04 <_tx_timer_initialize+0xc8>)
 800d978:	4a23      	ldr	r2, [pc, #140]	@ (800da08 <_tx_timer_initialize+0xcc>)
 800d97a:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800d97c:	4b21      	ldr	r3, [pc, #132]	@ (800da04 <_tx_timer_initialize+0xc8>)
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	3304      	adds	r3, #4
 800d982:	4a20      	ldr	r2, [pc, #128]	@ (800da04 <_tx_timer_initialize+0xc8>)
 800d984:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800d986:	4b21      	ldr	r3, [pc, #132]	@ (800da0c <_tx_timer_initialize+0xd0>)
 800d988:	4a21      	ldr	r2, [pc, #132]	@ (800da10 <_tx_timer_initialize+0xd4>)
 800d98a:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800d98c:	4b21      	ldr	r3, [pc, #132]	@ (800da14 <_tx_timer_initialize+0xd8>)
 800d98e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d992:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800d994:	4b20      	ldr	r3, [pc, #128]	@ (800da18 <_tx_timer_initialize+0xdc>)
 800d996:	2200      	movs	r2, #0
 800d998:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800d99a:	4b1c      	ldr	r3, [pc, #112]	@ (800da0c <_tx_timer_initialize+0xd0>)
 800d99c:	681b      	ldr	r3, [r3, #0]
 800d99e:	4a1d      	ldr	r2, [pc, #116]	@ (800da14 <_tx_timer_initialize+0xd8>)
 800d9a0:	6812      	ldr	r2, [r2, #0]
 800d9a2:	491d      	ldr	r1, [pc, #116]	@ (800da18 <_tx_timer_initialize+0xdc>)
 800d9a4:	6809      	ldr	r1, [r1, #0]
 800d9a6:	481c      	ldr	r0, [pc, #112]	@ (800da18 <_tx_timer_initialize+0xdc>)
 800d9a8:	6800      	ldr	r0, [r0, #0]
 800d9aa:	2400      	movs	r4, #0
 800d9ac:	9405      	str	r4, [sp, #20]
 800d9ae:	2400      	movs	r4, #0
 800d9b0:	9404      	str	r4, [sp, #16]
 800d9b2:	9003      	str	r0, [sp, #12]
 800d9b4:	9102      	str	r1, [sp, #8]
 800d9b6:	9201      	str	r2, [sp, #4]
 800d9b8:	9300      	str	r3, [sp, #0]
 800d9ba:	4b18      	ldr	r3, [pc, #96]	@ (800da1c <_tx_timer_initialize+0xe0>)
 800d9bc:	4a18      	ldr	r2, [pc, #96]	@ (800da20 <_tx_timer_initialize+0xe4>)
 800d9be:	4919      	ldr	r1, [pc, #100]	@ (800da24 <_tx_timer_initialize+0xe8>)
 800d9c0:	4819      	ldr	r0, [pc, #100]	@ (800da28 <_tx_timer_initialize+0xec>)
 800d9c2:	f7ff fa9d 	bl	800cf00 <_tx_thread_create>
 800d9c6:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d1e5      	bne.n	800d99a <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800d9ce:	4b17      	ldr	r3, [pc, #92]	@ (800da2c <_tx_timer_initialize+0xf0>)
 800d9d0:	2200      	movs	r2, #0
 800d9d2:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800d9d4:	4b16      	ldr	r3, [pc, #88]	@ (800da30 <_tx_timer_initialize+0xf4>)
 800d9d6:	2200      	movs	r2, #0
 800d9d8:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800d9da:	bf00      	nop
 800d9dc:	370c      	adds	r7, #12
 800d9de:	46bd      	mov	sp, r7
 800d9e0:	bd90      	pop	{r4, r7, pc}
 800d9e2:	bf00      	nop
 800d9e4:	200025a0 	.word	0x200025a0
 800d9e8:	20002b00 	.word	0x20002b00
 800d9ec:	200025a4 	.word	0x200025a4
 800d9f0:	20002634 	.word	0x20002634
 800d9f4:	20002640 	.word	0x20002640
 800d9f8:	200025a8 	.word	0x200025a8
 800d9fc:	20002628 	.word	0x20002628
 800da00:	20002630 	.word	0x20002630
 800da04:	2000262c 	.word	0x2000262c
 800da08:	20002624 	.word	0x20002624
 800da0c:	200026f4 	.word	0x200026f4
 800da10:	20002700 	.word	0x20002700
 800da14:	200026f8 	.word	0x200026f8
 800da18:	200026fc 	.word	0x200026fc
 800da1c:	4154494d 	.word	0x4154494d
 800da20:	0800db69 	.word	0x0800db69
 800da24:	08011ac4 	.word	0x08011ac4
 800da28:	20002644 	.word	0x20002644
 800da2c:	20002638 	.word	0x20002638
 800da30:	2000263c 	.word	0x2000263c

0800da34 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800da34:	b480      	push	{r7}
 800da36:	b089      	sub	sp, #36	@ 0x24
 800da38:	af00      	add	r7, sp, #0
 800da3a:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800da42:	697b      	ldr	r3, [r7, #20]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d04a      	beq.n	800dade <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800da48:	697b      	ldr	r3, [r7, #20]
 800da4a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800da4e:	d046      	beq.n	800dade <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	699b      	ldr	r3, [r3, #24]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d142      	bne.n	800dade <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	2b20      	cmp	r3, #32
 800da5c:	d902      	bls.n	800da64 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800da5e:	231f      	movs	r3, #31
 800da60:	61bb      	str	r3, [r7, #24]
 800da62:	e002      	b.n	800da6a <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800da64:	697b      	ldr	r3, [r7, #20]
 800da66:	3b01      	subs	r3, #1
 800da68:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800da6a:	4b20      	ldr	r3, [pc, #128]	@ (800daec <_tx_timer_system_activate+0xb8>)
 800da6c:	681a      	ldr	r2, [r3, #0]
 800da6e:	69bb      	ldr	r3, [r7, #24]
 800da70:	009b      	lsls	r3, r3, #2
 800da72:	4413      	add	r3, r2
 800da74:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800da76:	4b1e      	ldr	r3, [pc, #120]	@ (800daf0 <_tx_timer_system_activate+0xbc>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	69fa      	ldr	r2, [r7, #28]
 800da7c:	429a      	cmp	r2, r3
 800da7e:	d30b      	bcc.n	800da98 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800da80:	4b1b      	ldr	r3, [pc, #108]	@ (800daf0 <_tx_timer_system_activate+0xbc>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	69fa      	ldr	r2, [r7, #28]
 800da86:	1ad3      	subs	r3, r2, r3
 800da88:	109b      	asrs	r3, r3, #2
 800da8a:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800da8c:	4b19      	ldr	r3, [pc, #100]	@ (800daf4 <_tx_timer_system_activate+0xc0>)
 800da8e:	681a      	ldr	r2, [r3, #0]
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	009b      	lsls	r3, r3, #2
 800da94:	4413      	add	r3, r2
 800da96:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800da98:	69fb      	ldr	r3, [r7, #28]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d109      	bne.n	800dab4 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	687a      	ldr	r2, [r7, #4]
 800daa4:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	687a      	ldr	r2, [r7, #4]
 800daaa:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800daac:	69fb      	ldr	r3, [r7, #28]
 800daae:	687a      	ldr	r2, [r7, #4]
 800dab0:	601a      	str	r2, [r3, #0]
 800dab2:	e011      	b.n	800dad8 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800dab4:	69fb      	ldr	r3, [r7, #28]
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	695b      	ldr	r3, [r3, #20]
 800dabe:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800dac0:	68bb      	ldr	r3, [r7, #8]
 800dac2:	687a      	ldr	r2, [r7, #4]
 800dac4:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	687a      	ldr	r2, [r7, #4]
 800daca:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	68fa      	ldr	r2, [r7, #12]
 800dad0:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	68ba      	ldr	r2, [r7, #8]
 800dad6:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	69fa      	ldr	r2, [r7, #28]
 800dadc:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800dade:	bf00      	nop
 800dae0:	3724      	adds	r7, #36	@ 0x24
 800dae2:	46bd      	mov	sp, r7
 800dae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae8:	4770      	bx	lr
 800daea:	bf00      	nop
 800daec:	20002630 	.word	0x20002630
 800daf0:	2000262c 	.word	0x2000262c
 800daf4:	20002628 	.word	0x20002628

0800daf8 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800daf8:	b480      	push	{r7}
 800dafa:	b087      	sub	sp, #28
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	699b      	ldr	r3, [r3, #24]
 800db04:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800db06:	697b      	ldr	r3, [r7, #20]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d026      	beq.n	800db5a <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	691b      	ldr	r3, [r3, #16]
 800db10:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800db12:	687a      	ldr	r2, [r7, #4]
 800db14:	693b      	ldr	r3, [r7, #16]
 800db16:	429a      	cmp	r2, r3
 800db18:	d108      	bne.n	800db2c <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	681b      	ldr	r3, [r3, #0]
 800db1e:	687a      	ldr	r2, [r7, #4]
 800db20:	429a      	cmp	r2, r3
 800db22:	d117      	bne.n	800db54 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800db24:	697b      	ldr	r3, [r7, #20]
 800db26:	2200      	movs	r2, #0
 800db28:	601a      	str	r2, [r3, #0]
 800db2a:	e013      	b.n	800db54 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	695b      	ldr	r3, [r3, #20]
 800db30:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800db32:	693b      	ldr	r3, [r7, #16]
 800db34:	68fa      	ldr	r2, [r7, #12]
 800db36:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	693a      	ldr	r2, [r7, #16]
 800db3c:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800db3e:	697b      	ldr	r3, [r7, #20]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	687a      	ldr	r2, [r7, #4]
 800db44:	429a      	cmp	r2, r3
 800db46:	d105      	bne.n	800db54 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800db48:	693b      	ldr	r3, [r7, #16]
 800db4a:	697a      	ldr	r2, [r7, #20]
 800db4c:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800db4e:	697b      	ldr	r3, [r7, #20]
 800db50:	693a      	ldr	r2, [r7, #16]
 800db52:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	2200      	movs	r2, #0
 800db58:	619a      	str	r2, [r3, #24]
    }
}
 800db5a:	bf00      	nop
 800db5c:	371c      	adds	r7, #28
 800db5e:	46bd      	mov	sp, r7
 800db60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db64:	4770      	bx	lr
	...

0800db68 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b098      	sub	sp, #96	@ 0x60
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800db70:	2300      	movs	r3, #0
 800db72:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	4a73      	ldr	r2, [pc, #460]	@ (800dd44 <_tx_timer_thread_entry+0x1dc>)
 800db78:	4293      	cmp	r3, r2
 800db7a:	f040 80de 	bne.w	800dd3a <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800db7e:	f3ef 8310 	mrs	r3, PRIMASK
 800db82:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800db84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800db86:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800db88:	b672      	cpsid	i
    return(int_posture);
 800db8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800db8c:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800db8e:	4b6e      	ldr	r3, [pc, #440]	@ (800dd48 <_tx_timer_thread_entry+0x1e0>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	681b      	ldr	r3, [r3, #0]
 800db94:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d003      	beq.n	800dba4 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800db9c:	68fb      	ldr	r3, [r7, #12]
 800db9e:	f107 020c 	add.w	r2, r7, #12
 800dba2:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800dba4:	4b68      	ldr	r3, [pc, #416]	@ (800dd48 <_tx_timer_thread_entry+0x1e0>)
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800dbac:	4b66      	ldr	r3, [pc, #408]	@ (800dd48 <_tx_timer_thread_entry+0x1e0>)
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	3304      	adds	r3, #4
 800dbb2:	4a65      	ldr	r2, [pc, #404]	@ (800dd48 <_tx_timer_thread_entry+0x1e0>)
 800dbb4:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800dbb6:	4b64      	ldr	r3, [pc, #400]	@ (800dd48 <_tx_timer_thread_entry+0x1e0>)
 800dbb8:	681a      	ldr	r2, [r3, #0]
 800dbba:	4b64      	ldr	r3, [pc, #400]	@ (800dd4c <_tx_timer_thread_entry+0x1e4>)
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	429a      	cmp	r2, r3
 800dbc0:	d103      	bne.n	800dbca <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800dbc2:	4b63      	ldr	r3, [pc, #396]	@ (800dd50 <_tx_timer_thread_entry+0x1e8>)
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	4a60      	ldr	r2, [pc, #384]	@ (800dd48 <_tx_timer_thread_entry+0x1e0>)
 800dbc8:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800dbca:	4b62      	ldr	r3, [pc, #392]	@ (800dd54 <_tx_timer_thread_entry+0x1ec>)
 800dbcc:	2200      	movs	r2, #0
 800dbce:	601a      	str	r2, [r3, #0]
 800dbd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dbd2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dbd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dbd6:	f383 8810 	msr	PRIMASK, r3
}
 800dbda:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dbdc:	f3ef 8310 	mrs	r3, PRIMASK
 800dbe0:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800dbe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800dbe4:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800dbe6:	b672      	cpsid	i
    return(int_posture);
 800dbe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800dbea:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800dbec:	e07f      	b.n	800dcee <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	691b      	ldr	r3, [r3, #16]
 800dbf6:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800dbfc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dbfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc00:	429a      	cmp	r2, r3
 800dc02:	d102      	bne.n	800dc0a <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800dc04:	2300      	movs	r3, #0
 800dc06:	60fb      	str	r3, [r7, #12]
 800dc08:	e00e      	b.n	800dc28 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800dc0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc0c:	695b      	ldr	r3, [r3, #20]
 800dc0e:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800dc10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dc14:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800dc16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dc1a:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800dc1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc1e:	f107 020c 	add.w	r2, r7, #12
 800dc22:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800dc24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc26:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800dc28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	2b20      	cmp	r3, #32
 800dc2e:	d911      	bls.n	800dc54 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800dc30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800dc38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc3a:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800dc40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc42:	f107 0208 	add.w	r2, r7, #8
 800dc46:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800dc48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc4a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dc4c:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800dc4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc50:	60bb      	str	r3, [r7, #8]
 800dc52:	e01a      	b.n	800dc8a <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800dc54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc56:	689b      	ldr	r3, [r3, #8]
 800dc58:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800dc5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc5c:	68db      	ldr	r3, [r3, #12]
 800dc5e:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800dc60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc62:	685a      	ldr	r2, [r3, #4]
 800dc64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc66:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800dc68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d009      	beq.n	800dc84 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800dc70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc72:	f107 0208 	add.w	r2, r7, #8
 800dc76:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800dc78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc7a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dc7c:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800dc7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc80:	60bb      	str	r3, [r7, #8]
 800dc82:	e002      	b.n	800dc8a <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800dc84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc86:	2200      	movs	r2, #0
 800dc88:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800dc8a:	4a33      	ldr	r2, [pc, #204]	@ (800dd58 <_tx_timer_thread_entry+0x1f0>)
 800dc8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dc8e:	6013      	str	r3, [r2, #0]
 800dc90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc96:	f383 8810 	msr	PRIMASK, r3
}
 800dc9a:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800dc9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d002      	beq.n	800dca8 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800dca2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dca4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800dca6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dca8:	f3ef 8310 	mrs	r3, PRIMASK
 800dcac:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800dcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800dcb0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800dcb2:	b672      	cpsid	i
    return(int_posture);
 800dcb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800dcb6:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800dcb8:	4b27      	ldr	r3, [pc, #156]	@ (800dd58 <_tx_timer_thread_entry+0x1f0>)
 800dcba:	2200      	movs	r2, #0
 800dcbc:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dcc2:	429a      	cmp	r2, r3
 800dcc4:	d105      	bne.n	800dcd2 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800dcc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcc8:	2200      	movs	r2, #0
 800dcca:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800dccc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800dcce:	f7ff feb1 	bl	800da34 <_tx_timer_system_activate>
 800dcd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dcd4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dcd6:	69bb      	ldr	r3, [r7, #24]
 800dcd8:	f383 8810 	msr	PRIMASK, r3
}
 800dcdc:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dcde:	f3ef 8310 	mrs	r3, PRIMASK
 800dce2:	623b      	str	r3, [r7, #32]
    return(posture);
 800dce4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800dce6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dce8:	b672      	cpsid	i
    return(int_posture);
 800dcea:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800dcec:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	f47f af7c 	bne.w	800dbee <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800dcf6:	4b17      	ldr	r3, [pc, #92]	@ (800dd54 <_tx_timer_thread_entry+0x1ec>)
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d116      	bne.n	800dd2c <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800dcfe:	4b17      	ldr	r3, [pc, #92]	@ (800dd5c <_tx_timer_thread_entry+0x1f4>)
 800dd00:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800dd02:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd04:	2203      	movs	r2, #3
 800dd06:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800dd08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd0a:	2201      	movs	r2, #1
 800dd0c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800dd0e:	4b14      	ldr	r3, [pc, #80]	@ (800dd60 <_tx_timer_thread_entry+0x1f8>)
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	3301      	adds	r3, #1
 800dd14:	4a12      	ldr	r2, [pc, #72]	@ (800dd60 <_tx_timer_thread_entry+0x1f8>)
 800dd16:	6013      	str	r3, [r2, #0]
 800dd18:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd1a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	f383 8810 	msr	PRIMASK, r3
}
 800dd22:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800dd24:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800dd26:	f7ff fc23 	bl	800d570 <_tx_thread_system_suspend>
 800dd2a:	e728      	b.n	800db7e <_tx_timer_thread_entry+0x16>
 800dd2c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd2e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dd30:	693b      	ldr	r3, [r7, #16]
 800dd32:	f383 8810 	msr	PRIMASK, r3
}
 800dd36:	bf00      	nop
            TX_DISABLE
 800dd38:	e721      	b.n	800db7e <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800dd3a:	bf00      	nop
 800dd3c:	3760      	adds	r7, #96	@ 0x60
 800dd3e:	46bd      	mov	sp, r7
 800dd40:	bd80      	pop	{r7, pc}
 800dd42:	bf00      	nop
 800dd44:	4154494d 	.word	0x4154494d
 800dd48:	20002630 	.word	0x20002630
 800dd4c:	2000262c 	.word	0x2000262c
 800dd50:	20002628 	.word	0x20002628
 800dd54:	20002634 	.word	0x20002634
 800dd58:	20002640 	.word	0x20002640
 800dd5c:	20002644 	.word	0x20002644
 800dd60:	20002594 	.word	0x20002594

0800dd64 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800dd64:	b580      	push	{r7, lr}
 800dd66:	b092      	sub	sp, #72	@ 0x48
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	60f8      	str	r0, [r7, #12]
 800dd6c:	60b9      	str	r1, [r7, #8]
 800dd6e:	607a      	str	r2, [r7, #4]
 800dd70:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800dd72:	2300      	movs	r3, #0
 800dd74:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800dd76:	68fb      	ldr	r3, [r7, #12]
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d102      	bne.n	800dd82 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800dd7c:	2302      	movs	r3, #2
 800dd7e:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd80:	e075      	b.n	800de6e <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800dd82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd84:	2b34      	cmp	r3, #52	@ 0x34
 800dd86:	d002      	beq.n	800dd8e <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800dd88:	2302      	movs	r3, #2
 800dd8a:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd8c:	e06f      	b.n	800de6e <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dd8e:	f3ef 8310 	mrs	r3, PRIMASK
 800dd92:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800dd94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800dd96:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800dd98:	b672      	cpsid	i
    return(int_posture);
 800dd9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800dd9c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800dd9e:	4b3b      	ldr	r3, [pc, #236]	@ (800de8c <_txe_byte_pool_create+0x128>)
 800dda0:	681b      	ldr	r3, [r3, #0]
 800dda2:	3301      	adds	r3, #1
 800dda4:	4a39      	ldr	r2, [pc, #228]	@ (800de8c <_txe_byte_pool_create+0x128>)
 800dda6:	6013      	str	r3, [r2, #0]
 800dda8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddaa:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ddac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddae:	f383 8810 	msr	PRIMASK, r3
}
 800ddb2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800ddb4:	4b36      	ldr	r3, [pc, #216]	@ (800de90 <_txe_byte_pool_create+0x12c>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800ddba:	2300      	movs	r3, #0
 800ddbc:	643b      	str	r3, [r7, #64]	@ 0x40
 800ddbe:	e009      	b.n	800ddd4 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800ddc0:	68fa      	ldr	r2, [r7, #12]
 800ddc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddc4:	429a      	cmp	r2, r3
 800ddc6:	d00b      	beq.n	800dde0 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800ddc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ddca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800ddce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddd0:	3301      	adds	r3, #1
 800ddd2:	643b      	str	r3, [r7, #64]	@ 0x40
 800ddd4:	4b2f      	ldr	r3, [pc, #188]	@ (800de94 <_txe_byte_pool_create+0x130>)
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ddda:	429a      	cmp	r2, r3
 800dddc:	d3f0      	bcc.n	800ddc0 <_txe_byte_pool_create+0x5c>
 800ddde:	e000      	b.n	800dde2 <_txe_byte_pool_create+0x7e>
                break;
 800dde0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dde2:	f3ef 8310 	mrs	r3, PRIMASK
 800dde6:	623b      	str	r3, [r7, #32]
    return(posture);
 800dde8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ddea:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ddec:	b672      	cpsid	i
    return(int_posture);
 800ddee:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ddf0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ddf2:	4b26      	ldr	r3, [pc, #152]	@ (800de8c <_txe_byte_pool_create+0x128>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	3b01      	subs	r3, #1
 800ddf8:	4a24      	ldr	r2, [pc, #144]	@ (800de8c <_txe_byte_pool_create+0x128>)
 800ddfa:	6013      	str	r3, [r2, #0]
 800ddfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddfe:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800de00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de02:	f383 8810 	msr	PRIMASK, r3
}
 800de06:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800de08:	f7ff fa78 	bl	800d2fc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800de0c:	68fa      	ldr	r2, [r7, #12]
 800de0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de10:	429a      	cmp	r2, r3
 800de12:	d102      	bne.n	800de1a <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800de14:	2302      	movs	r3, #2
 800de16:	647b      	str	r3, [r7, #68]	@ 0x44
 800de18:	e029      	b.n	800de6e <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d102      	bne.n	800de26 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800de20:	2303      	movs	r3, #3
 800de22:	647b      	str	r3, [r7, #68]	@ 0x44
 800de24:	e023      	b.n	800de6e <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	2b63      	cmp	r3, #99	@ 0x63
 800de2a:	d802      	bhi.n	800de32 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800de2c:	2305      	movs	r3, #5
 800de2e:	647b      	str	r3, [r7, #68]	@ 0x44
 800de30:	e01d      	b.n	800de6e <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800de32:	4b19      	ldr	r3, [pc, #100]	@ (800de98 <_txe_byte_pool_create+0x134>)
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800de38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de3a:	4a18      	ldr	r2, [pc, #96]	@ (800de9c <_txe_byte_pool_create+0x138>)
 800de3c:	4293      	cmp	r3, r2
 800de3e:	d101      	bne.n	800de44 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800de40:	2313      	movs	r3, #19
 800de42:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800de44:	f3ef 8305 	mrs	r3, IPSR
 800de48:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800de4a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800de4c:	4b14      	ldr	r3, [pc, #80]	@ (800dea0 <_txe_byte_pool_create+0x13c>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	4313      	orrs	r3, r2
 800de52:	2b00      	cmp	r3, #0
 800de54:	d00b      	beq.n	800de6e <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800de56:	f3ef 8305 	mrs	r3, IPSR
 800de5a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800de5c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800de5e:	4b10      	ldr	r3, [pc, #64]	@ (800dea0 <_txe_byte_pool_create+0x13c>)
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	4313      	orrs	r3, r2
 800de64:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800de68:	d201      	bcs.n	800de6e <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800de6a:	2313      	movs	r3, #19
 800de6c:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800de6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800de70:	2b00      	cmp	r3, #0
 800de72:	d106      	bne.n	800de82 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	687a      	ldr	r2, [r7, #4]
 800de78:	68b9      	ldr	r1, [r7, #8]
 800de7a:	68f8      	ldr	r0, [r7, #12]
 800de7c:	f7fd fa68 	bl	800b350 <_tx_byte_pool_create>
 800de80:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800de82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800de84:	4618      	mov	r0, r3
 800de86:	3748      	adds	r7, #72	@ 0x48
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}
 800de8c:	20002594 	.word	0x20002594
 800de90:	200024ec 	.word	0x200024ec
 800de94:	200024f0 	.word	0x200024f0
 800de98:	200024fc 	.word	0x200024fc
 800de9c:	20002644 	.word	0x20002644
 800dea0:	20000010 	.word	0x20000010

0800dea4 <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b092      	sub	sp, #72	@ 0x48
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	60f8      	str	r0, [r7, #12]
 800deac:	60b9      	str	r1, [r7, #8]
 800deae:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800deb0:	2300      	movs	r3, #0
 800deb2:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d102      	bne.n	800dec0 <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800deba:	2306      	movs	r3, #6
 800debc:	647b      	str	r3, [r7, #68]	@ 0x44
 800debe:	e069      	b.n	800df94 <_txe_event_flags_create+0xf0>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	2b24      	cmp	r3, #36	@ 0x24
 800dec4:	d002      	beq.n	800decc <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800dec6:	2306      	movs	r3, #6
 800dec8:	647b      	str	r3, [r7, #68]	@ 0x44
 800deca:	e063      	b.n	800df94 <_txe_event_flags_create+0xf0>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800decc:	f3ef 8310 	mrs	r3, PRIMASK
 800ded0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ded2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ded4:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ded6:	b672      	cpsid	i
    return(int_posture);
 800ded8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800deda:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800dedc:	4b34      	ldr	r3, [pc, #208]	@ (800dfb0 <_txe_event_flags_create+0x10c>)
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	3301      	adds	r3, #1
 800dee2:	4a33      	ldr	r2, [pc, #204]	@ (800dfb0 <_txe_event_flags_create+0x10c>)
 800dee4:	6013      	str	r3, [r2, #0]
 800dee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dee8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800deea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800deec:	f383 8810 	msr	PRIMASK, r3
}
 800def0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 800def2:	4b30      	ldr	r3, [pc, #192]	@ (800dfb4 <_txe_event_flags_create+0x110>)
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800def8:	2300      	movs	r3, #0
 800defa:	643b      	str	r3, [r7, #64]	@ 0x40
 800defc:	e009      	b.n	800df12 <_txe_event_flags_create+0x6e>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 800defe:	68fa      	ldr	r2, [r7, #12]
 800df00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df02:	429a      	cmp	r2, r3
 800df04:	d00b      	beq.n	800df1e <_txe_event_flags_create+0x7a>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 800df06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df08:	699b      	ldr	r3, [r3, #24]
 800df0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 800df0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800df0e:	3301      	adds	r3, #1
 800df10:	643b      	str	r3, [r7, #64]	@ 0x40
 800df12:	4b29      	ldr	r3, [pc, #164]	@ (800dfb8 <_txe_event_flags_create+0x114>)
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800df18:	429a      	cmp	r2, r3
 800df1a:	d3f0      	bcc.n	800defe <_txe_event_flags_create+0x5a>
 800df1c:	e000      	b.n	800df20 <_txe_event_flags_create+0x7c>
                break;
 800df1e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800df20:	f3ef 8310 	mrs	r3, PRIMASK
 800df24:	623b      	str	r3, [r7, #32]
    return(posture);
 800df26:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800df28:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800df2a:	b672      	cpsid	i
    return(int_posture);
 800df2c:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800df2e:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800df30:	4b1f      	ldr	r3, [pc, #124]	@ (800dfb0 <_txe_event_flags_create+0x10c>)
 800df32:	681b      	ldr	r3, [r3, #0]
 800df34:	3b01      	subs	r3, #1
 800df36:	4a1e      	ldr	r2, [pc, #120]	@ (800dfb0 <_txe_event_flags_create+0x10c>)
 800df38:	6013      	str	r3, [r2, #0]
 800df3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800df3c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800df3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df40:	f383 8810 	msr	PRIMASK, r3
}
 800df44:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800df46:	f7ff f9d9 	bl	800d2fc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 800df4a:	68fa      	ldr	r2, [r7, #12]
 800df4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800df4e:	429a      	cmp	r2, r3
 800df50:	d102      	bne.n	800df58 <_txe_event_flags_create+0xb4>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 800df52:	2306      	movs	r3, #6
 800df54:	647b      	str	r3, [r7, #68]	@ 0x44
 800df56:	e01d      	b.n	800df94 <_txe_event_flags_create+0xf0>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800df58:	4b18      	ldr	r3, [pc, #96]	@ (800dfbc <_txe_event_flags_create+0x118>)
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800df5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df60:	4a17      	ldr	r2, [pc, #92]	@ (800dfc0 <_txe_event_flags_create+0x11c>)
 800df62:	4293      	cmp	r3, r2
 800df64:	d101      	bne.n	800df6a <_txe_event_flags_create+0xc6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800df66:	2313      	movs	r3, #19
 800df68:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800df6a:	f3ef 8305 	mrs	r3, IPSR
 800df6e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800df70:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800df72:	4b14      	ldr	r3, [pc, #80]	@ (800dfc4 <_txe_event_flags_create+0x120>)
 800df74:	681b      	ldr	r3, [r3, #0]
 800df76:	4313      	orrs	r3, r2
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d00b      	beq.n	800df94 <_txe_event_flags_create+0xf0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800df7c:	f3ef 8305 	mrs	r3, IPSR
 800df80:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800df82:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800df84:	4b0f      	ldr	r3, [pc, #60]	@ (800dfc4 <_txe_event_flags_create+0x120>)
 800df86:	681b      	ldr	r3, [r3, #0]
 800df88:	4313      	orrs	r3, r2
 800df8a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800df8e:	d201      	bcs.n	800df94 <_txe_event_flags_create+0xf0>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800df90:	2313      	movs	r3, #19
 800df92:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800df94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800df96:	2b00      	cmp	r3, #0
 800df98:	d104      	bne.n	800dfa4 <_txe_event_flags_create+0x100>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 800df9a:	68b9      	ldr	r1, [r7, #8]
 800df9c:	68f8      	ldr	r0, [r7, #12]
 800df9e:	f7fd faf3 	bl	800b588 <_tx_event_flags_create>
 800dfa2:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800dfa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	3748      	adds	r7, #72	@ 0x48
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	bd80      	pop	{r7, pc}
 800dfae:	bf00      	nop
 800dfb0:	20002594 	.word	0x20002594
 800dfb4:	200024d4 	.word	0x200024d4
 800dfb8:	200024d8 	.word	0x200024d8
 800dfbc:	200024fc 	.word	0x200024fc
 800dfc0:	20002644 	.word	0x20002644
 800dfc4:	20000010 	.word	0x20000010

0800dfc8 <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b08a      	sub	sp, #40	@ 0x28
 800dfcc:	af02      	add	r7, sp, #8
 800dfce:	60f8      	str	r0, [r7, #12]
 800dfd0:	60b9      	str	r1, [r7, #8]
 800dfd2:	607a      	str	r2, [r7, #4]
 800dfd4:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800dfd6:	2300      	movs	r3, #0
 800dfd8:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d102      	bne.n	800dfe6 <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800dfe0:	2306      	movs	r3, #6
 800dfe2:	61fb      	str	r3, [r7, #28]
 800dfe4:	e025      	b.n	800e032 <_txe_event_flags_get+0x6a>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a1e      	ldr	r2, [pc, #120]	@ (800e064 <_txe_event_flags_get+0x9c>)
 800dfec:	4293      	cmp	r3, r2
 800dfee:	d002      	beq.n	800dff6 <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800dff0:	2306      	movs	r3, #6
 800dff2:	61fb      	str	r3, [r7, #28]
 800dff4:	e01d      	b.n	800e032 <_txe_event_flags_get+0x6a>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 800dff6:	683b      	ldr	r3, [r7, #0]
 800dff8:	2b00      	cmp	r3, #0
 800dffa:	d102      	bne.n	800e002 <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800dffc:	2303      	movs	r3, #3
 800dffe:	61fb      	str	r3, [r7, #28]
 800e000:	e017      	b.n	800e032 <_txe_event_flags_get+0x6a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800e002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e004:	2b00      	cmp	r3, #0
 800e006:	d014      	beq.n	800e032 <_txe_event_flags_get+0x6a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e008:	f3ef 8305 	mrs	r3, IPSR
 800e00c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e00e:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e010:	4b15      	ldr	r3, [pc, #84]	@ (800e068 <_txe_event_flags_get+0xa0>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	4313      	orrs	r3, r2
 800e016:	2b00      	cmp	r3, #0
 800e018:	d002      	beq.n	800e020 <_txe_event_flags_get+0x58>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800e01a:	2304      	movs	r3, #4
 800e01c:	61fb      	str	r3, [r7, #28]
 800e01e:	e008      	b.n	800e032 <_txe_event_flags_get+0x6a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800e020:	4b12      	ldr	r3, [pc, #72]	@ (800e06c <_txe_event_flags_get+0xa4>)
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800e026:	69bb      	ldr	r3, [r7, #24]
 800e028:	4a11      	ldr	r2, [pc, #68]	@ (800e070 <_txe_event_flags_get+0xa8>)
 800e02a:	4293      	cmp	r3, r2
 800e02c:	d101      	bne.n	800e032 <_txe_event_flags_get+0x6a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800e02e:	2304      	movs	r3, #4
 800e030:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800e032:	69fb      	ldr	r3, [r7, #28]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d104      	bne.n	800e042 <_txe_event_flags_get+0x7a>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	2b03      	cmp	r3, #3
 800e03c:	d901      	bls.n	800e042 <_txe_event_flags_get+0x7a>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 800e03e:	2308      	movs	r3, #8
 800e040:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e042:	69fb      	ldr	r3, [r7, #28]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d108      	bne.n	800e05a <_txe_event_flags_get+0x92>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 800e048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e04a:	9300      	str	r3, [sp, #0]
 800e04c:	683b      	ldr	r3, [r7, #0]
 800e04e:	687a      	ldr	r2, [r7, #4]
 800e050:	68b9      	ldr	r1, [r7, #8]
 800e052:	68f8      	ldr	r0, [r7, #12]
 800e054:	f7fd fae6 	bl	800b624 <_tx_event_flags_get>
 800e058:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800e05a:	69fb      	ldr	r3, [r7, #28]
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3720      	adds	r7, #32
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}
 800e064:	4456444e 	.word	0x4456444e
 800e068:	20000010 	.word	0x20000010
 800e06c:	200024fc 	.word	0x200024fc
 800e070:	20002644 	.word	0x20002644

0800e074 <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	b086      	sub	sp, #24
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60f8      	str	r0, [r7, #12]
 800e07c:	60b9      	str	r1, [r7, #8]
 800e07e:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e080:	2300      	movs	r3, #0
 800e082:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d102      	bne.n	800e090 <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800e08a:	2306      	movs	r3, #6
 800e08c:	617b      	str	r3, [r7, #20]
 800e08e:	e00f      	b.n	800e0b0 <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	4a0d      	ldr	r2, [pc, #52]	@ (800e0cc <_txe_event_flags_set+0x58>)
 800e096:	4293      	cmp	r3, r2
 800e098:	d002      	beq.n	800e0a0 <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 800e09a:	2306      	movs	r3, #6
 800e09c:	617b      	str	r3, [r7, #20]
 800e09e:	e007      	b.n	800e0b0 <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2b02      	cmp	r3, #2
 800e0a4:	d004      	beq.n	800e0b0 <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d001      	beq.n	800e0b0 <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 800e0ac:	2308      	movs	r3, #8
 800e0ae:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e0b0:	697b      	ldr	r3, [r7, #20]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d105      	bne.n	800e0c2 <_txe_event_flags_set+0x4e>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 800e0b6:	687a      	ldr	r2, [r7, #4]
 800e0b8:	68b9      	ldr	r1, [r7, #8]
 800e0ba:	68f8      	ldr	r0, [r7, #12]
 800e0bc:	f7fd fb9c 	bl	800b7f8 <_tx_event_flags_set>
 800e0c0:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800e0c2:	697b      	ldr	r3, [r7, #20]
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	3718      	adds	r7, #24
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	bd80      	pop	{r7, pc}
 800e0cc:	4456444e 	.word	0x4456444e

0800e0d0 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b088      	sub	sp, #32
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
 800e0d8:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e0da:	2300      	movs	r3, #0
 800e0dc:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	2b00      	cmp	r3, #0
 800e0e2:	d102      	bne.n	800e0ea <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800e0e4:	231c      	movs	r3, #28
 800e0e6:	61fb      	str	r3, [r7, #28]
 800e0e8:	e01f      	b.n	800e12a <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	681b      	ldr	r3, [r3, #0]
 800e0ee:	4a21      	ldr	r2, [pc, #132]	@ (800e174 <_txe_mutex_get+0xa4>)
 800e0f0:	4293      	cmp	r3, r2
 800e0f2:	d002      	beq.n	800e0fa <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800e0f4:	231c      	movs	r3, #28
 800e0f6:	61fb      	str	r3, [r7, #28]
 800e0f8:	e017      	b.n	800e12a <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d014      	beq.n	800e12a <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e100:	f3ef 8305 	mrs	r3, IPSR
 800e104:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e106:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e108:	4b1b      	ldr	r3, [pc, #108]	@ (800e178 <_txe_mutex_get+0xa8>)
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	4313      	orrs	r3, r2
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d002      	beq.n	800e118 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800e112:	2304      	movs	r3, #4
 800e114:	61fb      	str	r3, [r7, #28]
 800e116:	e008      	b.n	800e12a <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800e118:	4b18      	ldr	r3, [pc, #96]	@ (800e17c <_txe_mutex_get+0xac>)
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800e11e:	69bb      	ldr	r3, [r7, #24]
 800e120:	4a17      	ldr	r2, [pc, #92]	@ (800e180 <_txe_mutex_get+0xb0>)
 800e122:	4293      	cmp	r3, r2
 800e124:	d101      	bne.n	800e12a <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800e126:	2304      	movs	r3, #4
 800e128:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e12a:	69fb      	ldr	r3, [r7, #28]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d114      	bne.n	800e15a <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e130:	f3ef 8305 	mrs	r3, IPSR
 800e134:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800e136:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e138:	4b0f      	ldr	r3, [pc, #60]	@ (800e178 <_txe_mutex_get+0xa8>)
 800e13a:	681b      	ldr	r3, [r3, #0]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d00b      	beq.n	800e15a <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e142:	f3ef 8305 	mrs	r3, IPSR
 800e146:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800e148:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e14a:	4b0b      	ldr	r3, [pc, #44]	@ (800e178 <_txe_mutex_get+0xa8>)
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	4313      	orrs	r3, r2
 800e150:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e154:	d201      	bcs.n	800e15a <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e156:	2313      	movs	r3, #19
 800e158:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e15a:	69fb      	ldr	r3, [r7, #28]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d104      	bne.n	800e16a <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800e160:	6839      	ldr	r1, [r7, #0]
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f7fd fe42 	bl	800bdec <_tx_mutex_get>
 800e168:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800e16a:	69fb      	ldr	r3, [r7, #28]
}
 800e16c:	4618      	mov	r0, r3
 800e16e:	3720      	adds	r7, #32
 800e170:	46bd      	mov	sp, r7
 800e172:	bd80      	pop	{r7, pc}
 800e174:	4d555445 	.word	0x4d555445
 800e178:	20000010 	.word	0x20000010
 800e17c:	200024fc 	.word	0x200024fc
 800e180:	20002644 	.word	0x20002644

0800e184 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800e184:	b580      	push	{r7, lr}
 800e186:	b086      	sub	sp, #24
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e18c:	2300      	movs	r3, #0
 800e18e:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d102      	bne.n	800e19c <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800e196:	231c      	movs	r3, #28
 800e198:	617b      	str	r3, [r7, #20]
 800e19a:	e01c      	b.n	800e1d6 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	4a13      	ldr	r2, [pc, #76]	@ (800e1f0 <_txe_mutex_put+0x6c>)
 800e1a2:	4293      	cmp	r3, r2
 800e1a4:	d002      	beq.n	800e1ac <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800e1a6:	231c      	movs	r3, #28
 800e1a8:	617b      	str	r3, [r7, #20]
 800e1aa:	e014      	b.n	800e1d6 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e1ac:	f3ef 8305 	mrs	r3, IPSR
 800e1b0:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800e1b2:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e1b4:	4b0f      	ldr	r3, [pc, #60]	@ (800e1f4 <_txe_mutex_put+0x70>)
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	4313      	orrs	r3, r2
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d00b      	beq.n	800e1d6 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e1be:	f3ef 8305 	mrs	r3, IPSR
 800e1c2:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800e1c4:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e1c6:	4b0b      	ldr	r3, [pc, #44]	@ (800e1f4 <_txe_mutex_put+0x70>)
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	4313      	orrs	r3, r2
 800e1cc:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e1d0:	d201      	bcs.n	800e1d6 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e1d2:	2313      	movs	r3, #19
 800e1d4:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e1d6:	697b      	ldr	r3, [r7, #20]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d103      	bne.n	800e1e4 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800e1dc:	6878      	ldr	r0, [r7, #4]
 800e1de:	f7fe f87d 	bl	800c2dc <_tx_mutex_put>
 800e1e2:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800e1e4:	697b      	ldr	r3, [r7, #20]
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	3718      	adds	r7, #24
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	bd80      	pop	{r7, pc}
 800e1ee:	bf00      	nop
 800e1f0:	4d555445 	.word	0x4d555445
 800e1f4:	20000010 	.word	0x20000010

0800e1f8 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b094      	sub	sp, #80	@ 0x50
 800e1fc:	af02      	add	r7, sp, #8
 800e1fe:	60f8      	str	r0, [r7, #12]
 800e200:	60b9      	str	r1, [r7, #8]
 800e202:	607a      	str	r2, [r7, #4]
 800e204:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e206:	2300      	movs	r3, #0
 800e208:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d102      	bne.n	800e216 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800e210:	2309      	movs	r3, #9
 800e212:	647b      	str	r3, [r7, #68]	@ 0x44
 800e214:	e083      	b.n	800e31e <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 800e216:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e218:	2b38      	cmp	r3, #56	@ 0x38
 800e21a:	d002      	beq.n	800e222 <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800e21c:	2309      	movs	r3, #9
 800e21e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e220:	e07d      	b.n	800e31e <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e222:	f3ef 8310 	mrs	r3, PRIMASK
 800e226:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800e228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800e22a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800e22c:	b672      	cpsid	i
    return(int_posture);
 800e22e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800e230:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800e232:	4b43      	ldr	r3, [pc, #268]	@ (800e340 <_txe_queue_create+0x148>)
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	3301      	adds	r3, #1
 800e238:	4a41      	ldr	r2, [pc, #260]	@ (800e340 <_txe_queue_create+0x148>)
 800e23a:	6013      	str	r3, [r2, #0]
 800e23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e23e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e242:	f383 8810 	msr	PRIMASK, r3
}
 800e246:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 800e248:	4b3e      	ldr	r3, [pc, #248]	@ (800e344 <_txe_queue_create+0x14c>)
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800e24e:	2300      	movs	r3, #0
 800e250:	643b      	str	r3, [r7, #64]	@ 0x40
 800e252:	e009      	b.n	800e268 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 800e254:	68fa      	ldr	r2, [r7, #12]
 800e256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e258:	429a      	cmp	r2, r3
 800e25a:	d00b      	beq.n	800e274 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 800e25c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e25e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e260:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800e262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e264:	3301      	adds	r3, #1
 800e266:	643b      	str	r3, [r7, #64]	@ 0x40
 800e268:	4b37      	ldr	r3, [pc, #220]	@ (800e348 <_txe_queue_create+0x150>)
 800e26a:	681b      	ldr	r3, [r3, #0]
 800e26c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e26e:	429a      	cmp	r2, r3
 800e270:	d3f0      	bcc.n	800e254 <_txe_queue_create+0x5c>
 800e272:	e000      	b.n	800e276 <_txe_queue_create+0x7e>
                break;
 800e274:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e276:	f3ef 8310 	mrs	r3, PRIMASK
 800e27a:	623b      	str	r3, [r7, #32]
    return(posture);
 800e27c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800e27e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e280:	b672      	cpsid	i
    return(int_posture);
 800e282:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800e284:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800e286:	4b2e      	ldr	r3, [pc, #184]	@ (800e340 <_txe_queue_create+0x148>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	3b01      	subs	r3, #1
 800e28c:	4a2c      	ldr	r2, [pc, #176]	@ (800e340 <_txe_queue_create+0x148>)
 800e28e:	6013      	str	r3, [r2, #0]
 800e290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e292:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e296:	f383 8810 	msr	PRIMASK, r3
}
 800e29a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800e29c:	f7ff f82e 	bl	800d2fc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 800e2a0:	68fa      	ldr	r2, [r7, #12]
 800e2a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2a4:	429a      	cmp	r2, r3
 800e2a6:	d102      	bne.n	800e2ae <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 800e2a8:	2309      	movs	r3, #9
 800e2aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2ac:	e037      	b.n	800e31e <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d102      	bne.n	800e2ba <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 800e2b4:	2303      	movs	r3, #3
 800e2b6:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2b8:	e031      	b.n	800e31e <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d102      	bne.n	800e2c6 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800e2c0:	2305      	movs	r3, #5
 800e2c2:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2c4:	e02b      	b.n	800e31e <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	2b10      	cmp	r3, #16
 800e2ca:	d902      	bls.n	800e2d2 <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800e2cc:	2305      	movs	r3, #5
 800e2ce:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2d0:	e025      	b.n	800e31e <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800e2d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e2d4:	089b      	lsrs	r3, r3, #2
 800e2d6:	687a      	ldr	r2, [r7, #4]
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	d902      	bls.n	800e2e2 <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800e2dc:	2305      	movs	r3, #5
 800e2de:	647b      	str	r3, [r7, #68]	@ 0x44
 800e2e0:	e01d      	b.n	800e31e <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800e2e2:	4b1a      	ldr	r3, [pc, #104]	@ (800e34c <_txe_queue_create+0x154>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800e2e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2ea:	4a19      	ldr	r2, [pc, #100]	@ (800e350 <_txe_queue_create+0x158>)
 800e2ec:	4293      	cmp	r3, r2
 800e2ee:	d101      	bne.n	800e2f4 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e2f0:	2313      	movs	r3, #19
 800e2f2:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e2f4:	f3ef 8305 	mrs	r3, IPSR
 800e2f8:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800e2fa:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e2fc:	4b15      	ldr	r3, [pc, #84]	@ (800e354 <_txe_queue_create+0x15c>)
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	4313      	orrs	r3, r2
 800e302:	2b00      	cmp	r3, #0
 800e304:	d00b      	beq.n	800e31e <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e306:	f3ef 8305 	mrs	r3, IPSR
 800e30a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e30c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e30e:	4b11      	ldr	r3, [pc, #68]	@ (800e354 <_txe_queue_create+0x15c>)
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	4313      	orrs	r3, r2
 800e314:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e318:	d201      	bcs.n	800e31e <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800e31a:	2313      	movs	r3, #19
 800e31c:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e31e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e320:	2b00      	cmp	r3, #0
 800e322:	d108      	bne.n	800e336 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 800e324:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e326:	9300      	str	r3, [sp, #0]
 800e328:	683b      	ldr	r3, [r7, #0]
 800e32a:	687a      	ldr	r2, [r7, #4]
 800e32c:	68b9      	ldr	r1, [r7, #8]
 800e32e:	68f8      	ldr	r0, [r7, #12]
 800e330:	f7fe fa7e 	bl	800c830 <_tx_queue_create>
 800e334:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800e336:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800e338:	4618      	mov	r0, r3
 800e33a:	3748      	adds	r7, #72	@ 0x48
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bd80      	pop	{r7, pc}
 800e340:	20002594 	.word	0x20002594
 800e344:	200024cc 	.word	0x200024cc
 800e348:	200024d0 	.word	0x200024d0
 800e34c:	200024fc 	.word	0x200024fc
 800e350:	20002644 	.word	0x20002644
 800e354:	20000010 	.word	0x20000010

0800e358 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800e358:	b580      	push	{r7, lr}
 800e35a:	b088      	sub	sp, #32
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	60f8      	str	r0, [r7, #12]
 800e360:	60b9      	str	r1, [r7, #8]
 800e362:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e364:	2300      	movs	r3, #0
 800e366:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d102      	bne.n	800e374 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800e36e:	2309      	movs	r3, #9
 800e370:	61fb      	str	r3, [r7, #28]
 800e372:	e025      	b.n	800e3c0 <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	4a18      	ldr	r2, [pc, #96]	@ (800e3dc <_txe_queue_receive+0x84>)
 800e37a:	4293      	cmp	r3, r2
 800e37c:	d002      	beq.n	800e384 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800e37e:	2309      	movs	r3, #9
 800e380:	61fb      	str	r3, [r7, #28]
 800e382:	e01d      	b.n	800e3c0 <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 800e384:	68bb      	ldr	r3, [r7, #8]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d102      	bne.n	800e390 <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800e38a:	2303      	movs	r3, #3
 800e38c:	61fb      	str	r3, [r7, #28]
 800e38e:	e017      	b.n	800e3c0 <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	2b00      	cmp	r3, #0
 800e394:	d014      	beq.n	800e3c0 <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e396:	f3ef 8305 	mrs	r3, IPSR
 800e39a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e39c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e39e:	4b10      	ldr	r3, [pc, #64]	@ (800e3e0 <_txe_queue_receive+0x88>)
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	4313      	orrs	r3, r2
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d002      	beq.n	800e3ae <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800e3a8:	2304      	movs	r3, #4
 800e3aa:	61fb      	str	r3, [r7, #28]
 800e3ac:	e008      	b.n	800e3c0 <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800e3ae:	4b0d      	ldr	r3, [pc, #52]	@ (800e3e4 <_txe_queue_receive+0x8c>)
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800e3b4:	69bb      	ldr	r3, [r7, #24]
 800e3b6:	4a0c      	ldr	r2, [pc, #48]	@ (800e3e8 <_txe_queue_receive+0x90>)
 800e3b8:	4293      	cmp	r3, r2
 800e3ba:	d101      	bne.n	800e3c0 <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800e3bc:	2304      	movs	r3, #4
 800e3be:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e3c0:	69fb      	ldr	r3, [r7, #28]
 800e3c2:	2b00      	cmp	r3, #0
 800e3c4:	d105      	bne.n	800e3d2 <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 800e3c6:	687a      	ldr	r2, [r7, #4]
 800e3c8:	68b9      	ldr	r1, [r7, #8]
 800e3ca:	68f8      	ldr	r0, [r7, #12]
 800e3cc:	f7fe faa4 	bl	800c918 <_tx_queue_receive>
 800e3d0:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800e3d2:	69fb      	ldr	r3, [r7, #28]
}
 800e3d4:	4618      	mov	r0, r3
 800e3d6:	3720      	adds	r7, #32
 800e3d8:	46bd      	mov	sp, r7
 800e3da:	bd80      	pop	{r7, pc}
 800e3dc:	51554555 	.word	0x51554555
 800e3e0:	20000010 	.word	0x20000010
 800e3e4:	200024fc 	.word	0x200024fc
 800e3e8:	20002644 	.word	0x20002644

0800e3ec <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800e3ec:	b580      	push	{r7, lr}
 800e3ee:	b088      	sub	sp, #32
 800e3f0:	af00      	add	r7, sp, #0
 800e3f2:	60f8      	str	r0, [r7, #12]
 800e3f4:	60b9      	str	r1, [r7, #8]
 800e3f6:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d102      	bne.n	800e408 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800e402:	2309      	movs	r3, #9
 800e404:	61fb      	str	r3, [r7, #28]
 800e406:	e025      	b.n	800e454 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	4a18      	ldr	r2, [pc, #96]	@ (800e470 <_txe_queue_send+0x84>)
 800e40e:	4293      	cmp	r3, r2
 800e410:	d002      	beq.n	800e418 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800e412:	2309      	movs	r3, #9
 800e414:	61fb      	str	r3, [r7, #28]
 800e416:	e01d      	b.n	800e454 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 800e418:	68bb      	ldr	r3, [r7, #8]
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d102      	bne.n	800e424 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800e41e:	2303      	movs	r3, #3
 800e420:	61fb      	str	r3, [r7, #28]
 800e422:	e017      	b.n	800e454 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d014      	beq.n	800e454 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e42a:	f3ef 8305 	mrs	r3, IPSR
 800e42e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e430:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e432:	4b10      	ldr	r3, [pc, #64]	@ (800e474 <_txe_queue_send+0x88>)
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	4313      	orrs	r3, r2
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d002      	beq.n	800e442 <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800e43c:	2304      	movs	r3, #4
 800e43e:	61fb      	str	r3, [r7, #28]
 800e440:	e008      	b.n	800e454 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800e442:	4b0d      	ldr	r3, [pc, #52]	@ (800e478 <_txe_queue_send+0x8c>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800e448:	69bb      	ldr	r3, [r7, #24]
 800e44a:	4a0c      	ldr	r2, [pc, #48]	@ (800e47c <_txe_queue_send+0x90>)
 800e44c:	4293      	cmp	r3, r2
 800e44e:	d101      	bne.n	800e454 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800e450:	2304      	movs	r3, #4
 800e452:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e454:	69fb      	ldr	r3, [r7, #28]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d105      	bne.n	800e466 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 800e45a:	687a      	ldr	r2, [r7, #4]
 800e45c:	68b9      	ldr	r1, [r7, #8]
 800e45e:	68f8      	ldr	r0, [r7, #12]
 800e460:	f7fe fc22 	bl	800cca8 <_tx_queue_send>
 800e464:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800e466:	69fb      	ldr	r3, [r7, #28]
}
 800e468:	4618      	mov	r0, r3
 800e46a:	3720      	adds	r7, #32
 800e46c:	46bd      	mov	sp, r7
 800e46e:	bd80      	pop	{r7, pc}
 800e470:	51554555 	.word	0x51554555
 800e474:	20000010 	.word	0x20000010
 800e478:	200024fc 	.word	0x200024fc
 800e47c:	20002644 	.word	0x20002644

0800e480 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b09a      	sub	sp, #104	@ 0x68
 800e484:	af06      	add	r7, sp, #24
 800e486:	60f8      	str	r0, [r7, #12]
 800e488:	60b9      	str	r1, [r7, #8]
 800e48a:	607a      	str	r2, [r7, #4]
 800e48c:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800e48e:	2300      	movs	r3, #0
 800e490:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	2b00      	cmp	r3, #0
 800e496:	d102      	bne.n	800e49e <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800e498:	230e      	movs	r3, #14
 800e49a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e49c:	e0bb      	b.n	800e616 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800e49e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e4a0:	2bb0      	cmp	r3, #176	@ 0xb0
 800e4a2:	d002      	beq.n	800e4aa <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800e4a4:	230e      	movs	r3, #14
 800e4a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e4a8:	e0b5      	b.n	800e616 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e4aa:	f3ef 8310 	mrs	r3, PRIMASK
 800e4ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800e4b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800e4b2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800e4b4:	b672      	cpsid	i
    return(int_posture);
 800e4b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800e4b8:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800e4ba:	4b64      	ldr	r3, [pc, #400]	@ (800e64c <_txe_thread_create+0x1cc>)
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	3301      	adds	r3, #1
 800e4c0:	4a62      	ldr	r2, [pc, #392]	@ (800e64c <_txe_thread_create+0x1cc>)
 800e4c2:	6013      	str	r3, [r2, #0]
 800e4c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e4c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4ca:	f383 8810 	msr	PRIMASK, r3
}
 800e4ce:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800e4d0:	2300      	movs	r3, #0
 800e4d2:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800e4d4:	4b5e      	ldr	r3, [pc, #376]	@ (800e650 <_txe_thread_create+0x1d0>)
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800e4da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e4dc:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800e4de:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e4e0:	3b01      	subs	r3, #1
 800e4e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e4e4:	4413      	add	r3, r2
 800e4e6:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800e4e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ea:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800e4f0:	e02b      	b.n	800e54a <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800e4f2:	68fa      	ldr	r2, [r7, #12]
 800e4f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d101      	bne.n	800e4fe <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800e4fa:	2301      	movs	r3, #1
 800e4fc:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800e4fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e500:	2b01      	cmp	r3, #1
 800e502:	d028      	beq.n	800e556 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800e504:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e506:	68db      	ldr	r3, [r3, #12]
 800e508:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e50a:	429a      	cmp	r2, r3
 800e50c:	d308      	bcc.n	800e520 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800e50e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e510:	691b      	ldr	r3, [r3, #16]
 800e512:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e514:	429a      	cmp	r2, r3
 800e516:	d203      	bcs.n	800e520 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800e518:	2300      	movs	r3, #0
 800e51a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800e51c:	2301      	movs	r3, #1
 800e51e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800e520:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e522:	68db      	ldr	r3, [r3, #12]
 800e524:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e526:	429a      	cmp	r2, r3
 800e528:	d308      	bcc.n	800e53c <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800e52a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e52c:	691b      	ldr	r3, [r3, #16]
 800e52e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e530:	429a      	cmp	r2, r3
 800e532:	d203      	bcs.n	800e53c <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800e534:	2300      	movs	r3, #0
 800e536:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800e538:	2301      	movs	r3, #1
 800e53a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800e53c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e53e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e542:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800e544:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e546:	3301      	adds	r3, #1
 800e548:	647b      	str	r3, [r7, #68]	@ 0x44
 800e54a:	4b42      	ldr	r3, [pc, #264]	@ (800e654 <_txe_thread_create+0x1d4>)
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e550:	429a      	cmp	r2, r3
 800e552:	d3ce      	bcc.n	800e4f2 <_txe_thread_create+0x72>
 800e554:	e000      	b.n	800e558 <_txe_thread_create+0xd8>
                break;
 800e556:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e558:	f3ef 8310 	mrs	r3, PRIMASK
 800e55c:	61fb      	str	r3, [r7, #28]
    return(posture);
 800e55e:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800e560:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e562:	b672      	cpsid	i
    return(int_posture);
 800e564:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800e566:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800e568:	4b38      	ldr	r3, [pc, #224]	@ (800e64c <_txe_thread_create+0x1cc>)
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	3b01      	subs	r3, #1
 800e56e:	4a37      	ldr	r2, [pc, #220]	@ (800e64c <_txe_thread_create+0x1cc>)
 800e570:	6013      	str	r3, [r2, #0]
 800e572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e574:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e576:	6a3b      	ldr	r3, [r7, #32]
 800e578:	f383 8810 	msr	PRIMASK, r3
}
 800e57c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800e57e:	f7fe febd 	bl	800d2fc <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800e582:	68fa      	ldr	r2, [r7, #12]
 800e584:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e586:	429a      	cmp	r2, r3
 800e588:	d102      	bne.n	800e590 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800e58a:	230e      	movs	r3, #14
 800e58c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e58e:	e042      	b.n	800e616 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800e590:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e592:	2b00      	cmp	r3, #0
 800e594:	d102      	bne.n	800e59c <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800e596:	2303      	movs	r3, #3
 800e598:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e59a:	e03c      	b.n	800e616 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d102      	bne.n	800e5a8 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800e5a2:	2303      	movs	r3, #3
 800e5a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5a6:	e036      	b.n	800e616 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800e5a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e5aa:	2bc7      	cmp	r3, #199	@ 0xc7
 800e5ac:	d802      	bhi.n	800e5b4 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800e5ae:	2305      	movs	r3, #5
 800e5b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5b2:	e030      	b.n	800e616 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800e5b4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e5b6:	2b1f      	cmp	r3, #31
 800e5b8:	d902      	bls.n	800e5c0 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800e5ba:	230f      	movs	r3, #15
 800e5bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5be:	e02a      	b.n	800e616 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800e5c0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e5c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e5c4:	429a      	cmp	r2, r3
 800e5c6:	d902      	bls.n	800e5ce <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800e5c8:	2318      	movs	r3, #24
 800e5ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5cc:	e023      	b.n	800e616 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800e5ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	d902      	bls.n	800e5da <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800e5d4:	2310      	movs	r3, #16
 800e5d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e5d8:	e01d      	b.n	800e616 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800e5da:	4b1f      	ldr	r3, [pc, #124]	@ (800e658 <_txe_thread_create+0x1d8>)
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800e5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e5e2:	4a1e      	ldr	r2, [pc, #120]	@ (800e65c <_txe_thread_create+0x1dc>)
 800e5e4:	4293      	cmp	r3, r2
 800e5e6:	d101      	bne.n	800e5ec <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800e5e8:	2313      	movs	r3, #19
 800e5ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e5ec:	f3ef 8305 	mrs	r3, IPSR
 800e5f0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800e5f2:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800e5f4:	4b1a      	ldr	r3, [pc, #104]	@ (800e660 <_txe_thread_create+0x1e0>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	4313      	orrs	r3, r2
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d00b      	beq.n	800e616 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800e5fe:	f3ef 8305 	mrs	r3, IPSR
 800e602:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800e604:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800e606:	4b16      	ldr	r3, [pc, #88]	@ (800e660 <_txe_thread_create+0x1e0>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	4313      	orrs	r3, r2
 800e60c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800e610:	d201      	bcs.n	800e616 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800e612:	2313      	movs	r3, #19
 800e614:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800e616:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d112      	bne.n	800e642 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800e61c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e61e:	9305      	str	r3, [sp, #20]
 800e620:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e622:	9304      	str	r3, [sp, #16]
 800e624:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e626:	9303      	str	r3, [sp, #12]
 800e628:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e62a:	9302      	str	r3, [sp, #8]
 800e62c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e62e:	9301      	str	r3, [sp, #4]
 800e630:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e632:	9300      	str	r3, [sp, #0]
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	687a      	ldr	r2, [r7, #4]
 800e638:	68b9      	ldr	r1, [r7, #8]
 800e63a:	68f8      	ldr	r0, [r7, #12]
 800e63c:	f7fe fc60 	bl	800cf00 <_tx_thread_create>
 800e640:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800e642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800e644:	4618      	mov	r0, r3
 800e646:	3750      	adds	r7, #80	@ 0x50
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}
 800e64c:	20002594 	.word	0x20002594
 800e650:	20002504 	.word	0x20002504
 800e654:	20002508 	.word	0x20002508
 800e658:	200024fc 	.word	0x200024fc
 800e65c:	20002644 	.word	0x20002644
 800e660:	20000010 	.word	0x20000010

0800e664 <__cvt>:
 800e664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e668:	ec57 6b10 	vmov	r6, r7, d0
 800e66c:	2f00      	cmp	r7, #0
 800e66e:	460c      	mov	r4, r1
 800e670:	4619      	mov	r1, r3
 800e672:	463b      	mov	r3, r7
 800e674:	bfb4      	ite	lt
 800e676:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800e67a:	2300      	movge	r3, #0
 800e67c:	4691      	mov	r9, r2
 800e67e:	bfbf      	itttt	lt
 800e680:	4632      	movlt	r2, r6
 800e682:	461f      	movlt	r7, r3
 800e684:	232d      	movlt	r3, #45	@ 0x2d
 800e686:	4616      	movlt	r6, r2
 800e688:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800e68c:	700b      	strb	r3, [r1, #0]
 800e68e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e690:	f023 0820 	bic.w	r8, r3, #32
 800e694:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e698:	d005      	beq.n	800e6a6 <__cvt+0x42>
 800e69a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800e69e:	d100      	bne.n	800e6a2 <__cvt+0x3e>
 800e6a0:	3401      	adds	r4, #1
 800e6a2:	2102      	movs	r1, #2
 800e6a4:	e000      	b.n	800e6a8 <__cvt+0x44>
 800e6a6:	2103      	movs	r1, #3
 800e6a8:	ab03      	add	r3, sp, #12
 800e6aa:	4622      	mov	r2, r4
 800e6ac:	9301      	str	r3, [sp, #4]
 800e6ae:	ab02      	add	r3, sp, #8
 800e6b0:	ec47 6b10 	vmov	d0, r6, r7
 800e6b4:	9300      	str	r3, [sp, #0]
 800e6b6:	4653      	mov	r3, sl
 800e6b8:	f000 feee 	bl	800f498 <_dtoa_r>
 800e6bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800e6c0:	4605      	mov	r5, r0
 800e6c2:	d119      	bne.n	800e6f8 <__cvt+0x94>
 800e6c4:	f019 0f01 	tst.w	r9, #1
 800e6c8:	d00e      	beq.n	800e6e8 <__cvt+0x84>
 800e6ca:	eb00 0904 	add.w	r9, r0, r4
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	4630      	mov	r0, r6
 800e6d4:	4639      	mov	r1, r7
 800e6d6:	f7f2 fb1b 	bl	8000d10 <__aeabi_dcmpeq>
 800e6da:	b108      	cbz	r0, 800e6e0 <__cvt+0x7c>
 800e6dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800e6e0:	2230      	movs	r2, #48	@ 0x30
 800e6e2:	9b03      	ldr	r3, [sp, #12]
 800e6e4:	454b      	cmp	r3, r9
 800e6e6:	d31e      	bcc.n	800e726 <__cvt+0xc2>
 800e6e8:	9b03      	ldr	r3, [sp, #12]
 800e6ea:	4628      	mov	r0, r5
 800e6ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e6ee:	1b5b      	subs	r3, r3, r5
 800e6f0:	6013      	str	r3, [r2, #0]
 800e6f2:	b004      	add	sp, #16
 800e6f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800e6fc:	eb00 0904 	add.w	r9, r0, r4
 800e700:	d1e5      	bne.n	800e6ce <__cvt+0x6a>
 800e702:	7803      	ldrb	r3, [r0, #0]
 800e704:	2b30      	cmp	r3, #48	@ 0x30
 800e706:	d10a      	bne.n	800e71e <__cvt+0xba>
 800e708:	2200      	movs	r2, #0
 800e70a:	2300      	movs	r3, #0
 800e70c:	4630      	mov	r0, r6
 800e70e:	4639      	mov	r1, r7
 800e710:	f7f2 fafe 	bl	8000d10 <__aeabi_dcmpeq>
 800e714:	b918      	cbnz	r0, 800e71e <__cvt+0xba>
 800e716:	f1c4 0401 	rsb	r4, r4, #1
 800e71a:	f8ca 4000 	str.w	r4, [sl]
 800e71e:	f8da 3000 	ldr.w	r3, [sl]
 800e722:	4499      	add	r9, r3
 800e724:	e7d3      	b.n	800e6ce <__cvt+0x6a>
 800e726:	1c59      	adds	r1, r3, #1
 800e728:	9103      	str	r1, [sp, #12]
 800e72a:	701a      	strb	r2, [r3, #0]
 800e72c:	e7d9      	b.n	800e6e2 <__cvt+0x7e>

0800e72e <__exponent>:
 800e72e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e730:	2900      	cmp	r1, #0
 800e732:	7002      	strb	r2, [r0, #0]
 800e734:	bfba      	itte	lt
 800e736:	4249      	neglt	r1, r1
 800e738:	232d      	movlt	r3, #45	@ 0x2d
 800e73a:	232b      	movge	r3, #43	@ 0x2b
 800e73c:	2909      	cmp	r1, #9
 800e73e:	7043      	strb	r3, [r0, #1]
 800e740:	dd28      	ble.n	800e794 <__exponent+0x66>
 800e742:	f10d 0307 	add.w	r3, sp, #7
 800e746:	270a      	movs	r7, #10
 800e748:	461d      	mov	r5, r3
 800e74a:	461a      	mov	r2, r3
 800e74c:	3b01      	subs	r3, #1
 800e74e:	fbb1 f6f7 	udiv	r6, r1, r7
 800e752:	fb07 1416 	mls	r4, r7, r6, r1
 800e756:	3430      	adds	r4, #48	@ 0x30
 800e758:	f802 4c01 	strb.w	r4, [r2, #-1]
 800e75c:	460c      	mov	r4, r1
 800e75e:	4631      	mov	r1, r6
 800e760:	2c63      	cmp	r4, #99	@ 0x63
 800e762:	dcf2      	bgt.n	800e74a <__exponent+0x1c>
 800e764:	3130      	adds	r1, #48	@ 0x30
 800e766:	1e94      	subs	r4, r2, #2
 800e768:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e76c:	1c41      	adds	r1, r0, #1
 800e76e:	4623      	mov	r3, r4
 800e770:	42ab      	cmp	r3, r5
 800e772:	d30a      	bcc.n	800e78a <__exponent+0x5c>
 800e774:	f10d 0309 	add.w	r3, sp, #9
 800e778:	1a9b      	subs	r3, r3, r2
 800e77a:	42ac      	cmp	r4, r5
 800e77c:	bf88      	it	hi
 800e77e:	2300      	movhi	r3, #0
 800e780:	3302      	adds	r3, #2
 800e782:	4403      	add	r3, r0
 800e784:	1a18      	subs	r0, r3, r0
 800e786:	b003      	add	sp, #12
 800e788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e78a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800e78e:	f801 6f01 	strb.w	r6, [r1, #1]!
 800e792:	e7ed      	b.n	800e770 <__exponent+0x42>
 800e794:	2330      	movs	r3, #48	@ 0x30
 800e796:	3130      	adds	r1, #48	@ 0x30
 800e798:	7083      	strb	r3, [r0, #2]
 800e79a:	1d03      	adds	r3, r0, #4
 800e79c:	70c1      	strb	r1, [r0, #3]
 800e79e:	e7f1      	b.n	800e784 <__exponent+0x56>

0800e7a0 <_printf_float>:
 800e7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7a4:	b08d      	sub	sp, #52	@ 0x34
 800e7a6:	460c      	mov	r4, r1
 800e7a8:	4616      	mov	r6, r2
 800e7aa:	461f      	mov	r7, r3
 800e7ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800e7b0:	4605      	mov	r5, r0
 800e7b2:	f000 fd51 	bl	800f258 <_localeconv_r>
 800e7b6:	6803      	ldr	r3, [r0, #0]
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	9304      	str	r3, [sp, #16]
 800e7bc:	f7f1 fe7c 	bl	80004b8 <strlen>
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	9005      	str	r0, [sp, #20]
 800e7c4:	930a      	str	r3, [sp, #40]	@ 0x28
 800e7c6:	f8d8 3000 	ldr.w	r3, [r8]
 800e7ca:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e7ce:	3307      	adds	r3, #7
 800e7d0:	f8d4 b000 	ldr.w	fp, [r4]
 800e7d4:	f023 0307 	bic.w	r3, r3, #7
 800e7d8:	f103 0208 	add.w	r2, r3, #8
 800e7dc:	f8c8 2000 	str.w	r2, [r8]
 800e7e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e7e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e7e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800e7ec:	f8cd 8018 	str.w	r8, [sp, #24]
 800e7f0:	9307      	str	r3, [sp, #28]
 800e7f2:	4b9d      	ldr	r3, [pc, #628]	@ (800ea68 <_printf_float+0x2c8>)
 800e7f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e7f8:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800e7fc:	f7f2 faba 	bl	8000d74 <__aeabi_dcmpun>
 800e800:	bb70      	cbnz	r0, 800e860 <_printf_float+0xc0>
 800e802:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e806:	4b98      	ldr	r3, [pc, #608]	@ (800ea68 <_printf_float+0x2c8>)
 800e808:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e80c:	f7f2 fa94 	bl	8000d38 <__aeabi_dcmple>
 800e810:	bb30      	cbnz	r0, 800e860 <_printf_float+0xc0>
 800e812:	2200      	movs	r2, #0
 800e814:	2300      	movs	r3, #0
 800e816:	4640      	mov	r0, r8
 800e818:	4649      	mov	r1, r9
 800e81a:	f7f2 fa83 	bl	8000d24 <__aeabi_dcmplt>
 800e81e:	b110      	cbz	r0, 800e826 <_printf_float+0x86>
 800e820:	232d      	movs	r3, #45	@ 0x2d
 800e822:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e826:	4a91      	ldr	r2, [pc, #580]	@ (800ea6c <_printf_float+0x2cc>)
 800e828:	4b91      	ldr	r3, [pc, #580]	@ (800ea70 <_printf_float+0x2d0>)
 800e82a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800e82e:	bf8c      	ite	hi
 800e830:	4690      	movhi	r8, r2
 800e832:	4698      	movls	r8, r3
 800e834:	2303      	movs	r3, #3
 800e836:	f04f 0900 	mov.w	r9, #0
 800e83a:	6123      	str	r3, [r4, #16]
 800e83c:	f02b 0304 	bic.w	r3, fp, #4
 800e840:	6023      	str	r3, [r4, #0]
 800e842:	4633      	mov	r3, r6
 800e844:	aa0b      	add	r2, sp, #44	@ 0x2c
 800e846:	4621      	mov	r1, r4
 800e848:	4628      	mov	r0, r5
 800e84a:	9700      	str	r7, [sp, #0]
 800e84c:	f000 f9d2 	bl	800ebf4 <_printf_common>
 800e850:	3001      	adds	r0, #1
 800e852:	f040 808d 	bne.w	800e970 <_printf_float+0x1d0>
 800e856:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e85a:	b00d      	add	sp, #52	@ 0x34
 800e85c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e860:	4642      	mov	r2, r8
 800e862:	464b      	mov	r3, r9
 800e864:	4640      	mov	r0, r8
 800e866:	4649      	mov	r1, r9
 800e868:	f7f2 fa84 	bl	8000d74 <__aeabi_dcmpun>
 800e86c:	b140      	cbz	r0, 800e880 <_printf_float+0xe0>
 800e86e:	464b      	mov	r3, r9
 800e870:	4a80      	ldr	r2, [pc, #512]	@ (800ea74 <_printf_float+0x2d4>)
 800e872:	2b00      	cmp	r3, #0
 800e874:	bfbc      	itt	lt
 800e876:	232d      	movlt	r3, #45	@ 0x2d
 800e878:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800e87c:	4b7e      	ldr	r3, [pc, #504]	@ (800ea78 <_printf_float+0x2d8>)
 800e87e:	e7d4      	b.n	800e82a <_printf_float+0x8a>
 800e880:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800e884:	6863      	ldr	r3, [r4, #4]
 800e886:	9206      	str	r2, [sp, #24]
 800e888:	1c5a      	adds	r2, r3, #1
 800e88a:	d13b      	bne.n	800e904 <_printf_float+0x164>
 800e88c:	2306      	movs	r3, #6
 800e88e:	6063      	str	r3, [r4, #4]
 800e890:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800e894:	2300      	movs	r3, #0
 800e896:	4628      	mov	r0, r5
 800e898:	6022      	str	r2, [r4, #0]
 800e89a:	9303      	str	r3, [sp, #12]
 800e89c:	ab0a      	add	r3, sp, #40	@ 0x28
 800e89e:	e9cd a301 	strd	sl, r3, [sp, #4]
 800e8a2:	ab09      	add	r3, sp, #36	@ 0x24
 800e8a4:	ec49 8b10 	vmov	d0, r8, r9
 800e8a8:	9300      	str	r3, [sp, #0]
 800e8aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800e8ae:	6861      	ldr	r1, [r4, #4]
 800e8b0:	f7ff fed8 	bl	800e664 <__cvt>
 800e8b4:	9b06      	ldr	r3, [sp, #24]
 800e8b6:	4680      	mov	r8, r0
 800e8b8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e8ba:	2b47      	cmp	r3, #71	@ 0x47
 800e8bc:	d129      	bne.n	800e912 <_printf_float+0x172>
 800e8be:	1cc8      	adds	r0, r1, #3
 800e8c0:	db02      	blt.n	800e8c8 <_printf_float+0x128>
 800e8c2:	6863      	ldr	r3, [r4, #4]
 800e8c4:	4299      	cmp	r1, r3
 800e8c6:	dd41      	ble.n	800e94c <_printf_float+0x1ac>
 800e8c8:	f1aa 0a02 	sub.w	sl, sl, #2
 800e8cc:	fa5f fa8a 	uxtb.w	sl, sl
 800e8d0:	3901      	subs	r1, #1
 800e8d2:	4652      	mov	r2, sl
 800e8d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800e8d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800e8da:	f7ff ff28 	bl	800e72e <__exponent>
 800e8de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e8e0:	4681      	mov	r9, r0
 800e8e2:	1813      	adds	r3, r2, r0
 800e8e4:	2a01      	cmp	r2, #1
 800e8e6:	6123      	str	r3, [r4, #16]
 800e8e8:	dc02      	bgt.n	800e8f0 <_printf_float+0x150>
 800e8ea:	6822      	ldr	r2, [r4, #0]
 800e8ec:	07d2      	lsls	r2, r2, #31
 800e8ee:	d501      	bpl.n	800e8f4 <_printf_float+0x154>
 800e8f0:	3301      	adds	r3, #1
 800e8f2:	6123      	str	r3, [r4, #16]
 800e8f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d0a2      	beq.n	800e842 <_printf_float+0xa2>
 800e8fc:	232d      	movs	r3, #45	@ 0x2d
 800e8fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e902:	e79e      	b.n	800e842 <_printf_float+0xa2>
 800e904:	9a06      	ldr	r2, [sp, #24]
 800e906:	2a47      	cmp	r2, #71	@ 0x47
 800e908:	d1c2      	bne.n	800e890 <_printf_float+0xf0>
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d1c0      	bne.n	800e890 <_printf_float+0xf0>
 800e90e:	2301      	movs	r3, #1
 800e910:	e7bd      	b.n	800e88e <_printf_float+0xee>
 800e912:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e916:	d9db      	bls.n	800e8d0 <_printf_float+0x130>
 800e918:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800e91c:	d118      	bne.n	800e950 <_printf_float+0x1b0>
 800e91e:	2900      	cmp	r1, #0
 800e920:	6863      	ldr	r3, [r4, #4]
 800e922:	dd0b      	ble.n	800e93c <_printf_float+0x19c>
 800e924:	6121      	str	r1, [r4, #16]
 800e926:	b913      	cbnz	r3, 800e92e <_printf_float+0x18e>
 800e928:	6822      	ldr	r2, [r4, #0]
 800e92a:	07d0      	lsls	r0, r2, #31
 800e92c:	d502      	bpl.n	800e934 <_printf_float+0x194>
 800e92e:	3301      	adds	r3, #1
 800e930:	440b      	add	r3, r1
 800e932:	6123      	str	r3, [r4, #16]
 800e934:	f04f 0900 	mov.w	r9, #0
 800e938:	65a1      	str	r1, [r4, #88]	@ 0x58
 800e93a:	e7db      	b.n	800e8f4 <_printf_float+0x154>
 800e93c:	b913      	cbnz	r3, 800e944 <_printf_float+0x1a4>
 800e93e:	6822      	ldr	r2, [r4, #0]
 800e940:	07d2      	lsls	r2, r2, #31
 800e942:	d501      	bpl.n	800e948 <_printf_float+0x1a8>
 800e944:	3302      	adds	r3, #2
 800e946:	e7f4      	b.n	800e932 <_printf_float+0x192>
 800e948:	2301      	movs	r3, #1
 800e94a:	e7f2      	b.n	800e932 <_printf_float+0x192>
 800e94c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800e950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e952:	4299      	cmp	r1, r3
 800e954:	db05      	blt.n	800e962 <_printf_float+0x1c2>
 800e956:	6823      	ldr	r3, [r4, #0]
 800e958:	6121      	str	r1, [r4, #16]
 800e95a:	07d8      	lsls	r0, r3, #31
 800e95c:	d5ea      	bpl.n	800e934 <_printf_float+0x194>
 800e95e:	1c4b      	adds	r3, r1, #1
 800e960:	e7e7      	b.n	800e932 <_printf_float+0x192>
 800e962:	2900      	cmp	r1, #0
 800e964:	bfd4      	ite	le
 800e966:	f1c1 0202 	rsble	r2, r1, #2
 800e96a:	2201      	movgt	r2, #1
 800e96c:	4413      	add	r3, r2
 800e96e:	e7e0      	b.n	800e932 <_printf_float+0x192>
 800e970:	6823      	ldr	r3, [r4, #0]
 800e972:	055a      	lsls	r2, r3, #21
 800e974:	d407      	bmi.n	800e986 <_printf_float+0x1e6>
 800e976:	6923      	ldr	r3, [r4, #16]
 800e978:	4642      	mov	r2, r8
 800e97a:	4631      	mov	r1, r6
 800e97c:	4628      	mov	r0, r5
 800e97e:	47b8      	blx	r7
 800e980:	3001      	adds	r0, #1
 800e982:	d12b      	bne.n	800e9dc <_printf_float+0x23c>
 800e984:	e767      	b.n	800e856 <_printf_float+0xb6>
 800e986:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800e98a:	f240 80dd 	bls.w	800eb48 <_printf_float+0x3a8>
 800e98e:	2200      	movs	r2, #0
 800e990:	2300      	movs	r3, #0
 800e992:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e996:	f7f2 f9bb 	bl	8000d10 <__aeabi_dcmpeq>
 800e99a:	2800      	cmp	r0, #0
 800e99c:	d033      	beq.n	800ea06 <_printf_float+0x266>
 800e99e:	2301      	movs	r3, #1
 800e9a0:	4a36      	ldr	r2, [pc, #216]	@ (800ea7c <_printf_float+0x2dc>)
 800e9a2:	4631      	mov	r1, r6
 800e9a4:	4628      	mov	r0, r5
 800e9a6:	47b8      	blx	r7
 800e9a8:	3001      	adds	r0, #1
 800e9aa:	f43f af54 	beq.w	800e856 <_printf_float+0xb6>
 800e9ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800e9b2:	4543      	cmp	r3, r8
 800e9b4:	db02      	blt.n	800e9bc <_printf_float+0x21c>
 800e9b6:	6823      	ldr	r3, [r4, #0]
 800e9b8:	07d8      	lsls	r0, r3, #31
 800e9ba:	d50f      	bpl.n	800e9dc <_printf_float+0x23c>
 800e9bc:	4631      	mov	r1, r6
 800e9be:	4628      	mov	r0, r5
 800e9c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e9c4:	47b8      	blx	r7
 800e9c6:	3001      	adds	r0, #1
 800e9c8:	f43f af45 	beq.w	800e856 <_printf_float+0xb6>
 800e9cc:	f04f 0900 	mov.w	r9, #0
 800e9d0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800e9d4:	f104 0a1a 	add.w	sl, r4, #26
 800e9d8:	45c8      	cmp	r8, r9
 800e9da:	dc09      	bgt.n	800e9f0 <_printf_float+0x250>
 800e9dc:	6823      	ldr	r3, [r4, #0]
 800e9de:	079b      	lsls	r3, r3, #30
 800e9e0:	f100 8103 	bmi.w	800ebea <_printf_float+0x44a>
 800e9e4:	68e0      	ldr	r0, [r4, #12]
 800e9e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e9e8:	4298      	cmp	r0, r3
 800e9ea:	bfb8      	it	lt
 800e9ec:	4618      	movlt	r0, r3
 800e9ee:	e734      	b.n	800e85a <_printf_float+0xba>
 800e9f0:	2301      	movs	r3, #1
 800e9f2:	4652      	mov	r2, sl
 800e9f4:	4631      	mov	r1, r6
 800e9f6:	4628      	mov	r0, r5
 800e9f8:	47b8      	blx	r7
 800e9fa:	3001      	adds	r0, #1
 800e9fc:	f43f af2b 	beq.w	800e856 <_printf_float+0xb6>
 800ea00:	f109 0901 	add.w	r9, r9, #1
 800ea04:	e7e8      	b.n	800e9d8 <_printf_float+0x238>
 800ea06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	dc39      	bgt.n	800ea80 <_printf_float+0x2e0>
 800ea0c:	2301      	movs	r3, #1
 800ea0e:	4a1b      	ldr	r2, [pc, #108]	@ (800ea7c <_printf_float+0x2dc>)
 800ea10:	4631      	mov	r1, r6
 800ea12:	4628      	mov	r0, r5
 800ea14:	47b8      	blx	r7
 800ea16:	3001      	adds	r0, #1
 800ea18:	f43f af1d 	beq.w	800e856 <_printf_float+0xb6>
 800ea1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ea20:	ea59 0303 	orrs.w	r3, r9, r3
 800ea24:	d102      	bne.n	800ea2c <_printf_float+0x28c>
 800ea26:	6823      	ldr	r3, [r4, #0]
 800ea28:	07d9      	lsls	r1, r3, #31
 800ea2a:	d5d7      	bpl.n	800e9dc <_printf_float+0x23c>
 800ea2c:	4631      	mov	r1, r6
 800ea2e:	4628      	mov	r0, r5
 800ea30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea34:	47b8      	blx	r7
 800ea36:	3001      	adds	r0, #1
 800ea38:	f43f af0d 	beq.w	800e856 <_printf_float+0xb6>
 800ea3c:	f04f 0a00 	mov.w	sl, #0
 800ea40:	f104 0b1a 	add.w	fp, r4, #26
 800ea44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea46:	425b      	negs	r3, r3
 800ea48:	4553      	cmp	r3, sl
 800ea4a:	dc01      	bgt.n	800ea50 <_printf_float+0x2b0>
 800ea4c:	464b      	mov	r3, r9
 800ea4e:	e793      	b.n	800e978 <_printf_float+0x1d8>
 800ea50:	2301      	movs	r3, #1
 800ea52:	465a      	mov	r2, fp
 800ea54:	4631      	mov	r1, r6
 800ea56:	4628      	mov	r0, r5
 800ea58:	47b8      	blx	r7
 800ea5a:	3001      	adds	r0, #1
 800ea5c:	f43f aefb 	beq.w	800e856 <_printf_float+0xb6>
 800ea60:	f10a 0a01 	add.w	sl, sl, #1
 800ea64:	e7ee      	b.n	800ea44 <_printf_float+0x2a4>
 800ea66:	bf00      	nop
 800ea68:	7fefffff 	.word	0x7fefffff
 800ea6c:	08011bec 	.word	0x08011bec
 800ea70:	08011be8 	.word	0x08011be8
 800ea74:	08011bf4 	.word	0x08011bf4
 800ea78:	08011bf0 	.word	0x08011bf0
 800ea7c:	08011bf8 	.word	0x08011bf8
 800ea80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ea82:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ea86:	4553      	cmp	r3, sl
 800ea88:	bfa8      	it	ge
 800ea8a:	4653      	movge	r3, sl
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	4699      	mov	r9, r3
 800ea90:	dc36      	bgt.n	800eb00 <_printf_float+0x360>
 800ea92:	f04f 0b00 	mov.w	fp, #0
 800ea96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ea9a:	f104 021a 	add.w	r2, r4, #26
 800ea9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eaa0:	9306      	str	r3, [sp, #24]
 800eaa2:	eba3 0309 	sub.w	r3, r3, r9
 800eaa6:	455b      	cmp	r3, fp
 800eaa8:	dc31      	bgt.n	800eb0e <_printf_float+0x36e>
 800eaaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eaac:	459a      	cmp	sl, r3
 800eaae:	dc3a      	bgt.n	800eb26 <_printf_float+0x386>
 800eab0:	6823      	ldr	r3, [r4, #0]
 800eab2:	07da      	lsls	r2, r3, #31
 800eab4:	d437      	bmi.n	800eb26 <_printf_float+0x386>
 800eab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eab8:	ebaa 0903 	sub.w	r9, sl, r3
 800eabc:	9b06      	ldr	r3, [sp, #24]
 800eabe:	ebaa 0303 	sub.w	r3, sl, r3
 800eac2:	4599      	cmp	r9, r3
 800eac4:	bfa8      	it	ge
 800eac6:	4699      	movge	r9, r3
 800eac8:	f1b9 0f00 	cmp.w	r9, #0
 800eacc:	dc33      	bgt.n	800eb36 <_printf_float+0x396>
 800eace:	f04f 0800 	mov.w	r8, #0
 800ead2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ead6:	f104 0b1a 	add.w	fp, r4, #26
 800eada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eadc:	ebaa 0303 	sub.w	r3, sl, r3
 800eae0:	eba3 0309 	sub.w	r3, r3, r9
 800eae4:	4543      	cmp	r3, r8
 800eae6:	f77f af79 	ble.w	800e9dc <_printf_float+0x23c>
 800eaea:	2301      	movs	r3, #1
 800eaec:	465a      	mov	r2, fp
 800eaee:	4631      	mov	r1, r6
 800eaf0:	4628      	mov	r0, r5
 800eaf2:	47b8      	blx	r7
 800eaf4:	3001      	adds	r0, #1
 800eaf6:	f43f aeae 	beq.w	800e856 <_printf_float+0xb6>
 800eafa:	f108 0801 	add.w	r8, r8, #1
 800eafe:	e7ec      	b.n	800eada <_printf_float+0x33a>
 800eb00:	4642      	mov	r2, r8
 800eb02:	4631      	mov	r1, r6
 800eb04:	4628      	mov	r0, r5
 800eb06:	47b8      	blx	r7
 800eb08:	3001      	adds	r0, #1
 800eb0a:	d1c2      	bne.n	800ea92 <_printf_float+0x2f2>
 800eb0c:	e6a3      	b.n	800e856 <_printf_float+0xb6>
 800eb0e:	2301      	movs	r3, #1
 800eb10:	4631      	mov	r1, r6
 800eb12:	4628      	mov	r0, r5
 800eb14:	9206      	str	r2, [sp, #24]
 800eb16:	47b8      	blx	r7
 800eb18:	3001      	adds	r0, #1
 800eb1a:	f43f ae9c 	beq.w	800e856 <_printf_float+0xb6>
 800eb1e:	f10b 0b01 	add.w	fp, fp, #1
 800eb22:	9a06      	ldr	r2, [sp, #24]
 800eb24:	e7bb      	b.n	800ea9e <_printf_float+0x2fe>
 800eb26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb2a:	4631      	mov	r1, r6
 800eb2c:	4628      	mov	r0, r5
 800eb2e:	47b8      	blx	r7
 800eb30:	3001      	adds	r0, #1
 800eb32:	d1c0      	bne.n	800eab6 <_printf_float+0x316>
 800eb34:	e68f      	b.n	800e856 <_printf_float+0xb6>
 800eb36:	9a06      	ldr	r2, [sp, #24]
 800eb38:	464b      	mov	r3, r9
 800eb3a:	4631      	mov	r1, r6
 800eb3c:	4628      	mov	r0, r5
 800eb3e:	4442      	add	r2, r8
 800eb40:	47b8      	blx	r7
 800eb42:	3001      	adds	r0, #1
 800eb44:	d1c3      	bne.n	800eace <_printf_float+0x32e>
 800eb46:	e686      	b.n	800e856 <_printf_float+0xb6>
 800eb48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eb4c:	f1ba 0f01 	cmp.w	sl, #1
 800eb50:	dc01      	bgt.n	800eb56 <_printf_float+0x3b6>
 800eb52:	07db      	lsls	r3, r3, #31
 800eb54:	d536      	bpl.n	800ebc4 <_printf_float+0x424>
 800eb56:	2301      	movs	r3, #1
 800eb58:	4642      	mov	r2, r8
 800eb5a:	4631      	mov	r1, r6
 800eb5c:	4628      	mov	r0, r5
 800eb5e:	47b8      	blx	r7
 800eb60:	3001      	adds	r0, #1
 800eb62:	f43f ae78 	beq.w	800e856 <_printf_float+0xb6>
 800eb66:	4631      	mov	r1, r6
 800eb68:	4628      	mov	r0, r5
 800eb6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800eb6e:	47b8      	blx	r7
 800eb70:	3001      	adds	r0, #1
 800eb72:	f43f ae70 	beq.w	800e856 <_printf_float+0xb6>
 800eb76:	2200      	movs	r2, #0
 800eb78:	2300      	movs	r3, #0
 800eb7a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800eb7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800eb82:	f7f2 f8c5 	bl	8000d10 <__aeabi_dcmpeq>
 800eb86:	b9c0      	cbnz	r0, 800ebba <_printf_float+0x41a>
 800eb88:	4653      	mov	r3, sl
 800eb8a:	f108 0201 	add.w	r2, r8, #1
 800eb8e:	4631      	mov	r1, r6
 800eb90:	4628      	mov	r0, r5
 800eb92:	47b8      	blx	r7
 800eb94:	3001      	adds	r0, #1
 800eb96:	d10c      	bne.n	800ebb2 <_printf_float+0x412>
 800eb98:	e65d      	b.n	800e856 <_printf_float+0xb6>
 800eb9a:	2301      	movs	r3, #1
 800eb9c:	465a      	mov	r2, fp
 800eb9e:	4631      	mov	r1, r6
 800eba0:	4628      	mov	r0, r5
 800eba2:	47b8      	blx	r7
 800eba4:	3001      	adds	r0, #1
 800eba6:	f43f ae56 	beq.w	800e856 <_printf_float+0xb6>
 800ebaa:	f108 0801 	add.w	r8, r8, #1
 800ebae:	45d0      	cmp	r8, sl
 800ebb0:	dbf3      	blt.n	800eb9a <_printf_float+0x3fa>
 800ebb2:	464b      	mov	r3, r9
 800ebb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ebb8:	e6df      	b.n	800e97a <_printf_float+0x1da>
 800ebba:	f04f 0800 	mov.w	r8, #0
 800ebbe:	f104 0b1a 	add.w	fp, r4, #26
 800ebc2:	e7f4      	b.n	800ebae <_printf_float+0x40e>
 800ebc4:	2301      	movs	r3, #1
 800ebc6:	4642      	mov	r2, r8
 800ebc8:	e7e1      	b.n	800eb8e <_printf_float+0x3ee>
 800ebca:	2301      	movs	r3, #1
 800ebcc:	464a      	mov	r2, r9
 800ebce:	4631      	mov	r1, r6
 800ebd0:	4628      	mov	r0, r5
 800ebd2:	47b8      	blx	r7
 800ebd4:	3001      	adds	r0, #1
 800ebd6:	f43f ae3e 	beq.w	800e856 <_printf_float+0xb6>
 800ebda:	f108 0801 	add.w	r8, r8, #1
 800ebde:	68e3      	ldr	r3, [r4, #12]
 800ebe0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ebe2:	1a5b      	subs	r3, r3, r1
 800ebe4:	4543      	cmp	r3, r8
 800ebe6:	dcf0      	bgt.n	800ebca <_printf_float+0x42a>
 800ebe8:	e6fc      	b.n	800e9e4 <_printf_float+0x244>
 800ebea:	f04f 0800 	mov.w	r8, #0
 800ebee:	f104 0919 	add.w	r9, r4, #25
 800ebf2:	e7f4      	b.n	800ebde <_printf_float+0x43e>

0800ebf4 <_printf_common>:
 800ebf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebf8:	4616      	mov	r6, r2
 800ebfa:	4698      	mov	r8, r3
 800ebfc:	688a      	ldr	r2, [r1, #8]
 800ebfe:	4607      	mov	r7, r0
 800ec00:	690b      	ldr	r3, [r1, #16]
 800ec02:	460c      	mov	r4, r1
 800ec04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ec08:	4293      	cmp	r3, r2
 800ec0a:	bfb8      	it	lt
 800ec0c:	4613      	movlt	r3, r2
 800ec0e:	6033      	str	r3, [r6, #0]
 800ec10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ec14:	b10a      	cbz	r2, 800ec1a <_printf_common+0x26>
 800ec16:	3301      	adds	r3, #1
 800ec18:	6033      	str	r3, [r6, #0]
 800ec1a:	6823      	ldr	r3, [r4, #0]
 800ec1c:	0699      	lsls	r1, r3, #26
 800ec1e:	bf42      	ittt	mi
 800ec20:	6833      	ldrmi	r3, [r6, #0]
 800ec22:	3302      	addmi	r3, #2
 800ec24:	6033      	strmi	r3, [r6, #0]
 800ec26:	6825      	ldr	r5, [r4, #0]
 800ec28:	f015 0506 	ands.w	r5, r5, #6
 800ec2c:	d106      	bne.n	800ec3c <_printf_common+0x48>
 800ec2e:	f104 0a19 	add.w	sl, r4, #25
 800ec32:	68e3      	ldr	r3, [r4, #12]
 800ec34:	6832      	ldr	r2, [r6, #0]
 800ec36:	1a9b      	subs	r3, r3, r2
 800ec38:	42ab      	cmp	r3, r5
 800ec3a:	dc2b      	bgt.n	800ec94 <_printf_common+0xa0>
 800ec3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ec40:	6822      	ldr	r2, [r4, #0]
 800ec42:	3b00      	subs	r3, #0
 800ec44:	bf18      	it	ne
 800ec46:	2301      	movne	r3, #1
 800ec48:	0692      	lsls	r2, r2, #26
 800ec4a:	d430      	bmi.n	800ecae <_printf_common+0xba>
 800ec4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ec50:	4641      	mov	r1, r8
 800ec52:	4638      	mov	r0, r7
 800ec54:	47c8      	blx	r9
 800ec56:	3001      	adds	r0, #1
 800ec58:	d023      	beq.n	800eca2 <_printf_common+0xae>
 800ec5a:	6823      	ldr	r3, [r4, #0]
 800ec5c:	341a      	adds	r4, #26
 800ec5e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ec62:	f003 0306 	and.w	r3, r3, #6
 800ec66:	2b04      	cmp	r3, #4
 800ec68:	bf0a      	itet	eq
 800ec6a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ec6e:	2500      	movne	r5, #0
 800ec70:	6833      	ldreq	r3, [r6, #0]
 800ec72:	f04f 0600 	mov.w	r6, #0
 800ec76:	bf08      	it	eq
 800ec78:	1aed      	subeq	r5, r5, r3
 800ec7a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ec7e:	bf08      	it	eq
 800ec80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ec84:	4293      	cmp	r3, r2
 800ec86:	bfc4      	itt	gt
 800ec88:	1a9b      	subgt	r3, r3, r2
 800ec8a:	18ed      	addgt	r5, r5, r3
 800ec8c:	42b5      	cmp	r5, r6
 800ec8e:	d11a      	bne.n	800ecc6 <_printf_common+0xd2>
 800ec90:	2000      	movs	r0, #0
 800ec92:	e008      	b.n	800eca6 <_printf_common+0xb2>
 800ec94:	2301      	movs	r3, #1
 800ec96:	4652      	mov	r2, sl
 800ec98:	4641      	mov	r1, r8
 800ec9a:	4638      	mov	r0, r7
 800ec9c:	47c8      	blx	r9
 800ec9e:	3001      	adds	r0, #1
 800eca0:	d103      	bne.n	800ecaa <_printf_common+0xb6>
 800eca2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecaa:	3501      	adds	r5, #1
 800ecac:	e7c1      	b.n	800ec32 <_printf_common+0x3e>
 800ecae:	18e1      	adds	r1, r4, r3
 800ecb0:	1c5a      	adds	r2, r3, #1
 800ecb2:	2030      	movs	r0, #48	@ 0x30
 800ecb4:	3302      	adds	r3, #2
 800ecb6:	4422      	add	r2, r4
 800ecb8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ecbc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ecc0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ecc4:	e7c2      	b.n	800ec4c <_printf_common+0x58>
 800ecc6:	2301      	movs	r3, #1
 800ecc8:	4622      	mov	r2, r4
 800ecca:	4641      	mov	r1, r8
 800eccc:	4638      	mov	r0, r7
 800ecce:	47c8      	blx	r9
 800ecd0:	3001      	adds	r0, #1
 800ecd2:	d0e6      	beq.n	800eca2 <_printf_common+0xae>
 800ecd4:	3601      	adds	r6, #1
 800ecd6:	e7d9      	b.n	800ec8c <_printf_common+0x98>

0800ecd8 <_printf_i>:
 800ecd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ecdc:	7e0f      	ldrb	r7, [r1, #24]
 800ecde:	4691      	mov	r9, r2
 800ece0:	4680      	mov	r8, r0
 800ece2:	460c      	mov	r4, r1
 800ece4:	2f78      	cmp	r7, #120	@ 0x78
 800ece6:	469a      	mov	sl, r3
 800ece8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ecea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ecee:	d807      	bhi.n	800ed00 <_printf_i+0x28>
 800ecf0:	2f62      	cmp	r7, #98	@ 0x62
 800ecf2:	d80a      	bhi.n	800ed0a <_printf_i+0x32>
 800ecf4:	2f00      	cmp	r7, #0
 800ecf6:	f000 80d1 	beq.w	800ee9c <_printf_i+0x1c4>
 800ecfa:	2f58      	cmp	r7, #88	@ 0x58
 800ecfc:	f000 80b8 	beq.w	800ee70 <_printf_i+0x198>
 800ed00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ed08:	e03a      	b.n	800ed80 <_printf_i+0xa8>
 800ed0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ed0e:	2b15      	cmp	r3, #21
 800ed10:	d8f6      	bhi.n	800ed00 <_printf_i+0x28>
 800ed12:	a101      	add	r1, pc, #4	@ (adr r1, 800ed18 <_printf_i+0x40>)
 800ed14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ed18:	0800ed71 	.word	0x0800ed71
 800ed1c:	0800ed85 	.word	0x0800ed85
 800ed20:	0800ed01 	.word	0x0800ed01
 800ed24:	0800ed01 	.word	0x0800ed01
 800ed28:	0800ed01 	.word	0x0800ed01
 800ed2c:	0800ed01 	.word	0x0800ed01
 800ed30:	0800ed85 	.word	0x0800ed85
 800ed34:	0800ed01 	.word	0x0800ed01
 800ed38:	0800ed01 	.word	0x0800ed01
 800ed3c:	0800ed01 	.word	0x0800ed01
 800ed40:	0800ed01 	.word	0x0800ed01
 800ed44:	0800ee83 	.word	0x0800ee83
 800ed48:	0800edaf 	.word	0x0800edaf
 800ed4c:	0800ee3d 	.word	0x0800ee3d
 800ed50:	0800ed01 	.word	0x0800ed01
 800ed54:	0800ed01 	.word	0x0800ed01
 800ed58:	0800eea5 	.word	0x0800eea5
 800ed5c:	0800ed01 	.word	0x0800ed01
 800ed60:	0800edaf 	.word	0x0800edaf
 800ed64:	0800ed01 	.word	0x0800ed01
 800ed68:	0800ed01 	.word	0x0800ed01
 800ed6c:	0800ee45 	.word	0x0800ee45
 800ed70:	6833      	ldr	r3, [r6, #0]
 800ed72:	1d1a      	adds	r2, r3, #4
 800ed74:	681b      	ldr	r3, [r3, #0]
 800ed76:	6032      	str	r2, [r6, #0]
 800ed78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ed7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ed80:	2301      	movs	r3, #1
 800ed82:	e09c      	b.n	800eebe <_printf_i+0x1e6>
 800ed84:	6833      	ldr	r3, [r6, #0]
 800ed86:	6820      	ldr	r0, [r4, #0]
 800ed88:	1d19      	adds	r1, r3, #4
 800ed8a:	6031      	str	r1, [r6, #0]
 800ed8c:	0606      	lsls	r6, r0, #24
 800ed8e:	d501      	bpl.n	800ed94 <_printf_i+0xbc>
 800ed90:	681d      	ldr	r5, [r3, #0]
 800ed92:	e003      	b.n	800ed9c <_printf_i+0xc4>
 800ed94:	0645      	lsls	r5, r0, #25
 800ed96:	d5fb      	bpl.n	800ed90 <_printf_i+0xb8>
 800ed98:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ed9c:	2d00      	cmp	r5, #0
 800ed9e:	da03      	bge.n	800eda8 <_printf_i+0xd0>
 800eda0:	232d      	movs	r3, #45	@ 0x2d
 800eda2:	426d      	negs	r5, r5
 800eda4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eda8:	4858      	ldr	r0, [pc, #352]	@ (800ef0c <_printf_i+0x234>)
 800edaa:	230a      	movs	r3, #10
 800edac:	e011      	b.n	800edd2 <_printf_i+0xfa>
 800edae:	6821      	ldr	r1, [r4, #0]
 800edb0:	6833      	ldr	r3, [r6, #0]
 800edb2:	0608      	lsls	r0, r1, #24
 800edb4:	f853 5b04 	ldr.w	r5, [r3], #4
 800edb8:	d402      	bmi.n	800edc0 <_printf_i+0xe8>
 800edba:	0649      	lsls	r1, r1, #25
 800edbc:	bf48      	it	mi
 800edbe:	b2ad      	uxthmi	r5, r5
 800edc0:	2f6f      	cmp	r7, #111	@ 0x6f
 800edc2:	6033      	str	r3, [r6, #0]
 800edc4:	4851      	ldr	r0, [pc, #324]	@ (800ef0c <_printf_i+0x234>)
 800edc6:	bf14      	ite	ne
 800edc8:	230a      	movne	r3, #10
 800edca:	2308      	moveq	r3, #8
 800edcc:	2100      	movs	r1, #0
 800edce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800edd2:	6866      	ldr	r6, [r4, #4]
 800edd4:	2e00      	cmp	r6, #0
 800edd6:	60a6      	str	r6, [r4, #8]
 800edd8:	db05      	blt.n	800ede6 <_printf_i+0x10e>
 800edda:	6821      	ldr	r1, [r4, #0]
 800eddc:	432e      	orrs	r6, r5
 800edde:	f021 0104 	bic.w	r1, r1, #4
 800ede2:	6021      	str	r1, [r4, #0]
 800ede4:	d04b      	beq.n	800ee7e <_printf_i+0x1a6>
 800ede6:	4616      	mov	r6, r2
 800ede8:	fbb5 f1f3 	udiv	r1, r5, r3
 800edec:	fb03 5711 	mls	r7, r3, r1, r5
 800edf0:	5dc7      	ldrb	r7, [r0, r7]
 800edf2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800edf6:	462f      	mov	r7, r5
 800edf8:	460d      	mov	r5, r1
 800edfa:	42bb      	cmp	r3, r7
 800edfc:	d9f4      	bls.n	800ede8 <_printf_i+0x110>
 800edfe:	2b08      	cmp	r3, #8
 800ee00:	d10b      	bne.n	800ee1a <_printf_i+0x142>
 800ee02:	6823      	ldr	r3, [r4, #0]
 800ee04:	07df      	lsls	r7, r3, #31
 800ee06:	d508      	bpl.n	800ee1a <_printf_i+0x142>
 800ee08:	6923      	ldr	r3, [r4, #16]
 800ee0a:	6861      	ldr	r1, [r4, #4]
 800ee0c:	4299      	cmp	r1, r3
 800ee0e:	bfde      	ittt	le
 800ee10:	2330      	movle	r3, #48	@ 0x30
 800ee12:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ee16:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ee1a:	1b92      	subs	r2, r2, r6
 800ee1c:	6122      	str	r2, [r4, #16]
 800ee1e:	464b      	mov	r3, r9
 800ee20:	aa03      	add	r2, sp, #12
 800ee22:	4621      	mov	r1, r4
 800ee24:	4640      	mov	r0, r8
 800ee26:	f8cd a000 	str.w	sl, [sp]
 800ee2a:	f7ff fee3 	bl	800ebf4 <_printf_common>
 800ee2e:	3001      	adds	r0, #1
 800ee30:	d14a      	bne.n	800eec8 <_printf_i+0x1f0>
 800ee32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ee36:	b004      	add	sp, #16
 800ee38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee3c:	6823      	ldr	r3, [r4, #0]
 800ee3e:	f043 0320 	orr.w	r3, r3, #32
 800ee42:	6023      	str	r3, [r4, #0]
 800ee44:	2778      	movs	r7, #120	@ 0x78
 800ee46:	4832      	ldr	r0, [pc, #200]	@ (800ef10 <_printf_i+0x238>)
 800ee48:	6823      	ldr	r3, [r4, #0]
 800ee4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ee4e:	061f      	lsls	r7, r3, #24
 800ee50:	6831      	ldr	r1, [r6, #0]
 800ee52:	f851 5b04 	ldr.w	r5, [r1], #4
 800ee56:	d402      	bmi.n	800ee5e <_printf_i+0x186>
 800ee58:	065f      	lsls	r7, r3, #25
 800ee5a:	bf48      	it	mi
 800ee5c:	b2ad      	uxthmi	r5, r5
 800ee5e:	6031      	str	r1, [r6, #0]
 800ee60:	07d9      	lsls	r1, r3, #31
 800ee62:	bf44      	itt	mi
 800ee64:	f043 0320 	orrmi.w	r3, r3, #32
 800ee68:	6023      	strmi	r3, [r4, #0]
 800ee6a:	b11d      	cbz	r5, 800ee74 <_printf_i+0x19c>
 800ee6c:	2310      	movs	r3, #16
 800ee6e:	e7ad      	b.n	800edcc <_printf_i+0xf4>
 800ee70:	4826      	ldr	r0, [pc, #152]	@ (800ef0c <_printf_i+0x234>)
 800ee72:	e7e9      	b.n	800ee48 <_printf_i+0x170>
 800ee74:	6823      	ldr	r3, [r4, #0]
 800ee76:	f023 0320 	bic.w	r3, r3, #32
 800ee7a:	6023      	str	r3, [r4, #0]
 800ee7c:	e7f6      	b.n	800ee6c <_printf_i+0x194>
 800ee7e:	4616      	mov	r6, r2
 800ee80:	e7bd      	b.n	800edfe <_printf_i+0x126>
 800ee82:	6833      	ldr	r3, [r6, #0]
 800ee84:	6825      	ldr	r5, [r4, #0]
 800ee86:	1d18      	adds	r0, r3, #4
 800ee88:	6961      	ldr	r1, [r4, #20]
 800ee8a:	6030      	str	r0, [r6, #0]
 800ee8c:	062e      	lsls	r6, r5, #24
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	d501      	bpl.n	800ee96 <_printf_i+0x1be>
 800ee92:	6019      	str	r1, [r3, #0]
 800ee94:	e002      	b.n	800ee9c <_printf_i+0x1c4>
 800ee96:	0668      	lsls	r0, r5, #25
 800ee98:	d5fb      	bpl.n	800ee92 <_printf_i+0x1ba>
 800ee9a:	8019      	strh	r1, [r3, #0]
 800ee9c:	2300      	movs	r3, #0
 800ee9e:	4616      	mov	r6, r2
 800eea0:	6123      	str	r3, [r4, #16]
 800eea2:	e7bc      	b.n	800ee1e <_printf_i+0x146>
 800eea4:	6833      	ldr	r3, [r6, #0]
 800eea6:	2100      	movs	r1, #0
 800eea8:	1d1a      	adds	r2, r3, #4
 800eeaa:	6032      	str	r2, [r6, #0]
 800eeac:	681e      	ldr	r6, [r3, #0]
 800eeae:	6862      	ldr	r2, [r4, #4]
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	f000 fa48 	bl	800f346 <memchr>
 800eeb6:	b108      	cbz	r0, 800eebc <_printf_i+0x1e4>
 800eeb8:	1b80      	subs	r0, r0, r6
 800eeba:	6060      	str	r0, [r4, #4]
 800eebc:	6863      	ldr	r3, [r4, #4]
 800eebe:	6123      	str	r3, [r4, #16]
 800eec0:	2300      	movs	r3, #0
 800eec2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eec6:	e7aa      	b.n	800ee1e <_printf_i+0x146>
 800eec8:	6923      	ldr	r3, [r4, #16]
 800eeca:	4632      	mov	r2, r6
 800eecc:	4649      	mov	r1, r9
 800eece:	4640      	mov	r0, r8
 800eed0:	47d0      	blx	sl
 800eed2:	3001      	adds	r0, #1
 800eed4:	d0ad      	beq.n	800ee32 <_printf_i+0x15a>
 800eed6:	6823      	ldr	r3, [r4, #0]
 800eed8:	079b      	lsls	r3, r3, #30
 800eeda:	d413      	bmi.n	800ef04 <_printf_i+0x22c>
 800eedc:	68e0      	ldr	r0, [r4, #12]
 800eede:	9b03      	ldr	r3, [sp, #12]
 800eee0:	4298      	cmp	r0, r3
 800eee2:	bfb8      	it	lt
 800eee4:	4618      	movlt	r0, r3
 800eee6:	e7a6      	b.n	800ee36 <_printf_i+0x15e>
 800eee8:	2301      	movs	r3, #1
 800eeea:	4632      	mov	r2, r6
 800eeec:	4649      	mov	r1, r9
 800eeee:	4640      	mov	r0, r8
 800eef0:	47d0      	blx	sl
 800eef2:	3001      	adds	r0, #1
 800eef4:	d09d      	beq.n	800ee32 <_printf_i+0x15a>
 800eef6:	3501      	adds	r5, #1
 800eef8:	68e3      	ldr	r3, [r4, #12]
 800eefa:	9903      	ldr	r1, [sp, #12]
 800eefc:	1a5b      	subs	r3, r3, r1
 800eefe:	42ab      	cmp	r3, r5
 800ef00:	dcf2      	bgt.n	800eee8 <_printf_i+0x210>
 800ef02:	e7eb      	b.n	800eedc <_printf_i+0x204>
 800ef04:	2500      	movs	r5, #0
 800ef06:	f104 0619 	add.w	r6, r4, #25
 800ef0a:	e7f5      	b.n	800eef8 <_printf_i+0x220>
 800ef0c:	08011bfa 	.word	0x08011bfa
 800ef10:	08011c0b 	.word	0x08011c0b

0800ef14 <std>:
 800ef14:	2300      	movs	r3, #0
 800ef16:	b510      	push	{r4, lr}
 800ef18:	4604      	mov	r4, r0
 800ef1a:	6083      	str	r3, [r0, #8]
 800ef1c:	8181      	strh	r1, [r0, #12]
 800ef1e:	4619      	mov	r1, r3
 800ef20:	6643      	str	r3, [r0, #100]	@ 0x64
 800ef22:	81c2      	strh	r2, [r0, #14]
 800ef24:	2208      	movs	r2, #8
 800ef26:	6183      	str	r3, [r0, #24]
 800ef28:	e9c0 3300 	strd	r3, r3, [r0]
 800ef2c:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ef30:	305c      	adds	r0, #92	@ 0x5c
 800ef32:	f000 f989 	bl	800f248 <memset>
 800ef36:	4b0d      	ldr	r3, [pc, #52]	@ (800ef6c <std+0x58>)
 800ef38:	6224      	str	r4, [r4, #32]
 800ef3a:	6263      	str	r3, [r4, #36]	@ 0x24
 800ef3c:	4b0c      	ldr	r3, [pc, #48]	@ (800ef70 <std+0x5c>)
 800ef3e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ef40:	4b0c      	ldr	r3, [pc, #48]	@ (800ef74 <std+0x60>)
 800ef42:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ef44:	4b0c      	ldr	r3, [pc, #48]	@ (800ef78 <std+0x64>)
 800ef46:	6323      	str	r3, [r4, #48]	@ 0x30
 800ef48:	4b0c      	ldr	r3, [pc, #48]	@ (800ef7c <std+0x68>)
 800ef4a:	429c      	cmp	r4, r3
 800ef4c:	d006      	beq.n	800ef5c <std+0x48>
 800ef4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ef52:	4294      	cmp	r4, r2
 800ef54:	d002      	beq.n	800ef5c <std+0x48>
 800ef56:	33d0      	adds	r3, #208	@ 0xd0
 800ef58:	429c      	cmp	r4, r3
 800ef5a:	d105      	bne.n	800ef68 <std+0x54>
 800ef5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ef60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef64:	f000 b9ec 	b.w	800f340 <__retarget_lock_init_recursive>
 800ef68:	bd10      	pop	{r4, pc}
 800ef6a:	bf00      	nop
 800ef6c:	0800f149 	.word	0x0800f149
 800ef70:	0800f16b 	.word	0x0800f16b
 800ef74:	0800f1a3 	.word	0x0800f1a3
 800ef78:	0800f1c7 	.word	0x0800f1c7
 800ef7c:	20002b04 	.word	0x20002b04

0800ef80 <stdio_exit_handler>:
 800ef80:	4a02      	ldr	r2, [pc, #8]	@ (800ef8c <stdio_exit_handler+0xc>)
 800ef82:	4903      	ldr	r1, [pc, #12]	@ (800ef90 <stdio_exit_handler+0x10>)
 800ef84:	4803      	ldr	r0, [pc, #12]	@ (800ef94 <stdio_exit_handler+0x14>)
 800ef86:	f000 b869 	b.w	800f05c <_fwalk_sglue>
 800ef8a:	bf00      	nop
 800ef8c:	20000014 	.word	0x20000014
 800ef90:	08010cf9 	.word	0x08010cf9
 800ef94:	20000024 	.word	0x20000024

0800ef98 <cleanup_stdio>:
 800ef98:	6841      	ldr	r1, [r0, #4]
 800ef9a:	4b0c      	ldr	r3, [pc, #48]	@ (800efcc <cleanup_stdio+0x34>)
 800ef9c:	4299      	cmp	r1, r3
 800ef9e:	b510      	push	{r4, lr}
 800efa0:	4604      	mov	r4, r0
 800efa2:	d001      	beq.n	800efa8 <cleanup_stdio+0x10>
 800efa4:	f001 fea8 	bl	8010cf8 <_fflush_r>
 800efa8:	68a1      	ldr	r1, [r4, #8]
 800efaa:	4b09      	ldr	r3, [pc, #36]	@ (800efd0 <cleanup_stdio+0x38>)
 800efac:	4299      	cmp	r1, r3
 800efae:	d002      	beq.n	800efb6 <cleanup_stdio+0x1e>
 800efb0:	4620      	mov	r0, r4
 800efb2:	f001 fea1 	bl	8010cf8 <_fflush_r>
 800efb6:	68e1      	ldr	r1, [r4, #12]
 800efb8:	4b06      	ldr	r3, [pc, #24]	@ (800efd4 <cleanup_stdio+0x3c>)
 800efba:	4299      	cmp	r1, r3
 800efbc:	d004      	beq.n	800efc8 <cleanup_stdio+0x30>
 800efbe:	4620      	mov	r0, r4
 800efc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800efc4:	f001 be98 	b.w	8010cf8 <_fflush_r>
 800efc8:	bd10      	pop	{r4, pc}
 800efca:	bf00      	nop
 800efcc:	20002b04 	.word	0x20002b04
 800efd0:	20002b6c 	.word	0x20002b6c
 800efd4:	20002bd4 	.word	0x20002bd4

0800efd8 <global_stdio_init.part.0>:
 800efd8:	b510      	push	{r4, lr}
 800efda:	4b0b      	ldr	r3, [pc, #44]	@ (800f008 <global_stdio_init.part.0+0x30>)
 800efdc:	2104      	movs	r1, #4
 800efde:	4c0b      	ldr	r4, [pc, #44]	@ (800f00c <global_stdio_init.part.0+0x34>)
 800efe0:	4a0b      	ldr	r2, [pc, #44]	@ (800f010 <global_stdio_init.part.0+0x38>)
 800efe2:	4620      	mov	r0, r4
 800efe4:	601a      	str	r2, [r3, #0]
 800efe6:	2200      	movs	r2, #0
 800efe8:	f7ff ff94 	bl	800ef14 <std>
 800efec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eff0:	2201      	movs	r2, #1
 800eff2:	2109      	movs	r1, #9
 800eff4:	f7ff ff8e 	bl	800ef14 <std>
 800eff8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800effc:	2202      	movs	r2, #2
 800effe:	2112      	movs	r1, #18
 800f000:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f004:	f7ff bf86 	b.w	800ef14 <std>
 800f008:	20002c3c 	.word	0x20002c3c
 800f00c:	20002b04 	.word	0x20002b04
 800f010:	0800ef81 	.word	0x0800ef81

0800f014 <__sfp_lock_acquire>:
 800f014:	4801      	ldr	r0, [pc, #4]	@ (800f01c <__sfp_lock_acquire+0x8>)
 800f016:	f000 b994 	b.w	800f342 <__retarget_lock_acquire_recursive>
 800f01a:	bf00      	nop
 800f01c:	20002c45 	.word	0x20002c45

0800f020 <__sfp_lock_release>:
 800f020:	4801      	ldr	r0, [pc, #4]	@ (800f028 <__sfp_lock_release+0x8>)
 800f022:	f000 b98f 	b.w	800f344 <__retarget_lock_release_recursive>
 800f026:	bf00      	nop
 800f028:	20002c45 	.word	0x20002c45

0800f02c <__sinit>:
 800f02c:	b510      	push	{r4, lr}
 800f02e:	4604      	mov	r4, r0
 800f030:	f7ff fff0 	bl	800f014 <__sfp_lock_acquire>
 800f034:	6a23      	ldr	r3, [r4, #32]
 800f036:	b11b      	cbz	r3, 800f040 <__sinit+0x14>
 800f038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f03c:	f7ff bff0 	b.w	800f020 <__sfp_lock_release>
 800f040:	4b04      	ldr	r3, [pc, #16]	@ (800f054 <__sinit+0x28>)
 800f042:	6223      	str	r3, [r4, #32]
 800f044:	4b04      	ldr	r3, [pc, #16]	@ (800f058 <__sinit+0x2c>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d1f5      	bne.n	800f038 <__sinit+0xc>
 800f04c:	f7ff ffc4 	bl	800efd8 <global_stdio_init.part.0>
 800f050:	e7f2      	b.n	800f038 <__sinit+0xc>
 800f052:	bf00      	nop
 800f054:	0800ef99 	.word	0x0800ef99
 800f058:	20002c3c 	.word	0x20002c3c

0800f05c <_fwalk_sglue>:
 800f05c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f060:	4607      	mov	r7, r0
 800f062:	4688      	mov	r8, r1
 800f064:	4614      	mov	r4, r2
 800f066:	2600      	movs	r6, #0
 800f068:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f06c:	f1b9 0901 	subs.w	r9, r9, #1
 800f070:	d505      	bpl.n	800f07e <_fwalk_sglue+0x22>
 800f072:	6824      	ldr	r4, [r4, #0]
 800f074:	2c00      	cmp	r4, #0
 800f076:	d1f7      	bne.n	800f068 <_fwalk_sglue+0xc>
 800f078:	4630      	mov	r0, r6
 800f07a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f07e:	89ab      	ldrh	r3, [r5, #12]
 800f080:	2b01      	cmp	r3, #1
 800f082:	d907      	bls.n	800f094 <_fwalk_sglue+0x38>
 800f084:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f088:	3301      	adds	r3, #1
 800f08a:	d003      	beq.n	800f094 <_fwalk_sglue+0x38>
 800f08c:	4629      	mov	r1, r5
 800f08e:	4638      	mov	r0, r7
 800f090:	47c0      	blx	r8
 800f092:	4306      	orrs	r6, r0
 800f094:	3568      	adds	r5, #104	@ 0x68
 800f096:	e7e9      	b.n	800f06c <_fwalk_sglue+0x10>

0800f098 <sniprintf>:
 800f098:	b40c      	push	{r2, r3}
 800f09a:	4b19      	ldr	r3, [pc, #100]	@ (800f100 <sniprintf+0x68>)
 800f09c:	b530      	push	{r4, r5, lr}
 800f09e:	1e0c      	subs	r4, r1, #0
 800f0a0:	b09d      	sub	sp, #116	@ 0x74
 800f0a2:	681d      	ldr	r5, [r3, #0]
 800f0a4:	da08      	bge.n	800f0b8 <sniprintf+0x20>
 800f0a6:	238b      	movs	r3, #139	@ 0x8b
 800f0a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0ac:	602b      	str	r3, [r5, #0]
 800f0ae:	b01d      	add	sp, #116	@ 0x74
 800f0b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f0b4:	b002      	add	sp, #8
 800f0b6:	4770      	bx	lr
 800f0b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f0bc:	9002      	str	r0, [sp, #8]
 800f0be:	9006      	str	r0, [sp, #24]
 800f0c0:	a902      	add	r1, sp, #8
 800f0c2:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f0c6:	f04f 0300 	mov.w	r3, #0
 800f0ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f0cc:	4628      	mov	r0, r5
 800f0ce:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f0d0:	bf14      	ite	ne
 800f0d2:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800f0d6:	4623      	moveq	r3, r4
 800f0d8:	9304      	str	r3, [sp, #16]
 800f0da:	9307      	str	r3, [sp, #28]
 800f0dc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f0e0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f0e4:	ab21      	add	r3, sp, #132	@ 0x84
 800f0e6:	9301      	str	r3, [sp, #4]
 800f0e8:	f001 fc86 	bl	80109f8 <_svfiprintf_r>
 800f0ec:	1c43      	adds	r3, r0, #1
 800f0ee:	bfbc      	itt	lt
 800f0f0:	238b      	movlt	r3, #139	@ 0x8b
 800f0f2:	602b      	strlt	r3, [r5, #0]
 800f0f4:	2c00      	cmp	r4, #0
 800f0f6:	d0da      	beq.n	800f0ae <sniprintf+0x16>
 800f0f8:	9b02      	ldr	r3, [sp, #8]
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	701a      	strb	r2, [r3, #0]
 800f0fe:	e7d6      	b.n	800f0ae <sniprintf+0x16>
 800f100:	20000020 	.word	0x20000020

0800f104 <siprintf>:
 800f104:	b40e      	push	{r1, r2, r3}
 800f106:	b510      	push	{r4, lr}
 800f108:	b09d      	sub	sp, #116	@ 0x74
 800f10a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f10e:	2400      	movs	r4, #0
 800f110:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f112:	9002      	str	r0, [sp, #8]
 800f114:	9006      	str	r0, [sp, #24]
 800f116:	9107      	str	r1, [sp, #28]
 800f118:	9104      	str	r1, [sp, #16]
 800f11a:	4809      	ldr	r0, [pc, #36]	@ (800f140 <siprintf+0x3c>)
 800f11c:	4909      	ldr	r1, [pc, #36]	@ (800f144 <siprintf+0x40>)
 800f11e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f122:	9105      	str	r1, [sp, #20]
 800f124:	a902      	add	r1, sp, #8
 800f126:	6800      	ldr	r0, [r0, #0]
 800f128:	9301      	str	r3, [sp, #4]
 800f12a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f12c:	f001 fc64 	bl	80109f8 <_svfiprintf_r>
 800f130:	9b02      	ldr	r3, [sp, #8]
 800f132:	701c      	strb	r4, [r3, #0]
 800f134:	b01d      	add	sp, #116	@ 0x74
 800f136:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f13a:	b003      	add	sp, #12
 800f13c:	4770      	bx	lr
 800f13e:	bf00      	nop
 800f140:	20000020 	.word	0x20000020
 800f144:	ffff0208 	.word	0xffff0208

0800f148 <__sread>:
 800f148:	b510      	push	{r4, lr}
 800f14a:	460c      	mov	r4, r1
 800f14c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f150:	f000 f8a8 	bl	800f2a4 <_read_r>
 800f154:	2800      	cmp	r0, #0
 800f156:	bfab      	itete	ge
 800f158:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f15a:	89a3      	ldrhlt	r3, [r4, #12]
 800f15c:	181b      	addge	r3, r3, r0
 800f15e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f162:	bfac      	ite	ge
 800f164:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f166:	81a3      	strhlt	r3, [r4, #12]
 800f168:	bd10      	pop	{r4, pc}

0800f16a <__swrite>:
 800f16a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f16e:	461f      	mov	r7, r3
 800f170:	898b      	ldrh	r3, [r1, #12]
 800f172:	4605      	mov	r5, r0
 800f174:	460c      	mov	r4, r1
 800f176:	05db      	lsls	r3, r3, #23
 800f178:	4616      	mov	r6, r2
 800f17a:	d505      	bpl.n	800f188 <__swrite+0x1e>
 800f17c:	2302      	movs	r3, #2
 800f17e:	2200      	movs	r2, #0
 800f180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f184:	f000 f87c 	bl	800f280 <_lseek_r>
 800f188:	89a3      	ldrh	r3, [r4, #12]
 800f18a:	4632      	mov	r2, r6
 800f18c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f190:	4628      	mov	r0, r5
 800f192:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f196:	81a3      	strh	r3, [r4, #12]
 800f198:	463b      	mov	r3, r7
 800f19a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f19e:	f000 b893 	b.w	800f2c8 <_write_r>

0800f1a2 <__sseek>:
 800f1a2:	b510      	push	{r4, lr}
 800f1a4:	460c      	mov	r4, r1
 800f1a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1aa:	f000 f869 	bl	800f280 <_lseek_r>
 800f1ae:	1c43      	adds	r3, r0, #1
 800f1b0:	89a3      	ldrh	r3, [r4, #12]
 800f1b2:	bf15      	itete	ne
 800f1b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f1b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f1ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f1be:	81a3      	strheq	r3, [r4, #12]
 800f1c0:	bf18      	it	ne
 800f1c2:	81a3      	strhne	r3, [r4, #12]
 800f1c4:	bd10      	pop	{r4, pc}

0800f1c6 <__sclose>:
 800f1c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1ca:	f000 b849 	b.w	800f260 <_close_r>

0800f1ce <_vsniprintf_r>:
 800f1ce:	b530      	push	{r4, r5, lr}
 800f1d0:	4614      	mov	r4, r2
 800f1d2:	b09b      	sub	sp, #108	@ 0x6c
 800f1d4:	4605      	mov	r5, r0
 800f1d6:	461a      	mov	r2, r3
 800f1d8:	2c00      	cmp	r4, #0
 800f1da:	da05      	bge.n	800f1e8 <_vsniprintf_r+0x1a>
 800f1dc:	238b      	movs	r3, #139	@ 0x8b
 800f1de:	6003      	str	r3, [r0, #0]
 800f1e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f1e4:	b01b      	add	sp, #108	@ 0x6c
 800f1e6:	bd30      	pop	{r4, r5, pc}
 800f1e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f1ec:	9100      	str	r1, [sp, #0]
 800f1ee:	9104      	str	r1, [sp, #16]
 800f1f0:	4669      	mov	r1, sp
 800f1f2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f1f6:	f04f 0300 	mov.w	r3, #0
 800f1fa:	9319      	str	r3, [sp, #100]	@ 0x64
 800f1fc:	bf14      	ite	ne
 800f1fe:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800f202:	4623      	moveq	r3, r4
 800f204:	9302      	str	r3, [sp, #8]
 800f206:	9305      	str	r3, [sp, #20]
 800f208:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f20c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f210:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800f212:	f001 fbf1 	bl	80109f8 <_svfiprintf_r>
 800f216:	1c43      	adds	r3, r0, #1
 800f218:	bfbc      	itt	lt
 800f21a:	238b      	movlt	r3, #139	@ 0x8b
 800f21c:	602b      	strlt	r3, [r5, #0]
 800f21e:	2c00      	cmp	r4, #0
 800f220:	d0e0      	beq.n	800f1e4 <_vsniprintf_r+0x16>
 800f222:	9b00      	ldr	r3, [sp, #0]
 800f224:	2200      	movs	r2, #0
 800f226:	701a      	strb	r2, [r3, #0]
 800f228:	e7dc      	b.n	800f1e4 <_vsniprintf_r+0x16>
	...

0800f22c <vsniprintf>:
 800f22c:	b507      	push	{r0, r1, r2, lr}
 800f22e:	9300      	str	r3, [sp, #0]
 800f230:	4613      	mov	r3, r2
 800f232:	460a      	mov	r2, r1
 800f234:	4601      	mov	r1, r0
 800f236:	4803      	ldr	r0, [pc, #12]	@ (800f244 <vsniprintf+0x18>)
 800f238:	6800      	ldr	r0, [r0, #0]
 800f23a:	f7ff ffc8 	bl	800f1ce <_vsniprintf_r>
 800f23e:	b003      	add	sp, #12
 800f240:	f85d fb04 	ldr.w	pc, [sp], #4
 800f244:	20000020 	.word	0x20000020

0800f248 <memset>:
 800f248:	4402      	add	r2, r0
 800f24a:	4603      	mov	r3, r0
 800f24c:	4293      	cmp	r3, r2
 800f24e:	d100      	bne.n	800f252 <memset+0xa>
 800f250:	4770      	bx	lr
 800f252:	f803 1b01 	strb.w	r1, [r3], #1
 800f256:	e7f9      	b.n	800f24c <memset+0x4>

0800f258 <_localeconv_r>:
 800f258:	4800      	ldr	r0, [pc, #0]	@ (800f25c <_localeconv_r+0x4>)
 800f25a:	4770      	bx	lr
 800f25c:	20000160 	.word	0x20000160

0800f260 <_close_r>:
 800f260:	b538      	push	{r3, r4, r5, lr}
 800f262:	2300      	movs	r3, #0
 800f264:	4d05      	ldr	r5, [pc, #20]	@ (800f27c <_close_r+0x1c>)
 800f266:	4604      	mov	r4, r0
 800f268:	4608      	mov	r0, r1
 800f26a:	602b      	str	r3, [r5, #0]
 800f26c:	f7f3 fff4 	bl	8003258 <_close>
 800f270:	1c43      	adds	r3, r0, #1
 800f272:	d102      	bne.n	800f27a <_close_r+0x1a>
 800f274:	682b      	ldr	r3, [r5, #0]
 800f276:	b103      	cbz	r3, 800f27a <_close_r+0x1a>
 800f278:	6023      	str	r3, [r4, #0]
 800f27a:	bd38      	pop	{r3, r4, r5, pc}
 800f27c:	20002c40 	.word	0x20002c40

0800f280 <_lseek_r>:
 800f280:	b538      	push	{r3, r4, r5, lr}
 800f282:	4604      	mov	r4, r0
 800f284:	4d06      	ldr	r5, [pc, #24]	@ (800f2a0 <_lseek_r+0x20>)
 800f286:	4608      	mov	r0, r1
 800f288:	4611      	mov	r1, r2
 800f28a:	2200      	movs	r2, #0
 800f28c:	602a      	str	r2, [r5, #0]
 800f28e:	461a      	mov	r2, r3
 800f290:	f7f4 f809 	bl	80032a6 <_lseek>
 800f294:	1c43      	adds	r3, r0, #1
 800f296:	d102      	bne.n	800f29e <_lseek_r+0x1e>
 800f298:	682b      	ldr	r3, [r5, #0]
 800f29a:	b103      	cbz	r3, 800f29e <_lseek_r+0x1e>
 800f29c:	6023      	str	r3, [r4, #0]
 800f29e:	bd38      	pop	{r3, r4, r5, pc}
 800f2a0:	20002c40 	.word	0x20002c40

0800f2a4 <_read_r>:
 800f2a4:	b538      	push	{r3, r4, r5, lr}
 800f2a6:	4604      	mov	r4, r0
 800f2a8:	4d06      	ldr	r5, [pc, #24]	@ (800f2c4 <_read_r+0x20>)
 800f2aa:	4608      	mov	r0, r1
 800f2ac:	4611      	mov	r1, r2
 800f2ae:	2200      	movs	r2, #0
 800f2b0:	602a      	str	r2, [r5, #0]
 800f2b2:	461a      	mov	r2, r3
 800f2b4:	f7f3 ff97 	bl	80031e6 <_read>
 800f2b8:	1c43      	adds	r3, r0, #1
 800f2ba:	d102      	bne.n	800f2c2 <_read_r+0x1e>
 800f2bc:	682b      	ldr	r3, [r5, #0]
 800f2be:	b103      	cbz	r3, 800f2c2 <_read_r+0x1e>
 800f2c0:	6023      	str	r3, [r4, #0]
 800f2c2:	bd38      	pop	{r3, r4, r5, pc}
 800f2c4:	20002c40 	.word	0x20002c40

0800f2c8 <_write_r>:
 800f2c8:	b538      	push	{r3, r4, r5, lr}
 800f2ca:	4604      	mov	r4, r0
 800f2cc:	4d06      	ldr	r5, [pc, #24]	@ (800f2e8 <_write_r+0x20>)
 800f2ce:	4608      	mov	r0, r1
 800f2d0:	4611      	mov	r1, r2
 800f2d2:	2200      	movs	r2, #0
 800f2d4:	602a      	str	r2, [r5, #0]
 800f2d6:	461a      	mov	r2, r3
 800f2d8:	f7f3 ffa2 	bl	8003220 <_write>
 800f2dc:	1c43      	adds	r3, r0, #1
 800f2de:	d102      	bne.n	800f2e6 <_write_r+0x1e>
 800f2e0:	682b      	ldr	r3, [r5, #0]
 800f2e2:	b103      	cbz	r3, 800f2e6 <_write_r+0x1e>
 800f2e4:	6023      	str	r3, [r4, #0]
 800f2e6:	bd38      	pop	{r3, r4, r5, pc}
 800f2e8:	20002c40 	.word	0x20002c40

0800f2ec <__errno>:
 800f2ec:	4b01      	ldr	r3, [pc, #4]	@ (800f2f4 <__errno+0x8>)
 800f2ee:	6818      	ldr	r0, [r3, #0]
 800f2f0:	4770      	bx	lr
 800f2f2:	bf00      	nop
 800f2f4:	20000020 	.word	0x20000020

0800f2f8 <__libc_init_array>:
 800f2f8:	b570      	push	{r4, r5, r6, lr}
 800f2fa:	4d0d      	ldr	r5, [pc, #52]	@ (800f330 <__libc_init_array+0x38>)
 800f2fc:	2600      	movs	r6, #0
 800f2fe:	4c0d      	ldr	r4, [pc, #52]	@ (800f334 <__libc_init_array+0x3c>)
 800f300:	1b64      	subs	r4, r4, r5
 800f302:	10a4      	asrs	r4, r4, #2
 800f304:	42a6      	cmp	r6, r4
 800f306:	d109      	bne.n	800f31c <__libc_init_array+0x24>
 800f308:	4d0b      	ldr	r5, [pc, #44]	@ (800f338 <__libc_init_array+0x40>)
 800f30a:	2600      	movs	r6, #0
 800f30c:	4c0b      	ldr	r4, [pc, #44]	@ (800f33c <__libc_init_array+0x44>)
 800f30e:	f002 f883 	bl	8011418 <_init>
 800f312:	1b64      	subs	r4, r4, r5
 800f314:	10a4      	asrs	r4, r4, #2
 800f316:	42a6      	cmp	r6, r4
 800f318:	d105      	bne.n	800f326 <__libc_init_array+0x2e>
 800f31a:	bd70      	pop	{r4, r5, r6, pc}
 800f31c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f320:	3601      	adds	r6, #1
 800f322:	4798      	blx	r3
 800f324:	e7ee      	b.n	800f304 <__libc_init_array+0xc>
 800f326:	f855 3b04 	ldr.w	r3, [r5], #4
 800f32a:	3601      	adds	r6, #1
 800f32c:	4798      	blx	r3
 800f32e:	e7f2      	b.n	800f316 <__libc_init_array+0x1e>
 800f330:	08011f64 	.word	0x08011f64
 800f334:	08011f64 	.word	0x08011f64
 800f338:	08011f64 	.word	0x08011f64
 800f33c:	08011f68 	.word	0x08011f68

0800f340 <__retarget_lock_init_recursive>:
 800f340:	4770      	bx	lr

0800f342 <__retarget_lock_acquire_recursive>:
 800f342:	4770      	bx	lr

0800f344 <__retarget_lock_release_recursive>:
 800f344:	4770      	bx	lr

0800f346 <memchr>:
 800f346:	b2c9      	uxtb	r1, r1
 800f348:	4603      	mov	r3, r0
 800f34a:	4402      	add	r2, r0
 800f34c:	b510      	push	{r4, lr}
 800f34e:	4293      	cmp	r3, r2
 800f350:	4618      	mov	r0, r3
 800f352:	d101      	bne.n	800f358 <memchr+0x12>
 800f354:	2000      	movs	r0, #0
 800f356:	e003      	b.n	800f360 <memchr+0x1a>
 800f358:	7804      	ldrb	r4, [r0, #0]
 800f35a:	3301      	adds	r3, #1
 800f35c:	428c      	cmp	r4, r1
 800f35e:	d1f6      	bne.n	800f34e <memchr+0x8>
 800f360:	bd10      	pop	{r4, pc}

0800f362 <memcpy>:
 800f362:	440a      	add	r2, r1
 800f364:	1e43      	subs	r3, r0, #1
 800f366:	4291      	cmp	r1, r2
 800f368:	d100      	bne.n	800f36c <memcpy+0xa>
 800f36a:	4770      	bx	lr
 800f36c:	b510      	push	{r4, lr}
 800f36e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f372:	4291      	cmp	r1, r2
 800f374:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f378:	d1f9      	bne.n	800f36e <memcpy+0xc>
 800f37a:	bd10      	pop	{r4, pc}

0800f37c <quorem>:
 800f37c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f380:	6903      	ldr	r3, [r0, #16]
 800f382:	4607      	mov	r7, r0
 800f384:	690c      	ldr	r4, [r1, #16]
 800f386:	42a3      	cmp	r3, r4
 800f388:	f2c0 8083 	blt.w	800f492 <quorem+0x116>
 800f38c:	3c01      	subs	r4, #1
 800f38e:	f100 0514 	add.w	r5, r0, #20
 800f392:	f101 0814 	add.w	r8, r1, #20
 800f396:	00a3      	lsls	r3, r4, #2
 800f398:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f39c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f3a0:	9300      	str	r3, [sp, #0]
 800f3a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f3a6:	9301      	str	r3, [sp, #4]
 800f3a8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f3ac:	3301      	adds	r3, #1
 800f3ae:	429a      	cmp	r2, r3
 800f3b0:	fbb2 f6f3 	udiv	r6, r2, r3
 800f3b4:	d331      	bcc.n	800f41a <quorem+0x9e>
 800f3b6:	f04f 0a00 	mov.w	sl, #0
 800f3ba:	46c4      	mov	ip, r8
 800f3bc:	46ae      	mov	lr, r5
 800f3be:	46d3      	mov	fp, sl
 800f3c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f3c4:	b298      	uxth	r0, r3
 800f3c6:	45e1      	cmp	r9, ip
 800f3c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800f3cc:	fb06 a000 	mla	r0, r6, r0, sl
 800f3d0:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800f3d4:	b280      	uxth	r0, r0
 800f3d6:	fb06 2303 	mla	r3, r6, r3, r2
 800f3da:	f8de 2000 	ldr.w	r2, [lr]
 800f3de:	b292      	uxth	r2, r2
 800f3e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f3e4:	eba2 0200 	sub.w	r2, r2, r0
 800f3e8:	b29b      	uxth	r3, r3
 800f3ea:	f8de 0000 	ldr.w	r0, [lr]
 800f3ee:	445a      	add	r2, fp
 800f3f0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800f3f4:	b292      	uxth	r2, r2
 800f3f6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800f3fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800f3fe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800f402:	f84e 2b04 	str.w	r2, [lr], #4
 800f406:	d2db      	bcs.n	800f3c0 <quorem+0x44>
 800f408:	9b00      	ldr	r3, [sp, #0]
 800f40a:	58eb      	ldr	r3, [r5, r3]
 800f40c:	b92b      	cbnz	r3, 800f41a <quorem+0x9e>
 800f40e:	9b01      	ldr	r3, [sp, #4]
 800f410:	3b04      	subs	r3, #4
 800f412:	429d      	cmp	r5, r3
 800f414:	461a      	mov	r2, r3
 800f416:	d330      	bcc.n	800f47a <quorem+0xfe>
 800f418:	613c      	str	r4, [r7, #16]
 800f41a:	4638      	mov	r0, r7
 800f41c:	f001 f984 	bl	8010728 <__mcmp>
 800f420:	2800      	cmp	r0, #0
 800f422:	db26      	blt.n	800f472 <quorem+0xf6>
 800f424:	4629      	mov	r1, r5
 800f426:	2000      	movs	r0, #0
 800f428:	f858 2b04 	ldr.w	r2, [r8], #4
 800f42c:	f8d1 c000 	ldr.w	ip, [r1]
 800f430:	fa1f fe82 	uxth.w	lr, r2
 800f434:	45c1      	cmp	r9, r8
 800f436:	fa1f f38c 	uxth.w	r3, ip
 800f43a:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800f43e:	eba3 030e 	sub.w	r3, r3, lr
 800f442:	4403      	add	r3, r0
 800f444:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800f448:	b29b      	uxth	r3, r3
 800f44a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800f44e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f452:	ea4f 4022 	mov.w	r0, r2, asr #16
 800f456:	f841 3b04 	str.w	r3, [r1], #4
 800f45a:	d2e5      	bcs.n	800f428 <quorem+0xac>
 800f45c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f460:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f464:	b922      	cbnz	r2, 800f470 <quorem+0xf4>
 800f466:	3b04      	subs	r3, #4
 800f468:	429d      	cmp	r5, r3
 800f46a:	461a      	mov	r2, r3
 800f46c:	d30b      	bcc.n	800f486 <quorem+0x10a>
 800f46e:	613c      	str	r4, [r7, #16]
 800f470:	3601      	adds	r6, #1
 800f472:	4630      	mov	r0, r6
 800f474:	b003      	add	sp, #12
 800f476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f47a:	6812      	ldr	r2, [r2, #0]
 800f47c:	3b04      	subs	r3, #4
 800f47e:	2a00      	cmp	r2, #0
 800f480:	d1ca      	bne.n	800f418 <quorem+0x9c>
 800f482:	3c01      	subs	r4, #1
 800f484:	e7c5      	b.n	800f412 <quorem+0x96>
 800f486:	6812      	ldr	r2, [r2, #0]
 800f488:	3b04      	subs	r3, #4
 800f48a:	2a00      	cmp	r2, #0
 800f48c:	d1ef      	bne.n	800f46e <quorem+0xf2>
 800f48e:	3c01      	subs	r4, #1
 800f490:	e7ea      	b.n	800f468 <quorem+0xec>
 800f492:	2000      	movs	r0, #0
 800f494:	e7ee      	b.n	800f474 <quorem+0xf8>
	...

0800f498 <_dtoa_r>:
 800f498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f49c:	69c7      	ldr	r7, [r0, #28]
 800f49e:	b097      	sub	sp, #92	@ 0x5c
 800f4a0:	4681      	mov	r9, r0
 800f4a2:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f4a4:	9107      	str	r1, [sp, #28]
 800f4a6:	920c      	str	r2, [sp, #48]	@ 0x30
 800f4a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800f4aa:	ec55 4b10 	vmov	r4, r5, d0
 800f4ae:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f4b2:	b97f      	cbnz	r7, 800f4d4 <_dtoa_r+0x3c>
 800f4b4:	2010      	movs	r0, #16
 800f4b6:	f000 fe0b 	bl	80100d0 <malloc>
 800f4ba:	4602      	mov	r2, r0
 800f4bc:	f8c9 001c 	str.w	r0, [r9, #28]
 800f4c0:	b920      	cbnz	r0, 800f4cc <_dtoa_r+0x34>
 800f4c2:	4ba9      	ldr	r3, [pc, #676]	@ (800f768 <_dtoa_r+0x2d0>)
 800f4c4:	21ef      	movs	r1, #239	@ 0xef
 800f4c6:	48a9      	ldr	r0, [pc, #676]	@ (800f76c <_dtoa_r+0x2d4>)
 800f4c8:	f001 fc68 	bl	8010d9c <__assert_func>
 800f4cc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f4d0:	6007      	str	r7, [r0, #0]
 800f4d2:	60c7      	str	r7, [r0, #12]
 800f4d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f4d8:	6819      	ldr	r1, [r3, #0]
 800f4da:	b159      	cbz	r1, 800f4f4 <_dtoa_r+0x5c>
 800f4dc:	685a      	ldr	r2, [r3, #4]
 800f4de:	2301      	movs	r3, #1
 800f4e0:	4648      	mov	r0, r9
 800f4e2:	4093      	lsls	r3, r2
 800f4e4:	604a      	str	r2, [r1, #4]
 800f4e6:	608b      	str	r3, [r1, #8]
 800f4e8:	f000 fee8 	bl	80102bc <_Bfree>
 800f4ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f4f0:	2200      	movs	r2, #0
 800f4f2:	601a      	str	r2, [r3, #0]
 800f4f4:	1e2b      	subs	r3, r5, #0
 800f4f6:	bfb7      	itett	lt
 800f4f8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f4fc:	2300      	movge	r3, #0
 800f4fe:	2201      	movlt	r2, #1
 800f500:	9305      	strlt	r3, [sp, #20]
 800f502:	bfa8      	it	ge
 800f504:	6033      	strge	r3, [r6, #0]
 800f506:	9f05      	ldr	r7, [sp, #20]
 800f508:	4b99      	ldr	r3, [pc, #612]	@ (800f770 <_dtoa_r+0x2d8>)
 800f50a:	bfb8      	it	lt
 800f50c:	6032      	strlt	r2, [r6, #0]
 800f50e:	43bb      	bics	r3, r7
 800f510:	d112      	bne.n	800f538 <_dtoa_r+0xa0>
 800f512:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f516:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f518:	6013      	str	r3, [r2, #0]
 800f51a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f51e:	4323      	orrs	r3, r4
 800f520:	f000 855a 	beq.w	800ffd8 <_dtoa_r+0xb40>
 800f524:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f526:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f784 <_dtoa_r+0x2ec>
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	f000 855c 	beq.w	800ffe8 <_dtoa_r+0xb50>
 800f530:	f10a 0303 	add.w	r3, sl, #3
 800f534:	f000 bd56 	b.w	800ffe4 <_dtoa_r+0xb4c>
 800f538:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f53c:	2200      	movs	r2, #0
 800f53e:	2300      	movs	r3, #0
 800f540:	ec51 0b17 	vmov	r0, r1, d7
 800f544:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f548:	f7f1 fbe2 	bl	8000d10 <__aeabi_dcmpeq>
 800f54c:	4680      	mov	r8, r0
 800f54e:	b158      	cbz	r0, 800f568 <_dtoa_r+0xd0>
 800f550:	2301      	movs	r3, #1
 800f552:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f554:	6013      	str	r3, [r2, #0]
 800f556:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f558:	b113      	cbz	r3, 800f560 <_dtoa_r+0xc8>
 800f55a:	4b86      	ldr	r3, [pc, #536]	@ (800f774 <_dtoa_r+0x2dc>)
 800f55c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f55e:	6013      	str	r3, [r2, #0]
 800f560:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800f788 <_dtoa_r+0x2f0>
 800f564:	f000 bd40 	b.w	800ffe8 <_dtoa_r+0xb50>
 800f568:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f56c:	aa14      	add	r2, sp, #80	@ 0x50
 800f56e:	a915      	add	r1, sp, #84	@ 0x54
 800f570:	4648      	mov	r0, r9
 800f572:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f576:	f001 f98b 	bl	8010890 <__d2b>
 800f57a:	9002      	str	r0, [sp, #8]
 800f57c:	2e00      	cmp	r6, #0
 800f57e:	d076      	beq.n	800f66e <_dtoa_r+0x1d6>
 800f580:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f582:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f586:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f58a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f58e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f592:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f596:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f59a:	4619      	mov	r1, r3
 800f59c:	2200      	movs	r2, #0
 800f59e:	4b76      	ldr	r3, [pc, #472]	@ (800f778 <_dtoa_r+0x2e0>)
 800f5a0:	f7f0 ff96 	bl	80004d0 <__aeabi_dsub>
 800f5a4:	a36a      	add	r3, pc, #424	@ (adr r3, 800f750 <_dtoa_r+0x2b8>)
 800f5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5aa:	f7f1 f949 	bl	8000840 <__aeabi_dmul>
 800f5ae:	a36a      	add	r3, pc, #424	@ (adr r3, 800f758 <_dtoa_r+0x2c0>)
 800f5b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5b4:	f7f0 ff8e 	bl	80004d4 <__adddf3>
 800f5b8:	4604      	mov	r4, r0
 800f5ba:	460d      	mov	r5, r1
 800f5bc:	4630      	mov	r0, r6
 800f5be:	f7f1 f8d5 	bl	800076c <__aeabi_i2d>
 800f5c2:	a367      	add	r3, pc, #412	@ (adr r3, 800f760 <_dtoa_r+0x2c8>)
 800f5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5c8:	f7f1 f93a 	bl	8000840 <__aeabi_dmul>
 800f5cc:	4602      	mov	r2, r0
 800f5ce:	460b      	mov	r3, r1
 800f5d0:	4620      	mov	r0, r4
 800f5d2:	4629      	mov	r1, r5
 800f5d4:	f7f0 ff7e 	bl	80004d4 <__adddf3>
 800f5d8:	4604      	mov	r4, r0
 800f5da:	460d      	mov	r5, r1
 800f5dc:	f7f1 fbe0 	bl	8000da0 <__aeabi_d2iz>
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	4607      	mov	r7, r0
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	4620      	mov	r0, r4
 800f5e8:	4629      	mov	r1, r5
 800f5ea:	f7f1 fb9b 	bl	8000d24 <__aeabi_dcmplt>
 800f5ee:	b140      	cbz	r0, 800f602 <_dtoa_r+0x16a>
 800f5f0:	4638      	mov	r0, r7
 800f5f2:	f7f1 f8bb 	bl	800076c <__aeabi_i2d>
 800f5f6:	4622      	mov	r2, r4
 800f5f8:	462b      	mov	r3, r5
 800f5fa:	f7f1 fb89 	bl	8000d10 <__aeabi_dcmpeq>
 800f5fe:	b900      	cbnz	r0, 800f602 <_dtoa_r+0x16a>
 800f600:	3f01      	subs	r7, #1
 800f602:	2f16      	cmp	r7, #22
 800f604:	d852      	bhi.n	800f6ac <_dtoa_r+0x214>
 800f606:	4b5d      	ldr	r3, [pc, #372]	@ (800f77c <_dtoa_r+0x2e4>)
 800f608:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f60c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f610:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f614:	f7f1 fb86 	bl	8000d24 <__aeabi_dcmplt>
 800f618:	2800      	cmp	r0, #0
 800f61a:	d049      	beq.n	800f6b0 <_dtoa_r+0x218>
 800f61c:	3f01      	subs	r7, #1
 800f61e:	2300      	movs	r3, #0
 800f620:	9310      	str	r3, [sp, #64]	@ 0x40
 800f622:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f624:	1b9b      	subs	r3, r3, r6
 800f626:	1e5a      	subs	r2, r3, #1
 800f628:	bf4c      	ite	mi
 800f62a:	f1c3 0301 	rsbmi	r3, r3, #1
 800f62e:	2300      	movpl	r3, #0
 800f630:	9206      	str	r2, [sp, #24]
 800f632:	bf45      	ittet	mi
 800f634:	9300      	strmi	r3, [sp, #0]
 800f636:	2300      	movmi	r3, #0
 800f638:	9300      	strpl	r3, [sp, #0]
 800f63a:	9306      	strmi	r3, [sp, #24]
 800f63c:	2f00      	cmp	r7, #0
 800f63e:	db39      	blt.n	800f6b4 <_dtoa_r+0x21c>
 800f640:	9b06      	ldr	r3, [sp, #24]
 800f642:	970d      	str	r7, [sp, #52]	@ 0x34
 800f644:	443b      	add	r3, r7
 800f646:	9306      	str	r3, [sp, #24]
 800f648:	2300      	movs	r3, #0
 800f64a:	9308      	str	r3, [sp, #32]
 800f64c:	9b07      	ldr	r3, [sp, #28]
 800f64e:	2b09      	cmp	r3, #9
 800f650:	d863      	bhi.n	800f71a <_dtoa_r+0x282>
 800f652:	2b05      	cmp	r3, #5
 800f654:	bfc5      	ittet	gt
 800f656:	3b04      	subgt	r3, #4
 800f658:	2400      	movgt	r4, #0
 800f65a:	2401      	movle	r4, #1
 800f65c:	9307      	strgt	r3, [sp, #28]
 800f65e:	9b07      	ldr	r3, [sp, #28]
 800f660:	3b02      	subs	r3, #2
 800f662:	2b03      	cmp	r3, #3
 800f664:	d865      	bhi.n	800f732 <_dtoa_r+0x29a>
 800f666:	e8df f003 	tbb	[pc, r3]
 800f66a:	5654      	.short	0x5654
 800f66c:	2d39      	.short	0x2d39
 800f66e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f672:	441e      	add	r6, r3
 800f674:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f678:	2b20      	cmp	r3, #32
 800f67a:	bfc9      	itett	gt
 800f67c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f680:	f1c3 0320 	rsble	r3, r3, #32
 800f684:	409f      	lslgt	r7, r3
 800f686:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f68a:	bfd8      	it	le
 800f68c:	fa04 f003 	lslle.w	r0, r4, r3
 800f690:	f106 36ff 	add.w	r6, r6, #4294967295	@ 0xffffffff
 800f694:	bfc4      	itt	gt
 800f696:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f69a:	ea47 0003 	orrgt.w	r0, r7, r3
 800f69e:	f7f1 f855 	bl	800074c <__aeabi_ui2d>
 800f6a2:	2201      	movs	r2, #1
 800f6a4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f6a8:	9212      	str	r2, [sp, #72]	@ 0x48
 800f6aa:	e776      	b.n	800f59a <_dtoa_r+0x102>
 800f6ac:	2301      	movs	r3, #1
 800f6ae:	e7b7      	b.n	800f620 <_dtoa_r+0x188>
 800f6b0:	9010      	str	r0, [sp, #64]	@ 0x40
 800f6b2:	e7b6      	b.n	800f622 <_dtoa_r+0x18a>
 800f6b4:	9b00      	ldr	r3, [sp, #0]
 800f6b6:	1bdb      	subs	r3, r3, r7
 800f6b8:	9300      	str	r3, [sp, #0]
 800f6ba:	427b      	negs	r3, r7
 800f6bc:	9308      	str	r3, [sp, #32]
 800f6be:	2300      	movs	r3, #0
 800f6c0:	930d      	str	r3, [sp, #52]	@ 0x34
 800f6c2:	e7c3      	b.n	800f64c <_dtoa_r+0x1b4>
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f6ca:	eb07 0b03 	add.w	fp, r7, r3
 800f6ce:	f10b 0301 	add.w	r3, fp, #1
 800f6d2:	2b01      	cmp	r3, #1
 800f6d4:	9303      	str	r3, [sp, #12]
 800f6d6:	bfb8      	it	lt
 800f6d8:	2301      	movlt	r3, #1
 800f6da:	e006      	b.n	800f6ea <_dtoa_r+0x252>
 800f6dc:	2301      	movs	r3, #1
 800f6de:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	dd28      	ble.n	800f738 <_dtoa_r+0x2a0>
 800f6e6:	469b      	mov	fp, r3
 800f6e8:	9303      	str	r3, [sp, #12]
 800f6ea:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f6ee:	2100      	movs	r1, #0
 800f6f0:	2204      	movs	r2, #4
 800f6f2:	f102 0514 	add.w	r5, r2, #20
 800f6f6:	429d      	cmp	r5, r3
 800f6f8:	d926      	bls.n	800f748 <_dtoa_r+0x2b0>
 800f6fa:	6041      	str	r1, [r0, #4]
 800f6fc:	4648      	mov	r0, r9
 800f6fe:	f000 fd9d 	bl	801023c <_Balloc>
 800f702:	4682      	mov	sl, r0
 800f704:	2800      	cmp	r0, #0
 800f706:	d141      	bne.n	800f78c <_dtoa_r+0x2f4>
 800f708:	4b1d      	ldr	r3, [pc, #116]	@ (800f780 <_dtoa_r+0x2e8>)
 800f70a:	4602      	mov	r2, r0
 800f70c:	f240 11af 	movw	r1, #431	@ 0x1af
 800f710:	e6d9      	b.n	800f4c6 <_dtoa_r+0x2e>
 800f712:	2300      	movs	r3, #0
 800f714:	e7e3      	b.n	800f6de <_dtoa_r+0x246>
 800f716:	2300      	movs	r3, #0
 800f718:	e7d5      	b.n	800f6c6 <_dtoa_r+0x22e>
 800f71a:	2401      	movs	r4, #1
 800f71c:	2300      	movs	r3, #0
 800f71e:	9409      	str	r4, [sp, #36]	@ 0x24
 800f720:	9307      	str	r3, [sp, #28]
 800f722:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800f726:	2200      	movs	r2, #0
 800f728:	2312      	movs	r3, #18
 800f72a:	f8cd b00c 	str.w	fp, [sp, #12]
 800f72e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f730:	e7db      	b.n	800f6ea <_dtoa_r+0x252>
 800f732:	2301      	movs	r3, #1
 800f734:	9309      	str	r3, [sp, #36]	@ 0x24
 800f736:	e7f4      	b.n	800f722 <_dtoa_r+0x28a>
 800f738:	f04f 0b01 	mov.w	fp, #1
 800f73c:	465b      	mov	r3, fp
 800f73e:	f8cd b00c 	str.w	fp, [sp, #12]
 800f742:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f746:	e7d0      	b.n	800f6ea <_dtoa_r+0x252>
 800f748:	3101      	adds	r1, #1
 800f74a:	0052      	lsls	r2, r2, #1
 800f74c:	e7d1      	b.n	800f6f2 <_dtoa_r+0x25a>
 800f74e:	bf00      	nop
 800f750:	636f4361 	.word	0x636f4361
 800f754:	3fd287a7 	.word	0x3fd287a7
 800f758:	8b60c8b3 	.word	0x8b60c8b3
 800f75c:	3fc68a28 	.word	0x3fc68a28
 800f760:	509f79fb 	.word	0x509f79fb
 800f764:	3fd34413 	.word	0x3fd34413
 800f768:	08011c29 	.word	0x08011c29
 800f76c:	08011c40 	.word	0x08011c40
 800f770:	7ff00000 	.word	0x7ff00000
 800f774:	08011bf9 	.word	0x08011bf9
 800f778:	3ff80000 	.word	0x3ff80000
 800f77c:	08011d90 	.word	0x08011d90
 800f780:	08011c98 	.word	0x08011c98
 800f784:	08011c25 	.word	0x08011c25
 800f788:	08011bf8 	.word	0x08011bf8
 800f78c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f790:	6018      	str	r0, [r3, #0]
 800f792:	9b03      	ldr	r3, [sp, #12]
 800f794:	2b0e      	cmp	r3, #14
 800f796:	f200 80a1 	bhi.w	800f8dc <_dtoa_r+0x444>
 800f79a:	2c00      	cmp	r4, #0
 800f79c:	f000 809e 	beq.w	800f8dc <_dtoa_r+0x444>
 800f7a0:	2f00      	cmp	r7, #0
 800f7a2:	dd33      	ble.n	800f80c <_dtoa_r+0x374>
 800f7a4:	f007 020f 	and.w	r2, r7, #15
 800f7a8:	4b9b      	ldr	r3, [pc, #620]	@ (800fa18 <_dtoa_r+0x580>)
 800f7aa:	05f8      	lsls	r0, r7, #23
 800f7ac:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f7b0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f7b4:	ed93 7b00 	vldr	d7, [r3]
 800f7b8:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f7bc:	d516      	bpl.n	800f7ec <_dtoa_r+0x354>
 800f7be:	4b97      	ldr	r3, [pc, #604]	@ (800fa1c <_dtoa_r+0x584>)
 800f7c0:	f004 040f 	and.w	r4, r4, #15
 800f7c4:	2603      	movs	r6, #3
 800f7c6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f7ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f7ce:	f7f1 f961 	bl	8000a94 <__aeabi_ddiv>
 800f7d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f7d6:	4d91      	ldr	r5, [pc, #580]	@ (800fa1c <_dtoa_r+0x584>)
 800f7d8:	b954      	cbnz	r4, 800f7f0 <_dtoa_r+0x358>
 800f7da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f7de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f7e2:	f7f1 f957 	bl	8000a94 <__aeabi_ddiv>
 800f7e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f7ea:	e028      	b.n	800f83e <_dtoa_r+0x3a6>
 800f7ec:	2602      	movs	r6, #2
 800f7ee:	e7f2      	b.n	800f7d6 <_dtoa_r+0x33e>
 800f7f0:	07e1      	lsls	r1, r4, #31
 800f7f2:	d508      	bpl.n	800f806 <_dtoa_r+0x36e>
 800f7f4:	3601      	adds	r6, #1
 800f7f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f7fa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f7fe:	f7f1 f81f 	bl	8000840 <__aeabi_dmul>
 800f802:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f806:	1064      	asrs	r4, r4, #1
 800f808:	3508      	adds	r5, #8
 800f80a:	e7e5      	b.n	800f7d8 <_dtoa_r+0x340>
 800f80c:	f000 80af 	beq.w	800f96e <_dtoa_r+0x4d6>
 800f810:	427c      	negs	r4, r7
 800f812:	4b81      	ldr	r3, [pc, #516]	@ (800fa18 <_dtoa_r+0x580>)
 800f814:	4d81      	ldr	r5, [pc, #516]	@ (800fa1c <_dtoa_r+0x584>)
 800f816:	2602      	movs	r6, #2
 800f818:	f004 020f 	and.w	r2, r4, #15
 800f81c:	1124      	asrs	r4, r4, #4
 800f81e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f822:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f82a:	f7f1 f809 	bl	8000840 <__aeabi_dmul>
 800f82e:	2300      	movs	r3, #0
 800f830:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f834:	2c00      	cmp	r4, #0
 800f836:	f040 808f 	bne.w	800f958 <_dtoa_r+0x4c0>
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d1d3      	bne.n	800f7e6 <_dtoa_r+0x34e>
 800f83e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f840:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f844:	2b00      	cmp	r3, #0
 800f846:	f000 8094 	beq.w	800f972 <_dtoa_r+0x4da>
 800f84a:	2200      	movs	r2, #0
 800f84c:	4b74      	ldr	r3, [pc, #464]	@ (800fa20 <_dtoa_r+0x588>)
 800f84e:	4620      	mov	r0, r4
 800f850:	4629      	mov	r1, r5
 800f852:	f7f1 fa67 	bl	8000d24 <__aeabi_dcmplt>
 800f856:	2800      	cmp	r0, #0
 800f858:	f000 808b 	beq.w	800f972 <_dtoa_r+0x4da>
 800f85c:	9b03      	ldr	r3, [sp, #12]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	f000 8087 	beq.w	800f972 <_dtoa_r+0x4da>
 800f864:	f1bb 0f00 	cmp.w	fp, #0
 800f868:	dd34      	ble.n	800f8d4 <_dtoa_r+0x43c>
 800f86a:	4620      	mov	r0, r4
 800f86c:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800f870:	3601      	adds	r6, #1
 800f872:	465c      	mov	r4, fp
 800f874:	2200      	movs	r2, #0
 800f876:	4b6b      	ldr	r3, [pc, #428]	@ (800fa24 <_dtoa_r+0x58c>)
 800f878:	4629      	mov	r1, r5
 800f87a:	f7f0 ffe1 	bl	8000840 <__aeabi_dmul>
 800f87e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f882:	4630      	mov	r0, r6
 800f884:	f7f0 ff72 	bl	800076c <__aeabi_i2d>
 800f888:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f88c:	f7f0 ffd8 	bl	8000840 <__aeabi_dmul>
 800f890:	2200      	movs	r2, #0
 800f892:	4b65      	ldr	r3, [pc, #404]	@ (800fa28 <_dtoa_r+0x590>)
 800f894:	f7f0 fe1e 	bl	80004d4 <__adddf3>
 800f898:	4605      	mov	r5, r0
 800f89a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f89e:	2c00      	cmp	r4, #0
 800f8a0:	d16a      	bne.n	800f978 <_dtoa_r+0x4e0>
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	4b61      	ldr	r3, [pc, #388]	@ (800fa2c <_dtoa_r+0x594>)
 800f8a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f8aa:	f7f0 fe11 	bl	80004d0 <__aeabi_dsub>
 800f8ae:	4602      	mov	r2, r0
 800f8b0:	460b      	mov	r3, r1
 800f8b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f8b6:	462a      	mov	r2, r5
 800f8b8:	4633      	mov	r3, r6
 800f8ba:	f7f1 fa51 	bl	8000d60 <__aeabi_dcmpgt>
 800f8be:	2800      	cmp	r0, #0
 800f8c0:	f040 8298 	bne.w	800fdf4 <_dtoa_r+0x95c>
 800f8c4:	462a      	mov	r2, r5
 800f8c6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f8ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f8ce:	f7f1 fa29 	bl	8000d24 <__aeabi_dcmplt>
 800f8d2:	bb38      	cbnz	r0, 800f924 <_dtoa_r+0x48c>
 800f8d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f8d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f8dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	f2c0 8157 	blt.w	800fb92 <_dtoa_r+0x6fa>
 800f8e4:	2f0e      	cmp	r7, #14
 800f8e6:	f300 8154 	bgt.w	800fb92 <_dtoa_r+0x6fa>
 800f8ea:	4b4b      	ldr	r3, [pc, #300]	@ (800fa18 <_dtoa_r+0x580>)
 800f8ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f8f0:	ed93 7b00 	vldr	d7, [r3]
 800f8f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	ed8d 7b00 	vstr	d7, [sp]
 800f8fc:	f280 80e5 	bge.w	800faca <_dtoa_r+0x632>
 800f900:	9b03      	ldr	r3, [sp, #12]
 800f902:	2b00      	cmp	r3, #0
 800f904:	f300 80e1 	bgt.w	800faca <_dtoa_r+0x632>
 800f908:	d10c      	bne.n	800f924 <_dtoa_r+0x48c>
 800f90a:	2200      	movs	r2, #0
 800f90c:	4b47      	ldr	r3, [pc, #284]	@ (800fa2c <_dtoa_r+0x594>)
 800f90e:	ec51 0b17 	vmov	r0, r1, d7
 800f912:	f7f0 ff95 	bl	8000840 <__aeabi_dmul>
 800f916:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f91a:	f7f1 fa17 	bl	8000d4c <__aeabi_dcmpge>
 800f91e:	2800      	cmp	r0, #0
 800f920:	f000 8266 	beq.w	800fdf0 <_dtoa_r+0x958>
 800f924:	2400      	movs	r4, #0
 800f926:	4625      	mov	r5, r4
 800f928:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f92a:	4656      	mov	r6, sl
 800f92c:	ea6f 0803 	mvn.w	r8, r3
 800f930:	2700      	movs	r7, #0
 800f932:	4621      	mov	r1, r4
 800f934:	4648      	mov	r0, r9
 800f936:	f000 fcc1 	bl	80102bc <_Bfree>
 800f93a:	2d00      	cmp	r5, #0
 800f93c:	f000 80bd 	beq.w	800faba <_dtoa_r+0x622>
 800f940:	b12f      	cbz	r7, 800f94e <_dtoa_r+0x4b6>
 800f942:	42af      	cmp	r7, r5
 800f944:	d003      	beq.n	800f94e <_dtoa_r+0x4b6>
 800f946:	4639      	mov	r1, r7
 800f948:	4648      	mov	r0, r9
 800f94a:	f000 fcb7 	bl	80102bc <_Bfree>
 800f94e:	4629      	mov	r1, r5
 800f950:	4648      	mov	r0, r9
 800f952:	f000 fcb3 	bl	80102bc <_Bfree>
 800f956:	e0b0      	b.n	800faba <_dtoa_r+0x622>
 800f958:	07e2      	lsls	r2, r4, #31
 800f95a:	d505      	bpl.n	800f968 <_dtoa_r+0x4d0>
 800f95c:	3601      	adds	r6, #1
 800f95e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f962:	f7f0 ff6d 	bl	8000840 <__aeabi_dmul>
 800f966:	2301      	movs	r3, #1
 800f968:	1064      	asrs	r4, r4, #1
 800f96a:	3508      	adds	r5, #8
 800f96c:	e762      	b.n	800f834 <_dtoa_r+0x39c>
 800f96e:	2602      	movs	r6, #2
 800f970:	e765      	b.n	800f83e <_dtoa_r+0x3a6>
 800f972:	46b8      	mov	r8, r7
 800f974:	9c03      	ldr	r4, [sp, #12]
 800f976:	e784      	b.n	800f882 <_dtoa_r+0x3ea>
 800f978:	4b27      	ldr	r3, [pc, #156]	@ (800fa18 <_dtoa_r+0x580>)
 800f97a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f97c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f980:	4454      	add	r4, sl
 800f982:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f986:	2900      	cmp	r1, #0
 800f988:	d054      	beq.n	800fa34 <_dtoa_r+0x59c>
 800f98a:	2000      	movs	r0, #0
 800f98c:	4928      	ldr	r1, [pc, #160]	@ (800fa30 <_dtoa_r+0x598>)
 800f98e:	f7f1 f881 	bl	8000a94 <__aeabi_ddiv>
 800f992:	4633      	mov	r3, r6
 800f994:	4656      	mov	r6, sl
 800f996:	462a      	mov	r2, r5
 800f998:	f7f0 fd9a 	bl	80004d0 <__aeabi_dsub>
 800f99c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f9a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f9a4:	f7f1 f9fc 	bl	8000da0 <__aeabi_d2iz>
 800f9a8:	4605      	mov	r5, r0
 800f9aa:	f7f0 fedf 	bl	800076c <__aeabi_i2d>
 800f9ae:	4602      	mov	r2, r0
 800f9b0:	460b      	mov	r3, r1
 800f9b2:	3530      	adds	r5, #48	@ 0x30
 800f9b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f9b8:	f7f0 fd8a 	bl	80004d0 <__aeabi_dsub>
 800f9bc:	4602      	mov	r2, r0
 800f9be:	460b      	mov	r3, r1
 800f9c0:	f806 5b01 	strb.w	r5, [r6], #1
 800f9c4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f9c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f9cc:	f7f1 f9aa 	bl	8000d24 <__aeabi_dcmplt>
 800f9d0:	2800      	cmp	r0, #0
 800f9d2:	d172      	bne.n	800faba <_dtoa_r+0x622>
 800f9d4:	2000      	movs	r0, #0
 800f9d6:	4912      	ldr	r1, [pc, #72]	@ (800fa20 <_dtoa_r+0x588>)
 800f9d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f9dc:	f7f0 fd78 	bl	80004d0 <__aeabi_dsub>
 800f9e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f9e4:	f7f1 f99e 	bl	8000d24 <__aeabi_dcmplt>
 800f9e8:	2800      	cmp	r0, #0
 800f9ea:	f040 80b4 	bne.w	800fb56 <_dtoa_r+0x6be>
 800f9ee:	42a6      	cmp	r6, r4
 800f9f0:	f43f af70 	beq.w	800f8d4 <_dtoa_r+0x43c>
 800f9f4:	2200      	movs	r2, #0
 800f9f6:	4b0b      	ldr	r3, [pc, #44]	@ (800fa24 <_dtoa_r+0x58c>)
 800f9f8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f9fc:	f7f0 ff20 	bl	8000840 <__aeabi_dmul>
 800fa00:	2200      	movs	r2, #0
 800fa02:	4b08      	ldr	r3, [pc, #32]	@ (800fa24 <_dtoa_r+0x58c>)
 800fa04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fa08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa0c:	f7f0 ff18 	bl	8000840 <__aeabi_dmul>
 800fa10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa14:	e7c4      	b.n	800f9a0 <_dtoa_r+0x508>
 800fa16:	bf00      	nop
 800fa18:	08011d90 	.word	0x08011d90
 800fa1c:	08011d68 	.word	0x08011d68
 800fa20:	3ff00000 	.word	0x3ff00000
 800fa24:	40240000 	.word	0x40240000
 800fa28:	401c0000 	.word	0x401c0000
 800fa2c:	40140000 	.word	0x40140000
 800fa30:	3fe00000 	.word	0x3fe00000
 800fa34:	4631      	mov	r1, r6
 800fa36:	4656      	mov	r6, sl
 800fa38:	4628      	mov	r0, r5
 800fa3a:	f7f0 ff01 	bl	8000840 <__aeabi_dmul>
 800fa3e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800fa40:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800fa44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa48:	f7f1 f9aa 	bl	8000da0 <__aeabi_d2iz>
 800fa4c:	4605      	mov	r5, r0
 800fa4e:	f7f0 fe8d 	bl	800076c <__aeabi_i2d>
 800fa52:	4602      	mov	r2, r0
 800fa54:	3530      	adds	r5, #48	@ 0x30
 800fa56:	460b      	mov	r3, r1
 800fa58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa5c:	f7f0 fd38 	bl	80004d0 <__aeabi_dsub>
 800fa60:	f806 5b01 	strb.w	r5, [r6], #1
 800fa64:	4602      	mov	r2, r0
 800fa66:	460b      	mov	r3, r1
 800fa68:	42a6      	cmp	r6, r4
 800fa6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800fa6e:	f04f 0200 	mov.w	r2, #0
 800fa72:	d124      	bne.n	800fabe <_dtoa_r+0x626>
 800fa74:	4baf      	ldr	r3, [pc, #700]	@ (800fd34 <_dtoa_r+0x89c>)
 800fa76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800fa7a:	f7f0 fd2b 	bl	80004d4 <__adddf3>
 800fa7e:	4602      	mov	r2, r0
 800fa80:	460b      	mov	r3, r1
 800fa82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa86:	f7f1 f96b 	bl	8000d60 <__aeabi_dcmpgt>
 800fa8a:	2800      	cmp	r0, #0
 800fa8c:	d163      	bne.n	800fb56 <_dtoa_r+0x6be>
 800fa8e:	2000      	movs	r0, #0
 800fa90:	49a8      	ldr	r1, [pc, #672]	@ (800fd34 <_dtoa_r+0x89c>)
 800fa92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800fa96:	f7f0 fd1b 	bl	80004d0 <__aeabi_dsub>
 800fa9a:	4602      	mov	r2, r0
 800fa9c:	460b      	mov	r3, r1
 800fa9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800faa2:	f7f1 f93f 	bl	8000d24 <__aeabi_dcmplt>
 800faa6:	2800      	cmp	r0, #0
 800faa8:	f43f af14 	beq.w	800f8d4 <_dtoa_r+0x43c>
 800faac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800faae:	1e73      	subs	r3, r6, #1
 800fab0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fab2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800fab6:	2b30      	cmp	r3, #48	@ 0x30
 800fab8:	d0f8      	beq.n	800faac <_dtoa_r+0x614>
 800faba:	4647      	mov	r7, r8
 800fabc:	e03b      	b.n	800fb36 <_dtoa_r+0x69e>
 800fabe:	4b9e      	ldr	r3, [pc, #632]	@ (800fd38 <_dtoa_r+0x8a0>)
 800fac0:	f7f0 febe 	bl	8000840 <__aeabi_dmul>
 800fac4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fac8:	e7bc      	b.n	800fa44 <_dtoa_r+0x5ac>
 800faca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800face:	4656      	mov	r6, sl
 800fad0:	4620      	mov	r0, r4
 800fad2:	4629      	mov	r1, r5
 800fad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fad8:	f7f0 ffdc 	bl	8000a94 <__aeabi_ddiv>
 800fadc:	f7f1 f960 	bl	8000da0 <__aeabi_d2iz>
 800fae0:	4680      	mov	r8, r0
 800fae2:	f7f0 fe43 	bl	800076c <__aeabi_i2d>
 800fae6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800faea:	f7f0 fea9 	bl	8000840 <__aeabi_dmul>
 800faee:	4602      	mov	r2, r0
 800faf0:	4620      	mov	r0, r4
 800faf2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800faf6:	460b      	mov	r3, r1
 800faf8:	4629      	mov	r1, r5
 800fafa:	f7f0 fce9 	bl	80004d0 <__aeabi_dsub>
 800fafe:	9d03      	ldr	r5, [sp, #12]
 800fb00:	f806 4b01 	strb.w	r4, [r6], #1
 800fb04:	eba6 040a 	sub.w	r4, r6, sl
 800fb08:	4602      	mov	r2, r0
 800fb0a:	460b      	mov	r3, r1
 800fb0c:	42a5      	cmp	r5, r4
 800fb0e:	d133      	bne.n	800fb78 <_dtoa_r+0x6e0>
 800fb10:	f7f0 fce0 	bl	80004d4 <__adddf3>
 800fb14:	4604      	mov	r4, r0
 800fb16:	460d      	mov	r5, r1
 800fb18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb1c:	f7f1 f920 	bl	8000d60 <__aeabi_dcmpgt>
 800fb20:	b9c0      	cbnz	r0, 800fb54 <_dtoa_r+0x6bc>
 800fb22:	4620      	mov	r0, r4
 800fb24:	4629      	mov	r1, r5
 800fb26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fb2a:	f7f1 f8f1 	bl	8000d10 <__aeabi_dcmpeq>
 800fb2e:	b110      	cbz	r0, 800fb36 <_dtoa_r+0x69e>
 800fb30:	f018 0f01 	tst.w	r8, #1
 800fb34:	d10e      	bne.n	800fb54 <_dtoa_r+0x6bc>
 800fb36:	9902      	ldr	r1, [sp, #8]
 800fb38:	4648      	mov	r0, r9
 800fb3a:	f000 fbbf 	bl	80102bc <_Bfree>
 800fb3e:	2300      	movs	r3, #0
 800fb40:	3701      	adds	r7, #1
 800fb42:	7033      	strb	r3, [r6, #0]
 800fb44:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fb46:	601f      	str	r7, [r3, #0]
 800fb48:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	f000 824c 	beq.w	800ffe8 <_dtoa_r+0xb50>
 800fb50:	601e      	str	r6, [r3, #0]
 800fb52:	e249      	b.n	800ffe8 <_dtoa_r+0xb50>
 800fb54:	46b8      	mov	r8, r7
 800fb56:	4633      	mov	r3, r6
 800fb58:	461e      	mov	r6, r3
 800fb5a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fb5e:	2a39      	cmp	r2, #57	@ 0x39
 800fb60:	d106      	bne.n	800fb70 <_dtoa_r+0x6d8>
 800fb62:	459a      	cmp	sl, r3
 800fb64:	d1f8      	bne.n	800fb58 <_dtoa_r+0x6c0>
 800fb66:	2230      	movs	r2, #48	@ 0x30
 800fb68:	f108 0801 	add.w	r8, r8, #1
 800fb6c:	f88a 2000 	strb.w	r2, [sl]
 800fb70:	781a      	ldrb	r2, [r3, #0]
 800fb72:	3201      	adds	r2, #1
 800fb74:	701a      	strb	r2, [r3, #0]
 800fb76:	e7a0      	b.n	800faba <_dtoa_r+0x622>
 800fb78:	2200      	movs	r2, #0
 800fb7a:	4b6f      	ldr	r3, [pc, #444]	@ (800fd38 <_dtoa_r+0x8a0>)
 800fb7c:	f7f0 fe60 	bl	8000840 <__aeabi_dmul>
 800fb80:	2200      	movs	r2, #0
 800fb82:	2300      	movs	r3, #0
 800fb84:	4604      	mov	r4, r0
 800fb86:	460d      	mov	r5, r1
 800fb88:	f7f1 f8c2 	bl	8000d10 <__aeabi_dcmpeq>
 800fb8c:	2800      	cmp	r0, #0
 800fb8e:	d09f      	beq.n	800fad0 <_dtoa_r+0x638>
 800fb90:	e7d1      	b.n	800fb36 <_dtoa_r+0x69e>
 800fb92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb94:	2a00      	cmp	r2, #0
 800fb96:	f000 80ea 	beq.w	800fd6e <_dtoa_r+0x8d6>
 800fb9a:	9a07      	ldr	r2, [sp, #28]
 800fb9c:	2a01      	cmp	r2, #1
 800fb9e:	f300 80cd 	bgt.w	800fd3c <_dtoa_r+0x8a4>
 800fba2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800fba4:	2a00      	cmp	r2, #0
 800fba6:	f000 80c1 	beq.w	800fd2c <_dtoa_r+0x894>
 800fbaa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800fbae:	9c08      	ldr	r4, [sp, #32]
 800fbb0:	9e00      	ldr	r6, [sp, #0]
 800fbb2:	9a00      	ldr	r2, [sp, #0]
 800fbb4:	2101      	movs	r1, #1
 800fbb6:	4648      	mov	r0, r9
 800fbb8:	441a      	add	r2, r3
 800fbba:	9200      	str	r2, [sp, #0]
 800fbbc:	9a06      	ldr	r2, [sp, #24]
 800fbbe:	441a      	add	r2, r3
 800fbc0:	9206      	str	r2, [sp, #24]
 800fbc2:	f000 fc31 	bl	8010428 <__i2b>
 800fbc6:	4605      	mov	r5, r0
 800fbc8:	b166      	cbz	r6, 800fbe4 <_dtoa_r+0x74c>
 800fbca:	9b06      	ldr	r3, [sp, #24]
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	dd09      	ble.n	800fbe4 <_dtoa_r+0x74c>
 800fbd0:	42b3      	cmp	r3, r6
 800fbd2:	9a00      	ldr	r2, [sp, #0]
 800fbd4:	bfa8      	it	ge
 800fbd6:	4633      	movge	r3, r6
 800fbd8:	1ad2      	subs	r2, r2, r3
 800fbda:	1af6      	subs	r6, r6, r3
 800fbdc:	9200      	str	r2, [sp, #0]
 800fbde:	9a06      	ldr	r2, [sp, #24]
 800fbe0:	1ad3      	subs	r3, r2, r3
 800fbe2:	9306      	str	r3, [sp, #24]
 800fbe4:	9b08      	ldr	r3, [sp, #32]
 800fbe6:	b30b      	cbz	r3, 800fc2c <_dtoa_r+0x794>
 800fbe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	f000 80c6 	beq.w	800fd7c <_dtoa_r+0x8e4>
 800fbf0:	2c00      	cmp	r4, #0
 800fbf2:	f000 80c0 	beq.w	800fd76 <_dtoa_r+0x8de>
 800fbf6:	4629      	mov	r1, r5
 800fbf8:	4622      	mov	r2, r4
 800fbfa:	4648      	mov	r0, r9
 800fbfc:	f000 fcce 	bl	801059c <__pow5mult>
 800fc00:	9a02      	ldr	r2, [sp, #8]
 800fc02:	4601      	mov	r1, r0
 800fc04:	4605      	mov	r5, r0
 800fc06:	4648      	mov	r0, r9
 800fc08:	f000 fc24 	bl	8010454 <__multiply>
 800fc0c:	9902      	ldr	r1, [sp, #8]
 800fc0e:	4680      	mov	r8, r0
 800fc10:	4648      	mov	r0, r9
 800fc12:	f000 fb53 	bl	80102bc <_Bfree>
 800fc16:	9b08      	ldr	r3, [sp, #32]
 800fc18:	1b1b      	subs	r3, r3, r4
 800fc1a:	9308      	str	r3, [sp, #32]
 800fc1c:	f000 80b1 	beq.w	800fd82 <_dtoa_r+0x8ea>
 800fc20:	9a08      	ldr	r2, [sp, #32]
 800fc22:	4641      	mov	r1, r8
 800fc24:	4648      	mov	r0, r9
 800fc26:	f000 fcb9 	bl	801059c <__pow5mult>
 800fc2a:	9002      	str	r0, [sp, #8]
 800fc2c:	2101      	movs	r1, #1
 800fc2e:	4648      	mov	r0, r9
 800fc30:	f000 fbfa 	bl	8010428 <__i2b>
 800fc34:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fc36:	4604      	mov	r4, r0
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	f000 81d9 	beq.w	800fff0 <_dtoa_r+0xb58>
 800fc3e:	461a      	mov	r2, r3
 800fc40:	4601      	mov	r1, r0
 800fc42:	4648      	mov	r0, r9
 800fc44:	f000 fcaa 	bl	801059c <__pow5mult>
 800fc48:	9b07      	ldr	r3, [sp, #28]
 800fc4a:	4604      	mov	r4, r0
 800fc4c:	2b01      	cmp	r3, #1
 800fc4e:	f300 809f 	bgt.w	800fd90 <_dtoa_r+0x8f8>
 800fc52:	9b04      	ldr	r3, [sp, #16]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	f040 8097 	bne.w	800fd88 <_dtoa_r+0x8f0>
 800fc5a:	9b05      	ldr	r3, [sp, #20]
 800fc5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	f040 8093 	bne.w	800fd8c <_dtoa_r+0x8f4>
 800fc66:	9b05      	ldr	r3, [sp, #20]
 800fc68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fc6c:	0d1b      	lsrs	r3, r3, #20
 800fc6e:	051b      	lsls	r3, r3, #20
 800fc70:	b133      	cbz	r3, 800fc80 <_dtoa_r+0x7e8>
 800fc72:	9b00      	ldr	r3, [sp, #0]
 800fc74:	3301      	adds	r3, #1
 800fc76:	9300      	str	r3, [sp, #0]
 800fc78:	9b06      	ldr	r3, [sp, #24]
 800fc7a:	3301      	adds	r3, #1
 800fc7c:	9306      	str	r3, [sp, #24]
 800fc7e:	2301      	movs	r3, #1
 800fc80:	9308      	str	r3, [sp, #32]
 800fc82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	f000 81b9 	beq.w	800fffc <_dtoa_r+0xb64>
 800fc8a:	6923      	ldr	r3, [r4, #16]
 800fc8c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fc90:	6918      	ldr	r0, [r3, #16]
 800fc92:	f000 fb7d 	bl	8010390 <__hi0bits>
 800fc96:	f1c0 0020 	rsb	r0, r0, #32
 800fc9a:	9b06      	ldr	r3, [sp, #24]
 800fc9c:	4418      	add	r0, r3
 800fc9e:	f010 001f 	ands.w	r0, r0, #31
 800fca2:	f000 8082 	beq.w	800fdaa <_dtoa_r+0x912>
 800fca6:	f1c0 0320 	rsb	r3, r0, #32
 800fcaa:	2b04      	cmp	r3, #4
 800fcac:	dd73      	ble.n	800fd96 <_dtoa_r+0x8fe>
 800fcae:	f1c0 001c 	rsb	r0, r0, #28
 800fcb2:	9b00      	ldr	r3, [sp, #0]
 800fcb4:	4403      	add	r3, r0
 800fcb6:	4406      	add	r6, r0
 800fcb8:	9300      	str	r3, [sp, #0]
 800fcba:	9b06      	ldr	r3, [sp, #24]
 800fcbc:	4403      	add	r3, r0
 800fcbe:	9306      	str	r3, [sp, #24]
 800fcc0:	9b00      	ldr	r3, [sp, #0]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	dd05      	ble.n	800fcd2 <_dtoa_r+0x83a>
 800fcc6:	461a      	mov	r2, r3
 800fcc8:	9902      	ldr	r1, [sp, #8]
 800fcca:	4648      	mov	r0, r9
 800fccc:	f000 fcc0 	bl	8010650 <__lshift>
 800fcd0:	9002      	str	r0, [sp, #8]
 800fcd2:	9b06      	ldr	r3, [sp, #24]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	dd05      	ble.n	800fce4 <_dtoa_r+0x84c>
 800fcd8:	4621      	mov	r1, r4
 800fcda:	461a      	mov	r2, r3
 800fcdc:	4648      	mov	r0, r9
 800fcde:	f000 fcb7 	bl	8010650 <__lshift>
 800fce2:	4604      	mov	r4, r0
 800fce4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fce6:	2b00      	cmp	r3, #0
 800fce8:	d061      	beq.n	800fdae <_dtoa_r+0x916>
 800fcea:	4621      	mov	r1, r4
 800fcec:	9802      	ldr	r0, [sp, #8]
 800fcee:	f000 fd1b 	bl	8010728 <__mcmp>
 800fcf2:	2800      	cmp	r0, #0
 800fcf4:	da5b      	bge.n	800fdae <_dtoa_r+0x916>
 800fcf6:	2300      	movs	r3, #0
 800fcf8:	220a      	movs	r2, #10
 800fcfa:	9902      	ldr	r1, [sp, #8]
 800fcfc:	4648      	mov	r0, r9
 800fcfe:	f000 faff 	bl	8010300 <__multadd>
 800fd02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fd04:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800fd08:	9002      	str	r0, [sp, #8]
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	f000 8178 	beq.w	8010000 <_dtoa_r+0xb68>
 800fd10:	4629      	mov	r1, r5
 800fd12:	2300      	movs	r3, #0
 800fd14:	220a      	movs	r2, #10
 800fd16:	4648      	mov	r0, r9
 800fd18:	f000 faf2 	bl	8010300 <__multadd>
 800fd1c:	f1bb 0f00 	cmp.w	fp, #0
 800fd20:	4605      	mov	r5, r0
 800fd22:	dc6f      	bgt.n	800fe04 <_dtoa_r+0x96c>
 800fd24:	9b07      	ldr	r3, [sp, #28]
 800fd26:	2b02      	cmp	r3, #2
 800fd28:	dc49      	bgt.n	800fdbe <_dtoa_r+0x926>
 800fd2a:	e06b      	b.n	800fe04 <_dtoa_r+0x96c>
 800fd2c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800fd2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800fd32:	e73c      	b.n	800fbae <_dtoa_r+0x716>
 800fd34:	3fe00000 	.word	0x3fe00000
 800fd38:	40240000 	.word	0x40240000
 800fd3c:	9b03      	ldr	r3, [sp, #12]
 800fd3e:	1e5c      	subs	r4, r3, #1
 800fd40:	9b08      	ldr	r3, [sp, #32]
 800fd42:	42a3      	cmp	r3, r4
 800fd44:	db09      	blt.n	800fd5a <_dtoa_r+0x8c2>
 800fd46:	1b1c      	subs	r4, r3, r4
 800fd48:	9b03      	ldr	r3, [sp, #12]
 800fd4a:	2b00      	cmp	r3, #0
 800fd4c:	f6bf af30 	bge.w	800fbb0 <_dtoa_r+0x718>
 800fd50:	9b00      	ldr	r3, [sp, #0]
 800fd52:	9a03      	ldr	r2, [sp, #12]
 800fd54:	1a9e      	subs	r6, r3, r2
 800fd56:	2300      	movs	r3, #0
 800fd58:	e72b      	b.n	800fbb2 <_dtoa_r+0x71a>
 800fd5a:	9b08      	ldr	r3, [sp, #32]
 800fd5c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fd5e:	1ae3      	subs	r3, r4, r3
 800fd60:	9408      	str	r4, [sp, #32]
 800fd62:	9e00      	ldr	r6, [sp, #0]
 800fd64:	2400      	movs	r4, #0
 800fd66:	441a      	add	r2, r3
 800fd68:	9b03      	ldr	r3, [sp, #12]
 800fd6a:	920d      	str	r2, [sp, #52]	@ 0x34
 800fd6c:	e721      	b.n	800fbb2 <_dtoa_r+0x71a>
 800fd6e:	9c08      	ldr	r4, [sp, #32]
 800fd70:	9e00      	ldr	r6, [sp, #0]
 800fd72:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800fd74:	e728      	b.n	800fbc8 <_dtoa_r+0x730>
 800fd76:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800fd7a:	e751      	b.n	800fc20 <_dtoa_r+0x788>
 800fd7c:	9a08      	ldr	r2, [sp, #32]
 800fd7e:	9902      	ldr	r1, [sp, #8]
 800fd80:	e750      	b.n	800fc24 <_dtoa_r+0x78c>
 800fd82:	f8cd 8008 	str.w	r8, [sp, #8]
 800fd86:	e751      	b.n	800fc2c <_dtoa_r+0x794>
 800fd88:	2300      	movs	r3, #0
 800fd8a:	e779      	b.n	800fc80 <_dtoa_r+0x7e8>
 800fd8c:	9b04      	ldr	r3, [sp, #16]
 800fd8e:	e777      	b.n	800fc80 <_dtoa_r+0x7e8>
 800fd90:	2300      	movs	r3, #0
 800fd92:	9308      	str	r3, [sp, #32]
 800fd94:	e779      	b.n	800fc8a <_dtoa_r+0x7f2>
 800fd96:	d093      	beq.n	800fcc0 <_dtoa_r+0x828>
 800fd98:	331c      	adds	r3, #28
 800fd9a:	9a00      	ldr	r2, [sp, #0]
 800fd9c:	441a      	add	r2, r3
 800fd9e:	441e      	add	r6, r3
 800fda0:	9200      	str	r2, [sp, #0]
 800fda2:	9a06      	ldr	r2, [sp, #24]
 800fda4:	441a      	add	r2, r3
 800fda6:	9206      	str	r2, [sp, #24]
 800fda8:	e78a      	b.n	800fcc0 <_dtoa_r+0x828>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	e7f4      	b.n	800fd98 <_dtoa_r+0x900>
 800fdae:	9b03      	ldr	r3, [sp, #12]
 800fdb0:	46b8      	mov	r8, r7
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	dc20      	bgt.n	800fdf8 <_dtoa_r+0x960>
 800fdb6:	469b      	mov	fp, r3
 800fdb8:	9b07      	ldr	r3, [sp, #28]
 800fdba:	2b02      	cmp	r3, #2
 800fdbc:	dd1e      	ble.n	800fdfc <_dtoa_r+0x964>
 800fdbe:	f1bb 0f00 	cmp.w	fp, #0
 800fdc2:	f47f adb1 	bne.w	800f928 <_dtoa_r+0x490>
 800fdc6:	4621      	mov	r1, r4
 800fdc8:	465b      	mov	r3, fp
 800fdca:	2205      	movs	r2, #5
 800fdcc:	4648      	mov	r0, r9
 800fdce:	f000 fa97 	bl	8010300 <__multadd>
 800fdd2:	4601      	mov	r1, r0
 800fdd4:	4604      	mov	r4, r0
 800fdd6:	9802      	ldr	r0, [sp, #8]
 800fdd8:	f000 fca6 	bl	8010728 <__mcmp>
 800fddc:	2800      	cmp	r0, #0
 800fdde:	f77f ada3 	ble.w	800f928 <_dtoa_r+0x490>
 800fde2:	4656      	mov	r6, sl
 800fde4:	2331      	movs	r3, #49	@ 0x31
 800fde6:	f108 0801 	add.w	r8, r8, #1
 800fdea:	f806 3b01 	strb.w	r3, [r6], #1
 800fdee:	e59f      	b.n	800f930 <_dtoa_r+0x498>
 800fdf0:	46b8      	mov	r8, r7
 800fdf2:	9c03      	ldr	r4, [sp, #12]
 800fdf4:	4625      	mov	r5, r4
 800fdf6:	e7f4      	b.n	800fde2 <_dtoa_r+0x94a>
 800fdf8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800fdfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	f000 8102 	beq.w	8010008 <_dtoa_r+0xb70>
 800fe04:	2e00      	cmp	r6, #0
 800fe06:	dd05      	ble.n	800fe14 <_dtoa_r+0x97c>
 800fe08:	4629      	mov	r1, r5
 800fe0a:	4632      	mov	r2, r6
 800fe0c:	4648      	mov	r0, r9
 800fe0e:	f000 fc1f 	bl	8010650 <__lshift>
 800fe12:	4605      	mov	r5, r0
 800fe14:	9b08      	ldr	r3, [sp, #32]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d05c      	beq.n	800fed4 <_dtoa_r+0xa3c>
 800fe1a:	6869      	ldr	r1, [r5, #4]
 800fe1c:	4648      	mov	r0, r9
 800fe1e:	f000 fa0d 	bl	801023c <_Balloc>
 800fe22:	4606      	mov	r6, r0
 800fe24:	b928      	cbnz	r0, 800fe32 <_dtoa_r+0x99a>
 800fe26:	4b83      	ldr	r3, [pc, #524]	@ (8010034 <_dtoa_r+0xb9c>)
 800fe28:	4602      	mov	r2, r0
 800fe2a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800fe2e:	f7ff bb4a 	b.w	800f4c6 <_dtoa_r+0x2e>
 800fe32:	692a      	ldr	r2, [r5, #16]
 800fe34:	f105 010c 	add.w	r1, r5, #12
 800fe38:	300c      	adds	r0, #12
 800fe3a:	3202      	adds	r2, #2
 800fe3c:	0092      	lsls	r2, r2, #2
 800fe3e:	f7ff fa90 	bl	800f362 <memcpy>
 800fe42:	2201      	movs	r2, #1
 800fe44:	4631      	mov	r1, r6
 800fe46:	4648      	mov	r0, r9
 800fe48:	f000 fc02 	bl	8010650 <__lshift>
 800fe4c:	f10a 0301 	add.w	r3, sl, #1
 800fe50:	462f      	mov	r7, r5
 800fe52:	4605      	mov	r5, r0
 800fe54:	9300      	str	r3, [sp, #0]
 800fe56:	eb0a 030b 	add.w	r3, sl, fp
 800fe5a:	9308      	str	r3, [sp, #32]
 800fe5c:	9b04      	ldr	r3, [sp, #16]
 800fe5e:	f003 0301 	and.w	r3, r3, #1
 800fe62:	9306      	str	r3, [sp, #24]
 800fe64:	9b00      	ldr	r3, [sp, #0]
 800fe66:	4621      	mov	r1, r4
 800fe68:	9802      	ldr	r0, [sp, #8]
 800fe6a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800fe6e:	f7ff fa85 	bl	800f37c <quorem>
 800fe72:	4603      	mov	r3, r0
 800fe74:	4639      	mov	r1, r7
 800fe76:	9003      	str	r0, [sp, #12]
 800fe78:	3330      	adds	r3, #48	@ 0x30
 800fe7a:	9802      	ldr	r0, [sp, #8]
 800fe7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe7e:	f000 fc53 	bl	8010728 <__mcmp>
 800fe82:	462a      	mov	r2, r5
 800fe84:	9004      	str	r0, [sp, #16]
 800fe86:	4621      	mov	r1, r4
 800fe88:	4648      	mov	r0, r9
 800fe8a:	f000 fc69 	bl	8010760 <__mdiff>
 800fe8e:	68c2      	ldr	r2, [r0, #12]
 800fe90:	4606      	mov	r6, r0
 800fe92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe94:	bb02      	cbnz	r2, 800fed8 <_dtoa_r+0xa40>
 800fe96:	4601      	mov	r1, r0
 800fe98:	9802      	ldr	r0, [sp, #8]
 800fe9a:	f000 fc45 	bl	8010728 <__mcmp>
 800fe9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fea0:	4602      	mov	r2, r0
 800fea2:	4631      	mov	r1, r6
 800fea4:	4648      	mov	r0, r9
 800fea6:	920c      	str	r2, [sp, #48]	@ 0x30
 800fea8:	9309      	str	r3, [sp, #36]	@ 0x24
 800feaa:	f000 fa07 	bl	80102bc <_Bfree>
 800feae:	9b07      	ldr	r3, [sp, #28]
 800feb0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800feb2:	9e00      	ldr	r6, [sp, #0]
 800feb4:	ea42 0103 	orr.w	r1, r2, r3
 800feb8:	9b06      	ldr	r3, [sp, #24]
 800feba:	4319      	orrs	r1, r3
 800febc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800febe:	d10d      	bne.n	800fedc <_dtoa_r+0xa44>
 800fec0:	2b39      	cmp	r3, #57	@ 0x39
 800fec2:	d027      	beq.n	800ff14 <_dtoa_r+0xa7c>
 800fec4:	9a04      	ldr	r2, [sp, #16]
 800fec6:	2a00      	cmp	r2, #0
 800fec8:	dd01      	ble.n	800fece <_dtoa_r+0xa36>
 800feca:	9b03      	ldr	r3, [sp, #12]
 800fecc:	3331      	adds	r3, #49	@ 0x31
 800fece:	f88b 3000 	strb.w	r3, [fp]
 800fed2:	e52e      	b.n	800f932 <_dtoa_r+0x49a>
 800fed4:	4628      	mov	r0, r5
 800fed6:	e7b9      	b.n	800fe4c <_dtoa_r+0x9b4>
 800fed8:	2201      	movs	r2, #1
 800feda:	e7e2      	b.n	800fea2 <_dtoa_r+0xa0a>
 800fedc:	9904      	ldr	r1, [sp, #16]
 800fede:	2900      	cmp	r1, #0
 800fee0:	db04      	blt.n	800feec <_dtoa_r+0xa54>
 800fee2:	9807      	ldr	r0, [sp, #28]
 800fee4:	4301      	orrs	r1, r0
 800fee6:	9806      	ldr	r0, [sp, #24]
 800fee8:	4301      	orrs	r1, r0
 800feea:	d120      	bne.n	800ff2e <_dtoa_r+0xa96>
 800feec:	2a00      	cmp	r2, #0
 800feee:	ddee      	ble.n	800fece <_dtoa_r+0xa36>
 800fef0:	2201      	movs	r2, #1
 800fef2:	9902      	ldr	r1, [sp, #8]
 800fef4:	4648      	mov	r0, r9
 800fef6:	9300      	str	r3, [sp, #0]
 800fef8:	f000 fbaa 	bl	8010650 <__lshift>
 800fefc:	4621      	mov	r1, r4
 800fefe:	9002      	str	r0, [sp, #8]
 800ff00:	f000 fc12 	bl	8010728 <__mcmp>
 800ff04:	2800      	cmp	r0, #0
 800ff06:	9b00      	ldr	r3, [sp, #0]
 800ff08:	dc02      	bgt.n	800ff10 <_dtoa_r+0xa78>
 800ff0a:	d1e0      	bne.n	800fece <_dtoa_r+0xa36>
 800ff0c:	07da      	lsls	r2, r3, #31
 800ff0e:	d5de      	bpl.n	800fece <_dtoa_r+0xa36>
 800ff10:	2b39      	cmp	r3, #57	@ 0x39
 800ff12:	d1da      	bne.n	800feca <_dtoa_r+0xa32>
 800ff14:	2339      	movs	r3, #57	@ 0x39
 800ff16:	f88b 3000 	strb.w	r3, [fp]
 800ff1a:	4633      	mov	r3, r6
 800ff1c:	461e      	mov	r6, r3
 800ff1e:	3b01      	subs	r3, #1
 800ff20:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ff24:	2a39      	cmp	r2, #57	@ 0x39
 800ff26:	d04f      	beq.n	800ffc8 <_dtoa_r+0xb30>
 800ff28:	3201      	adds	r2, #1
 800ff2a:	701a      	strb	r2, [r3, #0]
 800ff2c:	e501      	b.n	800f932 <_dtoa_r+0x49a>
 800ff2e:	2a00      	cmp	r2, #0
 800ff30:	dd03      	ble.n	800ff3a <_dtoa_r+0xaa2>
 800ff32:	2b39      	cmp	r3, #57	@ 0x39
 800ff34:	d0ee      	beq.n	800ff14 <_dtoa_r+0xa7c>
 800ff36:	3301      	adds	r3, #1
 800ff38:	e7c9      	b.n	800fece <_dtoa_r+0xa36>
 800ff3a:	9a00      	ldr	r2, [sp, #0]
 800ff3c:	9908      	ldr	r1, [sp, #32]
 800ff3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ff42:	428a      	cmp	r2, r1
 800ff44:	d029      	beq.n	800ff9a <_dtoa_r+0xb02>
 800ff46:	2300      	movs	r3, #0
 800ff48:	220a      	movs	r2, #10
 800ff4a:	9902      	ldr	r1, [sp, #8]
 800ff4c:	4648      	mov	r0, r9
 800ff4e:	f000 f9d7 	bl	8010300 <__multadd>
 800ff52:	42af      	cmp	r7, r5
 800ff54:	9002      	str	r0, [sp, #8]
 800ff56:	f04f 0300 	mov.w	r3, #0
 800ff5a:	f04f 020a 	mov.w	r2, #10
 800ff5e:	4639      	mov	r1, r7
 800ff60:	4648      	mov	r0, r9
 800ff62:	d107      	bne.n	800ff74 <_dtoa_r+0xadc>
 800ff64:	f000 f9cc 	bl	8010300 <__multadd>
 800ff68:	4607      	mov	r7, r0
 800ff6a:	4605      	mov	r5, r0
 800ff6c:	9b00      	ldr	r3, [sp, #0]
 800ff6e:	3301      	adds	r3, #1
 800ff70:	9300      	str	r3, [sp, #0]
 800ff72:	e777      	b.n	800fe64 <_dtoa_r+0x9cc>
 800ff74:	f000 f9c4 	bl	8010300 <__multadd>
 800ff78:	4629      	mov	r1, r5
 800ff7a:	4607      	mov	r7, r0
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	220a      	movs	r2, #10
 800ff80:	4648      	mov	r0, r9
 800ff82:	f000 f9bd 	bl	8010300 <__multadd>
 800ff86:	4605      	mov	r5, r0
 800ff88:	e7f0      	b.n	800ff6c <_dtoa_r+0xad4>
 800ff8a:	f1bb 0f00 	cmp.w	fp, #0
 800ff8e:	f04f 0700 	mov.w	r7, #0
 800ff92:	bfcc      	ite	gt
 800ff94:	465e      	movgt	r6, fp
 800ff96:	2601      	movle	r6, #1
 800ff98:	4456      	add	r6, sl
 800ff9a:	2201      	movs	r2, #1
 800ff9c:	9902      	ldr	r1, [sp, #8]
 800ff9e:	4648      	mov	r0, r9
 800ffa0:	9300      	str	r3, [sp, #0]
 800ffa2:	f000 fb55 	bl	8010650 <__lshift>
 800ffa6:	4621      	mov	r1, r4
 800ffa8:	9002      	str	r0, [sp, #8]
 800ffaa:	f000 fbbd 	bl	8010728 <__mcmp>
 800ffae:	2800      	cmp	r0, #0
 800ffb0:	dcb3      	bgt.n	800ff1a <_dtoa_r+0xa82>
 800ffb2:	d102      	bne.n	800ffba <_dtoa_r+0xb22>
 800ffb4:	9b00      	ldr	r3, [sp, #0]
 800ffb6:	07db      	lsls	r3, r3, #31
 800ffb8:	d4af      	bmi.n	800ff1a <_dtoa_r+0xa82>
 800ffba:	4633      	mov	r3, r6
 800ffbc:	461e      	mov	r6, r3
 800ffbe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ffc2:	2a30      	cmp	r2, #48	@ 0x30
 800ffc4:	d0fa      	beq.n	800ffbc <_dtoa_r+0xb24>
 800ffc6:	e4b4      	b.n	800f932 <_dtoa_r+0x49a>
 800ffc8:	459a      	cmp	sl, r3
 800ffca:	d1a7      	bne.n	800ff1c <_dtoa_r+0xa84>
 800ffcc:	2331      	movs	r3, #49	@ 0x31
 800ffce:	f108 0801 	add.w	r8, r8, #1
 800ffd2:	f88a 3000 	strb.w	r3, [sl]
 800ffd6:	e4ac      	b.n	800f932 <_dtoa_r+0x49a>
 800ffd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ffda:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8010038 <_dtoa_r+0xba0>
 800ffde:	b11b      	cbz	r3, 800ffe8 <_dtoa_r+0xb50>
 800ffe0:	f10a 0308 	add.w	r3, sl, #8
 800ffe4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ffe6:	6013      	str	r3, [r2, #0]
 800ffe8:	4650      	mov	r0, sl
 800ffea:	b017      	add	sp, #92	@ 0x5c
 800ffec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fff0:	9b07      	ldr	r3, [sp, #28]
 800fff2:	2b01      	cmp	r3, #1
 800fff4:	f77f ae2d 	ble.w	800fc52 <_dtoa_r+0x7ba>
 800fff8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fffa:	9308      	str	r3, [sp, #32]
 800fffc:	2001      	movs	r0, #1
 800fffe:	e64c      	b.n	800fc9a <_dtoa_r+0x802>
 8010000:	f1bb 0f00 	cmp.w	fp, #0
 8010004:	f77f aed8 	ble.w	800fdb8 <_dtoa_r+0x920>
 8010008:	4656      	mov	r6, sl
 801000a:	4621      	mov	r1, r4
 801000c:	9802      	ldr	r0, [sp, #8]
 801000e:	f7ff f9b5 	bl	800f37c <quorem>
 8010012:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8010016:	f806 3b01 	strb.w	r3, [r6], #1
 801001a:	eba6 020a 	sub.w	r2, r6, sl
 801001e:	4593      	cmp	fp, r2
 8010020:	ddb3      	ble.n	800ff8a <_dtoa_r+0xaf2>
 8010022:	2300      	movs	r3, #0
 8010024:	220a      	movs	r2, #10
 8010026:	9902      	ldr	r1, [sp, #8]
 8010028:	4648      	mov	r0, r9
 801002a:	f000 f969 	bl	8010300 <__multadd>
 801002e:	9002      	str	r0, [sp, #8]
 8010030:	e7eb      	b.n	801000a <_dtoa_r+0xb72>
 8010032:	bf00      	nop
 8010034:	08011c98 	.word	0x08011c98
 8010038:	08011c1c 	.word	0x08011c1c

0801003c <_free_r>:
 801003c:	b538      	push	{r3, r4, r5, lr}
 801003e:	4605      	mov	r5, r0
 8010040:	2900      	cmp	r1, #0
 8010042:	d041      	beq.n	80100c8 <_free_r+0x8c>
 8010044:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010048:	1f0c      	subs	r4, r1, #4
 801004a:	2b00      	cmp	r3, #0
 801004c:	bfb8      	it	lt
 801004e:	18e4      	addlt	r4, r4, r3
 8010050:	f000 f8e8 	bl	8010224 <__malloc_lock>
 8010054:	4a1d      	ldr	r2, [pc, #116]	@ (80100cc <_free_r+0x90>)
 8010056:	6813      	ldr	r3, [r2, #0]
 8010058:	b933      	cbnz	r3, 8010068 <_free_r+0x2c>
 801005a:	6063      	str	r3, [r4, #4]
 801005c:	6014      	str	r4, [r2, #0]
 801005e:	4628      	mov	r0, r5
 8010060:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010064:	f000 b8e4 	b.w	8010230 <__malloc_unlock>
 8010068:	42a3      	cmp	r3, r4
 801006a:	d908      	bls.n	801007e <_free_r+0x42>
 801006c:	6820      	ldr	r0, [r4, #0]
 801006e:	1821      	adds	r1, r4, r0
 8010070:	428b      	cmp	r3, r1
 8010072:	bf01      	itttt	eq
 8010074:	6819      	ldreq	r1, [r3, #0]
 8010076:	685b      	ldreq	r3, [r3, #4]
 8010078:	1809      	addeq	r1, r1, r0
 801007a:	6021      	streq	r1, [r4, #0]
 801007c:	e7ed      	b.n	801005a <_free_r+0x1e>
 801007e:	461a      	mov	r2, r3
 8010080:	685b      	ldr	r3, [r3, #4]
 8010082:	b10b      	cbz	r3, 8010088 <_free_r+0x4c>
 8010084:	42a3      	cmp	r3, r4
 8010086:	d9fa      	bls.n	801007e <_free_r+0x42>
 8010088:	6811      	ldr	r1, [r2, #0]
 801008a:	1850      	adds	r0, r2, r1
 801008c:	42a0      	cmp	r0, r4
 801008e:	d10b      	bne.n	80100a8 <_free_r+0x6c>
 8010090:	6820      	ldr	r0, [r4, #0]
 8010092:	4401      	add	r1, r0
 8010094:	1850      	adds	r0, r2, r1
 8010096:	6011      	str	r1, [r2, #0]
 8010098:	4283      	cmp	r3, r0
 801009a:	d1e0      	bne.n	801005e <_free_r+0x22>
 801009c:	6818      	ldr	r0, [r3, #0]
 801009e:	685b      	ldr	r3, [r3, #4]
 80100a0:	4408      	add	r0, r1
 80100a2:	6053      	str	r3, [r2, #4]
 80100a4:	6010      	str	r0, [r2, #0]
 80100a6:	e7da      	b.n	801005e <_free_r+0x22>
 80100a8:	d902      	bls.n	80100b0 <_free_r+0x74>
 80100aa:	230c      	movs	r3, #12
 80100ac:	602b      	str	r3, [r5, #0]
 80100ae:	e7d6      	b.n	801005e <_free_r+0x22>
 80100b0:	6820      	ldr	r0, [r4, #0]
 80100b2:	1821      	adds	r1, r4, r0
 80100b4:	428b      	cmp	r3, r1
 80100b6:	bf02      	ittt	eq
 80100b8:	6819      	ldreq	r1, [r3, #0]
 80100ba:	685b      	ldreq	r3, [r3, #4]
 80100bc:	1809      	addeq	r1, r1, r0
 80100be:	6063      	str	r3, [r4, #4]
 80100c0:	bf08      	it	eq
 80100c2:	6021      	streq	r1, [r4, #0]
 80100c4:	6054      	str	r4, [r2, #4]
 80100c6:	e7ca      	b.n	801005e <_free_r+0x22>
 80100c8:	bd38      	pop	{r3, r4, r5, pc}
 80100ca:	bf00      	nop
 80100cc:	20002c4c 	.word	0x20002c4c

080100d0 <malloc>:
 80100d0:	4b02      	ldr	r3, [pc, #8]	@ (80100dc <malloc+0xc>)
 80100d2:	4601      	mov	r1, r0
 80100d4:	6818      	ldr	r0, [r3, #0]
 80100d6:	f000 b825 	b.w	8010124 <_malloc_r>
 80100da:	bf00      	nop
 80100dc:	20000020 	.word	0x20000020

080100e0 <sbrk_aligned>:
 80100e0:	b570      	push	{r4, r5, r6, lr}
 80100e2:	4e0f      	ldr	r6, [pc, #60]	@ (8010120 <sbrk_aligned+0x40>)
 80100e4:	460c      	mov	r4, r1
 80100e6:	4605      	mov	r5, r0
 80100e8:	6831      	ldr	r1, [r6, #0]
 80100ea:	b911      	cbnz	r1, 80100f2 <sbrk_aligned+0x12>
 80100ec:	f000 fe46 	bl	8010d7c <_sbrk_r>
 80100f0:	6030      	str	r0, [r6, #0]
 80100f2:	4621      	mov	r1, r4
 80100f4:	4628      	mov	r0, r5
 80100f6:	f000 fe41 	bl	8010d7c <_sbrk_r>
 80100fa:	1c43      	adds	r3, r0, #1
 80100fc:	d103      	bne.n	8010106 <sbrk_aligned+0x26>
 80100fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8010102:	4620      	mov	r0, r4
 8010104:	bd70      	pop	{r4, r5, r6, pc}
 8010106:	1cc4      	adds	r4, r0, #3
 8010108:	f024 0403 	bic.w	r4, r4, #3
 801010c:	42a0      	cmp	r0, r4
 801010e:	d0f8      	beq.n	8010102 <sbrk_aligned+0x22>
 8010110:	1a21      	subs	r1, r4, r0
 8010112:	4628      	mov	r0, r5
 8010114:	f000 fe32 	bl	8010d7c <_sbrk_r>
 8010118:	3001      	adds	r0, #1
 801011a:	d1f2      	bne.n	8010102 <sbrk_aligned+0x22>
 801011c:	e7ef      	b.n	80100fe <sbrk_aligned+0x1e>
 801011e:	bf00      	nop
 8010120:	20002c48 	.word	0x20002c48

08010124 <_malloc_r>:
 8010124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010128:	1ccd      	adds	r5, r1, #3
 801012a:	4606      	mov	r6, r0
 801012c:	f025 0503 	bic.w	r5, r5, #3
 8010130:	3508      	adds	r5, #8
 8010132:	2d0c      	cmp	r5, #12
 8010134:	bf38      	it	cc
 8010136:	250c      	movcc	r5, #12
 8010138:	2d00      	cmp	r5, #0
 801013a:	db01      	blt.n	8010140 <_malloc_r+0x1c>
 801013c:	42a9      	cmp	r1, r5
 801013e:	d904      	bls.n	801014a <_malloc_r+0x26>
 8010140:	230c      	movs	r3, #12
 8010142:	6033      	str	r3, [r6, #0]
 8010144:	2000      	movs	r0, #0
 8010146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801014a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010220 <_malloc_r+0xfc>
 801014e:	f000 f869 	bl	8010224 <__malloc_lock>
 8010152:	f8d8 3000 	ldr.w	r3, [r8]
 8010156:	461c      	mov	r4, r3
 8010158:	bb44      	cbnz	r4, 80101ac <_malloc_r+0x88>
 801015a:	4629      	mov	r1, r5
 801015c:	4630      	mov	r0, r6
 801015e:	f7ff ffbf 	bl	80100e0 <sbrk_aligned>
 8010162:	1c43      	adds	r3, r0, #1
 8010164:	4604      	mov	r4, r0
 8010166:	d158      	bne.n	801021a <_malloc_r+0xf6>
 8010168:	f8d8 4000 	ldr.w	r4, [r8]
 801016c:	4627      	mov	r7, r4
 801016e:	2f00      	cmp	r7, #0
 8010170:	d143      	bne.n	80101fa <_malloc_r+0xd6>
 8010172:	2c00      	cmp	r4, #0
 8010174:	d04b      	beq.n	801020e <_malloc_r+0xea>
 8010176:	6823      	ldr	r3, [r4, #0]
 8010178:	4639      	mov	r1, r7
 801017a:	4630      	mov	r0, r6
 801017c:	eb04 0903 	add.w	r9, r4, r3
 8010180:	f000 fdfc 	bl	8010d7c <_sbrk_r>
 8010184:	4581      	cmp	r9, r0
 8010186:	d142      	bne.n	801020e <_malloc_r+0xea>
 8010188:	6821      	ldr	r1, [r4, #0]
 801018a:	4630      	mov	r0, r6
 801018c:	1a6d      	subs	r5, r5, r1
 801018e:	4629      	mov	r1, r5
 8010190:	f7ff ffa6 	bl	80100e0 <sbrk_aligned>
 8010194:	3001      	adds	r0, #1
 8010196:	d03a      	beq.n	801020e <_malloc_r+0xea>
 8010198:	6823      	ldr	r3, [r4, #0]
 801019a:	442b      	add	r3, r5
 801019c:	6023      	str	r3, [r4, #0]
 801019e:	f8d8 3000 	ldr.w	r3, [r8]
 80101a2:	685a      	ldr	r2, [r3, #4]
 80101a4:	bb62      	cbnz	r2, 8010200 <_malloc_r+0xdc>
 80101a6:	f8c8 7000 	str.w	r7, [r8]
 80101aa:	e00f      	b.n	80101cc <_malloc_r+0xa8>
 80101ac:	6822      	ldr	r2, [r4, #0]
 80101ae:	1b52      	subs	r2, r2, r5
 80101b0:	d420      	bmi.n	80101f4 <_malloc_r+0xd0>
 80101b2:	2a0b      	cmp	r2, #11
 80101b4:	d917      	bls.n	80101e6 <_malloc_r+0xc2>
 80101b6:	1961      	adds	r1, r4, r5
 80101b8:	42a3      	cmp	r3, r4
 80101ba:	6025      	str	r5, [r4, #0]
 80101bc:	bf18      	it	ne
 80101be:	6059      	strne	r1, [r3, #4]
 80101c0:	6863      	ldr	r3, [r4, #4]
 80101c2:	bf08      	it	eq
 80101c4:	f8c8 1000 	streq.w	r1, [r8]
 80101c8:	5162      	str	r2, [r4, r5]
 80101ca:	604b      	str	r3, [r1, #4]
 80101cc:	4630      	mov	r0, r6
 80101ce:	f000 f82f 	bl	8010230 <__malloc_unlock>
 80101d2:	f104 000b 	add.w	r0, r4, #11
 80101d6:	1d23      	adds	r3, r4, #4
 80101d8:	f020 0007 	bic.w	r0, r0, #7
 80101dc:	1ac2      	subs	r2, r0, r3
 80101de:	bf1c      	itt	ne
 80101e0:	1a1b      	subne	r3, r3, r0
 80101e2:	50a3      	strne	r3, [r4, r2]
 80101e4:	e7af      	b.n	8010146 <_malloc_r+0x22>
 80101e6:	6862      	ldr	r2, [r4, #4]
 80101e8:	42a3      	cmp	r3, r4
 80101ea:	bf0c      	ite	eq
 80101ec:	f8c8 2000 	streq.w	r2, [r8]
 80101f0:	605a      	strne	r2, [r3, #4]
 80101f2:	e7eb      	b.n	80101cc <_malloc_r+0xa8>
 80101f4:	4623      	mov	r3, r4
 80101f6:	6864      	ldr	r4, [r4, #4]
 80101f8:	e7ae      	b.n	8010158 <_malloc_r+0x34>
 80101fa:	463c      	mov	r4, r7
 80101fc:	687f      	ldr	r7, [r7, #4]
 80101fe:	e7b6      	b.n	801016e <_malloc_r+0x4a>
 8010200:	461a      	mov	r2, r3
 8010202:	685b      	ldr	r3, [r3, #4]
 8010204:	42a3      	cmp	r3, r4
 8010206:	d1fb      	bne.n	8010200 <_malloc_r+0xdc>
 8010208:	2300      	movs	r3, #0
 801020a:	6053      	str	r3, [r2, #4]
 801020c:	e7de      	b.n	80101cc <_malloc_r+0xa8>
 801020e:	230c      	movs	r3, #12
 8010210:	4630      	mov	r0, r6
 8010212:	6033      	str	r3, [r6, #0]
 8010214:	f000 f80c 	bl	8010230 <__malloc_unlock>
 8010218:	e794      	b.n	8010144 <_malloc_r+0x20>
 801021a:	6005      	str	r5, [r0, #0]
 801021c:	e7d6      	b.n	80101cc <_malloc_r+0xa8>
 801021e:	bf00      	nop
 8010220:	20002c4c 	.word	0x20002c4c

08010224 <__malloc_lock>:
 8010224:	4801      	ldr	r0, [pc, #4]	@ (801022c <__malloc_lock+0x8>)
 8010226:	f7ff b88c 	b.w	800f342 <__retarget_lock_acquire_recursive>
 801022a:	bf00      	nop
 801022c:	20002c44 	.word	0x20002c44

08010230 <__malloc_unlock>:
 8010230:	4801      	ldr	r0, [pc, #4]	@ (8010238 <__malloc_unlock+0x8>)
 8010232:	f7ff b887 	b.w	800f344 <__retarget_lock_release_recursive>
 8010236:	bf00      	nop
 8010238:	20002c44 	.word	0x20002c44

0801023c <_Balloc>:
 801023c:	b570      	push	{r4, r5, r6, lr}
 801023e:	69c6      	ldr	r6, [r0, #28]
 8010240:	4604      	mov	r4, r0
 8010242:	460d      	mov	r5, r1
 8010244:	b976      	cbnz	r6, 8010264 <_Balloc+0x28>
 8010246:	2010      	movs	r0, #16
 8010248:	f7ff ff42 	bl	80100d0 <malloc>
 801024c:	4602      	mov	r2, r0
 801024e:	61e0      	str	r0, [r4, #28]
 8010250:	b920      	cbnz	r0, 801025c <_Balloc+0x20>
 8010252:	4b18      	ldr	r3, [pc, #96]	@ (80102b4 <_Balloc+0x78>)
 8010254:	216b      	movs	r1, #107	@ 0x6b
 8010256:	4818      	ldr	r0, [pc, #96]	@ (80102b8 <_Balloc+0x7c>)
 8010258:	f000 fda0 	bl	8010d9c <__assert_func>
 801025c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010260:	6006      	str	r6, [r0, #0]
 8010262:	60c6      	str	r6, [r0, #12]
 8010264:	69e6      	ldr	r6, [r4, #28]
 8010266:	68f3      	ldr	r3, [r6, #12]
 8010268:	b183      	cbz	r3, 801028c <_Balloc+0x50>
 801026a:	69e3      	ldr	r3, [r4, #28]
 801026c:	68db      	ldr	r3, [r3, #12]
 801026e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010272:	b9b8      	cbnz	r0, 80102a4 <_Balloc+0x68>
 8010274:	2101      	movs	r1, #1
 8010276:	4620      	mov	r0, r4
 8010278:	fa01 f605 	lsl.w	r6, r1, r5
 801027c:	1d72      	adds	r2, r6, #5
 801027e:	0092      	lsls	r2, r2, #2
 8010280:	f000 fdaa 	bl	8010dd8 <_calloc_r>
 8010284:	b160      	cbz	r0, 80102a0 <_Balloc+0x64>
 8010286:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801028a:	e00e      	b.n	80102aa <_Balloc+0x6e>
 801028c:	2221      	movs	r2, #33	@ 0x21
 801028e:	2104      	movs	r1, #4
 8010290:	4620      	mov	r0, r4
 8010292:	f000 fda1 	bl	8010dd8 <_calloc_r>
 8010296:	69e3      	ldr	r3, [r4, #28]
 8010298:	60f0      	str	r0, [r6, #12]
 801029a:	68db      	ldr	r3, [r3, #12]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d1e4      	bne.n	801026a <_Balloc+0x2e>
 80102a0:	2000      	movs	r0, #0
 80102a2:	bd70      	pop	{r4, r5, r6, pc}
 80102a4:	6802      	ldr	r2, [r0, #0]
 80102a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80102aa:	2300      	movs	r3, #0
 80102ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80102b0:	e7f7      	b.n	80102a2 <_Balloc+0x66>
 80102b2:	bf00      	nop
 80102b4:	08011c29 	.word	0x08011c29
 80102b8:	08011ca9 	.word	0x08011ca9

080102bc <_Bfree>:
 80102bc:	b570      	push	{r4, r5, r6, lr}
 80102be:	69c6      	ldr	r6, [r0, #28]
 80102c0:	4605      	mov	r5, r0
 80102c2:	460c      	mov	r4, r1
 80102c4:	b976      	cbnz	r6, 80102e4 <_Bfree+0x28>
 80102c6:	2010      	movs	r0, #16
 80102c8:	f7ff ff02 	bl	80100d0 <malloc>
 80102cc:	4602      	mov	r2, r0
 80102ce:	61e8      	str	r0, [r5, #28]
 80102d0:	b920      	cbnz	r0, 80102dc <_Bfree+0x20>
 80102d2:	4b09      	ldr	r3, [pc, #36]	@ (80102f8 <_Bfree+0x3c>)
 80102d4:	218f      	movs	r1, #143	@ 0x8f
 80102d6:	4809      	ldr	r0, [pc, #36]	@ (80102fc <_Bfree+0x40>)
 80102d8:	f000 fd60 	bl	8010d9c <__assert_func>
 80102dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80102e0:	6006      	str	r6, [r0, #0]
 80102e2:	60c6      	str	r6, [r0, #12]
 80102e4:	b13c      	cbz	r4, 80102f6 <_Bfree+0x3a>
 80102e6:	69eb      	ldr	r3, [r5, #28]
 80102e8:	6862      	ldr	r2, [r4, #4]
 80102ea:	68db      	ldr	r3, [r3, #12]
 80102ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80102f0:	6021      	str	r1, [r4, #0]
 80102f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80102f6:	bd70      	pop	{r4, r5, r6, pc}
 80102f8:	08011c29 	.word	0x08011c29
 80102fc:	08011ca9 	.word	0x08011ca9

08010300 <__multadd>:
 8010300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010304:	f101 0c14 	add.w	ip, r1, #20
 8010308:	4607      	mov	r7, r0
 801030a:	460c      	mov	r4, r1
 801030c:	461e      	mov	r6, r3
 801030e:	690d      	ldr	r5, [r1, #16]
 8010310:	2000      	movs	r0, #0
 8010312:	f8dc 3000 	ldr.w	r3, [ip]
 8010316:	3001      	adds	r0, #1
 8010318:	b299      	uxth	r1, r3
 801031a:	4285      	cmp	r5, r0
 801031c:	fb02 6101 	mla	r1, r2, r1, r6
 8010320:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010324:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8010328:	b289      	uxth	r1, r1
 801032a:	fb02 3306 	mla	r3, r2, r6, r3
 801032e:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010332:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010336:	f84c 1b04 	str.w	r1, [ip], #4
 801033a:	dcea      	bgt.n	8010312 <__multadd+0x12>
 801033c:	b30e      	cbz	r6, 8010382 <__multadd+0x82>
 801033e:	68a3      	ldr	r3, [r4, #8]
 8010340:	42ab      	cmp	r3, r5
 8010342:	dc19      	bgt.n	8010378 <__multadd+0x78>
 8010344:	6861      	ldr	r1, [r4, #4]
 8010346:	4638      	mov	r0, r7
 8010348:	3101      	adds	r1, #1
 801034a:	f7ff ff77 	bl	801023c <_Balloc>
 801034e:	4680      	mov	r8, r0
 8010350:	b928      	cbnz	r0, 801035e <__multadd+0x5e>
 8010352:	4602      	mov	r2, r0
 8010354:	4b0c      	ldr	r3, [pc, #48]	@ (8010388 <__multadd+0x88>)
 8010356:	21ba      	movs	r1, #186	@ 0xba
 8010358:	480c      	ldr	r0, [pc, #48]	@ (801038c <__multadd+0x8c>)
 801035a:	f000 fd1f 	bl	8010d9c <__assert_func>
 801035e:	6922      	ldr	r2, [r4, #16]
 8010360:	f104 010c 	add.w	r1, r4, #12
 8010364:	300c      	adds	r0, #12
 8010366:	3202      	adds	r2, #2
 8010368:	0092      	lsls	r2, r2, #2
 801036a:	f7fe fffa 	bl	800f362 <memcpy>
 801036e:	4621      	mov	r1, r4
 8010370:	4644      	mov	r4, r8
 8010372:	4638      	mov	r0, r7
 8010374:	f7ff ffa2 	bl	80102bc <_Bfree>
 8010378:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801037c:	3501      	adds	r5, #1
 801037e:	615e      	str	r6, [r3, #20]
 8010380:	6125      	str	r5, [r4, #16]
 8010382:	4620      	mov	r0, r4
 8010384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010388:	08011c98 	.word	0x08011c98
 801038c:	08011ca9 	.word	0x08011ca9

08010390 <__hi0bits>:
 8010390:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8010394:	4603      	mov	r3, r0
 8010396:	bf36      	itet	cc
 8010398:	0403      	lslcc	r3, r0, #16
 801039a:	2000      	movcs	r0, #0
 801039c:	2010      	movcc	r0, #16
 801039e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80103a2:	bf3c      	itt	cc
 80103a4:	021b      	lslcc	r3, r3, #8
 80103a6:	3008      	addcc	r0, #8
 80103a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80103ac:	bf3c      	itt	cc
 80103ae:	011b      	lslcc	r3, r3, #4
 80103b0:	3004      	addcc	r0, #4
 80103b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80103b6:	bf3c      	itt	cc
 80103b8:	009b      	lslcc	r3, r3, #2
 80103ba:	3002      	addcc	r0, #2
 80103bc:	2b00      	cmp	r3, #0
 80103be:	db05      	blt.n	80103cc <__hi0bits+0x3c>
 80103c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80103c4:	f100 0001 	add.w	r0, r0, #1
 80103c8:	bf08      	it	eq
 80103ca:	2020      	moveq	r0, #32
 80103cc:	4770      	bx	lr

080103ce <__lo0bits>:
 80103ce:	6803      	ldr	r3, [r0, #0]
 80103d0:	4602      	mov	r2, r0
 80103d2:	f013 0007 	ands.w	r0, r3, #7
 80103d6:	d00b      	beq.n	80103f0 <__lo0bits+0x22>
 80103d8:	07d9      	lsls	r1, r3, #31
 80103da:	d421      	bmi.n	8010420 <__lo0bits+0x52>
 80103dc:	0798      	lsls	r0, r3, #30
 80103de:	bf47      	ittee	mi
 80103e0:	085b      	lsrmi	r3, r3, #1
 80103e2:	2001      	movmi	r0, #1
 80103e4:	089b      	lsrpl	r3, r3, #2
 80103e6:	2002      	movpl	r0, #2
 80103e8:	bf4c      	ite	mi
 80103ea:	6013      	strmi	r3, [r2, #0]
 80103ec:	6013      	strpl	r3, [r2, #0]
 80103ee:	4770      	bx	lr
 80103f0:	b299      	uxth	r1, r3
 80103f2:	b909      	cbnz	r1, 80103f8 <__lo0bits+0x2a>
 80103f4:	0c1b      	lsrs	r3, r3, #16
 80103f6:	2010      	movs	r0, #16
 80103f8:	b2d9      	uxtb	r1, r3
 80103fa:	b909      	cbnz	r1, 8010400 <__lo0bits+0x32>
 80103fc:	3008      	adds	r0, #8
 80103fe:	0a1b      	lsrs	r3, r3, #8
 8010400:	0719      	lsls	r1, r3, #28
 8010402:	bf04      	itt	eq
 8010404:	091b      	lsreq	r3, r3, #4
 8010406:	3004      	addeq	r0, #4
 8010408:	0799      	lsls	r1, r3, #30
 801040a:	bf04      	itt	eq
 801040c:	089b      	lsreq	r3, r3, #2
 801040e:	3002      	addeq	r0, #2
 8010410:	07d9      	lsls	r1, r3, #31
 8010412:	d403      	bmi.n	801041c <__lo0bits+0x4e>
 8010414:	085b      	lsrs	r3, r3, #1
 8010416:	f100 0001 	add.w	r0, r0, #1
 801041a:	d003      	beq.n	8010424 <__lo0bits+0x56>
 801041c:	6013      	str	r3, [r2, #0]
 801041e:	4770      	bx	lr
 8010420:	2000      	movs	r0, #0
 8010422:	4770      	bx	lr
 8010424:	2020      	movs	r0, #32
 8010426:	4770      	bx	lr

08010428 <__i2b>:
 8010428:	b510      	push	{r4, lr}
 801042a:	460c      	mov	r4, r1
 801042c:	2101      	movs	r1, #1
 801042e:	f7ff ff05 	bl	801023c <_Balloc>
 8010432:	4602      	mov	r2, r0
 8010434:	b928      	cbnz	r0, 8010442 <__i2b+0x1a>
 8010436:	4b05      	ldr	r3, [pc, #20]	@ (801044c <__i2b+0x24>)
 8010438:	f240 1145 	movw	r1, #325	@ 0x145
 801043c:	4804      	ldr	r0, [pc, #16]	@ (8010450 <__i2b+0x28>)
 801043e:	f000 fcad 	bl	8010d9c <__assert_func>
 8010442:	2301      	movs	r3, #1
 8010444:	6144      	str	r4, [r0, #20]
 8010446:	6103      	str	r3, [r0, #16]
 8010448:	bd10      	pop	{r4, pc}
 801044a:	bf00      	nop
 801044c:	08011c98 	.word	0x08011c98
 8010450:	08011ca9 	.word	0x08011ca9

08010454 <__multiply>:
 8010454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010458:	4617      	mov	r7, r2
 801045a:	690a      	ldr	r2, [r1, #16]
 801045c:	4689      	mov	r9, r1
 801045e:	b085      	sub	sp, #20
 8010460:	693b      	ldr	r3, [r7, #16]
 8010462:	429a      	cmp	r2, r3
 8010464:	bfa2      	ittt	ge
 8010466:	463b      	movge	r3, r7
 8010468:	460f      	movge	r7, r1
 801046a:	4699      	movge	r9, r3
 801046c:	693d      	ldr	r5, [r7, #16]
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010474:	6879      	ldr	r1, [r7, #4]
 8010476:	eb05 060a 	add.w	r6, r5, sl
 801047a:	42b3      	cmp	r3, r6
 801047c:	bfb8      	it	lt
 801047e:	3101      	addlt	r1, #1
 8010480:	f7ff fedc 	bl	801023c <_Balloc>
 8010484:	b930      	cbnz	r0, 8010494 <__multiply+0x40>
 8010486:	4602      	mov	r2, r0
 8010488:	4b42      	ldr	r3, [pc, #264]	@ (8010594 <__multiply+0x140>)
 801048a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801048e:	4842      	ldr	r0, [pc, #264]	@ (8010598 <__multiply+0x144>)
 8010490:	f000 fc84 	bl	8010d9c <__assert_func>
 8010494:	f100 0414 	add.w	r4, r0, #20
 8010498:	2200      	movs	r2, #0
 801049a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801049e:	4623      	mov	r3, r4
 80104a0:	4573      	cmp	r3, lr
 80104a2:	d320      	bcc.n	80104e6 <__multiply+0x92>
 80104a4:	f107 0814 	add.w	r8, r7, #20
 80104a8:	f109 0114 	add.w	r1, r9, #20
 80104ac:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80104b0:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80104b4:	9302      	str	r3, [sp, #8]
 80104b6:	1beb      	subs	r3, r5, r7
 80104b8:	3715      	adds	r7, #21
 80104ba:	3b15      	subs	r3, #21
 80104bc:	f023 0303 	bic.w	r3, r3, #3
 80104c0:	3304      	adds	r3, #4
 80104c2:	42bd      	cmp	r5, r7
 80104c4:	bf38      	it	cc
 80104c6:	2304      	movcc	r3, #4
 80104c8:	9301      	str	r3, [sp, #4]
 80104ca:	9b02      	ldr	r3, [sp, #8]
 80104cc:	9103      	str	r1, [sp, #12]
 80104ce:	428b      	cmp	r3, r1
 80104d0:	d80c      	bhi.n	80104ec <__multiply+0x98>
 80104d2:	2e00      	cmp	r6, #0
 80104d4:	dd03      	ble.n	80104de <__multiply+0x8a>
 80104d6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80104da:	2b00      	cmp	r3, #0
 80104dc:	d057      	beq.n	801058e <__multiply+0x13a>
 80104de:	6106      	str	r6, [r0, #16]
 80104e0:	b005      	add	sp, #20
 80104e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104e6:	f843 2b04 	str.w	r2, [r3], #4
 80104ea:	e7d9      	b.n	80104a0 <__multiply+0x4c>
 80104ec:	f8b1 a000 	ldrh.w	sl, [r1]
 80104f0:	f1ba 0f00 	cmp.w	sl, #0
 80104f4:	d021      	beq.n	801053a <__multiply+0xe6>
 80104f6:	46c4      	mov	ip, r8
 80104f8:	46a1      	mov	r9, r4
 80104fa:	2700      	movs	r7, #0
 80104fc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010500:	f8d9 3000 	ldr.w	r3, [r9]
 8010504:	fa1f fb82 	uxth.w	fp, r2
 8010508:	4565      	cmp	r5, ip
 801050a:	b29b      	uxth	r3, r3
 801050c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8010510:	fb0a 330b 	mla	r3, sl, fp, r3
 8010514:	443b      	add	r3, r7
 8010516:	f8d9 7000 	ldr.w	r7, [r9]
 801051a:	ea4f 4717 	mov.w	r7, r7, lsr #16
 801051e:	fb0a 7202 	mla	r2, sl, r2, r7
 8010522:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010526:	b29b      	uxth	r3, r3
 8010528:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801052c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010530:	f849 3b04 	str.w	r3, [r9], #4
 8010534:	d8e2      	bhi.n	80104fc <__multiply+0xa8>
 8010536:	9b01      	ldr	r3, [sp, #4]
 8010538:	50e7      	str	r7, [r4, r3]
 801053a:	9b03      	ldr	r3, [sp, #12]
 801053c:	3104      	adds	r1, #4
 801053e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010542:	f1b9 0f00 	cmp.w	r9, #0
 8010546:	d020      	beq.n	801058a <__multiply+0x136>
 8010548:	6823      	ldr	r3, [r4, #0]
 801054a:	4647      	mov	r7, r8
 801054c:	46a4      	mov	ip, r4
 801054e:	f04f 0a00 	mov.w	sl, #0
 8010552:	f8b7 b000 	ldrh.w	fp, [r7]
 8010556:	b29b      	uxth	r3, r3
 8010558:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801055c:	fb09 220b 	mla	r2, r9, fp, r2
 8010560:	4452      	add	r2, sl
 8010562:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010566:	f84c 3b04 	str.w	r3, [ip], #4
 801056a:	f857 3b04 	ldr.w	r3, [r7], #4
 801056e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010572:	f8bc 3000 	ldrh.w	r3, [ip]
 8010576:	42bd      	cmp	r5, r7
 8010578:	fb09 330a 	mla	r3, r9, sl, r3
 801057c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010580:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010584:	d8e5      	bhi.n	8010552 <__multiply+0xfe>
 8010586:	9a01      	ldr	r2, [sp, #4]
 8010588:	50a3      	str	r3, [r4, r2]
 801058a:	3404      	adds	r4, #4
 801058c:	e79d      	b.n	80104ca <__multiply+0x76>
 801058e:	3e01      	subs	r6, #1
 8010590:	e79f      	b.n	80104d2 <__multiply+0x7e>
 8010592:	bf00      	nop
 8010594:	08011c98 	.word	0x08011c98
 8010598:	08011ca9 	.word	0x08011ca9

0801059c <__pow5mult>:
 801059c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105a0:	4615      	mov	r5, r2
 80105a2:	f012 0203 	ands.w	r2, r2, #3
 80105a6:	4607      	mov	r7, r0
 80105a8:	460e      	mov	r6, r1
 80105aa:	d007      	beq.n	80105bc <__pow5mult+0x20>
 80105ac:	3a01      	subs	r2, #1
 80105ae:	4c25      	ldr	r4, [pc, #148]	@ (8010644 <__pow5mult+0xa8>)
 80105b0:	2300      	movs	r3, #0
 80105b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80105b6:	f7ff fea3 	bl	8010300 <__multadd>
 80105ba:	4606      	mov	r6, r0
 80105bc:	10ad      	asrs	r5, r5, #2
 80105be:	d03d      	beq.n	801063c <__pow5mult+0xa0>
 80105c0:	69fc      	ldr	r4, [r7, #28]
 80105c2:	b97c      	cbnz	r4, 80105e4 <__pow5mult+0x48>
 80105c4:	2010      	movs	r0, #16
 80105c6:	f7ff fd83 	bl	80100d0 <malloc>
 80105ca:	4602      	mov	r2, r0
 80105cc:	61f8      	str	r0, [r7, #28]
 80105ce:	b928      	cbnz	r0, 80105dc <__pow5mult+0x40>
 80105d0:	4b1d      	ldr	r3, [pc, #116]	@ (8010648 <__pow5mult+0xac>)
 80105d2:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80105d6:	481d      	ldr	r0, [pc, #116]	@ (801064c <__pow5mult+0xb0>)
 80105d8:	f000 fbe0 	bl	8010d9c <__assert_func>
 80105dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80105e0:	6004      	str	r4, [r0, #0]
 80105e2:	60c4      	str	r4, [r0, #12]
 80105e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80105e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80105ec:	b94c      	cbnz	r4, 8010602 <__pow5mult+0x66>
 80105ee:	f240 2171 	movw	r1, #625	@ 0x271
 80105f2:	4638      	mov	r0, r7
 80105f4:	f7ff ff18 	bl	8010428 <__i2b>
 80105f8:	2300      	movs	r3, #0
 80105fa:	4604      	mov	r4, r0
 80105fc:	f8c8 0008 	str.w	r0, [r8, #8]
 8010600:	6003      	str	r3, [r0, #0]
 8010602:	f04f 0900 	mov.w	r9, #0
 8010606:	07eb      	lsls	r3, r5, #31
 8010608:	d50a      	bpl.n	8010620 <__pow5mult+0x84>
 801060a:	4631      	mov	r1, r6
 801060c:	4622      	mov	r2, r4
 801060e:	4638      	mov	r0, r7
 8010610:	f7ff ff20 	bl	8010454 <__multiply>
 8010614:	4680      	mov	r8, r0
 8010616:	4631      	mov	r1, r6
 8010618:	4638      	mov	r0, r7
 801061a:	4646      	mov	r6, r8
 801061c:	f7ff fe4e 	bl	80102bc <_Bfree>
 8010620:	106d      	asrs	r5, r5, #1
 8010622:	d00b      	beq.n	801063c <__pow5mult+0xa0>
 8010624:	6820      	ldr	r0, [r4, #0]
 8010626:	b938      	cbnz	r0, 8010638 <__pow5mult+0x9c>
 8010628:	4622      	mov	r2, r4
 801062a:	4621      	mov	r1, r4
 801062c:	4638      	mov	r0, r7
 801062e:	f7ff ff11 	bl	8010454 <__multiply>
 8010632:	6020      	str	r0, [r4, #0]
 8010634:	f8c0 9000 	str.w	r9, [r0]
 8010638:	4604      	mov	r4, r0
 801063a:	e7e4      	b.n	8010606 <__pow5mult+0x6a>
 801063c:	4630      	mov	r0, r6
 801063e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010642:	bf00      	nop
 8010644:	08011d5c 	.word	0x08011d5c
 8010648:	08011c29 	.word	0x08011c29
 801064c:	08011ca9 	.word	0x08011ca9

08010650 <__lshift>:
 8010650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010654:	460c      	mov	r4, r1
 8010656:	4607      	mov	r7, r0
 8010658:	4691      	mov	r9, r2
 801065a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801065e:	6923      	ldr	r3, [r4, #16]
 8010660:	6849      	ldr	r1, [r1, #4]
 8010662:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010666:	68a3      	ldr	r3, [r4, #8]
 8010668:	f108 0601 	add.w	r6, r8, #1
 801066c:	42b3      	cmp	r3, r6
 801066e:	db0b      	blt.n	8010688 <__lshift+0x38>
 8010670:	4638      	mov	r0, r7
 8010672:	f7ff fde3 	bl	801023c <_Balloc>
 8010676:	4605      	mov	r5, r0
 8010678:	b948      	cbnz	r0, 801068e <__lshift+0x3e>
 801067a:	4602      	mov	r2, r0
 801067c:	4b28      	ldr	r3, [pc, #160]	@ (8010720 <__lshift+0xd0>)
 801067e:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010682:	4828      	ldr	r0, [pc, #160]	@ (8010724 <__lshift+0xd4>)
 8010684:	f000 fb8a 	bl	8010d9c <__assert_func>
 8010688:	3101      	adds	r1, #1
 801068a:	005b      	lsls	r3, r3, #1
 801068c:	e7ee      	b.n	801066c <__lshift+0x1c>
 801068e:	2300      	movs	r3, #0
 8010690:	f100 0114 	add.w	r1, r0, #20
 8010694:	f100 0210 	add.w	r2, r0, #16
 8010698:	4618      	mov	r0, r3
 801069a:	4553      	cmp	r3, sl
 801069c:	db33      	blt.n	8010706 <__lshift+0xb6>
 801069e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80106a2:	f104 0314 	add.w	r3, r4, #20
 80106a6:	6920      	ldr	r0, [r4, #16]
 80106a8:	f019 091f 	ands.w	r9, r9, #31
 80106ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80106b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80106b4:	d02b      	beq.n	801070e <__lshift+0xbe>
 80106b6:	f1c9 0e20 	rsb	lr, r9, #32
 80106ba:	468a      	mov	sl, r1
 80106bc:	2200      	movs	r2, #0
 80106be:	6818      	ldr	r0, [r3, #0]
 80106c0:	fa00 f009 	lsl.w	r0, r0, r9
 80106c4:	4310      	orrs	r0, r2
 80106c6:	f84a 0b04 	str.w	r0, [sl], #4
 80106ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80106ce:	459c      	cmp	ip, r3
 80106d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80106d4:	d8f3      	bhi.n	80106be <__lshift+0x6e>
 80106d6:	ebac 0304 	sub.w	r3, ip, r4
 80106da:	f104 0015 	add.w	r0, r4, #21
 80106de:	3b15      	subs	r3, #21
 80106e0:	f023 0303 	bic.w	r3, r3, #3
 80106e4:	3304      	adds	r3, #4
 80106e6:	4560      	cmp	r0, ip
 80106e8:	bf88      	it	hi
 80106ea:	2304      	movhi	r3, #4
 80106ec:	50ca      	str	r2, [r1, r3]
 80106ee:	b10a      	cbz	r2, 80106f4 <__lshift+0xa4>
 80106f0:	f108 0602 	add.w	r6, r8, #2
 80106f4:	3e01      	subs	r6, #1
 80106f6:	4638      	mov	r0, r7
 80106f8:	4621      	mov	r1, r4
 80106fa:	612e      	str	r6, [r5, #16]
 80106fc:	f7ff fdde 	bl	80102bc <_Bfree>
 8010700:	4628      	mov	r0, r5
 8010702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010706:	3301      	adds	r3, #1
 8010708:	f842 0f04 	str.w	r0, [r2, #4]!
 801070c:	e7c5      	b.n	801069a <__lshift+0x4a>
 801070e:	3904      	subs	r1, #4
 8010710:	f853 2b04 	ldr.w	r2, [r3], #4
 8010714:	459c      	cmp	ip, r3
 8010716:	f841 2f04 	str.w	r2, [r1, #4]!
 801071a:	d8f9      	bhi.n	8010710 <__lshift+0xc0>
 801071c:	e7ea      	b.n	80106f4 <__lshift+0xa4>
 801071e:	bf00      	nop
 8010720:	08011c98 	.word	0x08011c98
 8010724:	08011ca9 	.word	0x08011ca9

08010728 <__mcmp>:
 8010728:	4603      	mov	r3, r0
 801072a:	690a      	ldr	r2, [r1, #16]
 801072c:	6900      	ldr	r0, [r0, #16]
 801072e:	1a80      	subs	r0, r0, r2
 8010730:	b530      	push	{r4, r5, lr}
 8010732:	d10e      	bne.n	8010752 <__mcmp+0x2a>
 8010734:	3314      	adds	r3, #20
 8010736:	3114      	adds	r1, #20
 8010738:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801073c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010740:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010744:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010748:	4295      	cmp	r5, r2
 801074a:	d003      	beq.n	8010754 <__mcmp+0x2c>
 801074c:	d205      	bcs.n	801075a <__mcmp+0x32>
 801074e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010752:	bd30      	pop	{r4, r5, pc}
 8010754:	42a3      	cmp	r3, r4
 8010756:	d3f3      	bcc.n	8010740 <__mcmp+0x18>
 8010758:	e7fb      	b.n	8010752 <__mcmp+0x2a>
 801075a:	2001      	movs	r0, #1
 801075c:	e7f9      	b.n	8010752 <__mcmp+0x2a>
	...

08010760 <__mdiff>:
 8010760:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010764:	4689      	mov	r9, r1
 8010766:	4606      	mov	r6, r0
 8010768:	4611      	mov	r1, r2
 801076a:	4614      	mov	r4, r2
 801076c:	4648      	mov	r0, r9
 801076e:	f7ff ffdb 	bl	8010728 <__mcmp>
 8010772:	1e05      	subs	r5, r0, #0
 8010774:	d112      	bne.n	801079c <__mdiff+0x3c>
 8010776:	4629      	mov	r1, r5
 8010778:	4630      	mov	r0, r6
 801077a:	f7ff fd5f 	bl	801023c <_Balloc>
 801077e:	4602      	mov	r2, r0
 8010780:	b928      	cbnz	r0, 801078e <__mdiff+0x2e>
 8010782:	4b41      	ldr	r3, [pc, #260]	@ (8010888 <__mdiff+0x128>)
 8010784:	f240 2137 	movw	r1, #567	@ 0x237
 8010788:	4840      	ldr	r0, [pc, #256]	@ (801088c <__mdiff+0x12c>)
 801078a:	f000 fb07 	bl	8010d9c <__assert_func>
 801078e:	2301      	movs	r3, #1
 8010790:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010794:	4610      	mov	r0, r2
 8010796:	b003      	add	sp, #12
 8010798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801079c:	bfbc      	itt	lt
 801079e:	464b      	movlt	r3, r9
 80107a0:	46a1      	movlt	r9, r4
 80107a2:	4630      	mov	r0, r6
 80107a4:	bfb8      	it	lt
 80107a6:	2501      	movlt	r5, #1
 80107a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80107ac:	bfb4      	ite	lt
 80107ae:	461c      	movlt	r4, r3
 80107b0:	2500      	movge	r5, #0
 80107b2:	f7ff fd43 	bl	801023c <_Balloc>
 80107b6:	4602      	mov	r2, r0
 80107b8:	b918      	cbnz	r0, 80107c2 <__mdiff+0x62>
 80107ba:	4b33      	ldr	r3, [pc, #204]	@ (8010888 <__mdiff+0x128>)
 80107bc:	f240 2145 	movw	r1, #581	@ 0x245
 80107c0:	e7e2      	b.n	8010788 <__mdiff+0x28>
 80107c2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80107c6:	f104 0e14 	add.w	lr, r4, #20
 80107ca:	6926      	ldr	r6, [r4, #16]
 80107cc:	f100 0b14 	add.w	fp, r0, #20
 80107d0:	60c5      	str	r5, [r0, #12]
 80107d2:	f109 0514 	add.w	r5, r9, #20
 80107d6:	f109 0310 	add.w	r3, r9, #16
 80107da:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80107de:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80107e2:	46d9      	mov	r9, fp
 80107e4:	f04f 0c00 	mov.w	ip, #0
 80107e8:	9301      	str	r3, [sp, #4]
 80107ea:	9b01      	ldr	r3, [sp, #4]
 80107ec:	f85e 0b04 	ldr.w	r0, [lr], #4
 80107f0:	f853 af04 	ldr.w	sl, [r3, #4]!
 80107f4:	4576      	cmp	r6, lr
 80107f6:	9301      	str	r3, [sp, #4]
 80107f8:	fa1f f38a 	uxth.w	r3, sl
 80107fc:	4619      	mov	r1, r3
 80107fe:	b283      	uxth	r3, r0
 8010800:	ea4f 4010 	mov.w	r0, r0, lsr #16
 8010804:	eba1 0303 	sub.w	r3, r1, r3
 8010808:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801080c:	4463      	add	r3, ip
 801080e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010812:	b29b      	uxth	r3, r3
 8010814:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010818:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801081c:	f849 3b04 	str.w	r3, [r9], #4
 8010820:	d8e3      	bhi.n	80107ea <__mdiff+0x8a>
 8010822:	1b33      	subs	r3, r6, r4
 8010824:	3415      	adds	r4, #21
 8010826:	3b15      	subs	r3, #21
 8010828:	f023 0303 	bic.w	r3, r3, #3
 801082c:	3304      	adds	r3, #4
 801082e:	42a6      	cmp	r6, r4
 8010830:	bf38      	it	cc
 8010832:	2304      	movcc	r3, #4
 8010834:	441d      	add	r5, r3
 8010836:	445b      	add	r3, fp
 8010838:	462c      	mov	r4, r5
 801083a:	461e      	mov	r6, r3
 801083c:	4544      	cmp	r4, r8
 801083e:	d30e      	bcc.n	801085e <__mdiff+0xfe>
 8010840:	f108 0103 	add.w	r1, r8, #3
 8010844:	1b49      	subs	r1, r1, r5
 8010846:	3d03      	subs	r5, #3
 8010848:	f021 0103 	bic.w	r1, r1, #3
 801084c:	45a8      	cmp	r8, r5
 801084e:	bf38      	it	cc
 8010850:	2100      	movcc	r1, #0
 8010852:	440b      	add	r3, r1
 8010854:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010858:	b199      	cbz	r1, 8010882 <__mdiff+0x122>
 801085a:	6117      	str	r7, [r2, #16]
 801085c:	e79a      	b.n	8010794 <__mdiff+0x34>
 801085e:	f854 1b04 	ldr.w	r1, [r4], #4
 8010862:	46e6      	mov	lr, ip
 8010864:	fa1f fc81 	uxth.w	ip, r1
 8010868:	0c08      	lsrs	r0, r1, #16
 801086a:	4471      	add	r1, lr
 801086c:	44f4      	add	ip, lr
 801086e:	b289      	uxth	r1, r1
 8010870:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010874:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010878:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801087c:	f846 1b04 	str.w	r1, [r6], #4
 8010880:	e7dc      	b.n	801083c <__mdiff+0xdc>
 8010882:	3f01      	subs	r7, #1
 8010884:	e7e6      	b.n	8010854 <__mdiff+0xf4>
 8010886:	bf00      	nop
 8010888:	08011c98 	.word	0x08011c98
 801088c:	08011ca9 	.word	0x08011ca9

08010890 <__d2b>:
 8010890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010894:	460f      	mov	r7, r1
 8010896:	2101      	movs	r1, #1
 8010898:	4616      	mov	r6, r2
 801089a:	ec59 8b10 	vmov	r8, r9, d0
 801089e:	f7ff fccd 	bl	801023c <_Balloc>
 80108a2:	4604      	mov	r4, r0
 80108a4:	b930      	cbnz	r0, 80108b4 <__d2b+0x24>
 80108a6:	4602      	mov	r2, r0
 80108a8:	4b23      	ldr	r3, [pc, #140]	@ (8010938 <__d2b+0xa8>)
 80108aa:	f240 310f 	movw	r1, #783	@ 0x30f
 80108ae:	4823      	ldr	r0, [pc, #140]	@ (801093c <__d2b+0xac>)
 80108b0:	f000 fa74 	bl	8010d9c <__assert_func>
 80108b4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80108b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80108bc:	b10d      	cbz	r5, 80108c2 <__d2b+0x32>
 80108be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80108c2:	9301      	str	r3, [sp, #4]
 80108c4:	f1b8 0300 	subs.w	r3, r8, #0
 80108c8:	d023      	beq.n	8010912 <__d2b+0x82>
 80108ca:	4668      	mov	r0, sp
 80108cc:	9300      	str	r3, [sp, #0]
 80108ce:	f7ff fd7e 	bl	80103ce <__lo0bits>
 80108d2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80108d6:	b1d0      	cbz	r0, 801090e <__d2b+0x7e>
 80108d8:	f1c0 0320 	rsb	r3, r0, #32
 80108dc:	fa02 f303 	lsl.w	r3, r2, r3
 80108e0:	40c2      	lsrs	r2, r0
 80108e2:	430b      	orrs	r3, r1
 80108e4:	9201      	str	r2, [sp, #4]
 80108e6:	6163      	str	r3, [r4, #20]
 80108e8:	9b01      	ldr	r3, [sp, #4]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	61a3      	str	r3, [r4, #24]
 80108ee:	bf0c      	ite	eq
 80108f0:	2201      	moveq	r2, #1
 80108f2:	2202      	movne	r2, #2
 80108f4:	6122      	str	r2, [r4, #16]
 80108f6:	b1a5      	cbz	r5, 8010922 <__d2b+0x92>
 80108f8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80108fc:	4405      	add	r5, r0
 80108fe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010902:	603d      	str	r5, [r7, #0]
 8010904:	6030      	str	r0, [r6, #0]
 8010906:	4620      	mov	r0, r4
 8010908:	b003      	add	sp, #12
 801090a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801090e:	6161      	str	r1, [r4, #20]
 8010910:	e7ea      	b.n	80108e8 <__d2b+0x58>
 8010912:	a801      	add	r0, sp, #4
 8010914:	f7ff fd5b 	bl	80103ce <__lo0bits>
 8010918:	9b01      	ldr	r3, [sp, #4]
 801091a:	3020      	adds	r0, #32
 801091c:	2201      	movs	r2, #1
 801091e:	6163      	str	r3, [r4, #20]
 8010920:	e7e8      	b.n	80108f4 <__d2b+0x64>
 8010922:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010926:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801092a:	6038      	str	r0, [r7, #0]
 801092c:	6918      	ldr	r0, [r3, #16]
 801092e:	f7ff fd2f 	bl	8010390 <__hi0bits>
 8010932:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010936:	e7e5      	b.n	8010904 <__d2b+0x74>
 8010938:	08011c98 	.word	0x08011c98
 801093c:	08011ca9 	.word	0x08011ca9

08010940 <__ssputs_r>:
 8010940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010944:	461f      	mov	r7, r3
 8010946:	688e      	ldr	r6, [r1, #8]
 8010948:	4682      	mov	sl, r0
 801094a:	460c      	mov	r4, r1
 801094c:	42be      	cmp	r6, r7
 801094e:	4690      	mov	r8, r2
 8010950:	680b      	ldr	r3, [r1, #0]
 8010952:	d82d      	bhi.n	80109b0 <__ssputs_r+0x70>
 8010954:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010958:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801095c:	d026      	beq.n	80109ac <__ssputs_r+0x6c>
 801095e:	6965      	ldr	r5, [r4, #20]
 8010960:	6909      	ldr	r1, [r1, #16]
 8010962:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010966:	eba3 0901 	sub.w	r9, r3, r1
 801096a:	1c7b      	adds	r3, r7, #1
 801096c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010970:	444b      	add	r3, r9
 8010972:	106d      	asrs	r5, r5, #1
 8010974:	429d      	cmp	r5, r3
 8010976:	bf38      	it	cc
 8010978:	461d      	movcc	r5, r3
 801097a:	0553      	lsls	r3, r2, #21
 801097c:	d527      	bpl.n	80109ce <__ssputs_r+0x8e>
 801097e:	4629      	mov	r1, r5
 8010980:	f7ff fbd0 	bl	8010124 <_malloc_r>
 8010984:	4606      	mov	r6, r0
 8010986:	b360      	cbz	r0, 80109e2 <__ssputs_r+0xa2>
 8010988:	464a      	mov	r2, r9
 801098a:	6921      	ldr	r1, [r4, #16]
 801098c:	f7fe fce9 	bl	800f362 <memcpy>
 8010990:	89a3      	ldrh	r3, [r4, #12]
 8010992:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010996:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801099a:	81a3      	strh	r3, [r4, #12]
 801099c:	6126      	str	r6, [r4, #16]
 801099e:	444e      	add	r6, r9
 80109a0:	6165      	str	r5, [r4, #20]
 80109a2:	eba5 0509 	sub.w	r5, r5, r9
 80109a6:	6026      	str	r6, [r4, #0]
 80109a8:	463e      	mov	r6, r7
 80109aa:	60a5      	str	r5, [r4, #8]
 80109ac:	42be      	cmp	r6, r7
 80109ae:	d900      	bls.n	80109b2 <__ssputs_r+0x72>
 80109b0:	463e      	mov	r6, r7
 80109b2:	4632      	mov	r2, r6
 80109b4:	4641      	mov	r1, r8
 80109b6:	6820      	ldr	r0, [r4, #0]
 80109b8:	f000 f9c6 	bl	8010d48 <memmove>
 80109bc:	68a3      	ldr	r3, [r4, #8]
 80109be:	2000      	movs	r0, #0
 80109c0:	1b9b      	subs	r3, r3, r6
 80109c2:	60a3      	str	r3, [r4, #8]
 80109c4:	6823      	ldr	r3, [r4, #0]
 80109c6:	4433      	add	r3, r6
 80109c8:	6023      	str	r3, [r4, #0]
 80109ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80109ce:	462a      	mov	r2, r5
 80109d0:	f000 fa28 	bl	8010e24 <_realloc_r>
 80109d4:	4606      	mov	r6, r0
 80109d6:	2800      	cmp	r0, #0
 80109d8:	d1e0      	bne.n	801099c <__ssputs_r+0x5c>
 80109da:	6921      	ldr	r1, [r4, #16]
 80109dc:	4650      	mov	r0, sl
 80109de:	f7ff fb2d 	bl	801003c <_free_r>
 80109e2:	230c      	movs	r3, #12
 80109e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80109e8:	f8ca 3000 	str.w	r3, [sl]
 80109ec:	89a3      	ldrh	r3, [r4, #12]
 80109ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80109f2:	81a3      	strh	r3, [r4, #12]
 80109f4:	e7e9      	b.n	80109ca <__ssputs_r+0x8a>
	...

080109f8 <_svfiprintf_r>:
 80109f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109fc:	4698      	mov	r8, r3
 80109fe:	898b      	ldrh	r3, [r1, #12]
 8010a00:	b09d      	sub	sp, #116	@ 0x74
 8010a02:	4607      	mov	r7, r0
 8010a04:	061b      	lsls	r3, r3, #24
 8010a06:	460d      	mov	r5, r1
 8010a08:	4614      	mov	r4, r2
 8010a0a:	d510      	bpl.n	8010a2e <_svfiprintf_r+0x36>
 8010a0c:	690b      	ldr	r3, [r1, #16]
 8010a0e:	b973      	cbnz	r3, 8010a2e <_svfiprintf_r+0x36>
 8010a10:	2140      	movs	r1, #64	@ 0x40
 8010a12:	f7ff fb87 	bl	8010124 <_malloc_r>
 8010a16:	6028      	str	r0, [r5, #0]
 8010a18:	6128      	str	r0, [r5, #16]
 8010a1a:	b930      	cbnz	r0, 8010a2a <_svfiprintf_r+0x32>
 8010a1c:	230c      	movs	r3, #12
 8010a1e:	603b      	str	r3, [r7, #0]
 8010a20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010a24:	b01d      	add	sp, #116	@ 0x74
 8010a26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a2a:	2340      	movs	r3, #64	@ 0x40
 8010a2c:	616b      	str	r3, [r5, #20]
 8010a2e:	2300      	movs	r3, #0
 8010a30:	f8cd 800c 	str.w	r8, [sp, #12]
 8010a34:	f04f 0901 	mov.w	r9, #1
 8010a38:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8010bdc <_svfiprintf_r+0x1e4>
 8010a3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8010a3e:	2320      	movs	r3, #32
 8010a40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010a44:	2330      	movs	r3, #48	@ 0x30
 8010a46:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010a4a:	4623      	mov	r3, r4
 8010a4c:	469a      	mov	sl, r3
 8010a4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010a52:	b10a      	cbz	r2, 8010a58 <_svfiprintf_r+0x60>
 8010a54:	2a25      	cmp	r2, #37	@ 0x25
 8010a56:	d1f9      	bne.n	8010a4c <_svfiprintf_r+0x54>
 8010a58:	ebba 0b04 	subs.w	fp, sl, r4
 8010a5c:	d00b      	beq.n	8010a76 <_svfiprintf_r+0x7e>
 8010a5e:	465b      	mov	r3, fp
 8010a60:	4622      	mov	r2, r4
 8010a62:	4629      	mov	r1, r5
 8010a64:	4638      	mov	r0, r7
 8010a66:	f7ff ff6b 	bl	8010940 <__ssputs_r>
 8010a6a:	3001      	adds	r0, #1
 8010a6c:	f000 80a7 	beq.w	8010bbe <_svfiprintf_r+0x1c6>
 8010a70:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010a72:	445a      	add	r2, fp
 8010a74:	9209      	str	r2, [sp, #36]	@ 0x24
 8010a76:	f89a 3000 	ldrb.w	r3, [sl]
 8010a7a:	2b00      	cmp	r3, #0
 8010a7c:	f000 809f 	beq.w	8010bbe <_svfiprintf_r+0x1c6>
 8010a80:	2300      	movs	r3, #0
 8010a82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010a86:	f10a 0a01 	add.w	sl, sl, #1
 8010a8a:	9304      	str	r3, [sp, #16]
 8010a8c:	9307      	str	r3, [sp, #28]
 8010a8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010a92:	931a      	str	r3, [sp, #104]	@ 0x68
 8010a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010a98:	4654      	mov	r4, sl
 8010a9a:	2205      	movs	r2, #5
 8010a9c:	484f      	ldr	r0, [pc, #316]	@ (8010bdc <_svfiprintf_r+0x1e4>)
 8010a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010aa2:	f7fe fc50 	bl	800f346 <memchr>
 8010aa6:	9a04      	ldr	r2, [sp, #16]
 8010aa8:	b9d8      	cbnz	r0, 8010ae2 <_svfiprintf_r+0xea>
 8010aaa:	06d0      	lsls	r0, r2, #27
 8010aac:	bf44      	itt	mi
 8010aae:	2320      	movmi	r3, #32
 8010ab0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ab4:	0711      	lsls	r1, r2, #28
 8010ab6:	bf44      	itt	mi
 8010ab8:	232b      	movmi	r3, #43	@ 0x2b
 8010aba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010abe:	f89a 3000 	ldrb.w	r3, [sl]
 8010ac2:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ac4:	d015      	beq.n	8010af2 <_svfiprintf_r+0xfa>
 8010ac6:	9a07      	ldr	r2, [sp, #28]
 8010ac8:	4654      	mov	r4, sl
 8010aca:	2000      	movs	r0, #0
 8010acc:	f04f 0c0a 	mov.w	ip, #10
 8010ad0:	4621      	mov	r1, r4
 8010ad2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010ad6:	3b30      	subs	r3, #48	@ 0x30
 8010ad8:	2b09      	cmp	r3, #9
 8010ada:	d94b      	bls.n	8010b74 <_svfiprintf_r+0x17c>
 8010adc:	b1b0      	cbz	r0, 8010b0c <_svfiprintf_r+0x114>
 8010ade:	9207      	str	r2, [sp, #28]
 8010ae0:	e014      	b.n	8010b0c <_svfiprintf_r+0x114>
 8010ae2:	eba0 0308 	sub.w	r3, r0, r8
 8010ae6:	46a2      	mov	sl, r4
 8010ae8:	fa09 f303 	lsl.w	r3, r9, r3
 8010aec:	4313      	orrs	r3, r2
 8010aee:	9304      	str	r3, [sp, #16]
 8010af0:	e7d2      	b.n	8010a98 <_svfiprintf_r+0xa0>
 8010af2:	9b03      	ldr	r3, [sp, #12]
 8010af4:	1d19      	adds	r1, r3, #4
 8010af6:	681b      	ldr	r3, [r3, #0]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	9103      	str	r1, [sp, #12]
 8010afc:	bfbb      	ittet	lt
 8010afe:	425b      	neglt	r3, r3
 8010b00:	f042 0202 	orrlt.w	r2, r2, #2
 8010b04:	9307      	strge	r3, [sp, #28]
 8010b06:	9307      	strlt	r3, [sp, #28]
 8010b08:	bfb8      	it	lt
 8010b0a:	9204      	strlt	r2, [sp, #16]
 8010b0c:	7823      	ldrb	r3, [r4, #0]
 8010b0e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010b10:	d10a      	bne.n	8010b28 <_svfiprintf_r+0x130>
 8010b12:	7863      	ldrb	r3, [r4, #1]
 8010b14:	2b2a      	cmp	r3, #42	@ 0x2a
 8010b16:	d132      	bne.n	8010b7e <_svfiprintf_r+0x186>
 8010b18:	9b03      	ldr	r3, [sp, #12]
 8010b1a:	3402      	adds	r4, #2
 8010b1c:	1d1a      	adds	r2, r3, #4
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010b24:	9203      	str	r2, [sp, #12]
 8010b26:	9305      	str	r3, [sp, #20]
 8010b28:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8010bec <_svfiprintf_r+0x1f4>
 8010b2c:	2203      	movs	r2, #3
 8010b2e:	7821      	ldrb	r1, [r4, #0]
 8010b30:	4650      	mov	r0, sl
 8010b32:	f7fe fc08 	bl	800f346 <memchr>
 8010b36:	b138      	cbz	r0, 8010b48 <_svfiprintf_r+0x150>
 8010b38:	eba0 000a 	sub.w	r0, r0, sl
 8010b3c:	2240      	movs	r2, #64	@ 0x40
 8010b3e:	9b04      	ldr	r3, [sp, #16]
 8010b40:	3401      	adds	r4, #1
 8010b42:	4082      	lsls	r2, r0
 8010b44:	4313      	orrs	r3, r2
 8010b46:	9304      	str	r3, [sp, #16]
 8010b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010b4c:	2206      	movs	r2, #6
 8010b4e:	4824      	ldr	r0, [pc, #144]	@ (8010be0 <_svfiprintf_r+0x1e8>)
 8010b50:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010b54:	f7fe fbf7 	bl	800f346 <memchr>
 8010b58:	2800      	cmp	r0, #0
 8010b5a:	d036      	beq.n	8010bca <_svfiprintf_r+0x1d2>
 8010b5c:	4b21      	ldr	r3, [pc, #132]	@ (8010be4 <_svfiprintf_r+0x1ec>)
 8010b5e:	bb1b      	cbnz	r3, 8010ba8 <_svfiprintf_r+0x1b0>
 8010b60:	9b03      	ldr	r3, [sp, #12]
 8010b62:	3307      	adds	r3, #7
 8010b64:	f023 0307 	bic.w	r3, r3, #7
 8010b68:	3308      	adds	r3, #8
 8010b6a:	9303      	str	r3, [sp, #12]
 8010b6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010b6e:	4433      	add	r3, r6
 8010b70:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b72:	e76a      	b.n	8010a4a <_svfiprintf_r+0x52>
 8010b74:	fb0c 3202 	mla	r2, ip, r2, r3
 8010b78:	460c      	mov	r4, r1
 8010b7a:	2001      	movs	r0, #1
 8010b7c:	e7a8      	b.n	8010ad0 <_svfiprintf_r+0xd8>
 8010b7e:	2300      	movs	r3, #0
 8010b80:	3401      	adds	r4, #1
 8010b82:	f04f 0c0a 	mov.w	ip, #10
 8010b86:	4619      	mov	r1, r3
 8010b88:	9305      	str	r3, [sp, #20]
 8010b8a:	4620      	mov	r0, r4
 8010b8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010b90:	3a30      	subs	r2, #48	@ 0x30
 8010b92:	2a09      	cmp	r2, #9
 8010b94:	d903      	bls.n	8010b9e <_svfiprintf_r+0x1a6>
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d0c6      	beq.n	8010b28 <_svfiprintf_r+0x130>
 8010b9a:	9105      	str	r1, [sp, #20]
 8010b9c:	e7c4      	b.n	8010b28 <_svfiprintf_r+0x130>
 8010b9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010ba2:	4604      	mov	r4, r0
 8010ba4:	2301      	movs	r3, #1
 8010ba6:	e7f0      	b.n	8010b8a <_svfiprintf_r+0x192>
 8010ba8:	ab03      	add	r3, sp, #12
 8010baa:	462a      	mov	r2, r5
 8010bac:	a904      	add	r1, sp, #16
 8010bae:	4638      	mov	r0, r7
 8010bb0:	9300      	str	r3, [sp, #0]
 8010bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8010be8 <_svfiprintf_r+0x1f0>)
 8010bb4:	f7fd fdf4 	bl	800e7a0 <_printf_float>
 8010bb8:	1c42      	adds	r2, r0, #1
 8010bba:	4606      	mov	r6, r0
 8010bbc:	d1d6      	bne.n	8010b6c <_svfiprintf_r+0x174>
 8010bbe:	89ab      	ldrh	r3, [r5, #12]
 8010bc0:	065b      	lsls	r3, r3, #25
 8010bc2:	f53f af2d 	bmi.w	8010a20 <_svfiprintf_r+0x28>
 8010bc6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010bc8:	e72c      	b.n	8010a24 <_svfiprintf_r+0x2c>
 8010bca:	ab03      	add	r3, sp, #12
 8010bcc:	462a      	mov	r2, r5
 8010bce:	a904      	add	r1, sp, #16
 8010bd0:	4638      	mov	r0, r7
 8010bd2:	9300      	str	r3, [sp, #0]
 8010bd4:	4b04      	ldr	r3, [pc, #16]	@ (8010be8 <_svfiprintf_r+0x1f0>)
 8010bd6:	f7fe f87f 	bl	800ecd8 <_printf_i>
 8010bda:	e7ed      	b.n	8010bb8 <_svfiprintf_r+0x1c0>
 8010bdc:	08011d02 	.word	0x08011d02
 8010be0:	08011d0c 	.word	0x08011d0c
 8010be4:	0800e7a1 	.word	0x0800e7a1
 8010be8:	08010941 	.word	0x08010941
 8010bec:	08011d08 	.word	0x08011d08

08010bf0 <__sflush_r>:
 8010bf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010bf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010bf8:	0716      	lsls	r6, r2, #28
 8010bfa:	4605      	mov	r5, r0
 8010bfc:	460c      	mov	r4, r1
 8010bfe:	d454      	bmi.n	8010caa <__sflush_r+0xba>
 8010c00:	684b      	ldr	r3, [r1, #4]
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	dc02      	bgt.n	8010c0c <__sflush_r+0x1c>
 8010c06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010c08:	2b00      	cmp	r3, #0
 8010c0a:	dd48      	ble.n	8010c9e <__sflush_r+0xae>
 8010c0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010c0e:	2e00      	cmp	r6, #0
 8010c10:	d045      	beq.n	8010c9e <__sflush_r+0xae>
 8010c12:	2300      	movs	r3, #0
 8010c14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010c18:	682f      	ldr	r7, [r5, #0]
 8010c1a:	6a21      	ldr	r1, [r4, #32]
 8010c1c:	602b      	str	r3, [r5, #0]
 8010c1e:	d030      	beq.n	8010c82 <__sflush_r+0x92>
 8010c20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8010c22:	89a3      	ldrh	r3, [r4, #12]
 8010c24:	0759      	lsls	r1, r3, #29
 8010c26:	d505      	bpl.n	8010c34 <__sflush_r+0x44>
 8010c28:	6863      	ldr	r3, [r4, #4]
 8010c2a:	1ad2      	subs	r2, r2, r3
 8010c2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010c2e:	b10b      	cbz	r3, 8010c34 <__sflush_r+0x44>
 8010c30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8010c32:	1ad2      	subs	r2, r2, r3
 8010c34:	2300      	movs	r3, #0
 8010c36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010c38:	6a21      	ldr	r1, [r4, #32]
 8010c3a:	4628      	mov	r0, r5
 8010c3c:	47b0      	blx	r6
 8010c3e:	1c43      	adds	r3, r0, #1
 8010c40:	89a3      	ldrh	r3, [r4, #12]
 8010c42:	d106      	bne.n	8010c52 <__sflush_r+0x62>
 8010c44:	6829      	ldr	r1, [r5, #0]
 8010c46:	291d      	cmp	r1, #29
 8010c48:	d82b      	bhi.n	8010ca2 <__sflush_r+0xb2>
 8010c4a:	4a2a      	ldr	r2, [pc, #168]	@ (8010cf4 <__sflush_r+0x104>)
 8010c4c:	40ca      	lsrs	r2, r1
 8010c4e:	07d6      	lsls	r6, r2, #31
 8010c50:	d527      	bpl.n	8010ca2 <__sflush_r+0xb2>
 8010c52:	2200      	movs	r2, #0
 8010c54:	04d9      	lsls	r1, r3, #19
 8010c56:	6062      	str	r2, [r4, #4]
 8010c58:	6922      	ldr	r2, [r4, #16]
 8010c5a:	6022      	str	r2, [r4, #0]
 8010c5c:	d504      	bpl.n	8010c68 <__sflush_r+0x78>
 8010c5e:	1c42      	adds	r2, r0, #1
 8010c60:	d101      	bne.n	8010c66 <__sflush_r+0x76>
 8010c62:	682b      	ldr	r3, [r5, #0]
 8010c64:	b903      	cbnz	r3, 8010c68 <__sflush_r+0x78>
 8010c66:	6560      	str	r0, [r4, #84]	@ 0x54
 8010c68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c6a:	602f      	str	r7, [r5, #0]
 8010c6c:	b1b9      	cbz	r1, 8010c9e <__sflush_r+0xae>
 8010c6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c72:	4299      	cmp	r1, r3
 8010c74:	d002      	beq.n	8010c7c <__sflush_r+0x8c>
 8010c76:	4628      	mov	r0, r5
 8010c78:	f7ff f9e0 	bl	801003c <_free_r>
 8010c7c:	2300      	movs	r3, #0
 8010c7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c80:	e00d      	b.n	8010c9e <__sflush_r+0xae>
 8010c82:	2301      	movs	r3, #1
 8010c84:	4628      	mov	r0, r5
 8010c86:	47b0      	blx	r6
 8010c88:	4602      	mov	r2, r0
 8010c8a:	1c50      	adds	r0, r2, #1
 8010c8c:	d1c9      	bne.n	8010c22 <__sflush_r+0x32>
 8010c8e:	682b      	ldr	r3, [r5, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d0c6      	beq.n	8010c22 <__sflush_r+0x32>
 8010c94:	2b1d      	cmp	r3, #29
 8010c96:	d001      	beq.n	8010c9c <__sflush_r+0xac>
 8010c98:	2b16      	cmp	r3, #22
 8010c9a:	d11d      	bne.n	8010cd8 <__sflush_r+0xe8>
 8010c9c:	602f      	str	r7, [r5, #0]
 8010c9e:	2000      	movs	r0, #0
 8010ca0:	e021      	b.n	8010ce6 <__sflush_r+0xf6>
 8010ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ca6:	b21b      	sxth	r3, r3
 8010ca8:	e01a      	b.n	8010ce0 <__sflush_r+0xf0>
 8010caa:	690f      	ldr	r7, [r1, #16]
 8010cac:	2f00      	cmp	r7, #0
 8010cae:	d0f6      	beq.n	8010c9e <__sflush_r+0xae>
 8010cb0:	0793      	lsls	r3, r2, #30
 8010cb2:	680e      	ldr	r6, [r1, #0]
 8010cb4:	600f      	str	r7, [r1, #0]
 8010cb6:	bf0c      	ite	eq
 8010cb8:	694b      	ldreq	r3, [r1, #20]
 8010cba:	2300      	movne	r3, #0
 8010cbc:	eba6 0807 	sub.w	r8, r6, r7
 8010cc0:	608b      	str	r3, [r1, #8]
 8010cc2:	f1b8 0f00 	cmp.w	r8, #0
 8010cc6:	ddea      	ble.n	8010c9e <__sflush_r+0xae>
 8010cc8:	4643      	mov	r3, r8
 8010cca:	463a      	mov	r2, r7
 8010ccc:	6a21      	ldr	r1, [r4, #32]
 8010cce:	4628      	mov	r0, r5
 8010cd0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010cd2:	47b0      	blx	r6
 8010cd4:	2800      	cmp	r0, #0
 8010cd6:	dc08      	bgt.n	8010cea <__sflush_r+0xfa>
 8010cd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010cdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ce0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010ce4:	81a3      	strh	r3, [r4, #12]
 8010ce6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010cea:	4407      	add	r7, r0
 8010cec:	eba8 0800 	sub.w	r8, r8, r0
 8010cf0:	e7e7      	b.n	8010cc2 <__sflush_r+0xd2>
 8010cf2:	bf00      	nop
 8010cf4:	20400001 	.word	0x20400001

08010cf8 <_fflush_r>:
 8010cf8:	b538      	push	{r3, r4, r5, lr}
 8010cfa:	690b      	ldr	r3, [r1, #16]
 8010cfc:	4605      	mov	r5, r0
 8010cfe:	460c      	mov	r4, r1
 8010d00:	b913      	cbnz	r3, 8010d08 <_fflush_r+0x10>
 8010d02:	2500      	movs	r5, #0
 8010d04:	4628      	mov	r0, r5
 8010d06:	bd38      	pop	{r3, r4, r5, pc}
 8010d08:	b118      	cbz	r0, 8010d12 <_fflush_r+0x1a>
 8010d0a:	6a03      	ldr	r3, [r0, #32]
 8010d0c:	b90b      	cbnz	r3, 8010d12 <_fflush_r+0x1a>
 8010d0e:	f7fe f98d 	bl	800f02c <__sinit>
 8010d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d0f3      	beq.n	8010d02 <_fflush_r+0xa>
 8010d1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010d1c:	07d0      	lsls	r0, r2, #31
 8010d1e:	d404      	bmi.n	8010d2a <_fflush_r+0x32>
 8010d20:	0599      	lsls	r1, r3, #22
 8010d22:	d402      	bmi.n	8010d2a <_fflush_r+0x32>
 8010d24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d26:	f7fe fb0c 	bl	800f342 <__retarget_lock_acquire_recursive>
 8010d2a:	4628      	mov	r0, r5
 8010d2c:	4621      	mov	r1, r4
 8010d2e:	f7ff ff5f 	bl	8010bf0 <__sflush_r>
 8010d32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010d34:	4605      	mov	r5, r0
 8010d36:	07da      	lsls	r2, r3, #31
 8010d38:	d4e4      	bmi.n	8010d04 <_fflush_r+0xc>
 8010d3a:	89a3      	ldrh	r3, [r4, #12]
 8010d3c:	059b      	lsls	r3, r3, #22
 8010d3e:	d4e1      	bmi.n	8010d04 <_fflush_r+0xc>
 8010d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010d42:	f7fe faff 	bl	800f344 <__retarget_lock_release_recursive>
 8010d46:	e7dd      	b.n	8010d04 <_fflush_r+0xc>

08010d48 <memmove>:
 8010d48:	4288      	cmp	r0, r1
 8010d4a:	b510      	push	{r4, lr}
 8010d4c:	eb01 0402 	add.w	r4, r1, r2
 8010d50:	d902      	bls.n	8010d58 <memmove+0x10>
 8010d52:	4284      	cmp	r4, r0
 8010d54:	4623      	mov	r3, r4
 8010d56:	d807      	bhi.n	8010d68 <memmove+0x20>
 8010d58:	1e43      	subs	r3, r0, #1
 8010d5a:	42a1      	cmp	r1, r4
 8010d5c:	d008      	beq.n	8010d70 <memmove+0x28>
 8010d5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010d62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010d66:	e7f8      	b.n	8010d5a <memmove+0x12>
 8010d68:	4402      	add	r2, r0
 8010d6a:	4601      	mov	r1, r0
 8010d6c:	428a      	cmp	r2, r1
 8010d6e:	d100      	bne.n	8010d72 <memmove+0x2a>
 8010d70:	bd10      	pop	{r4, pc}
 8010d72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010d76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010d7a:	e7f7      	b.n	8010d6c <memmove+0x24>

08010d7c <_sbrk_r>:
 8010d7c:	b538      	push	{r3, r4, r5, lr}
 8010d7e:	2300      	movs	r3, #0
 8010d80:	4d05      	ldr	r5, [pc, #20]	@ (8010d98 <_sbrk_r+0x1c>)
 8010d82:	4604      	mov	r4, r0
 8010d84:	4608      	mov	r0, r1
 8010d86:	602b      	str	r3, [r5, #0]
 8010d88:	f7f2 fa9a 	bl	80032c0 <_sbrk>
 8010d8c:	1c43      	adds	r3, r0, #1
 8010d8e:	d102      	bne.n	8010d96 <_sbrk_r+0x1a>
 8010d90:	682b      	ldr	r3, [r5, #0]
 8010d92:	b103      	cbz	r3, 8010d96 <_sbrk_r+0x1a>
 8010d94:	6023      	str	r3, [r4, #0]
 8010d96:	bd38      	pop	{r3, r4, r5, pc}
 8010d98:	20002c40 	.word	0x20002c40

08010d9c <__assert_func>:
 8010d9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010d9e:	4614      	mov	r4, r2
 8010da0:	461a      	mov	r2, r3
 8010da2:	4b09      	ldr	r3, [pc, #36]	@ (8010dc8 <__assert_func+0x2c>)
 8010da4:	4605      	mov	r5, r0
 8010da6:	681b      	ldr	r3, [r3, #0]
 8010da8:	68d8      	ldr	r0, [r3, #12]
 8010daa:	b14c      	cbz	r4, 8010dc0 <__assert_func+0x24>
 8010dac:	4b07      	ldr	r3, [pc, #28]	@ (8010dcc <__assert_func+0x30>)
 8010dae:	9100      	str	r1, [sp, #0]
 8010db0:	4907      	ldr	r1, [pc, #28]	@ (8010dd0 <__assert_func+0x34>)
 8010db2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010db6:	462b      	mov	r3, r5
 8010db8:	f000 f870 	bl	8010e9c <fiprintf>
 8010dbc:	f000 f880 	bl	8010ec0 <abort>
 8010dc0:	4b04      	ldr	r3, [pc, #16]	@ (8010dd4 <__assert_func+0x38>)
 8010dc2:	461c      	mov	r4, r3
 8010dc4:	e7f3      	b.n	8010dae <__assert_func+0x12>
 8010dc6:	bf00      	nop
 8010dc8:	20000020 	.word	0x20000020
 8010dcc:	08011d1d 	.word	0x08011d1d
 8010dd0:	08011d2a 	.word	0x08011d2a
 8010dd4:	08011d58 	.word	0x08011d58

08010dd8 <_calloc_r>:
 8010dd8:	b570      	push	{r4, r5, r6, lr}
 8010dda:	fba1 5402 	umull	r5, r4, r1, r2
 8010dde:	b934      	cbnz	r4, 8010dee <_calloc_r+0x16>
 8010de0:	4629      	mov	r1, r5
 8010de2:	f7ff f99f 	bl	8010124 <_malloc_r>
 8010de6:	4606      	mov	r6, r0
 8010de8:	b928      	cbnz	r0, 8010df6 <_calloc_r+0x1e>
 8010dea:	4630      	mov	r0, r6
 8010dec:	bd70      	pop	{r4, r5, r6, pc}
 8010dee:	220c      	movs	r2, #12
 8010df0:	2600      	movs	r6, #0
 8010df2:	6002      	str	r2, [r0, #0]
 8010df4:	e7f9      	b.n	8010dea <_calloc_r+0x12>
 8010df6:	462a      	mov	r2, r5
 8010df8:	4621      	mov	r1, r4
 8010dfa:	f7fe fa25 	bl	800f248 <memset>
 8010dfe:	e7f4      	b.n	8010dea <_calloc_r+0x12>

08010e00 <__ascii_mbtowc>:
 8010e00:	b082      	sub	sp, #8
 8010e02:	b901      	cbnz	r1, 8010e06 <__ascii_mbtowc+0x6>
 8010e04:	a901      	add	r1, sp, #4
 8010e06:	b142      	cbz	r2, 8010e1a <__ascii_mbtowc+0x1a>
 8010e08:	b14b      	cbz	r3, 8010e1e <__ascii_mbtowc+0x1e>
 8010e0a:	7813      	ldrb	r3, [r2, #0]
 8010e0c:	600b      	str	r3, [r1, #0]
 8010e0e:	7812      	ldrb	r2, [r2, #0]
 8010e10:	1e10      	subs	r0, r2, #0
 8010e12:	bf18      	it	ne
 8010e14:	2001      	movne	r0, #1
 8010e16:	b002      	add	sp, #8
 8010e18:	4770      	bx	lr
 8010e1a:	4610      	mov	r0, r2
 8010e1c:	e7fb      	b.n	8010e16 <__ascii_mbtowc+0x16>
 8010e1e:	f06f 0001 	mvn.w	r0, #1
 8010e22:	e7f8      	b.n	8010e16 <__ascii_mbtowc+0x16>

08010e24 <_realloc_r>:
 8010e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e28:	4607      	mov	r7, r0
 8010e2a:	4614      	mov	r4, r2
 8010e2c:	460d      	mov	r5, r1
 8010e2e:	b921      	cbnz	r1, 8010e3a <_realloc_r+0x16>
 8010e30:	4611      	mov	r1, r2
 8010e32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e36:	f7ff b975 	b.w	8010124 <_malloc_r>
 8010e3a:	b92a      	cbnz	r2, 8010e48 <_realloc_r+0x24>
 8010e3c:	4625      	mov	r5, r4
 8010e3e:	f7ff f8fd 	bl	801003c <_free_r>
 8010e42:	4628      	mov	r0, r5
 8010e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e48:	f000 f841 	bl	8010ece <_malloc_usable_size_r>
 8010e4c:	4284      	cmp	r4, r0
 8010e4e:	4606      	mov	r6, r0
 8010e50:	d802      	bhi.n	8010e58 <_realloc_r+0x34>
 8010e52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010e56:	d8f4      	bhi.n	8010e42 <_realloc_r+0x1e>
 8010e58:	4621      	mov	r1, r4
 8010e5a:	4638      	mov	r0, r7
 8010e5c:	f7ff f962 	bl	8010124 <_malloc_r>
 8010e60:	4680      	mov	r8, r0
 8010e62:	b908      	cbnz	r0, 8010e68 <_realloc_r+0x44>
 8010e64:	4645      	mov	r5, r8
 8010e66:	e7ec      	b.n	8010e42 <_realloc_r+0x1e>
 8010e68:	42b4      	cmp	r4, r6
 8010e6a:	4622      	mov	r2, r4
 8010e6c:	4629      	mov	r1, r5
 8010e6e:	bf28      	it	cs
 8010e70:	4632      	movcs	r2, r6
 8010e72:	f7fe fa76 	bl	800f362 <memcpy>
 8010e76:	4629      	mov	r1, r5
 8010e78:	4638      	mov	r0, r7
 8010e7a:	f7ff f8df 	bl	801003c <_free_r>
 8010e7e:	e7f1      	b.n	8010e64 <_realloc_r+0x40>

08010e80 <__ascii_wctomb>:
 8010e80:	4603      	mov	r3, r0
 8010e82:	4608      	mov	r0, r1
 8010e84:	b141      	cbz	r1, 8010e98 <__ascii_wctomb+0x18>
 8010e86:	2aff      	cmp	r2, #255	@ 0xff
 8010e88:	d904      	bls.n	8010e94 <__ascii_wctomb+0x14>
 8010e8a:	228a      	movs	r2, #138	@ 0x8a
 8010e8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010e90:	601a      	str	r2, [r3, #0]
 8010e92:	4770      	bx	lr
 8010e94:	2001      	movs	r0, #1
 8010e96:	700a      	strb	r2, [r1, #0]
 8010e98:	4770      	bx	lr
	...

08010e9c <fiprintf>:
 8010e9c:	b40e      	push	{r1, r2, r3}
 8010e9e:	b503      	push	{r0, r1, lr}
 8010ea0:	ab03      	add	r3, sp, #12
 8010ea2:	4601      	mov	r1, r0
 8010ea4:	4805      	ldr	r0, [pc, #20]	@ (8010ebc <fiprintf+0x20>)
 8010ea6:	f853 2b04 	ldr.w	r2, [r3], #4
 8010eaa:	6800      	ldr	r0, [r0, #0]
 8010eac:	9301      	str	r3, [sp, #4]
 8010eae:	f000 f83f 	bl	8010f30 <_vfiprintf_r>
 8010eb2:	b002      	add	sp, #8
 8010eb4:	f85d eb04 	ldr.w	lr, [sp], #4
 8010eb8:	b003      	add	sp, #12
 8010eba:	4770      	bx	lr
 8010ebc:	20000020 	.word	0x20000020

08010ec0 <abort>:
 8010ec0:	2006      	movs	r0, #6
 8010ec2:	b508      	push	{r3, lr}
 8010ec4:	f000 fa08 	bl	80112d8 <raise>
 8010ec8:	2001      	movs	r0, #1
 8010eca:	f7f2 f981 	bl	80031d0 <_exit>

08010ece <_malloc_usable_size_r>:
 8010ece:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010ed2:	1f18      	subs	r0, r3, #4
 8010ed4:	2b00      	cmp	r3, #0
 8010ed6:	bfbc      	itt	lt
 8010ed8:	580b      	ldrlt	r3, [r1, r0]
 8010eda:	18c0      	addlt	r0, r0, r3
 8010edc:	4770      	bx	lr

08010ede <__sfputc_r>:
 8010ede:	6893      	ldr	r3, [r2, #8]
 8010ee0:	3b01      	subs	r3, #1
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	b410      	push	{r4}
 8010ee6:	6093      	str	r3, [r2, #8]
 8010ee8:	da08      	bge.n	8010efc <__sfputc_r+0x1e>
 8010eea:	6994      	ldr	r4, [r2, #24]
 8010eec:	42a3      	cmp	r3, r4
 8010eee:	db01      	blt.n	8010ef4 <__sfputc_r+0x16>
 8010ef0:	290a      	cmp	r1, #10
 8010ef2:	d103      	bne.n	8010efc <__sfputc_r+0x1e>
 8010ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ef8:	f000 b932 	b.w	8011160 <__swbuf_r>
 8010efc:	6813      	ldr	r3, [r2, #0]
 8010efe:	1c58      	adds	r0, r3, #1
 8010f00:	6010      	str	r0, [r2, #0]
 8010f02:	4608      	mov	r0, r1
 8010f04:	7019      	strb	r1, [r3, #0]
 8010f06:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f0a:	4770      	bx	lr

08010f0c <__sfputs_r>:
 8010f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f0e:	4606      	mov	r6, r0
 8010f10:	460f      	mov	r7, r1
 8010f12:	4614      	mov	r4, r2
 8010f14:	18d5      	adds	r5, r2, r3
 8010f16:	42ac      	cmp	r4, r5
 8010f18:	d101      	bne.n	8010f1e <__sfputs_r+0x12>
 8010f1a:	2000      	movs	r0, #0
 8010f1c:	e007      	b.n	8010f2e <__sfputs_r+0x22>
 8010f1e:	463a      	mov	r2, r7
 8010f20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f24:	4630      	mov	r0, r6
 8010f26:	f7ff ffda 	bl	8010ede <__sfputc_r>
 8010f2a:	1c43      	adds	r3, r0, #1
 8010f2c:	d1f3      	bne.n	8010f16 <__sfputs_r+0xa>
 8010f2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010f30 <_vfiprintf_r>:
 8010f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f34:	460d      	mov	r5, r1
 8010f36:	b09d      	sub	sp, #116	@ 0x74
 8010f38:	4614      	mov	r4, r2
 8010f3a:	4698      	mov	r8, r3
 8010f3c:	4606      	mov	r6, r0
 8010f3e:	b118      	cbz	r0, 8010f48 <_vfiprintf_r+0x18>
 8010f40:	6a03      	ldr	r3, [r0, #32]
 8010f42:	b90b      	cbnz	r3, 8010f48 <_vfiprintf_r+0x18>
 8010f44:	f7fe f872 	bl	800f02c <__sinit>
 8010f48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010f4a:	07d9      	lsls	r1, r3, #31
 8010f4c:	d405      	bmi.n	8010f5a <_vfiprintf_r+0x2a>
 8010f4e:	89ab      	ldrh	r3, [r5, #12]
 8010f50:	059a      	lsls	r2, r3, #22
 8010f52:	d402      	bmi.n	8010f5a <_vfiprintf_r+0x2a>
 8010f54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010f56:	f7fe f9f4 	bl	800f342 <__retarget_lock_acquire_recursive>
 8010f5a:	89ab      	ldrh	r3, [r5, #12]
 8010f5c:	071b      	lsls	r3, r3, #28
 8010f5e:	d501      	bpl.n	8010f64 <_vfiprintf_r+0x34>
 8010f60:	692b      	ldr	r3, [r5, #16]
 8010f62:	b99b      	cbnz	r3, 8010f8c <_vfiprintf_r+0x5c>
 8010f64:	4629      	mov	r1, r5
 8010f66:	4630      	mov	r0, r6
 8010f68:	f000 f938 	bl	80111dc <__swsetup_r>
 8010f6c:	b170      	cbz	r0, 8010f8c <_vfiprintf_r+0x5c>
 8010f6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010f70:	07dc      	lsls	r4, r3, #31
 8010f72:	d504      	bpl.n	8010f7e <_vfiprintf_r+0x4e>
 8010f74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010f78:	b01d      	add	sp, #116	@ 0x74
 8010f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f7e:	89ab      	ldrh	r3, [r5, #12]
 8010f80:	0598      	lsls	r0, r3, #22
 8010f82:	d4f7      	bmi.n	8010f74 <_vfiprintf_r+0x44>
 8010f84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010f86:	f7fe f9dd 	bl	800f344 <__retarget_lock_release_recursive>
 8010f8a:	e7f3      	b.n	8010f74 <_vfiprintf_r+0x44>
 8010f8c:	2300      	movs	r3, #0
 8010f8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010f92:	f04f 0901 	mov.w	r9, #1
 8010f96:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 801114c <_vfiprintf_r+0x21c>
 8010f9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f9c:	2320      	movs	r3, #32
 8010f9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010fa2:	2330      	movs	r3, #48	@ 0x30
 8010fa4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010fa8:	4623      	mov	r3, r4
 8010faa:	469a      	mov	sl, r3
 8010fac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fb0:	b10a      	cbz	r2, 8010fb6 <_vfiprintf_r+0x86>
 8010fb2:	2a25      	cmp	r2, #37	@ 0x25
 8010fb4:	d1f9      	bne.n	8010faa <_vfiprintf_r+0x7a>
 8010fb6:	ebba 0b04 	subs.w	fp, sl, r4
 8010fba:	d00b      	beq.n	8010fd4 <_vfiprintf_r+0xa4>
 8010fbc:	465b      	mov	r3, fp
 8010fbe:	4622      	mov	r2, r4
 8010fc0:	4629      	mov	r1, r5
 8010fc2:	4630      	mov	r0, r6
 8010fc4:	f7ff ffa2 	bl	8010f0c <__sfputs_r>
 8010fc8:	3001      	adds	r0, #1
 8010fca:	f000 80a7 	beq.w	801111c <_vfiprintf_r+0x1ec>
 8010fce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fd0:	445a      	add	r2, fp
 8010fd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8010fd4:	f89a 3000 	ldrb.w	r3, [sl]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	f000 809f 	beq.w	801111c <_vfiprintf_r+0x1ec>
 8010fde:	2300      	movs	r3, #0
 8010fe0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010fe4:	f10a 0a01 	add.w	sl, sl, #1
 8010fe8:	9304      	str	r3, [sp, #16]
 8010fea:	9307      	str	r3, [sp, #28]
 8010fec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010ff0:	931a      	str	r3, [sp, #104]	@ 0x68
 8010ff2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010ff6:	4654      	mov	r4, sl
 8010ff8:	2205      	movs	r2, #5
 8010ffa:	4854      	ldr	r0, [pc, #336]	@ (801114c <_vfiprintf_r+0x21c>)
 8010ffc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011000:	f7fe f9a1 	bl	800f346 <memchr>
 8011004:	9a04      	ldr	r2, [sp, #16]
 8011006:	b9d8      	cbnz	r0, 8011040 <_vfiprintf_r+0x110>
 8011008:	06d1      	lsls	r1, r2, #27
 801100a:	bf44      	itt	mi
 801100c:	2320      	movmi	r3, #32
 801100e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011012:	0713      	lsls	r3, r2, #28
 8011014:	bf44      	itt	mi
 8011016:	232b      	movmi	r3, #43	@ 0x2b
 8011018:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801101c:	f89a 3000 	ldrb.w	r3, [sl]
 8011020:	2b2a      	cmp	r3, #42	@ 0x2a
 8011022:	d015      	beq.n	8011050 <_vfiprintf_r+0x120>
 8011024:	9a07      	ldr	r2, [sp, #28]
 8011026:	4654      	mov	r4, sl
 8011028:	2000      	movs	r0, #0
 801102a:	f04f 0c0a 	mov.w	ip, #10
 801102e:	4621      	mov	r1, r4
 8011030:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011034:	3b30      	subs	r3, #48	@ 0x30
 8011036:	2b09      	cmp	r3, #9
 8011038:	d94b      	bls.n	80110d2 <_vfiprintf_r+0x1a2>
 801103a:	b1b0      	cbz	r0, 801106a <_vfiprintf_r+0x13a>
 801103c:	9207      	str	r2, [sp, #28]
 801103e:	e014      	b.n	801106a <_vfiprintf_r+0x13a>
 8011040:	eba0 0308 	sub.w	r3, r0, r8
 8011044:	46a2      	mov	sl, r4
 8011046:	fa09 f303 	lsl.w	r3, r9, r3
 801104a:	4313      	orrs	r3, r2
 801104c:	9304      	str	r3, [sp, #16]
 801104e:	e7d2      	b.n	8010ff6 <_vfiprintf_r+0xc6>
 8011050:	9b03      	ldr	r3, [sp, #12]
 8011052:	1d19      	adds	r1, r3, #4
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	2b00      	cmp	r3, #0
 8011058:	9103      	str	r1, [sp, #12]
 801105a:	bfbb      	ittet	lt
 801105c:	425b      	neglt	r3, r3
 801105e:	f042 0202 	orrlt.w	r2, r2, #2
 8011062:	9307      	strge	r3, [sp, #28]
 8011064:	9307      	strlt	r3, [sp, #28]
 8011066:	bfb8      	it	lt
 8011068:	9204      	strlt	r2, [sp, #16]
 801106a:	7823      	ldrb	r3, [r4, #0]
 801106c:	2b2e      	cmp	r3, #46	@ 0x2e
 801106e:	d10a      	bne.n	8011086 <_vfiprintf_r+0x156>
 8011070:	7863      	ldrb	r3, [r4, #1]
 8011072:	2b2a      	cmp	r3, #42	@ 0x2a
 8011074:	d132      	bne.n	80110dc <_vfiprintf_r+0x1ac>
 8011076:	9b03      	ldr	r3, [sp, #12]
 8011078:	3402      	adds	r4, #2
 801107a:	1d1a      	adds	r2, r3, #4
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011082:	9203      	str	r2, [sp, #12]
 8011084:	9305      	str	r3, [sp, #20]
 8011086:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801115c <_vfiprintf_r+0x22c>
 801108a:	2203      	movs	r2, #3
 801108c:	7821      	ldrb	r1, [r4, #0]
 801108e:	4650      	mov	r0, sl
 8011090:	f7fe f959 	bl	800f346 <memchr>
 8011094:	b138      	cbz	r0, 80110a6 <_vfiprintf_r+0x176>
 8011096:	eba0 000a 	sub.w	r0, r0, sl
 801109a:	2240      	movs	r2, #64	@ 0x40
 801109c:	9b04      	ldr	r3, [sp, #16]
 801109e:	3401      	adds	r4, #1
 80110a0:	4082      	lsls	r2, r0
 80110a2:	4313      	orrs	r3, r2
 80110a4:	9304      	str	r3, [sp, #16]
 80110a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110aa:	2206      	movs	r2, #6
 80110ac:	4828      	ldr	r0, [pc, #160]	@ (8011150 <_vfiprintf_r+0x220>)
 80110ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80110b2:	f7fe f948 	bl	800f346 <memchr>
 80110b6:	2800      	cmp	r0, #0
 80110b8:	d03f      	beq.n	801113a <_vfiprintf_r+0x20a>
 80110ba:	4b26      	ldr	r3, [pc, #152]	@ (8011154 <_vfiprintf_r+0x224>)
 80110bc:	bb1b      	cbnz	r3, 8011106 <_vfiprintf_r+0x1d6>
 80110be:	9b03      	ldr	r3, [sp, #12]
 80110c0:	3307      	adds	r3, #7
 80110c2:	f023 0307 	bic.w	r3, r3, #7
 80110c6:	3308      	adds	r3, #8
 80110c8:	9303      	str	r3, [sp, #12]
 80110ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80110cc:	443b      	add	r3, r7
 80110ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80110d0:	e76a      	b.n	8010fa8 <_vfiprintf_r+0x78>
 80110d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80110d6:	460c      	mov	r4, r1
 80110d8:	2001      	movs	r0, #1
 80110da:	e7a8      	b.n	801102e <_vfiprintf_r+0xfe>
 80110dc:	2300      	movs	r3, #0
 80110de:	3401      	adds	r4, #1
 80110e0:	f04f 0c0a 	mov.w	ip, #10
 80110e4:	4619      	mov	r1, r3
 80110e6:	9305      	str	r3, [sp, #20]
 80110e8:	4620      	mov	r0, r4
 80110ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80110ee:	3a30      	subs	r2, #48	@ 0x30
 80110f0:	2a09      	cmp	r2, #9
 80110f2:	d903      	bls.n	80110fc <_vfiprintf_r+0x1cc>
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d0c6      	beq.n	8011086 <_vfiprintf_r+0x156>
 80110f8:	9105      	str	r1, [sp, #20]
 80110fa:	e7c4      	b.n	8011086 <_vfiprintf_r+0x156>
 80110fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8011100:	4604      	mov	r4, r0
 8011102:	2301      	movs	r3, #1
 8011104:	e7f0      	b.n	80110e8 <_vfiprintf_r+0x1b8>
 8011106:	ab03      	add	r3, sp, #12
 8011108:	462a      	mov	r2, r5
 801110a:	a904      	add	r1, sp, #16
 801110c:	4630      	mov	r0, r6
 801110e:	9300      	str	r3, [sp, #0]
 8011110:	4b11      	ldr	r3, [pc, #68]	@ (8011158 <_vfiprintf_r+0x228>)
 8011112:	f7fd fb45 	bl	800e7a0 <_printf_float>
 8011116:	4607      	mov	r7, r0
 8011118:	1c78      	adds	r0, r7, #1
 801111a:	d1d6      	bne.n	80110ca <_vfiprintf_r+0x19a>
 801111c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801111e:	07d9      	lsls	r1, r3, #31
 8011120:	d405      	bmi.n	801112e <_vfiprintf_r+0x1fe>
 8011122:	89ab      	ldrh	r3, [r5, #12]
 8011124:	059a      	lsls	r2, r3, #22
 8011126:	d402      	bmi.n	801112e <_vfiprintf_r+0x1fe>
 8011128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801112a:	f7fe f90b 	bl	800f344 <__retarget_lock_release_recursive>
 801112e:	89ab      	ldrh	r3, [r5, #12]
 8011130:	065b      	lsls	r3, r3, #25
 8011132:	f53f af1f 	bmi.w	8010f74 <_vfiprintf_r+0x44>
 8011136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011138:	e71e      	b.n	8010f78 <_vfiprintf_r+0x48>
 801113a:	ab03      	add	r3, sp, #12
 801113c:	462a      	mov	r2, r5
 801113e:	a904      	add	r1, sp, #16
 8011140:	4630      	mov	r0, r6
 8011142:	9300      	str	r3, [sp, #0]
 8011144:	4b04      	ldr	r3, [pc, #16]	@ (8011158 <_vfiprintf_r+0x228>)
 8011146:	f7fd fdc7 	bl	800ecd8 <_printf_i>
 801114a:	e7e4      	b.n	8011116 <_vfiprintf_r+0x1e6>
 801114c:	08011d02 	.word	0x08011d02
 8011150:	08011d0c 	.word	0x08011d0c
 8011154:	0800e7a1 	.word	0x0800e7a1
 8011158:	08010f0d 	.word	0x08010f0d
 801115c:	08011d08 	.word	0x08011d08

08011160 <__swbuf_r>:
 8011160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011162:	460e      	mov	r6, r1
 8011164:	4614      	mov	r4, r2
 8011166:	4605      	mov	r5, r0
 8011168:	b118      	cbz	r0, 8011172 <__swbuf_r+0x12>
 801116a:	6a03      	ldr	r3, [r0, #32]
 801116c:	b90b      	cbnz	r3, 8011172 <__swbuf_r+0x12>
 801116e:	f7fd ff5d 	bl	800f02c <__sinit>
 8011172:	69a3      	ldr	r3, [r4, #24]
 8011174:	60a3      	str	r3, [r4, #8]
 8011176:	89a3      	ldrh	r3, [r4, #12]
 8011178:	071a      	lsls	r2, r3, #28
 801117a:	d501      	bpl.n	8011180 <__swbuf_r+0x20>
 801117c:	6923      	ldr	r3, [r4, #16]
 801117e:	b943      	cbnz	r3, 8011192 <__swbuf_r+0x32>
 8011180:	4621      	mov	r1, r4
 8011182:	4628      	mov	r0, r5
 8011184:	f000 f82a 	bl	80111dc <__swsetup_r>
 8011188:	b118      	cbz	r0, 8011192 <__swbuf_r+0x32>
 801118a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801118e:	4638      	mov	r0, r7
 8011190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011192:	6823      	ldr	r3, [r4, #0]
 8011194:	b2f6      	uxtb	r6, r6
 8011196:	6922      	ldr	r2, [r4, #16]
 8011198:	4637      	mov	r7, r6
 801119a:	1a98      	subs	r0, r3, r2
 801119c:	6963      	ldr	r3, [r4, #20]
 801119e:	4283      	cmp	r3, r0
 80111a0:	dc05      	bgt.n	80111ae <__swbuf_r+0x4e>
 80111a2:	4621      	mov	r1, r4
 80111a4:	4628      	mov	r0, r5
 80111a6:	f7ff fda7 	bl	8010cf8 <_fflush_r>
 80111aa:	2800      	cmp	r0, #0
 80111ac:	d1ed      	bne.n	801118a <__swbuf_r+0x2a>
 80111ae:	68a3      	ldr	r3, [r4, #8]
 80111b0:	3b01      	subs	r3, #1
 80111b2:	60a3      	str	r3, [r4, #8]
 80111b4:	6823      	ldr	r3, [r4, #0]
 80111b6:	1c5a      	adds	r2, r3, #1
 80111b8:	6022      	str	r2, [r4, #0]
 80111ba:	701e      	strb	r6, [r3, #0]
 80111bc:	1c43      	adds	r3, r0, #1
 80111be:	6962      	ldr	r2, [r4, #20]
 80111c0:	429a      	cmp	r2, r3
 80111c2:	d004      	beq.n	80111ce <__swbuf_r+0x6e>
 80111c4:	89a3      	ldrh	r3, [r4, #12]
 80111c6:	07db      	lsls	r3, r3, #31
 80111c8:	d5e1      	bpl.n	801118e <__swbuf_r+0x2e>
 80111ca:	2e0a      	cmp	r6, #10
 80111cc:	d1df      	bne.n	801118e <__swbuf_r+0x2e>
 80111ce:	4621      	mov	r1, r4
 80111d0:	4628      	mov	r0, r5
 80111d2:	f7ff fd91 	bl	8010cf8 <_fflush_r>
 80111d6:	2800      	cmp	r0, #0
 80111d8:	d0d9      	beq.n	801118e <__swbuf_r+0x2e>
 80111da:	e7d6      	b.n	801118a <__swbuf_r+0x2a>

080111dc <__swsetup_r>:
 80111dc:	b538      	push	{r3, r4, r5, lr}
 80111de:	4b29      	ldr	r3, [pc, #164]	@ (8011284 <__swsetup_r+0xa8>)
 80111e0:	4605      	mov	r5, r0
 80111e2:	460c      	mov	r4, r1
 80111e4:	6818      	ldr	r0, [r3, #0]
 80111e6:	b118      	cbz	r0, 80111f0 <__swsetup_r+0x14>
 80111e8:	6a03      	ldr	r3, [r0, #32]
 80111ea:	b90b      	cbnz	r3, 80111f0 <__swsetup_r+0x14>
 80111ec:	f7fd ff1e 	bl	800f02c <__sinit>
 80111f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111f4:	0719      	lsls	r1, r3, #28
 80111f6:	d422      	bmi.n	801123e <__swsetup_r+0x62>
 80111f8:	06da      	lsls	r2, r3, #27
 80111fa:	d407      	bmi.n	801120c <__swsetup_r+0x30>
 80111fc:	2209      	movs	r2, #9
 80111fe:	602a      	str	r2, [r5, #0]
 8011200:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011204:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011208:	81a3      	strh	r3, [r4, #12]
 801120a:	e033      	b.n	8011274 <__swsetup_r+0x98>
 801120c:	0758      	lsls	r0, r3, #29
 801120e:	d512      	bpl.n	8011236 <__swsetup_r+0x5a>
 8011210:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011212:	b141      	cbz	r1, 8011226 <__swsetup_r+0x4a>
 8011214:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011218:	4299      	cmp	r1, r3
 801121a:	d002      	beq.n	8011222 <__swsetup_r+0x46>
 801121c:	4628      	mov	r0, r5
 801121e:	f7fe ff0d 	bl	801003c <_free_r>
 8011222:	2300      	movs	r3, #0
 8011224:	6363      	str	r3, [r4, #52]	@ 0x34
 8011226:	89a3      	ldrh	r3, [r4, #12]
 8011228:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801122c:	81a3      	strh	r3, [r4, #12]
 801122e:	2300      	movs	r3, #0
 8011230:	6063      	str	r3, [r4, #4]
 8011232:	6923      	ldr	r3, [r4, #16]
 8011234:	6023      	str	r3, [r4, #0]
 8011236:	89a3      	ldrh	r3, [r4, #12]
 8011238:	f043 0308 	orr.w	r3, r3, #8
 801123c:	81a3      	strh	r3, [r4, #12]
 801123e:	6923      	ldr	r3, [r4, #16]
 8011240:	b94b      	cbnz	r3, 8011256 <__swsetup_r+0x7a>
 8011242:	89a3      	ldrh	r3, [r4, #12]
 8011244:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801124c:	d003      	beq.n	8011256 <__swsetup_r+0x7a>
 801124e:	4621      	mov	r1, r4
 8011250:	4628      	mov	r0, r5
 8011252:	f000 f882 	bl	801135a <__smakebuf_r>
 8011256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801125a:	f013 0201 	ands.w	r2, r3, #1
 801125e:	d00a      	beq.n	8011276 <__swsetup_r+0x9a>
 8011260:	2200      	movs	r2, #0
 8011262:	60a2      	str	r2, [r4, #8]
 8011264:	6962      	ldr	r2, [r4, #20]
 8011266:	4252      	negs	r2, r2
 8011268:	61a2      	str	r2, [r4, #24]
 801126a:	6922      	ldr	r2, [r4, #16]
 801126c:	b942      	cbnz	r2, 8011280 <__swsetup_r+0xa4>
 801126e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011272:	d1c5      	bne.n	8011200 <__swsetup_r+0x24>
 8011274:	bd38      	pop	{r3, r4, r5, pc}
 8011276:	0799      	lsls	r1, r3, #30
 8011278:	bf58      	it	pl
 801127a:	6962      	ldrpl	r2, [r4, #20]
 801127c:	60a2      	str	r2, [r4, #8]
 801127e:	e7f4      	b.n	801126a <__swsetup_r+0x8e>
 8011280:	2000      	movs	r0, #0
 8011282:	e7f7      	b.n	8011274 <__swsetup_r+0x98>
 8011284:	20000020 	.word	0x20000020

08011288 <_raise_r>:
 8011288:	291f      	cmp	r1, #31
 801128a:	b538      	push	{r3, r4, r5, lr}
 801128c:	4605      	mov	r5, r0
 801128e:	460c      	mov	r4, r1
 8011290:	d904      	bls.n	801129c <_raise_r+0x14>
 8011292:	2316      	movs	r3, #22
 8011294:	6003      	str	r3, [r0, #0]
 8011296:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801129a:	bd38      	pop	{r3, r4, r5, pc}
 801129c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801129e:	b112      	cbz	r2, 80112a6 <_raise_r+0x1e>
 80112a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80112a4:	b94b      	cbnz	r3, 80112ba <_raise_r+0x32>
 80112a6:	4628      	mov	r0, r5
 80112a8:	f000 f830 	bl	801130c <_getpid_r>
 80112ac:	4622      	mov	r2, r4
 80112ae:	4601      	mov	r1, r0
 80112b0:	4628      	mov	r0, r5
 80112b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112b6:	f000 b817 	b.w	80112e8 <_kill_r>
 80112ba:	2b01      	cmp	r3, #1
 80112bc:	d00a      	beq.n	80112d4 <_raise_r+0x4c>
 80112be:	1c59      	adds	r1, r3, #1
 80112c0:	d103      	bne.n	80112ca <_raise_r+0x42>
 80112c2:	2316      	movs	r3, #22
 80112c4:	6003      	str	r3, [r0, #0]
 80112c6:	2001      	movs	r0, #1
 80112c8:	e7e7      	b.n	801129a <_raise_r+0x12>
 80112ca:	2100      	movs	r1, #0
 80112cc:	4620      	mov	r0, r4
 80112ce:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80112d2:	4798      	blx	r3
 80112d4:	2000      	movs	r0, #0
 80112d6:	e7e0      	b.n	801129a <_raise_r+0x12>

080112d8 <raise>:
 80112d8:	4b02      	ldr	r3, [pc, #8]	@ (80112e4 <raise+0xc>)
 80112da:	4601      	mov	r1, r0
 80112dc:	6818      	ldr	r0, [r3, #0]
 80112de:	f7ff bfd3 	b.w	8011288 <_raise_r>
 80112e2:	bf00      	nop
 80112e4:	20000020 	.word	0x20000020

080112e8 <_kill_r>:
 80112e8:	b538      	push	{r3, r4, r5, lr}
 80112ea:	2300      	movs	r3, #0
 80112ec:	4d06      	ldr	r5, [pc, #24]	@ (8011308 <_kill_r+0x20>)
 80112ee:	4604      	mov	r4, r0
 80112f0:	4608      	mov	r0, r1
 80112f2:	4611      	mov	r1, r2
 80112f4:	602b      	str	r3, [r5, #0]
 80112f6:	f7f1 ff5b 	bl	80031b0 <_kill>
 80112fa:	1c43      	adds	r3, r0, #1
 80112fc:	d102      	bne.n	8011304 <_kill_r+0x1c>
 80112fe:	682b      	ldr	r3, [r5, #0]
 8011300:	b103      	cbz	r3, 8011304 <_kill_r+0x1c>
 8011302:	6023      	str	r3, [r4, #0]
 8011304:	bd38      	pop	{r3, r4, r5, pc}
 8011306:	bf00      	nop
 8011308:	20002c40 	.word	0x20002c40

0801130c <_getpid_r>:
 801130c:	f7f1 bf48 	b.w	80031a0 <_getpid>

08011310 <__swhatbuf_r>:
 8011310:	b570      	push	{r4, r5, r6, lr}
 8011312:	460c      	mov	r4, r1
 8011314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011318:	b096      	sub	sp, #88	@ 0x58
 801131a:	4615      	mov	r5, r2
 801131c:	2900      	cmp	r1, #0
 801131e:	461e      	mov	r6, r3
 8011320:	da0c      	bge.n	801133c <__swhatbuf_r+0x2c>
 8011322:	89a3      	ldrh	r3, [r4, #12]
 8011324:	2100      	movs	r1, #0
 8011326:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801132a:	bf14      	ite	ne
 801132c:	2340      	movne	r3, #64	@ 0x40
 801132e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011332:	2000      	movs	r0, #0
 8011334:	6031      	str	r1, [r6, #0]
 8011336:	602b      	str	r3, [r5, #0]
 8011338:	b016      	add	sp, #88	@ 0x58
 801133a:	bd70      	pop	{r4, r5, r6, pc}
 801133c:	466a      	mov	r2, sp
 801133e:	f000 f849 	bl	80113d4 <_fstat_r>
 8011342:	2800      	cmp	r0, #0
 8011344:	dbed      	blt.n	8011322 <__swhatbuf_r+0x12>
 8011346:	9901      	ldr	r1, [sp, #4]
 8011348:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801134c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011350:	4259      	negs	r1, r3
 8011352:	4159      	adcs	r1, r3
 8011354:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011358:	e7eb      	b.n	8011332 <__swhatbuf_r+0x22>

0801135a <__smakebuf_r>:
 801135a:	898b      	ldrh	r3, [r1, #12]
 801135c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801135e:	079d      	lsls	r5, r3, #30
 8011360:	4606      	mov	r6, r0
 8011362:	460c      	mov	r4, r1
 8011364:	d507      	bpl.n	8011376 <__smakebuf_r+0x1c>
 8011366:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801136a:	6023      	str	r3, [r4, #0]
 801136c:	6123      	str	r3, [r4, #16]
 801136e:	2301      	movs	r3, #1
 8011370:	6163      	str	r3, [r4, #20]
 8011372:	b003      	add	sp, #12
 8011374:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011376:	ab01      	add	r3, sp, #4
 8011378:	466a      	mov	r2, sp
 801137a:	f7ff ffc9 	bl	8011310 <__swhatbuf_r>
 801137e:	9f00      	ldr	r7, [sp, #0]
 8011380:	4605      	mov	r5, r0
 8011382:	4630      	mov	r0, r6
 8011384:	4639      	mov	r1, r7
 8011386:	f7fe fecd 	bl	8010124 <_malloc_r>
 801138a:	b948      	cbnz	r0, 80113a0 <__smakebuf_r+0x46>
 801138c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011390:	059a      	lsls	r2, r3, #22
 8011392:	d4ee      	bmi.n	8011372 <__smakebuf_r+0x18>
 8011394:	f023 0303 	bic.w	r3, r3, #3
 8011398:	f043 0302 	orr.w	r3, r3, #2
 801139c:	81a3      	strh	r3, [r4, #12]
 801139e:	e7e2      	b.n	8011366 <__smakebuf_r+0xc>
 80113a0:	89a3      	ldrh	r3, [r4, #12]
 80113a2:	6020      	str	r0, [r4, #0]
 80113a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80113a8:	81a3      	strh	r3, [r4, #12]
 80113aa:	9b01      	ldr	r3, [sp, #4]
 80113ac:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80113b0:	b15b      	cbz	r3, 80113ca <__smakebuf_r+0x70>
 80113b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80113b6:	4630      	mov	r0, r6
 80113b8:	f000 f81e 	bl	80113f8 <_isatty_r>
 80113bc:	b128      	cbz	r0, 80113ca <__smakebuf_r+0x70>
 80113be:	89a3      	ldrh	r3, [r4, #12]
 80113c0:	f023 0303 	bic.w	r3, r3, #3
 80113c4:	f043 0301 	orr.w	r3, r3, #1
 80113c8:	81a3      	strh	r3, [r4, #12]
 80113ca:	89a3      	ldrh	r3, [r4, #12]
 80113cc:	431d      	orrs	r5, r3
 80113ce:	81a5      	strh	r5, [r4, #12]
 80113d0:	e7cf      	b.n	8011372 <__smakebuf_r+0x18>
	...

080113d4 <_fstat_r>:
 80113d4:	b538      	push	{r3, r4, r5, lr}
 80113d6:	2300      	movs	r3, #0
 80113d8:	4d06      	ldr	r5, [pc, #24]	@ (80113f4 <_fstat_r+0x20>)
 80113da:	4604      	mov	r4, r0
 80113dc:	4608      	mov	r0, r1
 80113de:	4611      	mov	r1, r2
 80113e0:	602b      	str	r3, [r5, #0]
 80113e2:	f7f1 ff45 	bl	8003270 <_fstat>
 80113e6:	1c43      	adds	r3, r0, #1
 80113e8:	d102      	bne.n	80113f0 <_fstat_r+0x1c>
 80113ea:	682b      	ldr	r3, [r5, #0]
 80113ec:	b103      	cbz	r3, 80113f0 <_fstat_r+0x1c>
 80113ee:	6023      	str	r3, [r4, #0]
 80113f0:	bd38      	pop	{r3, r4, r5, pc}
 80113f2:	bf00      	nop
 80113f4:	20002c40 	.word	0x20002c40

080113f8 <_isatty_r>:
 80113f8:	b538      	push	{r3, r4, r5, lr}
 80113fa:	2300      	movs	r3, #0
 80113fc:	4d05      	ldr	r5, [pc, #20]	@ (8011414 <_isatty_r+0x1c>)
 80113fe:	4604      	mov	r4, r0
 8011400:	4608      	mov	r0, r1
 8011402:	602b      	str	r3, [r5, #0]
 8011404:	f7f1 ff44 	bl	8003290 <_isatty>
 8011408:	1c43      	adds	r3, r0, #1
 801140a:	d102      	bne.n	8011412 <_isatty_r+0x1a>
 801140c:	682b      	ldr	r3, [r5, #0]
 801140e:	b103      	cbz	r3, 8011412 <_isatty_r+0x1a>
 8011410:	6023      	str	r3, [r4, #0]
 8011412:	bd38      	pop	{r3, r4, r5, pc}
 8011414:	20002c40 	.word	0x20002c40

08011418 <_init>:
 8011418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801141a:	bf00      	nop
 801141c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801141e:	bc08      	pop	{r3}
 8011420:	469e      	mov	lr, r3
 8011422:	4770      	bx	lr

08011424 <_fini>:
 8011424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011426:	bf00      	nop
 8011428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801142a:	bc08      	pop	{r3}
 801142c:	469e      	mov	lr, r3
 801142e:	4770      	bx	lr
