###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:22:35 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[1][1] /D (^) checked with  leading edge of 
'TX_CLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[1][0] /Q (^) triggered by  leading edge of 
'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.700
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.747
  Arrival Time                  0.806
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.059 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.046 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.034 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.062 | 
     | U6_CLK_DIV_TX/output_clk_reg   | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.306 | 
     | U6_CLK_DIV_TX/U22              | B ^ -> Y ^  | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.399 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.458 |    0.399 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.481 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.536 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.574 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.030 |   0.663 |    0.604 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.035 | 0.143 |   0.806 |    0.747 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | D ^         | SDFFRQX2M            | 0.035 | 0.000 |   0.806 |    0.747 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.059 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.071 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.084 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.179 | 
     | O_CLK2__L1_I0                  | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.229 | 
     | O_CLK2__L2_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.274 | 
     | O_CLK2__L3_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.318 | 
     | O_CLK2__L4_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.362 | 
     | O_CLK2__L5_I0                  | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.433 | 
     | O_CLK2__L6_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.455 | 
     | O_CLK2__L7_I0                  | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.470 | 
     | U6_CLK_DIV_TX/U22              | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.554 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.554 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.636 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.691 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.729 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.029 |   0.700 |    0.758 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | CK ^        | SDFFRQX2M            | 0.024 | 0.000 |   0.700 |    0.758 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][1] /D (^) checked with  leading edge of 
'TX_CLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[2][0] /Q (^) triggered by  leading edge of 
'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  0.807
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.059 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.047 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.034 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.061 | 
     | U6_CLK_DIV_TX/output_clk_reg   | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.306 | 
     | U6_CLK_DIV_TX/U22              | B ^ -> Y ^  | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.399 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.458 |    0.399 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.481 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.536 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.574 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.030 |   0.663 |    0.604 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.036 | 0.144 |   0.807 |    0.748 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | D ^         | SDFFRQX2M            | 0.036 | 0.000 |   0.807 |    0.748 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.059 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.071 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.084 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.179 | 
     | O_CLK2__L1_I0                  | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.229 | 
     | O_CLK2__L2_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.274 | 
     | O_CLK2__L3_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.319 | 
     | O_CLK2__L4_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.362 | 
     | O_CLK2__L5_I0                  | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.433 | 
     | O_CLK2__L6_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.455 | 
     | O_CLK2__L7_I0                  | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.470 | 
     | U6_CLK_DIV_TX/U22              | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.554 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.554 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.636 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.691 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.729 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.030 |   0.700 |    0.759 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | CK ^        | SDFFRQX2M            | 0.024 | 0.001 |   0.701 |    0.760 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[0][1] /D (^) checked with  leading edge of 
'TX_CLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[0][0] /Q (^) triggered by  leading edge of 
'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  0.812
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.065 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.052 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.040 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.056 | 
     | U6_CLK_DIV_TX/output_clk_reg   | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.300 | 
     | U6_CLK_DIV_TX/U22              | B ^ -> Y ^  | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.393 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.458 |    0.393 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.475 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.530 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.568 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.029 |   0.662 |    0.598 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M            | 0.045 | 0.150 |   0.812 |    0.748 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | D ^         | SDFFRQX2M            | 0.045 | 0.000 |   0.812 |    0.748 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                |             |                      |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.065 | 
     | UART_CLK__L1_I0                | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.077 | 
     | UART_CLK__L2_I0                | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.090 | 
     | UART_CLK_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.185 | 
     | O_CLK2__L1_I0                  | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.235 | 
     | O_CLK2__L2_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.280 | 
     | O_CLK2__L3_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.324 | 
     | O_CLK2__L4_I0                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.368 | 
     | O_CLK2__L5_I0                  | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.439 | 
     | O_CLK2__L6_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.461 | 
     | O_CLK2__L7_I0                  | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.476 | 
     | U6_CLK_DIV_TX/U22              | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.560 | 
     | U6_CLK_DIV_TX                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.560 | 
     | DIV_TX_MUX/U1                  | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.642 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.697 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.735 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.030 |   0.700 |    0.765 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | CK ^        | SDFFRQX2M            | 0.024 | 0.001 |   0.701 |    0.765 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U4_PLSE_GEN1/pulse_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/pulse_flop_reg/D (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: U4_PLSE_GEN1/prev_flop_reg/Q  (^) triggered by  leading edge of 'TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.701
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  0.814
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                              |             |                      |       |       |  Time   |   Time   | 
     |------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |                      | 0.000 |       |   0.000 |   -0.066 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.054 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.041 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.054 | 
     | U6_CLK_DIV_TX/output_clk_reg | CK ^ -> Q ^ | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.299 | 
     | U6_CLK_DIV_TX/U22            | B ^ -> Y ^  | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.392 | 
     | U6_CLK_DIV_TX                | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.458 |    0.392 | 
     | DIV_TX_MUX/U1                | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.474 | 
     | O_CLK3__L1_I0                | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.529 | 
     | O_CLK3__L2_I0                | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.567 | 
     | O_CLK3__L3_I0                | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.030 |   0.663 |    0.597 | 
     | U4_PLSE_GEN1/prev_flop_reg   | CK ^ -> Q ^ | SDFFRQX2M            | 0.046 | 0.151 |   0.814 |    0.748 | 
     | U4_PLSE_GEN1/pulse_flop_reg  | D ^         | SDFFRQX2M            | 0.046 | 0.000 |   0.814 |    0.748 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                             |             |                      |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.066 | 
     | UART_CLK__L1_I0             | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.078 | 
     | UART_CLK__L2_I0             | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.091 | 
     | UART_CLK_MUX/U1             | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.186 | 
     | O_CLK2__L1_I0               | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.236 | 
     | O_CLK2__L2_I0               | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.281 | 
     | O_CLK2__L3_I0               | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.326 | 
     | O_CLK2__L4_I0               | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.369 | 
     | O_CLK2__L5_I0               | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.440 | 
     | O_CLK2__L6_I0               | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.462 | 
     | O_CLK2__L7_I0               | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.477 | 
     | U6_CLK_DIV_TX/U22           | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.561 | 
     | U6_CLK_DIV_TX               | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.561 | 
     | DIV_TX_MUX/U1               | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.643 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.698 | 
     | O_CLK3__L2_I0               | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.736 | 
     | O_CLK3__L3_I0               | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.030 |   0.700 |    0.766 | 
     | U4_PLSE_GEN1/pulse_flop_reg | CK ^        | SDFFRQX2M            | 0.024 | 0.001 |   0.701 |    0.767 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_
reg[0] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[0] /SI (^) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg/QN               (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.792
  Arrival Time                  0.879
  Slack Time                    0.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.086 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.072 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.043 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.018 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.032 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.084 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.135 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.185 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.237 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.290 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.345 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.407 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.434 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.456 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.471 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.543 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.598 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.636 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^   | CLKINVX24M | 0.028 | 0.034 |   0.756 |    0.670 | 
     | U9_UART_TOP/U0_UART_TX/FSM_DUT/Busy_reg            | CK ^ -> QN ^ | SDFFRX1M   | 0.046 | 0.122 |   0.879 |    0.792 | 
     | U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[ | SI ^         | SDFFRX1M   | 0.046 | 0.000 |   0.879 |    0.792 | 
     | 0]                                                 |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.086 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.101 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.130 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.068 |    0.155 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.205 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.257 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.308 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.358 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.323 |    0.410 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.463 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.518 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.580 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.607 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.629 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.644 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.716 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.771 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.809 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^ | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.842 | 
     | U9_UART_TOP/U0_UART_TX/FSM_DUT/\current_state_reg[ | CK ^       | SDFFRX1M   | 0.028 | 0.001 |   0.757 |    0.843 | 
     | 0]                                                 |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_data_sampling/
\Samples_reg[0] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_reg[0] /SI (^) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/QN           (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.751
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.791
  Arrival Time                  0.879
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.088 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.073 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.045 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.019 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.030 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.083 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.134 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.184 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.236 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.289 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.343 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.406 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.433 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.455 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.470 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.542 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.597 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.635 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.668 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg     | CK ^ -> QN ^ | SDFFRX1M   | 0.047 | 0.123 |   0.879 |    0.791 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_r | SI ^         | SDFFRX2M   | 0.047 | 0.000 |   0.879 |    0.791 | 
     | eg[0]                                              |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.088 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.102 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.131 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.068 |    0.156 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.206 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.258 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.310 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.359 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.323 |    0.411 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.464 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.519 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.581 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.608 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.631 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.646 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.054 | 0.078 |   0.636 |    0.723 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^ | BUFX20M    | 0.045 | 0.053 |   0.688 |    0.776 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.027 | 0.035 |   0.724 |    0.812 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^ | CLKINVX32M | 0.025 | 0.025 |   0.749 |    0.837 | 
     | U9_UART_TOP/U1_UART_RX/U0_data_sampling/\Samples_r | CK ^       | SDFFRX2M   | 0.025 | 0.002 |   0.751 |    0.839 | 
     | eg[0]                                              |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[1][1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[1][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.322
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.370
  Arrival Time                  0.467
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.083 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX16M | 0.011 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.021 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.087 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.119 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.154 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.183 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.221 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.149 |   0.467 |    0.370 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.467 |    0.370 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.110 | 
     | REF_CLK__L2_I0                 | A v -> Y ^ | CLKINVX16M | 0.011 | 0.012 |   0.025 |    0.122 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.214 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.280 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.313 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.347 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.376 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.414 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.322 |    0.419 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[1] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_RST_SYNC1/\RST_REG_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.322
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.369
  Arrival Time                  0.466
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX16M | 0.011 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.021 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.087 | 
     | O_CLK1__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.119 | 
     | O_CLK1__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.154 | 
     | O_CLK1__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.183 | 
     | O_CLK1__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.221 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.148 |   0.466 |    0.369 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.466 |    0.369 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.110 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX16M | 0.011 | 0.012 |   0.025 |    0.122 | 
     | REF_CLK_MUX/U1               | A ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.214 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.280 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.313 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.347 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.377 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.415 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.322 |    0.418 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[1] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U1_RST_SYNC2/\RST_REG_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.733
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.780
  Arrival Time                  0.877
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.007 | 0.012 |   0.012 |   -0.085 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX8M  | 0.014 | 0.013 |   0.025 |   -0.072 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^  | MX2X6M     | 0.086 | 0.095 |   0.120 |    0.023 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^  | BUFX32M    | 0.020 | 0.049 |   0.170 |    0.073 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.215 |    0.118 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.044 |   0.260 |    0.163 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.019 | 0.044 |   0.303 |    0.206 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.063 | 0.071 |   0.374 |    0.277 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.055 |   0.429 |    0.332 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.048 |   0.477 |    0.380 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.027 | 0.051 |   0.529 |    0.432 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.577 |    0.480 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.020 | 0.044 |   0.622 |    0.525 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.058 |   0.679 |    0.583 | 
     | O_CLK2__L12_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.704 |    0.607 | 
     | O_CLK2__L13_I0               | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.729 |    0.632 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   0.877 |    0.780 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.877 |    0.780 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.097 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.007 | 0.012 |   0.012 |    0.109 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX8M  | 0.014 | 0.013 |   0.025 |    0.122 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^ | MX2X6M     | 0.086 | 0.095 |   0.120 |    0.217 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.170 |    0.267 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.215 |    0.312 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.260 |    0.357 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.303 |    0.400 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.374 |    0.471 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.429 |    0.526 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.477 |    0.574 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.529 |    0.626 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.577 |    0.674 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.622 |    0.719 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.679 |    0.776 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.704 |    0.801 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.729 |    0.826 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.733 |    0.830 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U2_DATA_SYNC/\sync_flops_reg[1] /CK 
Endpoint:   U2_DATA_SYNC/\sync_flops_reg[1] /D (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U2_DATA_SYNC/\sync_flops_reg[0] /Q (^) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.318
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.366
  Arrival Time                  0.463
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0                  | A v -> Y ^  | CLKINVX16M | 0.011 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1                  | A ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.020 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.086 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.119 | 
     | O_CLK1__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.153 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.032 |   0.283 |    0.186 | 
     | O_CLK1__L5_I7                   | A v -> Y ^  | CLKINVX40M | 0.032 | 0.028 |   0.311 |    0.213 | 
     | U2_DATA_SYNC/\sync_flops_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.152 |   0.463 |    0.366 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.463 |    0.366 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.110 | 
     | REF_CLK__L2_I0                  | A v -> Y ^ | CLKINVX16M | 0.011 | 0.012 |   0.025 |    0.122 | 
     | REF_CLK_MUX/U1                  | A ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.215 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.280 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.313 | 
     | O_CLK1__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.348 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v | CLKINVX40M | 0.031 | 0.032 |   0.283 |    0.380 | 
     | O_CLK1__L5_I7                   | A v -> Y ^ | CLKINVX40M | 0.032 | 0.028 |   0.311 |    0.408 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | CK ^       | SDFFRQX2M  | 0.033 | 0.007 |   0.318 |    0.415 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[2][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.322
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.370
  Arrival Time                  0.467
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX16M | 0.011 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.020 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.086 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.119 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.153 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.183 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.221 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.467 |    0.370 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.467 |    0.370 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.111 | 
     | REF_CLK__L2_I0                 | A v -> Y ^ | CLKINVX16M | 0.011 | 0.012 |   0.025 |    0.122 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.215 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.281 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.313 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.348 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.377 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.415 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.322 |    0.420 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[3][1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[3][0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.322
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.370
  Arrival Time                  0.467
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.084 | 
     | REF_CLK__L2_I0                 | A v -> Y ^  | CLKINVX16M | 0.011 | 0.012 |   0.025 |   -0.072 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^  | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.020 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.086 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.119 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.153 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.182 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.220 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.149 |   0.467 |    0.369 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.467 |    0.370 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | REF_CLK__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.111 | 
     | REF_CLK__L2_I0                 | A v -> Y ^ | CLKINVX16M | 0.011 | 0.012 |   0.025 |    0.123 | 
     | REF_CLK_MUX/U1                 | A ^ -> Y ^ | MX2X6M     | 0.081 | 0.092 |   0.117 |    0.215 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.183 |    0.281 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.216 |    0.314 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.251 |    0.348 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.280 |    0.377 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.318 |    0.415 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.322 |    0.419 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[0][1] /D (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[0][0] /Q (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  0.887
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.083 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.054 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.029 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.012 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.031 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.077 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.124 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.169 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.216 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.263 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.312 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.347 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.440 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.505 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.538 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.573 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.602 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.640 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   0.887 |    0.790 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.887 |    0.790 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.112 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.141 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.166 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.183 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.226 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.272 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.319 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.364 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.411 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.458 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.507 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.542 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.634 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.700 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.733 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.768 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.797 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.835 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.005 |   0.742 |    0.840 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[1] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[1] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U8_CLK_DIV_RX/\cyc_counter_reg[0] /QN (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.754
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.791
  Arrival Time                  0.893
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.088 | 
     | scan_clk__L2_I0                   | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.059 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^   | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.042 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^   | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.091 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.136 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.181 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.224 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^   | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.295 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.350 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.398 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.450 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.499 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.543 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.601 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.625 | 
     | O_CLK2__L13_I0                    | A v -> Y ^   | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.650 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[0] | CK ^ -> QN ^ | SDFFSRX2M  | 0.037 | 0.141 |   0.893 |    0.791 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | SI ^         | SDFFSRX2M  | 0.037 | 0.000 |   0.893 |    0.791 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.117 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.146 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.246 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.296 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.341 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.385 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.429 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.500 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.555 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.603 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.654 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.703 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.748 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.805 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.830 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.855 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | CK ^       | SDFFSRX2M  | 0.025 | 0.002 |   0.754 |    0.857 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[0] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[0] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_RST_SYNC1/\RST_REG_reg[1] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.796
  Arrival Time                  0.898
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.088 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.060 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.034 | 
     | scan_clk__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.017 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.026 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.071 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.118 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.164 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.211 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.258 | 
     | scan_clk__L11_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.307 | 
     | scan_clk__L12_I0             | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.342 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.434 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.500 | 
     | O_CLK1__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.533 | 
     | O_CLK1__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.567 | 
     | O_CLK1__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.597 | 
     | O_CLK1__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.635 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.161 |   0.898 |    0.795 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.898 |    0.796 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.117 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.146 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.247 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.296 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.341 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.386 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.430 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.500 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.556 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.604 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.655 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.704 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.748 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.806 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.831 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.855 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    0.859 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U3_FIFO/U4/\raddr_reg[2] /CK 
Endpoint:   U3_FIFO/U4/\raddr_reg[2] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U3_FIFO/U4/\raddr_reg[1] /QN (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.786
  Arrival Time                  0.890
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |            |       |       |  Time   |   Time   | 
     |--------------------------+--------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0          | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.089 | 
     | scan_clk__L2_I0          | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.060 | 
     | scan_clk__L3_I0          | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.035 | 
     | scan_clk__L4_I1          | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.015 | 
     | scan_clk__L5_I1          | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.067 | 
     | scan_clk__L6_I1          | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.119 | 
     | scan_clk__L7_I1          | A v -> Y v   | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.168 | 
     | scan_clk__L8_I1          | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.220 | 
     | scan_clk__L9_I1          | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.273 | 
     | scan_clk__L10_I1         | A v -> Y v   | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.328 | 
     | scan_clk__L11_I1         | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.390 | 
     | scan_clk__L12_I1         | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.417 | 
     | scan_clk__L13_I0         | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.440 | 
     | scan_clk__L14_I0         | A v -> Y ^   | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.455 | 
     | DIV_TX_MUX/U1            | B ^ -> Y ^   | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.526 | 
     | O_CLK3__L1_I0            | A ^ -> Y ^   | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.582 | 
     | O_CLK3__L2_I0            | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.620 | 
     | O_CLK3__L3_I3            | A v -> Y ^   | CLKINVX24M | 0.024 | 0.029 |   0.752 |    0.649 | 
     | U3_FIFO/U4/\raddr_reg[1] | CK ^ -> QN ^ | SDFFRX1M   | 0.072 | 0.137 |   0.889 |    0.786 | 
     | U3_FIFO/U4/\raddr_reg[2] | SI ^         | SDFFRX1M   | 0.072 | 0.000 |   0.890 |    0.786 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.118 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.146 | 
     | scan_clk__L3_I0          | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.172 | 
     | scan_clk__L4_I1          | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.221 | 
     | scan_clk__L5_I1          | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.274 | 
     | scan_clk__L6_I1          | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.325 | 
     | scan_clk__L7_I1          | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.375 | 
     | scan_clk__L8_I1          | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.427 | 
     | scan_clk__L9_I1          | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.480 | 
     | scan_clk__L10_I1         | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.534 | 
     | scan_clk__L11_I1         | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.597 | 
     | scan_clk__L12_I1         | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.624 | 
     | scan_clk__L13_I0         | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.646 | 
     | scan_clk__L14_I0         | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.661 | 
     | DIV_TX_MUX/U1            | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.733 | 
     | O_CLK3__L1_I0            | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.788 | 
     | O_CLK3__L2_I0            | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.826 | 
     | O_CLK3__L3_I3            | A v -> Y ^ | CLKINVX24M | 0.024 | 0.029 |   0.752 |    0.855 | 
     | U3_FIFO/U4/\raddr_reg[2] | CK ^       | SDFFRX1M   | 0.024 | 0.001 |   0.753 |    0.856 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[1][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[1][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.752
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  0.896
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.089 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.060 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.035 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.015 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.067 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.119 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.168 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.220 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.273 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.328 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.390 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.417 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.440 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.455 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.526 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.582 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.620 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.649 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.143 |   0.896 |    0.793 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.896 |    0.793 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.118 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.146 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.068 |    0.172 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.221 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.274 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.325 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.375 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.323 |    0.427 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.480 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.534 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.597 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.624 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.646 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.661 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.733 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.788 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.826 | 
     | O_CLK3__L3_I3                  | A v -> Y ^ | CLKINVX24M | 0.024 | 0.029 |   0.752 |    0.855 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.024 | 0.000 |   0.752 |    0.856 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[2][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.794
  Arrival Time                  0.897
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.089 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.060 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.035 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.015 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.067 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.118 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.168 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.220 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.273 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.328 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.390 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.417 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.439 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.454 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.526 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.581 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.619 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.649 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.144 |   0.897 |    0.794 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.897 |    0.794 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.118 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.147 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.172 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.222 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.274 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.325 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.375 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.427 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.480 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.535 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.597 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.624 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.646 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.661 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.733 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.788 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.826 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.856 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    0.857 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[1][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[1][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[1][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.886
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.089 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.061 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.035 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.019 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.024 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.070 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.117 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.163 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.210 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.257 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.306 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.341 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.433 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.499 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.532 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.566 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.595 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.633 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.149 |   0.886 |    0.782 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.886 |    0.782 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.147 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.173 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.189 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.232 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.278 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.325 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.370 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.418 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.465 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.514 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.548 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.641 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.707 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.740 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.774 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.803 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.841 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.742 |    0.846 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_RST_SYNC1/\RST_REG_reg[1] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U0_RST_SYNC1/\RST_REG_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.886
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.090 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.061 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.036 | 
     | scan_clk__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.019 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.024 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.070 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.117 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.162 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.209 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.257 | 
     | scan_clk__L11_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.305 | 
     | scan_clk__L12_I0             | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.340 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.433 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.499 | 
     | O_CLK1__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.531 | 
     | O_CLK1__L3_I1                | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.566 | 
     | O_CLK1__L4_I2                | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.595 | 
     | O_CLK1__L5_I4                | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.633 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.148 |   0.886 |    0.782 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.886 |    0.782 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.147 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.173 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.190 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.233 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.278 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.325 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.371 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.418 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.465 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.514 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.549 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.641 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.707 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.740 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.774 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.804 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.842 | 
     | U0_RST_SYNC1/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    0.845 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U1_RST_SYNC2/\RST_REG_reg[1] /CK 
Endpoint:   U1_RST_SYNC2/\RST_REG_reg[1] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U1_RST_SYNC2/\RST_REG_reg[0] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.797
  Arrival Time                  0.901
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.090 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.061 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^  | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.040 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^  | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.089 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.135 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.179 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.223 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^  | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.293 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.349 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^  | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.397 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.448 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.497 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.541 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^  | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.599 | 
     | O_CLK2__L12_I0               | A ^ -> Y v  | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.624 | 
     | O_CLK2__L13_I0               | A v -> Y ^  | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.648 | 
     | U1_RST_SYNC2/\RST_REG_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.149 |   0.901 |    0.796 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.901 |    0.797 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.147 | 
     | UART_CLK_MUX/U1              | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.248 | 
     | O_CLK2__L1_I0                | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.298 | 
     | O_CLK2__L2_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.343 | 
     | O_CLK2__L3_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.387 | 
     | O_CLK2__L4_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.431 | 
     | O_CLK2__L5_I0                | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.502 | 
     | O_CLK2__L6_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.557 | 
     | O_CLK2__L7_I1                | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.605 | 
     | O_CLK2__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.656 | 
     | O_CLK2__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.705 | 
     | O_CLK2__L10_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.750 | 
     | O_CLK2__L11_I0               | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.807 | 
     | O_CLK2__L12_I0               | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.832 | 
     | O_CLK2__L13_I0               | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.857 | 
     | U1_RST_SYNC2/\RST_REG_reg[1] | CK ^       | SDFFRQX2M  | 0.025 | 0.004 |   0.756 |    0.860 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[2][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.887
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.090 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.061 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.036 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.019 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.024 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.070 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.117 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.162 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.209 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.256 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.305 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.340 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.433 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.498 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.531 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.566 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.595 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.633 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.149 |   0.887 |    0.782 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.887 |    0.782 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.148 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.173 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.190 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.233 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.279 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.326 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.371 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.418 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.465 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.514 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.549 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.641 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.707 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.740 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.775 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.804 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.842 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.742 |    0.846 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U2_DATA_SYNC/\sync_flops_reg[1] /CK 
Endpoint:   U2_DATA_SYNC/\sync_flops_reg[1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U2_DATA_SYNC/\sync_flops_reg[0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.737
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.778
  Arrival Time                  0.882
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |            Instance             |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |             |            |       |       |  Time   |   Time   | 
     |---------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                 | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.090 | 
     | scan_clk__L2_I0                 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.061 | 
     | scan_clk__L3_I0                 | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.036 | 
     | scan_clk__L4_I0                 | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.019 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.024 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.070 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.117 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.162 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.209 | 
     | scan_clk__L10_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.256 | 
     | scan_clk__L11_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.305 | 
     | scan_clk__L12_I0                | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.340 | 
     | REF_CLK_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.433 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.498 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.531 | 
     | O_CLK1__L3_I1                   | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.566 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v  | CLKINVX40M | 0.031 | 0.032 |   0.702 |    0.598 | 
     | O_CLK1__L5_I7                   | A v -> Y ^  | CLKINVX40M | 0.032 | 0.028 |   0.730 |    0.626 | 
     | U2_DATA_SYNC/\sync_flops_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.152 |   0.882 |    0.778 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.882 |    0.778 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.148 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.173 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.190 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.233 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.279 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.326 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.371 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.418 | 
     | scan_clk__L10_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.465 | 
     | scan_clk__L11_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.514 | 
     | scan_clk__L12_I0                | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.549 | 
     | REF_CLK_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.641 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.707 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.740 | 
     | O_CLK1__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.775 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v | CLKINVX40M | 0.031 | 0.032 |   0.702 |    0.807 | 
     | O_CLK1__L5_I7                   | A v -> Y ^ | CLKINVX40M | 0.032 | 0.028 |   0.730 |    0.835 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | CK ^       | SDFFRQX2M  | 0.033 | 0.007 |   0.737 |    0.842 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[3][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[3][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.741
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.887
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.090 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.061 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.036 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.019 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.024 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.070 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.116 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.162 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.209 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.256 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.305 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.340 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.432 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.498 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.531 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.565 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.595 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.633 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.149 |   0.886 |    0.782 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.887 |    0.782 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.148 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.173 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.190 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.233 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.279 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.326 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.371 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.418 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.466 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.514 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.549 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.642 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.708 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.740 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.775 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.804 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.842 | 
     | U3_FIFO/U2/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.741 |    0.846 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[0][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[0][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.783
  Arrival Time                  0.887
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.105 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.090 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.062 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.036 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.019 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.024 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.069 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.116 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.162 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.209 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.256 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.305 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.340 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.432 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.498 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.531 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.565 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.595 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.633 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   0.887 |    0.782 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.887 |    0.783 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.105 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.119 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.148 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.173 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.190 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.233 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.279 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.326 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.371 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.419 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.466 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.514 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.549 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.642 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.708 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.740 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.775 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.804 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.842 | 
     | U3_FIFO/U2/\SYNC_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.034 | 0.005 |   0.742 |    0.847 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_
reg[0] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] /SI  (^) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /QN (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.795
  Arrival Time                  0.901
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.091 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.063 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.037 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.012 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.065 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.116 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.166 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.218 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.271 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.325 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.388 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.415 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.437 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.452 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.524 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.579 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.617 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.650 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | CK ^ -> QN ^ | SDFFRX1M   | 0.083 | 0.145 |   0.901 |    0.795 | 
     | ]                                                  |              |            |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] | SI ^         | SDFFRQX2M  | 0.083 | 0.000 |   0.901 |    0.795 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.120 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.149 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.174 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.224 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.276 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.328 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.377 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.429 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.482 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.537 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.599 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.626 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.649 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.664 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.736 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.791 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.829 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^ | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.862 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[0] | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.757 |    0.863 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_
reg[1] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /D  (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /QN (v) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.746
  Arrival Time                  0.853
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.107 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.095 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.082 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.013 | 
     | U6_CLK_DIV_TX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.258 | 
     | U6_CLK_DIV_TX/U22                                  | B ^ -> Y ^   | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.351 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.458 |    0.351 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.433 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.488 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.526 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M           | 0.028 | 0.033 |   0.666 |    0.559 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | CK ^ -> QN v | SDFFRX1M             | 0.059 | 0.127 |   0.793 |    0.686 | 
     | ]                                                  |              |                      |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U16              | A1 v -> Y ^  | OAI22X1M             | 0.068 | 0.060 |   0.853 |    0.746 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | D ^          | SDFFRX1M             | 0.068 | 0.000 |   0.853 |    0.746 | 
     | ]                                                  |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.107 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.119 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.132 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.227 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.277 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.322 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.367 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.410 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.481 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.503 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.518 | 
     | U6_CLK_DIV_TX/U22                                  | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.602 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.602 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.684 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.739 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.777 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^  | CLKINVX24M           | 0.028 | 0.033 |   0.703 |    0.810 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | CK ^        | SDFFRX1M             | 0.028 | 0.001 |   0.704 |    0.811 | 
     | ]                                                  |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[0][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[0][1] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[0][0] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  0.902
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.094 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.066 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.041 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.009 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.062 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.113 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.163 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.214 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.268 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.322 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.385 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.411 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.434 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.449 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.521 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.576 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.614 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M | 0.024 | 0.029 |   0.752 |    0.643 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.045 | 0.150 |   0.902 |    0.793 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.045 | 0.000 |   0.902 |    0.793 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.124 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.152 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.068 |    0.178 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.227 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.280 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.331 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.381 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.323 |    0.433 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.486 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.540 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.603 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.629 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.652 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.667 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.739 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.794 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.832 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.862 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    0.862 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][6] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U3_FIFO/U0/\FIFO_Memory_reg[1][5] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.746
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  0.895
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.095 | 
     | scan_clk__L2_I0                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.066 | 
     | scan_clk__L3_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.041 | 
     | scan_clk__L4_I0                   | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.024 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.019 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.065 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.112 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.157 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.204 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.252 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.300 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.335 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.428 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.494 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.526 | 
     | O_CLK1__L3_I1                     | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.561 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.590 | 
     | O_CLK1__L5_I5                     | A v -> Y ^  | CLKINVX40M | 0.033 | 0.033 |   0.732 |    0.623 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.162 |   0.894 |    0.785 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][6] | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.895 |    0.785 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.124 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.153 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.178 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.195 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.238 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.284 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.330 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.376 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.423 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.470 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.519 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.554 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.646 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.712 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.745 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.779 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.031 | 0.032 |   0.702 |    0.812 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.736 |    0.845 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][6] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.746 |    0.855 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U4_PLSE_GEN1/pulse_flop_reg/CK 
Endpoint:   U4_PLSE_GEN1/pulse_flop_reg/SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U4_PLSE_GEN1/prev_flop_reg/Q   (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  0.904
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.096 | 
     | scan_clk__L2_I0             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.067 | 
     | scan_clk__L3_I0             | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.042 | 
     | scan_clk__L4_I1             | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.008 | 
     | scan_clk__L5_I1             | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.060 | 
     | scan_clk__L6_I1             | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.112 | 
     | scan_clk__L7_I1             | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.161 | 
     | scan_clk__L8_I1             | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.213 | 
     | scan_clk__L9_I1             | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.266 | 
     | scan_clk__L10_I1            | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.321 | 
     | scan_clk__L11_I1            | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.383 | 
     | scan_clk__L12_I1            | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.410 | 
     | scan_clk__L13_I0            | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.433 | 
     | scan_clk__L14_I0            | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.447 | 
     | DIV_TX_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.519 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.575 | 
     | O_CLK3__L2_I0               | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.613 | 
     | O_CLK3__L3_I0               | A v -> Y ^  | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.642 | 
     | U4_PLSE_GEN1/prev_flop_reg  | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.151 |   0.904 |    0.793 | 
     | U4_PLSE_GEN1/pulse_flop_reg | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.904 |    0.793 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.125 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.154 | 
     | scan_clk__L3_I0             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.179 | 
     | scan_clk__L4_I1             | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.229 | 
     | scan_clk__L5_I1             | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.281 | 
     | scan_clk__L6_I1             | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.332 | 
     | scan_clk__L7_I1             | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.382 | 
     | scan_clk__L8_I1             | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.434 | 
     | scan_clk__L9_I1             | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.487 | 
     | scan_clk__L10_I1            | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.541 | 
     | scan_clk__L11_I1            | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.604 | 
     | scan_clk__L12_I1            | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.631 | 
     | scan_clk__L13_I0            | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.653 | 
     | scan_clk__L14_I0            | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.668 | 
     | DIV_TX_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.740 | 
     | O_CLK3__L1_I0               | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.795 | 
     | O_CLK3__L2_I0               | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.833 | 
     | O_CLK3__L3_I0               | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.863 | 
     | U4_PLSE_GEN1/pulse_flop_reg | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    0.864 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\bit_count_reg[3] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /D  
(^) checked with  leading edge of 'RX_CLK'
Beginpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN 
(v) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.700
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.741
  Arrival Time                  0.853
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.112 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.087 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.008 | 
     | U8_CLK_DIV_RX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.246 |   0.366 |    0.254 | 
     | U8_CLK_DIV_RX/U34                                  | B ^ -> Y ^   | MX2XLM               | 0.069 | 0.095 |   0.461 |    0.349 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^  | ClkDiv_width4_test_1 |       |       |   0.461 |    0.349 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.054 | 0.088 |   0.550 |    0.438 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^   | BUFX20M              | 0.045 | 0.053 |   0.603 |    0.491 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.027 | 0.035 |   0.638 |    0.526 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^   | CLKINVX32M           | 0.025 | 0.025 |   0.663 |    0.551 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^ -> QN v | SDFFRX1M             | 0.061 | 0.128 |   0.791 |    0.679 | 
     | unt_reg[3]                                         |              |                      |       |       |         |          | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U44     | B1 v -> Y ^  | OAI32X1M             | 0.071 | 0.062 |   0.853 |    0.741 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | D ^          | SDFFRX1M             | 0.071 | 0.000 |   0.853 |    0.741 | 
     | unt_reg[3]                                         |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.112 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.124 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.137 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.232 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.282 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.327 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.372 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.415 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.486 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.508 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.523 | 
     | U8_CLK_DIV_RX/U34                                  | A ^ -> Y ^  | MX2XLM               | 0.069 | 0.086 |   0.497 |    0.609 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^ | ClkDiv_width4_test_1 |       |       |   0.497 |    0.609 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.054 | 0.088 |   0.585 |    0.697 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^  | BUFX20M              | 0.045 | 0.053 |   0.638 |    0.750 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.027 | 0.035 |   0.674 |    0.785 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^  | CLKINVX32M           | 0.025 | 0.025 |   0.699 |    0.811 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^        | SDFFRX1M             | 0.025 | 0.001 |   0.700 |    0.812 | 
     | unt_reg[3]                                         |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\edge_count_reg[0] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI 
(^) checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  
(^) triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.750
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.782
  Arrival Time                  0.895
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.112 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.098 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.069 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.044 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.006 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.058 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.110 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.160 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.211 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.264 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.319 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.381 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.408 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.431 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.446 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.054 | 0.078 |   0.636 |    0.523 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^   | BUFX20M    | 0.045 | 0.053 |   0.688 |    0.576 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.027 | 0.035 |   0.724 |    0.612 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^   | CLKINVX32M | 0.025 | 0.025 |   0.749 |    0.637 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^ -> QN ^ | SDFFRX1M   | 0.085 | 0.145 |   0.894 |    0.782 | 
     | unt_reg[3]                                         |              |            |       |       |         |          | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | SI ^         | SDFFRX1M   | 0.085 | 0.000 |   0.895 |    0.782 | 
     | ount_reg[0]                                        |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.112 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.127 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.155 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.181 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.230 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.283 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.334 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.384 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.436 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.489 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.543 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.606 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.632 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.655 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.670 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.054 | 0.078 |   0.636 |    0.748 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^ | BUFX20M    | 0.045 | 0.053 |   0.688 |    0.801 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.027 | 0.035 |   0.724 |    0.836 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^ | CLKINVX32M | 0.025 | 0.025 |   0.749 |    0.861 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | CK ^       | SDFFRX1M   | 0.025 | 0.001 |   0.750 |    0.862 | 
     | ount_reg[0]                                        |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_
reg[2] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /D  (^) checked 
with  leading edge of 'TX_CLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2] /QN (v) 
triggered by  leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.745
  Arrival Time                  0.858
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.088 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.008 | 
     | U6_CLK_DIV_TX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.252 | 
     | U6_CLK_DIV_TX/U22                                  | B ^ -> Y ^   | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.345 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.458 |    0.345 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.427 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.482 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.520 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M           | 0.028 | 0.033 |   0.666 |    0.553 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | CK ^ -> QN v | SDFFRX1M             | 0.060 | 0.127 |   0.794 |    0.681 | 
     | ]                                                  |              |                      |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U12              | B1 v -> Y ^  | OAI32X1M             | 0.075 | 0.064 |   0.858 |    0.745 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | D ^          | SDFFRX1M             | 0.075 | 0.000 |   0.858 |    0.745 | 
     | ]                                                  |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.138 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.233 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.283 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.328 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.372 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.416 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.487 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.509 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.524 | 
     | U6_CLK_DIV_TX/U22                                  | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.608 | 
     | U6_CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.608 | 
     | DIV_TX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.690 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.745 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.783 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^  | CLKINVX24M           | 0.028 | 0.033 |   0.703 |    0.816 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[2 | CK ^        | SDFFRX1M             | 0.028 | 0.001 |   0.704 |    0.817 | 
     | ]                                                  |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U3_FIFO/U4/\raddr_reg[2] /CK 
Endpoint:   U3_FIFO/U4/\raddr_reg[2] /D  (^) checked with  leading edge of 'TX_
CLK'
Beginpoint: U3_FIFO/U4/\raddr_reg[1] /QN (v) triggered by  leading edge of 'TX_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.700
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.744
  Arrival Time                  0.857
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                              |              |                      |       |       |  Time   |   Time   | 
     |------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.113 | 
     | UART_CLK__L1_I0              | A ^ -> Y v   | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.100 | 
     | UART_CLK__L2_I0              | A v -> Y ^   | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.088 | 
     | UART_CLK_MUX/U1              | A ^ -> Y ^   | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.008 | 
     | U6_CLK_DIV_TX/output_clk_reg | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.252 | 
     | U6_CLK_DIV_TX/U22            | B ^ -> Y ^   | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.345 | 
     | U6_CLK_DIV_TX                | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.458 |    0.345 | 
     | DIV_TX_MUX/U1                | A ^ -> Y ^   | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.427 | 
     | O_CLK3__L1_I0                | A ^ -> Y ^   | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.482 | 
     | O_CLK3__L2_I0                | A ^ -> Y v   | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.520 | 
     | O_CLK3__L3_I3                | A v -> Y ^   | CLKINVX24M           | 0.024 | 0.029 |   0.662 |    0.549 | 
     | U3_FIFO/U4/\raddr_reg[1]     | CK ^ -> QN v | SDFFRX1M             | 0.053 | 0.122 |   0.784 |    0.671 | 
     | U3_FIFO/U4/U28               | B1 v -> Y ^  | OAI2BB2X1M           | 0.038 | 0.073 |   0.857 |    0.744 | 
     | U3_FIFO/U4/\raddr_reg[2]     | D ^          | SDFFRX1M             | 0.038 | 0.000 |   0.857 |    0.744 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                          |             |                      |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                          | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.113 | 
     | UART_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.125 | 
     | UART_CLK__L2_I0          | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.138 | 
     | UART_CLK_MUX/U1          | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.233 | 
     | O_CLK2__L1_I0            | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.283 | 
     | O_CLK2__L2_I0            | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.328 | 
     | O_CLK2__L3_I0            | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.372 | 
     | O_CLK2__L4_I0            | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.416 | 
     | O_CLK2__L5_I0            | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.487 | 
     | O_CLK2__L6_I0            | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.509 | 
     | O_CLK2__L7_I0            | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.524 | 
     | U6_CLK_DIV_TX/U22        | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.608 | 
     | U6_CLK_DIV_TX            | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.608 | 
     | DIV_TX_MUX/U1            | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.690 | 
     | O_CLK3__L1_I0            | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.745 | 
     | O_CLK3__L2_I0            | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.783 | 
     | O_CLK3__L3_I3            | A v -> Y ^  | CLKINVX24M           | 0.024 | 0.029 |   0.700 |    0.812 | 
     | U3_FIFO/U4/\raddr_reg[2] | CK ^        | SDFFRX1M             | 0.024 | 0.001 |   0.700 |    0.813 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U8_CLK_DIV_RX/\cyc_counter_reg[2] /CK 
Endpoint:   U8_CLK_DIV_RX/\cyc_counter_reg[2] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U8_CLK_DIV_RX/\cyc_counter_reg[1] /QN (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.755
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.790
  Arrival Time                  0.903
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.113 | 
     | scan_clk__L1_I0                   | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.098 | 
     | scan_clk__L2_I0                   | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.070 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^   | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.031 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^   | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.080 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.126 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.170 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.214 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^   | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.285 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.340 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^   | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.388 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.439 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^   | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.488 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.532 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^   | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.590 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v   | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.615 | 
     | O_CLK2__L13_I0                    | A v -> Y ^   | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.639 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[1] | CK ^ -> QN ^ | SDFFSRX2M  | 0.050 | 0.150 |   0.903 |    0.790 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | SI ^         | SDFFSRX2M  | 0.050 | 0.000 |   0.903 |    0.790 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.113 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.128 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.156 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.257 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.306 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.352 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.396 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.440 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.511 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.566 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.614 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.665 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.714 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.758 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.816 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.841 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.865 | 
     | U8_CLK_DIV_RX/\cyc_counter_reg[2] | CK ^       | SDFFSRX2M  | 0.025 | 0.002 |   0.755 |    0.868 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/
CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/D  (^) checked with  
leading edge of 'TX_CLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg/QN (v) triggered by  
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.704
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.748
  Arrival Time                  0.863
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                |              |                      |       |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.115 | 
     | UART_CLK__L1_I0                                | A ^ -> Y v   | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.102 | 
     | UART_CLK__L2_I0                                | A v -> Y ^   | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.090 | 
     | UART_CLK_MUX/U1                                | A ^ -> Y ^   | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.006 | 
     | U6_CLK_DIV_TX/output_clk_reg                   | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.244 |   0.365 |    0.250 | 
     | U6_CLK_DIV_TX/U22                              | B ^ -> Y ^   | MX2XLM               | 0.066 | 0.093 |   0.458 |    0.343 | 
     | U6_CLK_DIV_TX                                  | o_div_clk ^  | ClkDiv_width8_test_1 |       |       |   0.458 |    0.343 | 
     | DIV_TX_MUX/U1                                  | A ^ -> Y ^   | MX2X6M               | 0.044 | 0.082 |   0.540 |    0.425 | 
     | O_CLK3__L1_I0                                  | A ^ -> Y ^   | BUFX16M              | 0.049 | 0.055 |   0.595 |    0.480 | 
     | O_CLK3__L2_I0                                  | A ^ -> Y v   | CLKINVX40M           | 0.039 | 0.038 |   0.633 |    0.518 | 
     | O_CLK3__L3_I2                                  | A v -> Y ^   | CLKINVX24M           | 0.028 | 0.033 |   0.666 |    0.551 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg | CK ^ -> QN v | SDFFRX1M             | 0.039 | 0.110 |   0.776 |    0.662 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U45          | A v -> Y ^   | INVXLM               | 0.038 | 0.033 |   0.810 |    0.695 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/U32          | A1N ^ -> Y ^ | OAI2BB1X2M           | 0.034 | 0.053 |   0.863 |    0.748 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg | D ^          | SDFFRX1M             | 0.034 | 0.000 |   0.863 |    0.748 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                |             |                      |       |       |  Time   |   Time   | 
     |------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.115 | 
     | UART_CLK__L1_I0                                | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.127 | 
     | UART_CLK__L2_I0                                | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.140 | 
     | UART_CLK_MUX/U1                                | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.235 | 
     | O_CLK2__L1_I0                                  | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.285 | 
     | O_CLK2__L2_I0                                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.330 | 
     | O_CLK2__L3_I0                                  | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.374 | 
     | O_CLK2__L4_I0                                  | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.418 | 
     | O_CLK2__L5_I0                                  | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.489 | 
     | O_CLK2__L6_I0                                  | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.511 | 
     | O_CLK2__L7_I0                                  | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.526 | 
     | U6_CLK_DIV_TX/U22                              | A ^ -> Y ^  | MX2XLM               | 0.066 | 0.084 |   0.495 |    0.610 | 
     | U6_CLK_DIV_TX                                  | o_div_clk ^ | ClkDiv_width8_test_1 |       |       |   0.495 |    0.610 | 
     | DIV_TX_MUX/U1                                  | A ^ -> Y ^  | MX2X6M               | 0.044 | 0.082 |   0.577 |    0.692 | 
     | O_CLK3__L1_I0                                  | A ^ -> Y ^  | BUFX16M              | 0.049 | 0.055 |   0.632 |    0.747 | 
     | O_CLK3__L2_I0                                  | A ^ -> Y v  | CLKINVX40M           | 0.039 | 0.038 |   0.670 |    0.785 | 
     | O_CLK3__L3_I2                                  | A v -> Y ^  | CLKINVX24M           | 0.028 | 0.033 |   0.703 |    0.818 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/ser_done_reg | CK ^        | SDFFRX1M             | 0.028 | 0.001 |   0.704 |    0.819 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U12_ALU/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.260
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.115 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.114 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.089 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |   -0.035 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.105 |   -0.010 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.156 |   0.260 |    0.146 | 
     | U12_ALU/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.260 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.115 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.115 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.141 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |    0.194 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.105 |    0.219 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.106 |    0.221 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U6_CLK_DIV_TX/\cyc_counter_reg[0] /CK 
Endpoint:   U6_CLK_DIV_TX/\cyc_counter_reg[0] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U4_PLSE_GEN1/pulse_flop_reg/Q         (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.795
  Arrival Time                  0.910
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.100 | 
     | scan_clk__L2_I0                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.072 | 
     | scan_clk__L3_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.046 | 
     | scan_clk__L4_I1                   | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.003 | 
     | scan_clk__L5_I1                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.056 | 
     | scan_clk__L6_I1                   | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.107 | 
     | scan_clk__L7_I1                   | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.157 | 
     | scan_clk__L8_I1                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.209 | 
     | scan_clk__L9_I1                   | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.262 | 
     | scan_clk__L10_I1                  | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.316 | 
     | scan_clk__L11_I1                  | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.379 | 
     | scan_clk__L12_I1                  | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.405 | 
     | scan_clk__L13_I0                  | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.428 | 
     | scan_clk__L14_I0                  | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.443 | 
     | DIV_TX_MUX/U1                     | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.515 | 
     | O_CLK3__L1_I0                     | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.570 | 
     | O_CLK3__L2_I0                     | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.608 | 
     | O_CLK3__L3_I0                     | A v -> Y ^  | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.638 | 
     | U4_PLSE_GEN1/pulse_flop_reg       | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.157 |   0.910 |    0.795 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.910 |    0.795 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.130 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.158 | 
     | UART_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.086 | 0.101 |   0.144 |    0.259 | 
     | O_CLK2__L1_I0                     | A ^ -> Y ^ | BUFX32M    | 0.020 | 0.049 |   0.193 |    0.308 | 
     | O_CLK2__L2_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.045 |   0.239 |    0.354 | 
     | O_CLK2__L3_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.020 | 0.044 |   0.283 |    0.398 | 
     | O_CLK2__L4_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.019 | 0.044 |   0.327 |    0.442 | 
     | O_CLK2__L5_I0                     | A ^ -> Y ^ | CLKBUFX12M | 0.063 | 0.071 |   0.398 |    0.513 | 
     | O_CLK2__L6_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.055 |   0.453 |    0.568 | 
     | O_CLK2__L7_I1                     | A ^ -> Y ^ | CLKBUFX24M | 0.024 | 0.048 |   0.501 |    0.616 | 
     | O_CLK2__L8_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.027 | 0.051 |   0.552 |    0.667 | 
     | O_CLK2__L9_I0                     | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.049 |   0.601 |    0.716 | 
     | O_CLK2__L10_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.020 | 0.044 |   0.645 |    0.760 | 
     | O_CLK2__L11_I0                    | A ^ -> Y ^ | CLKBUFX20M | 0.040 | 0.058 |   0.703 |    0.818 | 
     | O_CLK2__L12_I0                    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.025 |   0.728 |    0.843 | 
     | O_CLK2__L13_I0                    | A v -> Y ^ | CLKINVX32M | 0.025 | 0.024 |   0.752 |    0.867 | 
     | U6_CLK_DIV_TX/\cyc_counter_reg[0] | CK ^       | SDFFRQX2M  | 0.025 | 0.003 |   0.756 |    0.871 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U12_ALU/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.261
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.116 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.115 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.090 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |   -0.036 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.105 |   -0.011 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.156 |   0.261 |    0.145 | 
     | U12_ALU/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.261 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.116 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.116 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.141 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |    0.195 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.105 |    0.220 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.106 |    0.221 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U3_FIFO/U2/\SYNC_reg_reg[2][0] /CK 
Endpoint:   U3_FIFO/U2/\SYNC_reg_reg[2][0] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U2/\SYNC_reg_reg[1][1] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.742
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.781
  Arrival Time                  0.897
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.101 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.073 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.048 | 
     | scan_clk__L4_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.031 | 
     | scan_clk__L5_I0                | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.012 | 
     | scan_clk__L6_I0                | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.058 | 
     | scan_clk__L7_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.105 | 
     | scan_clk__L8_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.150 | 
     | scan_clk__L9_I0                | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.198 | 
     | scan_clk__L10_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.245 | 
     | scan_clk__L11_I0               | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.294 | 
     | scan_clk__L12_I0               | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.328 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.421 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.487 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.520 | 
     | O_CLK1__L3_I1                  | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.554 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.583 | 
     | O_CLK1__L5_I4                  | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.621 | 
     | U3_FIFO/U2/\SYNC_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.160 |   0.897 |    0.781 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.897 |    0.781 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.131 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.159 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.185 | 
     | scan_clk__L4_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.201 | 
     | scan_clk__L5_I0                | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.244 | 
     | scan_clk__L6_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.290 | 
     | scan_clk__L7_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.337 | 
     | scan_clk__L8_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.383 | 
     | scan_clk__L9_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.430 | 
     | scan_clk__L10_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.477 | 
     | scan_clk__L11_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.526 | 
     | scan_clk__L12_I0               | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.561 | 
     | REF_CLK_MUX/U1                 | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.653 | 
     | O_CLK1__L1_I0                  | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.719 | 
     | O_CLK1__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.752 | 
     | O_CLK1__L3_I1                  | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.786 | 
     | O_CLK1__L4_I2                  | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.815 | 
     | O_CLK1__L5_I4                  | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.737 |    0.853 | 
     | U3_FIFO/U2/\SYNC_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.034 | 0.004 |   0.742 |    0.858 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_
reg[1] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1] /SI (^) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0] /QN (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.789
  Arrival Time                  0.905
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.102 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.073 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.048 | 
     | scan_clk__L4_I1                                    | A v -> Y v   | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.002 | 
     | scan_clk__L5_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.054 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.106 | 
     | scan_clk__L7_I1                                    | A v -> Y v   | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.155 | 
     | scan_clk__L8_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.207 | 
     | scan_clk__L9_I1                                    | A v -> Y v   | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.260 | 
     | scan_clk__L10_I1                                   | A v -> Y v   | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.315 | 
     | scan_clk__L11_I1                                   | A v -> Y v   | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.377 | 
     | scan_clk__L12_I1                                   | A v -> Y ^   | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.404 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v   | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.426 | 
     | scan_clk__L14_I0                                   | A v -> Y ^   | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.441 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^   | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.513 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^   | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.569 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v   | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.606 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^   | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.640 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[0 | CK ^ -> QN ^ | SDFFRX1M   | 0.090 | 0.149 |   0.905 |    0.789 | 
     | ]                                                  |              |            |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | SI ^         | SDFFRX1M   | 0.090 | 0.000 |   0.905 |    0.789 | 
     | ]                                                  |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.131 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.160 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.068 |    0.185 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.235 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.287 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.338 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.388 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.323 |    0.440 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.493 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.548 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.610 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.637 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.659 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.674 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.746 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.801 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.839 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^ | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.872 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\P_Counter_reg[1 | CK ^       | SDFFRX1M   | 0.028 | 0.001 |   0.757 |    0.873 | 
     | ]                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[7][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[7][4] /SI (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: U3_FIFO/U0/\FIFO_Memory_reg[7][3] /Q  (^) triggered by  leading 
edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.746
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.785
  Arrival Time                  0.901
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                   | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.102 | 
     | scan_clk__L2_I0                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.073 | 
     | scan_clk__L3_I0                   | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.048 | 
     | scan_clk__L4_I0                   | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.031 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.012 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.058 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.105 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.150 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.197 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.244 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.293 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.328 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.421 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.486 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.519 | 
     | O_CLK1__L3_I1                     | A v -> Y ^  | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.554 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.699 |    0.583 | 
     | O_CLK1__L5_I5                     | A v -> Y ^  | CLKINVX40M | 0.033 | 0.033 |   0.732 |    0.616 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.168 |   0.901 |    0.784 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][4] | SI ^        | SDFFRQX2M  | 0.066 | 0.000 |   0.901 |    0.785 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.131 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.160 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.185 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.202 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.245 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.291 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.338 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.383 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.430 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.477 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.526 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.561 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.653 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.719 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.752 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.035 | 0.034 |   0.670 |    0.786 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.031 | 0.032 |   0.702 |    0.819 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.033 | 0.033 |   0.736 |    0.852 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[7][4] | CK ^       | SDFFRQX2M  | 0.036 | 0.010 |   0.746 |    0.862 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_
draft_reg[3] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[3] /SI (^) 
checked with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft_reg[2] /Q  (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.797
  Arrival Time                  0.914
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.102 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.073 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.048 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.002 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.054 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.105 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.155 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.207 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.260 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.315 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.377 | 
     | scan_clk__L12_I1                                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.404 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.426 | 
     | scan_clk__L14_I0                                   | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.441 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.513 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.568 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.606 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^  | CLKINVX24M | 0.028 | 0.034 |   0.756 |    0.640 | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.157 |   0.913 |    0.797 | 
     | _reg[2]                                            |             |            |       |       |         |          | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.914 |    0.797 | 
     | _reg[3]                                            |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.131 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.160 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.185 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.235 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.287 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.338 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.388 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.440 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.493 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.548 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.610 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.637 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.659 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.674 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.746 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.801 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.839 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^ | CLKINVX24M | 0.028 | 0.034 |   0.756 |    0.873 | 
     | U9_UART_TOP/U0_UART_TX/Parity_calc_DUT/\Data_draft | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.757 |    0.874 | 
     | _reg[3]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\bit_count_reg[2] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /D  
(^) checked with  leading edge of 'RX_CLK'
Beginpoint: U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_count_reg[2] /QN 
(v) triggered by  leading edge of 'RX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.700
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.740
  Arrival Time                  0.857
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^   |                      | 0.000 |       |   0.000 |   -0.117 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v   | CLKINVX40M           | 0.007 | 0.012 |   0.012 |   -0.105 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^   | CLKINVX8M            | 0.014 | 0.013 |   0.025 |   -0.092 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^   | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.003 | 
     | U8_CLK_DIV_RX/output_clk_reg                       | CK ^ -> Q ^  | SDFFSRX2M            | 0.050 | 0.246 |   0.366 |    0.249 | 
     | U8_CLK_DIV_RX/U34                                  | B ^ -> Y ^   | MX2XLM               | 0.069 | 0.095 |   0.461 |    0.344 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^  | ClkDiv_width4_test_1 |       |       |   0.461 |    0.344 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^   | MX2X6M               | 0.054 | 0.088 |   0.550 |    0.433 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^   | BUFX20M              | 0.045 | 0.053 |   0.603 |    0.485 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v   | CLKINVX40M           | 0.027 | 0.035 |   0.638 |    0.521 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^   | CLKINVX32M           | 0.025 | 0.025 |   0.663 |    0.546 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^ -> QN v | SDFFRX1M             | 0.055 | 0.123 |   0.786 |    0.669 | 
     | unt_reg[2]                                         |              |                      |       |       |         |          | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/U38     | B1 v -> Y ^  | OAI32X1M             | 0.088 | 0.070 |   0.857 |    0.739 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | D ^          | SDFFRX1M             | 0.088 | 0.000 |   0.857 |    0.740 | 
     | unt_reg[2]                                         |              |                      |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |         Cell         |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                      |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------------------+-------+-------+---------+----------| 
     |                                                    | UART_CLK ^  |                      | 0.000 |       |   0.000 |    0.117 | 
     | UART_CLK__L1_I0                                    | A ^ -> Y v  | CLKINVX40M           | 0.007 | 0.012 |   0.012 |    0.129 | 
     | UART_CLK__L2_I0                                    | A v -> Y ^  | CLKINVX8M            | 0.014 | 0.013 |   0.025 |    0.142 | 
     | UART_CLK_MUX/U1                                    | A ^ -> Y ^  | MX2X6M               | 0.086 | 0.095 |   0.120 |    0.237 | 
     | O_CLK2__L1_I0                                      | A ^ -> Y ^  | BUFX32M              | 0.020 | 0.049 |   0.170 |    0.287 | 
     | O_CLK2__L2_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.045 |   0.215 |    0.332 | 
     | O_CLK2__L3_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.020 | 0.044 |   0.260 |    0.377 | 
     | O_CLK2__L4_I0                                      | A ^ -> Y ^  | CLKBUFX24M           | 0.019 | 0.044 |   0.303 |    0.420 | 
     | O_CLK2__L5_I0                                      | A ^ -> Y ^  | CLKBUFX12M           | 0.063 | 0.071 |   0.374 |    0.491 | 
     | O_CLK2__L6_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.020 | 0.022 |   0.396 |    0.513 | 
     | O_CLK2__L7_I0                                      | A v -> Y ^  | CLKINVX16M           | 0.013 | 0.015 |   0.411 |    0.528 | 
     | U8_CLK_DIV_RX/U34                                  | A ^ -> Y ^  | MX2XLM               | 0.069 | 0.086 |   0.497 |    0.614 | 
     | U8_CLK_DIV_RX                                      | o_div_clk ^ | ClkDiv_width4_test_1 |       |       |   0.497 |    0.614 | 
     | DIV_RX_MUX/U1                                      | A ^ -> Y ^  | MX2X6M               | 0.054 | 0.088 |   0.585 |    0.702 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^  | BUFX20M              | 0.045 | 0.053 |   0.638 |    0.755 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v  | CLKINVX40M           | 0.027 | 0.035 |   0.674 |    0.791 | 
     | O_CLK4__L3_I1                                      | A v -> Y ^  | CLKINVX32M           | 0.025 | 0.025 |   0.699 |    0.816 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\bit_co | CK ^        | SDFFRX1M             | 0.025 | 0.001 |   0.700 |    0.817 | 
     | unt_reg[2]                                         |             |                      |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U11_REG_FILE/\Rd_DATA_reg[4] /CK 
Endpoint:   U11_REG_FILE/\Rd_DATA_reg[4] /SI (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: U11_REG_FILE/\Rd_DATA_reg[3] /Q  (^) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.737
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.776
  Arrival Time                  0.894
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.074 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.049 | 
     | scan_clk__L4_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.017 |   0.085 |   -0.032 | 
     | scan_clk__L5_I0              | A ^ -> Y ^  | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.011 | 
     | scan_clk__L6_I0              | A ^ -> Y ^  | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.057 | 
     | scan_clk__L7_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.104 | 
     | scan_clk__L8_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.021 | 0.045 |   0.266 |    0.149 | 
     | scan_clk__L9_I0              | A ^ -> Y ^  | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.196 | 
     | scan_clk__L10_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.244 | 
     | scan_clk__L11_I0             | A ^ -> Y ^  | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.292 | 
     | scan_clk__L12_I0             | A ^ -> Y ^  | BUFX24M    | 0.017 | 0.035 |   0.444 |    0.327 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^  | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.420 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^  | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.486 | 
     | O_CLK1__L2_I0                | A ^ -> Y v  | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.518 | 
     | O_CLK1__L3_I0                | A v -> Y ^  | CLKINVX40M | 0.034 | 0.038 |   0.673 |    0.556 | 
     | O_CLK1__L4_I0                | A ^ -> Y v  | CLKINVX40M | 0.030 | 0.029 |   0.703 |    0.585 | 
     | O_CLK1__L5_I0                | A v -> Y ^  | CLKINVX40M | 0.031 | 0.027 |   0.730 |    0.612 | 
     | U11_REG_FILE/\Rd_DATA_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.164 |   0.893 |    0.776 | 
     | U11_REG_FILE/\Rd_DATA_reg[4] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.894 |    0.776 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.132 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.160 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.186 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.017 |   0.085 |    0.203 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.021 | 0.043 |   0.128 |    0.246 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.022 | 0.046 |   0.174 |    0.291 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.047 |   0.221 |    0.338 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.021 | 0.045 |   0.267 |    0.384 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.023 | 0.047 |   0.314 |    0.431 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.022 | 0.047 |   0.361 |    0.478 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.025 | 0.049 |   0.410 |    0.527 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.017 | 0.035 |   0.445 |    0.562 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.081 | 0.093 |   0.537 |    0.654 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.051 | 0.066 |   0.603 |    0.720 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.033 | 0.033 |   0.636 |    0.753 | 
     | O_CLK1__L3_I0                | A v -> Y ^ | CLKINVX40M | 0.034 | 0.038 |   0.673 |    0.790 | 
     | O_CLK1__L4_I0                | A ^ -> Y v | CLKINVX40M | 0.030 | 0.029 |   0.703 |    0.820 | 
     | O_CLK1__L5_I0                | A v -> Y ^ | CLKINVX40M | 0.031 | 0.027 |   0.730 |    0.847 | 
     | U11_REG_FILE/\Rd_DATA_reg[4] | CK ^       | SDFFRQX2M  | 0.034 | 0.007 |   0.737 |    0.854 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[1][0] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[1][0] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[0][1] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  0.910
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.074 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.049 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.001 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.053 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.104 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.154 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.206 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.259 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.314 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.376 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.403 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.425 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.440 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.512 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.567 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.605 | 
     | O_CLK3__L3_I0                  | A v -> Y ^  | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.635 | 
     | U3_FIFO/U1/\SYNC_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.157 |   0.910 |    0.793 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.910 |    0.793 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.132 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.161 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.186 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.236 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.288 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.340 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.389 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.441 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.494 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.549 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.611 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.638 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.660 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.675 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.747 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.803 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.840 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.870 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    0.871 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U3_FIFO/U1/\SYNC_reg_reg[2][0] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[2][0] /SI (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: U3_FIFO/U1/\SYNC_reg_reg[1][1] /Q  (^) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.793
  Arrival Time                  0.911
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.103 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.075 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.050 | 
     | scan_clk__L4_I1                | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.000 | 
     | scan_clk__L5_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.053 | 
     | scan_clk__L6_I1                | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.104 | 
     | scan_clk__L7_I1                | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.154 | 
     | scan_clk__L8_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.205 | 
     | scan_clk__L9_I1                | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.259 | 
     | scan_clk__L10_I1               | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.313 | 
     | scan_clk__L11_I1               | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.375 | 
     | scan_clk__L12_I1               | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.402 | 
     | scan_clk__L13_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.425 | 
     | scan_clk__L14_I0               | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.440 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.512 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.567 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.605 | 
     | O_CLK3__L3_I3                  | A v -> Y ^  | CLKINVX24M | 0.024 | 0.029 |   0.752 |    0.634 | 
     | U3_FIFO/U1/\SYNC_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.058 | 0.158 |   0.911 |    0.792 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.058 | 0.000 |   0.911 |    0.793 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.133 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.161 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.068 |    0.187 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.236 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.289 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.340 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.390 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.323 |    0.442 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.495 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.549 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.612 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.638 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.661 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.676 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.748 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.803 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.841 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.024 | 0.030 |   0.753 |    0.871 | 
     | U3_FIFO/U1/\SYNC_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.024 | 0.001 |   0.753 |    0.871 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U12_ALU/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.264
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |   -0.118 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.118 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.092 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |   -0.038 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.105 |   -0.013 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.159 |   0.264 |    0.145 | 
     | U12_ALU/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.264 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.046 |       |   0.000 |    0.118 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.119 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.144 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.026 | 0.054 |   0.080 |    0.198 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.025 | 0.025 |   0.105 |    0.223 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.025 | 0.001 |   0.106 |    0.224 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_
reg[5] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] /SI (^) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] /Q  (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.797
  Arrival Time                  0.915
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.104 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.075 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.050 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |   -0.000 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.052 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.103 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.153 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.205 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.258 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.313 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.375 | 
     | scan_clk__L12_I1                                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.402 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.424 | 
     | scan_clk__L14_I0                                   | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.439 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.511 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.567 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.604 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^  | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.637 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.159 |   0.915 |    0.797 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.915 |    0.797 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.133 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.162 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.068 |    0.187 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.237 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.289 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.340 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.390 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.323 |    0.442 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.495 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.550 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.612 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.639 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.661 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.676 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.748 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.803 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.841 | 
     | O_CLK3__L3_I1                                      | A v -> Y ^ | CLKINVX24M | 0.028 | 0.034 |   0.756 |    0.875 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[5] | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.757 |    0.876 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_
reg[2] /CK 
Endpoint:   U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] /SI (^) checked 
with  leading edge of 'DFTCLK'
Beginpoint: U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] /Q  (^) 
triggered by  leading edge of 'DFTCLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.797
  Arrival Time                  0.915
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.012 | 0.015 |   0.015 |   -0.104 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.029 |   0.043 |   -0.075 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.025 |   0.068 |   -0.050 | 
     | scan_clk__L4_I1                                    | A v -> Y v  | CLKBUFX12M | 0.022 | 0.050 |   0.118 |   -0.000 | 
     | scan_clk__L5_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.052 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.103 | 
     | scan_clk__L7_I1                                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.153 | 
     | scan_clk__L8_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.205 | 
     | scan_clk__L9_I1                                    | A v -> Y v  | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.258 | 
     | scan_clk__L10_I1                                   | A v -> Y v  | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.313 | 
     | scan_clk__L11_I1                                   | A v -> Y v  | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.375 | 
     | scan_clk__L12_I1                                   | A v -> Y ^  | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.402 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.424 | 
     | scan_clk__L14_I0                                   | A v -> Y ^  | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.439 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^  | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.511 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^  | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.566 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v  | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.604 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^  | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.637 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.057 | 0.159 |   0.915 |    0.797 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] | SI ^        | SDFFRQX2M  | 0.057 | 0.000 |   0.915 |    0.797 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.012 | 0.015 |   0.015 |    0.133 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.029 |   0.043 |    0.162 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.020 | 0.025 |   0.069 |    0.187 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.022 | 0.050 |   0.118 |    0.237 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.171 |    0.289 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.020 | 0.051 |   0.222 |    0.341 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.021 | 0.050 |   0.272 |    0.390 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.052 |   0.324 |    0.442 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.023 | 0.053 |   0.377 |    0.495 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.025 | 0.055 |   0.431 |    0.550 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.032 | 0.062 |   0.494 |    0.612 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.026 | 0.027 |   0.520 |    0.639 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.016 | 0.022 |   0.543 |    0.661 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.012 | 0.015 |   0.558 |    0.676 | 
     | DIV_TX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.044 | 0.072 |   0.630 |    0.748 | 
     | O_CLK3__L1_I0                                      | A ^ -> Y ^ | BUFX16M    | 0.049 | 0.055 |   0.685 |    0.804 | 
     | O_CLK3__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.039 | 0.038 |   0.723 |    0.841 | 
     | O_CLK3__L3_I2                                      | A v -> Y ^ | CLKINVX24M | 0.028 | 0.033 |   0.756 |    0.875 | 
     | U9_UART_TOP/U0_UART_TX/Serial_DUT/\Temp_Reg_reg[2] | CK ^       | SDFFRQX2M  | 0.028 | 0.001 |   0.757 |    0.876 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

