question,A,B,C,D,E,answer,explanation
"<p>The subtraction of a binary number Y from another binary number X, done by adding the 2's complement of Y to X results in a binary number without overflow. This implies that the result is</p>",-ve and is in normal form,-ve and 2's complement form,+ve and is in normal form,+ve and in 2's complement,,D,
<p>The decimal equivalent of the binary number 10110.0101011101 is</p>,22.2408216500,22.3408216750,22.3408213125,22.3408203125,,D,
"<p>The initial contents of the 4 bit serial in parallel out right shift, shift register shown in figure is 0110. After three clock pulses are applied, the contents of the shift register will be<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/38-545.png""/></p>",0000,0101,1010,1111,,C,
<p>In standard TTL the totem pole stage refers to</p>,multiemitter input stage,phase splitter,output buffer,open collector output stage,,C,
<p>In 8085 microprocessor the value of the most significant bit of the result following the execution of any arithmetic or Boolean instruction is stored in</p>,the carry status flag,the auxiliary carry status flag,sign status flag,zero status flag,,C,
<p>Which of the following correctly declares a pointer to an array of intergers in C?</p>,int * P [20],int * P,int (* P) [20],int * (P [20]),,C,
"<p>With 2's complement representation, the range of values that can be represented on the data bus of an 8 bit microprocessor is given by</p>",-128 to 127,-128 to +128,-127 to 128,-256 to 256,,A,
"<p>In a modem digital computer, a subtractor in normally not used because</p>",subtractors are very expensive,the design of a subtractor is very complex,the adder is geared for doing subtraction,most of the programs do not require subtraction,,C,
<p>In which one of the following types of analog to digital convertors the conversion time is practically independent of the amplitude of the analog signal?</p>,The dual slope integrating type,Successive approximation type,Counter ramp type,Tracking type,,B,
"<p>In 8085 microprocessor, which of the following is not vectored interrupt?</p>",RST 5.5,RST 6.5,RST 7.5,INTR,,D,
"<p>A two-input OR gate is designed for positive logic. However, it is operated with negative logic. The resulting logic operation will then be</p>",OR,AND,NOR,EX-OR,,A,
<p>A clock signal driving a 6-bit ring counter has a frequency of 1 MHz. How long is each timing bit high?</p>,1 ms,2 ms,3 ms,6 ms,,A,
<p>A twisted ring counter consisting of 4 FF will have</p>,4 states,8 states,2<sup>4</sup> states,None of the above,,B,
"<p><p><b>Assertion (A):</b>  In a serial in-serial out shift register, access is available only to the left most or right most flip flops </p><p><b>Reason (R):</b> If the output of a shift register is feedback to serial input it can be used as a ring counter.</p></p>",Both A and R are correct and R is correct explanation of A,Both A and R are correct but R is not correct explanation of A,"A is true, R is false","A is false, R is true",,B,
<p>IC counters are</p>,synchronous only,asynchronous only,both synchronous and asynchronous,none of the above,,C,
<p>2's complement representation of a 16 bit number (one sign bit and 15 magnitude bits) is FFFF. Its magnitude in decimal representation is</p>,0,1,"32, 767","65, 535",,B,
<p>The method used to transfer data from I/O units to memory by suspending the memory-CPU data transfer for one memory cycle is called</p>,I/O spooling,Cycle stealing,Line conditioning,Demand paging,,B,
<p>Out of SAM and RAM</p>,access time in both does not depend on address location,in SAM access time depends on address location but not in RAM,in RAM access time depends on address location but not in SAM,in both the access time depends on storage location,,B,
<p>Bipolar IC memories are fabricated using</p>,high density versions of MOSFET or low density versions of bipolar transistor flip-flop.,high density version of MOSFET or bipolar transistor flip-flop,low density versions of MOSFETs,high density versions of the bipolar transistor flip-flop.,,D,
"<p>For K map of the given figure the simplified Boolean expression is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/28-382.png""/></p>","Y = <span style=""text-decoration:overline;"">A</span> B <span style=""text-decoration:overline;"">C</span> + A <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> C","Y = <span style=""text-decoration:overline;"">A</span> C + <span style=""text-decoration:overline;"">B</span>","Y = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + ABC","Y = A <span style=""text-decoration:overline;"">B</span> C + AB <span style=""text-decoration:overline;"">C</span> + ABC",,B,
<p>Choose the appropriate turn on and turn off time of a FET</p>,"1 ns, 10ns","6 ns, 18ns","4 ns, 8 ns","10 ns, 10 ns",,B,
"<p>Consider the following statements <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;""> ECL has least propagation delay</li><li style=""padding-top:10px;"">TTL has largest fan out</li><li style=""padding-top:10px;"">CMOS has highest noise margin</li><li style=""padding-top:10px;"">TTL has lowest power dissipation</li></ol> Which of these are correct?</p>",1 and 3,2 and 4,3 and 4,1 and 2,,A,
"<p>In Schottky TTL, a Schottky diode is used for</p>",forming the gate,connecting the resistor,clamping of the basic collector junction,none of the above,,C,
"<p>The circuit of the given figure is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/24-309.png""/></p>",full adder,magnitude comparator,parity detector,none of the above,,C,
<p>Which of the following ICs has only one NAND gate?</p>,7410,7420,7430,7447,,C,
<p>A mod-10 counter can divide the clock frequency by a factor of</p>,10,20,210,102,,A,
"<p>In a digital circuit, a clock is a</p>",crystal type,multivibrator,flip-flop,free running multivibrator,,D,
<p>In a RS flip-flop no change occurs during</p>,prohibited mode,set mode,reset mode,disable mode,,D,
"<p>Out of multiplexer and demultiplexer, which can be used as a logic function generator?</p>",Multiplexer only,Demultiplexer only,Both,None,,A,
<p>Binary 1000 will be the result of which of the following?</p>,Binary 1000 - 100,Binary 1011 - 1111,Binary 1111 - 111,Binary 11111 - 1111,,C,
<p>In a programmable counter</p>,the starting number for counting can be programmed,the modulus can be programmed,both the starting number and modulus can be programmed,either the starting number or modulus can be programmed,,B,
<p>NAND gates can be used to produce edge triggering.</p>,True,False,,,,A,
<p>The number of comparator circuits required to build a three-bit simultaneous A/D converter is</p>,7,8,15,16,,A,
<p>-8 is equal to signed binary number</p>,10001000,00001000,10000000,11000000,,A,
<p>Assume that only <i>x</i> and <i>y</i> logic inputs are available. What is the minimum number of 2-input NAND gates required to implement <i>x</i> âŠ• <i>y</i>?</p>,2,3,4,5,,C,
<p>The decimal equivalent of the hexadecimal number E 5 is</p>,279,229,327,0,,B,
<p>The parity bit is</p>,always 1,always 0,1 or 0,none of the above,,C,
"<p>In 2's complement representation, a certain negative number - N is 1011. The representation for + N is</p>",0100,0101,0110,0011,,B,
"<p>In 8355, the ROM is organized as __________ words of 8 bits each.</p>",2000,2048,8355,835,,B,
<p>What binary number does second row represent?</p>,01111001,01010101,10101010,11101010,,D,
<p>In C-language <i>f</i>- = 9 is equivalent to</p>,<i>f</i> = -9,<i>f</i> = <i>f</i> - 9,<i>f</i> = 9 - 1,-<i>f</i> = 9,,B,
<p>Effective address is calculated by adding or subtracting displacement value to</p>,immediate address,Relative address,absolute address,base address,,D,
<p>Typical switching time for ECL is</p>,5 nano seconds,5 micro seconds,5 milli seconds,5 seconds,,A,
"<p>For the K map of the given figure the simplified Boolean expression is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/28-376.png""/></p>","<span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> + A <span style=""text-decoration:overline;"">B</span>","<span style=""text-decoration:overline;"">B</span>","<span style=""text-decoration:overline;"">A</span>","A<span style=""text-decoration:overline;"">B</span>",,B,
"<p>For a logic family<br/>V<sub>OH</sub> is the minimum output high level voltage <ol style=""list-style-type: decimal; padding-bottom:10px;""><li style=""padding-top:10px;"">V<sub>OL</sub> is the maximum output low level voltage</li><li style=""padding-top:10px;"">V<sub>IH</sub> is the minimum acceptable input high level voltage</li><li style=""padding-top:10px;"">V<sub>IL</sub> is the maximum acceptable input low level voltage</li></ol> The correct relationship is</p>",V<sub>IH</sub> &gt; V<sub>0H</sub> &gt; V<sub>IL</sub> &gt; V<sub>0L</sub>,V<sub>OH</sub> &gt; V<sub>IH</sub> &gt; V<sub>IL</sub> &gt; V<sub>0L</sub>,V<sub>IH</sub> &gt; V<sub>OH</sub> &gt; V<sub>OL</sub> &gt; V<sub>IL</sub>,V<sub>OH</sub> &gt; V<sub>IH</sub> &gt; V<sub>OL</sub> &gt; V<sub>IL</sub>,,C,
<p>In which function is each term known as minterm?</p>,SOP,POS,Hybrid,Both SOP and POS,,A,
"<p>How many and what are the machine cycles needed for execution of MOV D, C?</p>","1, Fetch","2, Fetch and Memory Read","2, Memory Read and Memory write","2, Fetch 4 Bus idle",,A,
<p>The output data lines of microprocessor and memories are usually tristated because</p>,more than one device can transmit information over the data bus by enabling only one device at a time,more than one device can transmit information over the data bus at the same time,the data lines can be multiplexed for both I/P and O/P,it increases the speed of data transfers over the data bus,,A,
<p>In the NMOS inverter</p>,the driver and active load are enhancement type,driver is enhancement type and load depletion type,driver is depletion type and load enhancement type,both driver and load are depletion type,,B,
"<p>A counter displays a sequence of numbers. If a reading corresponds to the hexadecimal number F52E, the next two readings are respectively</p>","F52F, F520","F530, F531","F52F, F530","F52F, F52G",,C,
