Analysis & Synthesis report for mp4
Wed Oct 27 19:28:33 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: datapath:datapath|IF:if_stage|pc_register:pc_reg
 12. Parameter Settings for User Entity Instance: datapath:datapath|IF:if_stage|mux2to1:mux
 13. Parameter Settings for User Entity Instance: datapath:datapath|if_id_register:if_id|register:instruction_reg
 14. Parameter Settings for User Entity Instance: datapath:datapath|if_id_register:if_id|register:pc_reg
 15. Parameter Settings for User Entity Instance: datapath:datapath|ID:id_stage|mux2to1:control_mux
 16. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:control_reg
 17. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:pc_reg
 18. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:rs1_reg
 19. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:rs2_reg
 20. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:rd_reg
 21. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:read_data1_reg
 22. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:read_data2_reg
 23. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:imm_reg
 24. Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:funct_reg
 25. Parameter Settings for User Entity Instance: datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a
 26. Parameter Settings for User Entity Instance: datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b
 27. Parameter Settings for User Entity Instance: datapath:datapath|EX:ex_stage|mux2to1:alu_mux
 28. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:control_reg
 29. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:rd_reg
 30. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:add_reg
 31. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:zero_reg
 32. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:result_reg
 33. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:alu_in1_reg
 34. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:alu_in2_reg
 35. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:lui_reg
 36. Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:funct_reg
 37. Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:control_reg
 38. Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:result_reg
 39. Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:read_data_reg
 40. Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:rd_reg
 41. Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:lui_reg
 42. Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:add_reg
 43. Parameter Settings for User Entity Instance: datapath:datapath|WB:wb_stage|mux3to1:mux_imm
 44. Parameter Settings for User Entity Instance: datapath:datapath|WB:wb_stage|mux2to1:mux
 45. Port Connectivity Checks: "datapath:datapath|mem_wb_register:mem_wb"
 46. Port Connectivity Checks: "datapath:datapath|MEM:mem_stage"
 47. Port Connectivity Checks: "datapath:datapath|EX:ex_stage|alu:alu_branch"
 48. Port Connectivity Checks: "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b"
 49. Port Connectivity Checks: "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a"
 50. Port Connectivity Checks: "datapath:datapath|id_ex_register:id_ex"
 51. Port Connectivity Checks: "datapath:datapath|ID:id_stage|mux2to1:control_mux"
 52. Port Connectivity Checks: "datapath:datapath|ID:id_stage"
 53. Port Connectivity Checks: "datapath:datapath|IF:if_stage|alu:alu"
 54. Port Connectivity Checks: "datapath:datapath|IF:if_stage"
 55. Port Connectivity Checks: "datapath:datapath"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+-----------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Wed Oct 27 19:28:33 2021           ;
; Quartus Prime Version             ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                     ; mp4                                             ;
; Top-level Entity Name             ; mp4                                             ;
; Family                            ; Arria II GX                                     ;
; Logic utilization                 ; N/A                                             ;
;     Combinational ALUTs           ; 1,292                                           ;
;     Memory ALUTs                  ; 0                                               ;
;     Dedicated logic registers     ; 1,554                                           ;
; Total registers                   ; 1554                                            ;
; Total pins                        ; 171                                             ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 0                                               ;
; DSP block 18-bit elements         ; 0                                               ;
; Total GXB Receiver Channel PCS    ; 0                                               ;
; Total GXB Receiver Channel PMA    ; 0                                               ;
; Total GXB Transmitter Channel PCS ; 0                                               ;
; Total GXB Transmitter Channel PMA ; 0                                               ;
; Total PLLs                        ; 0                                               ;
; Total DLLs                        ; 0                                               ;
+-----------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP2AGX45DF25I3     ;                    ;
; Top-level entity name                                                           ; mp4                ; mp4                ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processors 10-12       ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; hdl/ece411_mp4/components/cmp.sv         ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cmp.sv         ;         ;
; hdl/ece411_mp4/mp4.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/mp4.sv                    ;         ;
; hdl/ece411_mp4/datapath.sv               ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv               ;         ;
; hdl/ece411_mp4/stages/WB.sv              ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/WB.sv              ;         ;
; hdl/ece411_mp4/stages/stage_registers.sv ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv ;         ;
; hdl/ece411_mp4/stages/MEM.sv             ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/MEM.sv             ;         ;
; hdl/ece411_mp4/stages/IF.sv              ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/IF.sv              ;         ;
; hdl/ece411_mp4/stages/ID.sv              ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/ID.sv              ;         ;
; hdl/ece411_mp4/stages/EX.sv              ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/EX.sv              ;         ;
; hdl/ece411_mp4/stages/control_rom.sv     ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/control_rom.sv     ;         ;
; hdl/ece411_mp4/components/rv32i_types.sv ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/rv32i_types.sv ;         ;
; hdl/ece411_mp4/components/register.sv    ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/register.sv    ;         ;
; hdl/ece411_mp4/components/regfile.sv     ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/regfile.sv     ;         ;
; hdl/ece411_mp4/components/pc_reg.sv      ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/pc_reg.sv      ;         ;
; hdl/ece411_mp4/components/alu.sv         ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/alu.sv         ;         ;
; hdl/ece411_mp4/components/mux.sv         ; yes             ; User SystemVerilog HDL File  ; /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv         ;         ;
+------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+-----------------------------------------------+-----------+
; Resource                                      ; Usage     ;
+-----------------------------------------------+-----------+
; Estimated ALUTs Used                          ; 1292      ;
;     -- Combinational ALUTs                    ; 1292      ;
;     -- Memory ALUTs                           ; 0         ;
;     -- LUT_REGs                               ; 0         ;
; Dedicated logic registers                     ; 1554      ;
;                                               ;           ;
; Estimated ALUTs Unavailable                   ; 69        ;
;     -- Due to unpartnered combinational logic ; 69        ;
;     -- Due to Memory ALUTs                    ; 0         ;
;                                               ;           ;
; Total combinational functions                 ; 1292      ;
; Combinational ALUT usage by number of inputs  ;           ;
;     -- 7 input functions                      ; 7         ;
;     -- 6 input functions                      ; 901       ;
;     -- 5 input functions                      ; 152       ;
;     -- 4 input functions                      ; 58        ;
;     -- <=3 input functions                    ; 174       ;
;                                               ;           ;
; Combinational ALUTs by mode                   ;           ;
;     -- normal mode                            ; 1190      ;
;     -- extended LUT mode                      ; 7         ;
;     -- arithmetic mode                        ; 95        ;
;     -- shared arithmetic mode                 ; 0         ;
;                                               ;           ;
; Estimated ALUT/register pairs used            ; 2537      ;
;                                               ;           ;
; Total registers                               ; 1554      ;
;     -- Dedicated logic registers              ; 1554      ;
;     -- I/O registers                          ; 0         ;
;     -- LUT_REGs                               ; 0         ;
;                                               ;           ;
;                                               ;           ;
; I/O pins                                      ; 171       ;
;                                               ;           ;
; DSP block 18-bit elements                     ; 0         ;
;                                               ;           ;
; Maximum fan-out node                          ; clk~input ;
; Maximum fan-out                               ; 1554      ;
; Total fan-out                                 ; 12879     ;
; Average fan-out                               ; 4.04      ;
+-----------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                  ;
+-------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name     ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
; |mp4                                ; 1292 (0)            ; 1554 (0)                  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 171  ; 0            ; |mp4                                                                 ; mp4             ; work         ;
;    |datapath:datapath|              ; 1292 (0)            ; 1554 (0)                  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath                                               ; datapath        ; work         ;
;       |EX:ex_stage|                 ; 246 (0)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|EX:ex_stage                                   ; EX              ; work         ;
;          |alu:alu_branch|           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|EX:ex_stage|alu:alu_branch                    ; alu             ; work         ;
;          |alu:alu|                  ; 182 (182)           ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|EX:ex_stage|alu:alu                           ; alu             ; work         ;
;          |mux2to1:alu_mux|          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|EX:ex_stage|mux2to1:alu_mux                   ; mux2to1         ; work         ;
;       |ID:id_stage|                 ; 69 (10)             ; 992 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ID:id_stage                                   ; ID              ; work         ;
;          |control_rom:control|      ; 21 (21)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ID:id_stage|control_rom:control               ; control_rom     ; work         ;
;          |regfile:regfile|          ; 38 (38)             ; 992 (992)                 ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile                   ; regfile         ; work         ;
;       |IF:if_stage|                 ; 35 (0)              ; 32 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|IF:if_stage                                   ; IF              ; work         ;
;          |alu:alu|                  ; 30 (30)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|IF:if_stage|alu:alu                           ; alu             ; work         ;
;          |pc_register:pc_reg|       ; 5 (5)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|IF:if_stage|pc_register:pc_reg                ; pc_register     ; work         ;
;       |MEM:mem_stage|               ; 48 (3)              ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|MEM:mem_stage                                 ; MEM             ; work         ;
;          |cmp:cmp|                  ; 45 (45)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|MEM:mem_stage|cmp:cmp                         ; cmp             ; work         ;
;       |WB:wb_stage|                 ; 34 (0)              ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|WB:wb_stage                                   ; WB              ; work         ;
;          |mux2to1:mux|              ; 34 (34)             ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|WB:wb_stage|mux2to1:mux                       ; mux2to1         ; work         ;
;       |ex_mem_register:ex_mem|      ; 129 (0)             ; 179 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem                        ; ex_mem_register ; work         ;
;          |register:add_reg|         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:add_reg       ; register        ; work         ;
;          |register:alu_in1_reg|     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:alu_in1_reg   ; register        ; work         ;
;          |register:alu_in2_reg|     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:alu_in2_reg   ; register        ; work         ;
;          |register:control_reg|     ; 1 (1)               ; 11 (11)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:control_reg   ; register        ; work         ;
;          |register:funct_reg|       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:funct_reg     ; register        ; work         ;
;          |register:lui_reg|         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:lui_reg       ; register        ; work         ;
;          |register:rd_reg|          ; 0 (0)               ; 5 (5)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:rd_reg        ; register        ; work         ;
;          |register:result_reg|      ; 128 (128)           ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg    ; register        ; work         ;
;       |id_ex_register:id_ex|        ; 704 (0)             ; 150 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex                          ; id_ex_register  ; work         ;
;          |register:control_reg|     ; 5 (5)               ; 14 (14)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex|register:control_reg     ; register        ; work         ;
;          |register:funct_reg|       ; 0 (0)               ; 3 (3)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex|register:funct_reg       ; register        ; work         ;
;          |register:imm_reg|         ; 47 (47)             ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex|register:imm_reg         ; register        ; work         ;
;          |register:pc_reg|          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex|register:pc_reg          ; register        ; work         ;
;          |register:rd_reg|          ; 0 (0)               ; 5 (5)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex|register:rd_reg          ; register        ; work         ;
;          |register:read_data1_reg|  ; 326 (326)           ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex|register:read_data1_reg  ; register        ; work         ;
;          |register:read_data2_reg|  ; 326 (326)           ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|id_ex_register:id_ex|register:read_data2_reg  ; register        ; work         ;
;       |if_id_register:if_id|        ; 0 (0)               ; 64 (0)                    ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|if_id_register:if_id                          ; if_id_register  ; work         ;
;          |register:instruction_reg| ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|if_id_register:if_id|register:instruction_reg ; register        ; work         ;
;          |register:pc_reg|          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|if_id_register:if_id|register:pc_reg          ; register        ; work         ;
;       |mem_wb_register:mem_wb|      ; 27 (0)              ; 137 (0)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|mem_wb_register:mem_wb                        ; mem_wb_register ; work         ;
;          |register:add_reg|         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:add_reg       ; register        ; work         ;
;          |register:control_reg|     ; 0 (0)               ; 4 (4)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:control_reg   ; register        ; work         ;
;          |register:lui_reg|         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:lui_reg       ; register        ; work         ;
;          |register:rd_reg|          ; 0 (0)               ; 5 (5)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:rd_reg        ; register        ; work         ;
;          |register:read_data_reg|   ; 27 (27)             ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:read_data_reg ; register        ; work         ;
;          |register:result_reg|      ; 0 (0)               ; 32 (32)                   ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 0    ; 0            ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:result_reg    ; register        ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+----------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                     ;
+---------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                                               ;
+---------------------------------------------------------------------+----------------------------------------------------------------------------------+
; datapath:datapath|id_ex_register:id_ex|register:control_reg|data[7] ; Merged with datapath:datapath|id_ex_register:id_ex|register:control_reg|data[10] ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][0]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][1]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][2]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][3]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][4]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][5]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][6]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][7]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][8]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][9]            ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][10]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][11]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][12]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][13]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][14]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][15]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][16]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][17]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][18]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][19]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][20]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][21]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][22]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][23]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][24]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][25]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][26]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][27]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][28]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][29]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][30]           ; Stuck at GND due to stuck port data_in                                           ;
; datapath:datapath|ID:id_stage|regfile:regfile|data[0][31]           ; Stuck at GND due to stuck port data_in                                           ;
; Total Number of Removed Registers = 33                              ;                                                                                  ;
+---------------------------------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1554  ;
; Number of registers using Synchronous Clear  ; 1512  ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 994   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; Yes        ; |mp4|datapath:datapath|IF:if_stage|pc_register:pc_reg|data[6]                 ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 2 ALUTs              ; 2 ALUTs                ; Yes        ; |mp4|datapath:datapath|IF:if_stage|pc_register:pc_reg|data[0]                 ;
; 3:1                ; 28 bits   ; 56 ALUTs      ; 0 ALUTs              ; 56 ALUTs               ; Yes        ; |mp4|datapath:datapath|IF:if_stage|pc_register:pc_reg|data[2]                 ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:imm_reg|data[7]          ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[16][22]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[8][29]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[24][10]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[4][21]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[20][20]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[12][2]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[28][13]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[2][21]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[18][1]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[10][24]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[26][17]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[6][2]                 ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[22][20]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[14][2]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[30][11]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[1][0]                 ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[17][24]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[9][23]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[25][10]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[5][7]                 ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[21][7]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[13][9]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[29][15]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[3][19]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[19][21]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[11][29]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[27][3]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[7][30]                ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[23][23]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[15][23]               ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|ID:id_stage|regfile:regfile|data[31][13]               ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 0 ALUTs              ; 16 ALUTs               ; Yes        ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:read_data_reg|data[4]  ;
; 5:1                ; 5 bits    ; 15 ALUTs      ; 15 ALUTs             ; 0 ALUTs                ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:imm_reg|data[23]         ;
; 7:1                ; 16 bits   ; 64 ALUTs      ; 32 ALUTs             ; 32 ALUTs               ; Yes        ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:read_data_reg|data[21] ;
; 10:1               ; 7 bits    ; 42 ALUTs      ; 35 ALUTs             ; 7 ALUTs                ; Yes        ; |mp4|datapath:datapath|mem_wb_register:mem_wb|register:read_data_reg|data[8]  ;
; 11:1               ; 2 bits    ; 14 ALUTs      ; 12 ALUTs             ; 2 ALUTs                ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:control_reg|data[2]      ;
; 9:1                ; 6 bits    ; 36 ALUTs      ; 36 ALUTs             ; 0 ALUTs                ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:imm_reg|data[27]         ;
; 34:1               ; 32 bits   ; 704 ALUTs     ; 640 ALUTs            ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:read_data2_reg|data[19]  ;
; 34:1               ; 32 bits   ; 704 ALUTs     ; 640 ALUTs            ; 64 ALUTs               ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:read_data1_reg|data[19]  ;
; 14:1               ; 5 bits    ; 45 ALUTs      ; 40 ALUTs             ; 5 ALUTs                ; Yes        ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg|data[6]     ;
; 15:1               ; 8 bits    ; 80 ALUTs      ; 64 ALUTs             ; 16 ALUTs               ; Yes        ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg|data[18]    ;
; 14:1               ; 3 bits    ; 27 ALUTs      ; 24 ALUTs             ; 3 ALUTs                ; Yes        ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg|data[14]    ;
; 16:1               ; 2 bits    ; 20 ALUTs      ; 18 ALUTs             ; 2 ALUTs                ; Yes        ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg|data[10]    ;
; 11:1               ; 8 bits    ; 56 ALUTs      ; 16 ALUTs             ; 40 ALUTs               ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:imm_reg|data[18]         ;
; 17:1               ; 3 bits    ; 33 ALUTs      ; 30 ALUTs             ; 3 ALUTs                ; Yes        ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg|data[1]     ;
; 17:1               ; 2 bits    ; 22 ALUTs      ; 20 ALUTs             ; 2 ALUTs                ; Yes        ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg|data[26]    ;
; 18:1               ; 3 bits    ; 36 ALUTs      ; 33 ALUTs             ; 3 ALUTs                ; Yes        ; |mp4|datapath:datapath|ex_mem_register:ex_mem|register:result_reg|data[28]    ;
; 14:1               ; 4 bits    ; 36 ALUTs      ; 32 ALUTs             ; 4 ALUTs                ; Yes        ; |mp4|datapath:datapath|id_ex_register:id_ex|register:imm_reg|data[3]          ;
; 4:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|EX:ex_stage|alu:alu|ShiftRight1                        ;
; 4:1                ; 49 bits   ; 98 ALUTs      ; 98 ALUTs             ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|EX:ex_stage|alu:alu|ShiftRight1                        ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|EX:ex_stage|alu:alu|ShiftRight1                        ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|EX:ex_stage|alu:alu|ShiftRight0                        ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|EX:ex_stage|alu:alu|ShiftLeft0                         ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|EX:ex_stage|alu:alu|ShiftLeft0                         ;
; 4:1                ; 4 bits    ; 8 ALUTs       ; 8 ALUTs              ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|EX:ex_stage|alu:alu|ShiftLeft0                         ;
; 3:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|ID:id_stage|Selector24                                 ;
; 3:1                ; 2 bits    ; 4 ALUTs       ; 4 ALUTs              ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|ID:id_stage|control_rom:control|ctrl                   ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; No         ; |mp4|datapath:datapath|WB:wb_stage|mux2to1:mux|out[14]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|IF:if_stage|pc_register:pc_reg ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|IF:if_stage|mux2to1:mux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|if_id_register:if_id|register:instruction_reg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|if_id_register:if_id|register:pc_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ID:id_stage|mux2to1:control_mux ;
+----------------+----------------------------------+--------------------------------------------+
; Parameter Name ; Value                            ; Type                                       ;
+----------------+----------------------------------+--------------------------------------------+
; width          ; 00000000000000000000000000100000 ; Unsigned Binary                            ;
+----------------+----------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:control_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:pc_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:rs1_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:rs2_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:rd_reg ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:read_data1_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:read_data2_reg ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:imm_reg ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|id_ex_register:id_ex|register:funct_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|EX:ex_stage|mux2to1:alu_mux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:control_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:rd_reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:add_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:zero_reg ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:result_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:alu_in1_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:alu_in2_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:lui_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|ex_mem_register:ex_mem|register:funct_reg ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; width          ; 4     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:control_reg ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:result_reg ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:read_data_reg ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:rd_reg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:lui_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|mem_wb_register:mem_wb|register:add_reg ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|WB:wb_stage|mux3to1:mux_imm ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath|WB:wb_stage|mux2to1:mux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|mem_wb_register:mem_wb" ;
+-------------+-------+----------+-------------------------------------+
; Port        ; Type  ; Severity ; Details                             ;
+-------------+-------+----------+-------------------------------------+
; mem_wb_load ; Input ; Info     ; Stuck at VCC                        ;
+-------------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|MEM:mem_stage"                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; MEM_resp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|EX:ex_stage|alu:alu_branch" ;
+-------+-------+----------+-----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                       ;
+-------+-------+----------+-----------------------------------------------+
; aluop ; Input ; Info     ; Stuck at GND                                  ;
+-------+-------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; sel  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; sel  ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|id_ex_register:id_ex"                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; EX_RS1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX_RS2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|ID:id_stage|mux2to1:control_mux"                                                                                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out      ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (54 bits) it drives.  The 22 most-significant bit(s) in the port expression will be connected to GND.            ;
; sel      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; a        ; Input  ; Warning  ; Input port expression (54 bits) is wider than the input port (32 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a[31..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b        ; Input  ; Warning  ; Input port expression (54 bits) is wider than the input port (32 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|ID:id_stage" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; RegWrite ; Input ; Info     ; Stuck at VCC                ;
+----------+-------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|IF:if_stage|alu:alu" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; aluop    ; Input ; Info     ; Stuck at GND                        ;
; b[31..3] ; Input ; Info     ; Stuck at GND                        ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                        ;
; b[2]     ; Input ; Info     ; Stuck at VCC                        ;
+----------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath|IF:if_stage"                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; PCWrite ; Input  ; Info     ; Stuck at VCC                                                                        ;
; IF_resp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; pmem_iwdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pmem_iwrite ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriaii_ff            ; 1554                        ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 992                         ;
;     SCLR              ; 492                         ;
;     SCLR SLD          ; 28                          ;
;     SLD               ; 2                           ;
;     plain             ; 38                          ;
; boundary_port         ; 171                         ;
; stratixiv_lcell_comb  ; 1293                        ;
;     arith             ; 95                          ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 32                          ;
;         5 data inputs ; 32                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 1191                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 33                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 120                         ;
;         6 data inputs ; 901                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Wed Oct 27 19:28:03 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/cmp.sv
    Info (12023): Found entity 1: cmp File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cmp.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/mp4.sv
    Info (12023): Found entity 1: mp4 File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/mp4.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/datapath.sv
    Info (12023): Found entity 1: datapath File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/stages/WB.sv
    Info (12023): Found entity 1: WB File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/WB.sv Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file hdl/ece411_mp4/stages/stage_registers.sv
    Info (12023): Found entity 1: if_id_register File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 3
    Info (12023): Found entity 2: id_ex_register File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 30
    Info (12023): Found entity 3: ex_mem_register File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 120
    Info (12023): Found entity 4: mem_wb_register File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 211
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/stages/MEM.sv
    Info (12023): Found entity 1: MEM File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/MEM.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/stages/IF.sv
    Info (12023): Found entity 1: IF File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/IF.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/stages/ID.sv
    Info (12023): Found entity 1: ID File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/ID.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/stages/EX.sv
    Info (12023): Found entity 1: EX File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/EX.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/stages/control_rom.sv
    Info (12023): Found entity 1: control_rom File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/control_rom.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/cache/line_adapter.sv
    Info (12023): Found entity 1: line_adapter File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cache/line_adapter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/cache/data_array.sv
    Info (12023): Found entity 1: data_array File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cache/data_array.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/cache/cache_datapath.sv
    Info (12023): Found entity 1: cache_datapath File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cache/cache_datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/cache/cache_control.sv
    Info (12023): Found entity 1: cache_control File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cache/cache_control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/cache/cache.sv
    Info (12023): Found entity 1: cache File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cache/cache.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/cache/array.sv
    Info (12023): Found entity 1: array File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/cache/array.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file hdl/ece411_mp4/components/rv32i_types.sv
    Info (12022): Found design unit 1: rv32i_types (SystemVerilog) File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/rv32i_types.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/register.sv
    Info (12023): Found entity 1: register File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/register.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/regfile.sv
    Info (12023): Found entity 1: regfile File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/regfile.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/pc_reg.sv
    Info (12023): Found entity 1: pc_register File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/pc_reg.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hdl/ece411_mp4/components/alu.sv
    Info (12023): Found entity 1: alu File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/alu.sv Line: 5
Info (12021): Found 2 design units, including 2 entities, in source file hdl/ece411_mp4/components/mux.sv
    Info (12023): Found entity 1: mux2to1 File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 18
    Info (12023): Found entity 2: mux3to1 File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 33
Info (12127): Elaborating entity "mp4" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/mp4.sv Line: 59
Info (12128): Elaborating entity "IF" for hierarchy "datapath:datapath|IF:if_stage" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 112
Info (12128): Elaborating entity "alu" for hierarchy "datapath:datapath|IF:if_stage|alu:alu" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/IF.sv Line: 41
Info (12128): Elaborating entity "pc_register" for hierarchy "datapath:datapath|IF:if_stage|pc_register:pc_reg" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/IF.sv Line: 49
Info (12128): Elaborating entity "mux2to1" for hierarchy "datapath:datapath|IF:if_stage|mux2to1:mux" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/IF.sv Line: 56
Info (12128): Elaborating entity "if_id_register" for hierarchy "datapath:datapath|if_id_register:if_id" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 113
Info (12128): Elaborating entity "register" for hierarchy "datapath:datapath|if_id_register:if_id|register:instruction_reg" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 19
Info (12128): Elaborating entity "ID" for hierarchy "datapath:datapath|ID:id_stage" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 114
Info (12128): Elaborating entity "control_rom" for hierarchy "datapath:datapath|ID:id_stage|control_rom:control" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/ID.sv Line: 46
Info (12128): Elaborating entity "mux2to1" for hierarchy "datapath:datapath|ID:id_stage|mux2to1:control_mux" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/ID.sv Line: 53
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:datapath|ID:id_stage|regfile:regfile" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/ID.sv Line: 65
Info (12128): Elaborating entity "id_ex_register" for hierarchy "datapath:datapath|id_ex_register:id_ex" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 115
Info (12128): Elaborating entity "register" for hierarchy "datapath:datapath|id_ex_register:id_ex|register:control_reg" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 60
Info (12128): Elaborating entity "register" for hierarchy "datapath:datapath|id_ex_register:id_ex|register:rs1_reg" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 74
Info (12128): Elaborating entity "register" for hierarchy "datapath:datapath|id_ex_register:id_ex|register:funct_reg" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 116
Info (12128): Elaborating entity "EX" for hierarchy "datapath:datapath|EX:ex_stage" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 116
Info (12128): Elaborating entity "mux3to1" for hierarchy "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/EX.sv Line: 53
Info (12128): Elaborating entity "ex_mem_register" for hierarchy "datapath:datapath|ex_mem_register:ex_mem" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 117
Info (12128): Elaborating entity "register" for hierarchy "datapath:datapath|ex_mem_register:ex_mem|register:zero_reg" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/stage_registers.sv Line: 172
Info (12128): Elaborating entity "MEM" for hierarchy "datapath:datapath|MEM:mem_stage" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 118
Info (12128): Elaborating entity "cmp" for hierarchy "datapath:datapath|MEM:mem_stage|cmp:cmp" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/stages/MEM.sv Line: 46
Info (12128): Elaborating entity "mem_wb_register" for hierarchy "datapath:datapath|mem_wb_register:mem_wb" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 119
Info (12128): Elaborating entity "WB" for hierarchy "datapath:datapath|WB:wb_stage" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/datapath.sv Line: 120
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[0]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[1]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[2]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[3]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[4]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[5]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[6]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[7]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[8]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[9]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[10]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[11]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[12]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[13]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[14]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[15]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[16]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[17]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[18]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[19]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[20]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[21]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[22]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[23]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[24]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[25]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[26]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[27]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[28]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[29]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[30]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|WB:wb_stage|mux3to1:mux_imm|out[31]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[0]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[1]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[2]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[3]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[4]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[5]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[6]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[7]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[8]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[9]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[10]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[11]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[12]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[13]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[14]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[15]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[16]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[17]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[18]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[19]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[20]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[21]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[22]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[23]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[24]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[25]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[26]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[27]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[28]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[29]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[30]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_b|out[31]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[0]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[1]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[2]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[3]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[4]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[5]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[6]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[7]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[8]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[9]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[10]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[11]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[12]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[13]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[14]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[15]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[16]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[17]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[18]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[19]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[20]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[21]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[22]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[23]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[24]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[25]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[26]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[27]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[28]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[29]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[30]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
    Warning (13049): Converted tri-state buffer "datapath:datapath|EX:ex_stage|mux3to1:forward_mux_a|out[31]" feeding internal logic into a wire File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/components/mux.sv Line: 35
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "inst_read" is stuck at VCC File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/mp4.sv Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/anwesag2/just-put-whatever/_release-mp4/mp4/output_files/mp4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inst_resp" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/mp4.sv Line: 17
    Warning (15610): No output dependent on input pin "data_resp" File: /home/anwesag2/just-put-whatever/_release-mp4/mp4/hdl/ece411_mp4/mp4.sv Line: 23
Info (21057): Implemented 2791 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 103 output pins
    Info (21061): Implemented 2620 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings
    Info: Peak virtual memory: 1260 megabytes
    Info: Processing ended: Wed Oct 27 19:28:33 2021
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/anwesag2/just-put-whatever/_release-mp4/mp4/output_files/mp4.map.smsg.


