# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/Lab1/core_logic.v" \
"../../../../project_1.srcs/sources_1/imports/Lab1/graphic_controller.v" \
"../../../../../sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
