// Seed: 1394604425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_26;
  always @(id_11) if (1) @(posedge 1, negedge 1'b0) id_8 = 1;
  assign id_14 = id_9;
  wire id_27;
endmodule
module module_1 (
    input wire id_0,
    output tri id_1,
    input tri id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input wor id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wand id_10,
    output tri id_11,
    input wand id_12,
    input uwire id_13,
    output wor id_14,
    output supply0 id_15,
    input wor id_16,
    input wand id_17,
    input tri0 id_18,
    input wire id_19,
    input uwire id_20,
    input uwire id_21,
    output uwire id_22,
    input supply1 id_23
    , id_26,
    input tri1 id_24
);
  assign id_1 = id_21;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
  initial id_11 = 1'b0;
  wire id_27;
endmodule
