Run the config file creation helper but specify directories
  :pwd
  ~ .*\/hdl_lib.* (regex)
  :VimhdlCreateProjectFile memory/
  # This is the resulting project file, please review and save when done. The
  # g:vimhdl_conf_file variable has been temporarily changed to point to this
  # file should you wish to open HDL files and test the results. When finished,
  # close this buffer; you''ll be prompted to either use this file or revert to
  # the original one.
  #
  # ---- Everything up to this line will be automatically removed ----
  # Generated on .* (regex)
  # Files found: 6\s* (regex)
  # Available builders: ghdl
  builder = ghdl
  \s* (regex)
  vhdl lib memory/async_fifo.vhd\s* (regex)
  vhdl lib memory/ram_inference.vhd\s* (regex)
  vhdl lib memory/ram_inference_dport.vhd\s* (regex)
  vhdl lib memory/testbench/async_fifo_tb.vhd\s* (regex)
  vhdl lib memory/testbench/fifo_bfm_pkg.vhd\s* (regex)
  vhdl lib memory/testbench/ram_model_pkg.vhd\s* (regex)
  \s* (regex)
  # vim: filetype=vimhdl
  :VimhdlCreateProjectFile common_lib/
  # This is the resulting project file, please review and save when done. The
  # g:vimhdl_conf_file variable has been temporarily changed to point to this
  # file should you wish to open HDL files and test the results. When finished,
  # close this buffer; you''ll be prompted to either use this file or revert to
  # the original one.
  #
  # ---- Everything up to this line will be automatically removed ----
  # Generated on .* (regex)
  # Files found: 5\s* (regex)
  # Available builders: ghdl
  builder = ghdl
  \s* (regex)
  vhdl lib common_lib/common_pkg.vhd\s* (regex)
  vhdl lib common_lib/edge_detector.vhd\s* (regex)
  vhdl lib common_lib/pulse_sync.vhd\s* (regex)
  vhdl lib common_lib/sr_delay.vhd\s* (regex)
  vhdl lib common_lib/synchronizer.vhd\s* (regex)
  \s* (regex)
  # vim: filetype=vimhdl

