
---------- Begin Simulation Statistics ----------
final_tick                               1352571949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 306027                       # Simulator instruction rate (inst/s)
host_mem_usage                                4541496                       # Number of bytes of host memory used
host_op_rate                                   518505                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4247.99                       # Real time elapsed on the host
host_tick_rate                               50392394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2202605322                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.214066                       # Number of seconds simulated
sim_ticks                                214066351500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       605158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1210249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      8306844                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     85271556                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29698912                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     51381010                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     21682098                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      92718082                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2633248                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      4803710                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       260272675                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      227058709                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      8307132                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         39490398                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     23235729                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    335308016                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    421666923                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    378386937                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.114380                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.169024                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    246693372     65.20%     65.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     53775454     14.21%     79.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17292786      4.57%     83.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     19041435      5.03%     89.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      9928291      2.62%     91.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      2941745      0.78%     92.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2473004      0.65%     93.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3005121      0.79%     93.86% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     23235729      6.14%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    378386937                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1582586                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       421288661                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            79739106                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       378161      0.09%      0.09% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    318830200     75.61%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           65      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv          135      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     79739106     18.91%     94.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     22719256      5.39%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    421666923                       # Class of committed instruction
system.switch_cpus_1.commit.refs            102458362                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           421666923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.712531                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.712531                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    245627102                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    877207204                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       50430073                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       100443851                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      8331527                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     23291662                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         115850689                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1248515                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          30133193                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              362751                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          92718082                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        64233012                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           350240096                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1891334                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            580166090                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         5855                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      16663054                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.216564                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     69546469                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32332160                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.355108                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    428124232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.246388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.311315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      272556944     63.66%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        8751026      2.04%     65.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13018005      3.04%     68.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        9084323      2.12%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8490534      1.98%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       14200237      3.32%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6819761      1.59%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        7816106      1.83%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       87387296     20.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    428124232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          122120                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          78680                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  8471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      9971707                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       52410036                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.467981                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          149156138                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         30130196                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      65363690                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    142549619                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       715532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44436055                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    756854427                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    119025942                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     20259221                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    628490707                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       633541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     28665237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      8331527                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     29878847                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1003837                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8356458                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        44128                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        30757                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        54569                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     62810509                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     21716798                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        30757                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      8915400                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1056307                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       707127976                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           612076106                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.666675                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       471424210                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.429641                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            616102033                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      980000990                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     531288991                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.583931                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.583931                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1632082      0.25%      0.25% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    490233335     75.57%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult           87      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv          138      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         6330      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     75.82% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       105053      0.02%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        40103      0.01%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     75.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    124966650     19.26%     95.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     31766150      4.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    648749928                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        151493                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       306715                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses        84528                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       802428                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6396431                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.009860                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4537853     70.94%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            7      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     70.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1827595     28.57%     99.52% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        30976      0.48%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    653362784                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1733217324                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    611991578                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1091268365                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        756854427                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       648749928                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    335187490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1503520                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined    480692588                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    428124232                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.515331                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.104446                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    229942524     53.71%     53.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     46887294     10.95%     64.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     39325646      9.19%     73.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     29761941      6.95%     80.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     27330864      6.38%     87.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     22951398      5.36%     92.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     18037407      4.21%     96.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9476633      2.21%     98.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      4410525      1.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    428124232                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.515301                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          64233480                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 482                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21174179                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     13836951                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    142549619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44436055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     269023922                       # number of misc regfile reads
system.switch_cpus_1.numCycles              428132703                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     146291953                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    530265430                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33515267                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       62447401                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     14995265                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      4492527                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2148520152                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    834079432                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1010037676                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       109564758                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     45972221                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      8331527                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    101488577                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      479772235                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2237489                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1382665072                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       109400233                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1112126147                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1564392325                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    81                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4808789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           97                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9455261                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             97                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4119110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        20574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8205020                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          20574                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             375265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       300870                       # Transaction distribution
system.membus.trans_dist::CleanEvict           304288                       # Transaction distribution
system.membus.trans_dist::ReadExReq            229826                       # Transaction distribution
system.membus.trans_dist::ReadExResp           229826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        375265                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1815340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1815340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1815340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     57981504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     57981504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57981504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            605091                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  605091    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              605091                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2581853000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3275373000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352571949500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352571949500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3836765                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1598151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          177                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3695092                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          162317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         162317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           809707                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          809707                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3836765                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14263519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14264050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    359564672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              359587328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          646948                       # Total snoops (count)
system.tol2bus.snoopTraffic                  40079872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5455737                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004217                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5455640    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     97      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5455737                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5699710500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7050601000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            265500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       560529                       # number of demand (read+write) hits
system.l2.demand_hits::total                   560562                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       560529                       # number of overall hits
system.l2.overall_hits::total                  560562                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          144                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      4085766                       # number of demand (read+write) misses
system.l2.demand_misses::total                4085910                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          144                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      4085766                       # number of overall misses
system.l2.overall_misses::total               4085910                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     13343500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 162487184000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     162500527500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     13343500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 162487184000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    162500527500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4646295                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4646472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4646295                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4646472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.813559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.879360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879357                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.813559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.879360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879357                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 92663.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 39769.087119                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39770.951269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 92663.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 39769.087119                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39770.951269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              626248                       # number of writebacks
system.l2.writebacks::total                    626248                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      4085766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4085910                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      4085766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4085910                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     11903500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 121629524000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121641427500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     11903500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 121629524000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121641427500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.813559                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.879360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.813559                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.879360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879357                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 82663.194444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 29769.087119                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29770.951269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 82663.194444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 29769.087119                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29770.951269                       # average overall mshr miss latency
system.l2.replacements                         626374                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       971903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           971903                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       971903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       971903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          177                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              177                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          177                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          177                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3459964                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3459964                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       129545                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               129545                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data        32772                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              32772                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       162317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           162317                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.201901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.201901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data        32772                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         32772                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    543017500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    543017500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.201901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.201901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16569.556329                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16569.556329                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       216201                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                216201                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       593506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              593506                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  34674733000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34674733000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       809707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            809707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.732989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.732989                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 58423.559324                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58423.559324                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       593506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         593506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  28739673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  28739673000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.732989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.732989                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 48423.559324                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48423.559324                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       344328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             344361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3492260                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3492404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     13343500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 127812451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 127825794500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3836588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3836765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.813559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.910252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.910247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 92663.194444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 36598.778728                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 36601.090395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3492260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3492404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     11903500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  92889851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  92901754500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.813559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.910252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.910247                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 82663.194444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 26598.778728                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 26601.090395                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4065.122077                       # Cycle average of tags in use
system.l2.tags.total_refs                     1881738                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    976166                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.927682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4065.122077                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.992461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4013                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3736                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979736                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76614168                       # Number of tag accesses
system.l2.tags.data_accesses                 76614168                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            6                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      3480813                       # number of demand (read+write) hits
system.l3.demand_hits::total                  3480819                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            6                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      3480813                       # number of overall hits
system.l3.overall_hits::total                 3480819                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          138                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       604953                       # number of demand (read+write) misses
system.l3.demand_misses::total                 605091                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          138                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       604953                       # number of overall misses
system.l3.overall_misses::total                605091                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     10962500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  53242786000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      53253748500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     10962500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  53242786000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     53253748500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          144                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      4085766                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4085910                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          144                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      4085766                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4085910                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.958333                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.148064                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.148092                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.958333                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.148064                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.148092                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 79438.405797                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 88011.442211                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 88009.487003                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 79438.405797                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 88011.442211                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 88009.487003                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              300870                       # number of writebacks
system.l3.writebacks::total                    300870                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          138                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       604953                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            605091                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          138                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       604953                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           605091                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      9582500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  47193256000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  47202838500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      9582500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  47193256000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  47202838500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.958333                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.148064                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.148092                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.958333                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.148064                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.148092                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 69438.405797                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78011.442211                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 78009.487003                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 69438.405797                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78011.442211                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 78009.487003                       # average overall mshr miss latency
system.l3.replacements                         625612                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       626248                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           626248                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       626248                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       626248                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          120                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           120                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data        32772                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                32772                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data        32772                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            32772                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       363680                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                363680                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       229826                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              229826                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  20629594000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   20629594000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       593506                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            593506                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.387235                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.387235                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89761.793705                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 89761.793705                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       229826                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         229826                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  18331334000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  18331334000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.387235                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.387235                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79761.793705                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 79761.793705                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            6                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      3117133                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            3117139                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          138                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       375127                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           375265                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     10962500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  32613192000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  32624154500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          144                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3492260                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3492404                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.958333                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.107417                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.107452                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 79438.405797                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86939.068635                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 86936.310341                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          138                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       375127                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       375265                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      9582500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  28861922000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  28871504500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.958333                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.107417                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.107452                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 69438.405797                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76939.068635                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 76936.310341                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8735264                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    658380                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     13.267815                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1270.840615                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data       112.876382                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1350.862012                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    12.737333                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30020.683658                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.038783                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.003445                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.041225                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000389                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.916159                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        32749                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 131905932                       # Number of tag accesses
system.l3.tags.data_accesses                131905932                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3492404                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       927118                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3784832                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           32772                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          32772                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           593506                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          593506                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3492404                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     12323702                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    301578112                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          625612                       # Total snoops (count)
system.tol3bus.snoopTraffic                  19255680                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4744294                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.004337                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.065710                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4723720     99.57%     99.57% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  20574      0.43%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4744294                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4728758000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        6145251000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     38716992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38725824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19255680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19255680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       604953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              605091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       300870                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             300870                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        41258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    180864446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             180905704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        41258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            41258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       89951923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89951923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       89951923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        41258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    180864446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            270857627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    300870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    604337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.051170922500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17950                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17950                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1529158                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             283394                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      605091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     300870                       # Number of write requests accepted
system.mem_ctrls.readBursts                    605091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   300870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    616                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            36172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17820                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10923464750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3022375000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22257371000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18071.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36821.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   294491                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62892                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                605091                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               300870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  524514                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  18163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  18244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  18297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       547946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    105.742274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.304588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   126.208350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       415508     75.83%     75.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        96275     17.57%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16887      3.08%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6222      1.14%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3818      0.70%     98.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2076      0.38%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1458      0.27%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1101      0.20%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4601      0.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       547946                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17950                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.673482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    228.805860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        17940     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            7      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17950                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.760669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.729283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.042841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11348     63.22%     63.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              453      2.52%     65.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5392     30.04%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              633      3.53%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              105      0.58%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17950                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38686400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   39424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19254656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38725824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19255680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       180.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    180.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  211900030500                       # Total gap between requests
system.mem_ctrls.avgGap                     233895.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         8832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     38677568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19254656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 41258.235767147176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 180680278.469640761614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89947139.590502157807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          138                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       604953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       300870                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3905750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  22253465250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4593505256750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     28302.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     36785.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15267408.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1944050640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1033287420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2159742900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          782357940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     16897682880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56230686390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34849321920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       113897130090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.064611                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  90050441000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7147920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 116867990500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1968283800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1046167650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2156208600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          788099940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     16897682880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      57149326890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34075729920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       114081499680                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.925884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88030486500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7147920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 118887945000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1358099009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67511478                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     64232665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489843152                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1358099009                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67511478                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     64232665                       # number of overall hits
system.cpu.icache.overall_hits::total      1489843152                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2188                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total          2535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     23191500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23191500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     23191500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23191500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1358101197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67511478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     64233012                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489845687                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1358101197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67511478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     64233012                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489845687                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 66834.293948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9148.520710                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 66834.293948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9148.520710                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1854                       # number of writebacks
system.cpu.icache.writebacks::total              1854                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          170                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          170                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          170                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          177                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          177                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          177                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     13957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13957000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     13957000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13957000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78853.107345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78853.107345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78853.107345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78853.107345                       # average overall mshr miss latency
system.cpu.icache.replacements                   1854                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1358099009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67511478                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     64232665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489843152                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     23191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23191500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1358101197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67511478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     64233012                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489845687                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 66834.293948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9148.520710                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          170                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     13957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13957000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78853.107345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78853.107345                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.492317                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489845517                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2365                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          629955.821142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.840036                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.652281                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009086                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          480                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2979693739                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2979693739                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    417869478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     20849080                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    122760615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        561479173                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    417869478                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     20849080                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    122760615                       # number of overall hits
system.cpu.dcache.overall_hits::total       561479173                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15925860                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       631115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      7342682                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       23899657                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15925860                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       631115                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      7342682                       # number of overall misses
system.cpu.dcache.overall_misses::total      23899657                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  24021110000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 299869482132                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 323890592132                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  24021110000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 299869482132                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 323890592132                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    433795338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21480195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    130103297                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585378830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    433795338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21480195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    130103297                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585378830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036713                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.029381                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.056437                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.036713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.029381                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.056437                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040828                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38061.383425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 40839.230425                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13552.102113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38061.383425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 40839.230425                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13552.102113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     22744221                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          662                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1125946                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.200099                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    82.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5938234                       # number of writebacks
system.cpu.dcache.writebacks::total           5938234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2534166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2534166                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2534166                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2534166                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4808516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5439631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       631115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4808516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5439631                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  23389995000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 177589006632                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 200979001632                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  23389995000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 177589006632                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 200979001632                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.029381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.036959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.029381                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.036959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009292                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37061.383425                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 36932.185862                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36947.175577                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37061.383425                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 36932.185862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36947.175577                       # average overall mshr miss latency
system.cpu.dcache.replacements               19495562                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    310648536                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     17684477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    101010387                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       429343400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11107429                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       483184                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6370658                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17961271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  17476001500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 258586347500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 276062349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    321755965                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18167661                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    107381045                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    447304671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034521                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026596                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.059328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 36168.419277                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 40590.210226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15369.867144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2534063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2534063                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       483184                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3836595                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4319779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16992817500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 137278028000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 154270845500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.026596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.035729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35168.419277                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 35781.214332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35712.670833                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    107220942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3164603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21750228                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      132135773                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4818431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       147931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       972024                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5938386                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6545108500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  41283134632                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47828243132                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    112039373                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3312534                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22722252                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    138074159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043007                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.044658                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.042779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043009                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 44244.333507                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 42471.312058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8054.081215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       147931                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       971921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1119852                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6397177500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  40310978632                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  46708156132                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.044658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.042774                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008111                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 43244.333507                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 41475.571196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41709.222408                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995244                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           582985206                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          19496074                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.902698                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   388.521797                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    42.446388                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    81.027059                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.758832                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.082903                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.158256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1190253734                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1190253734                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352571949500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1026110805500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 326461144000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
