#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb10e40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb1b990 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0xb1a3c0 .functor NOT 1, L_0xb4d6c0, C4<0>, C4<0>, C4<0>;
L_0xb4d490 .functor XOR 1, L_0xb4d210, L_0xb4d360, C4<0>, C4<0>;
L_0xb4d600 .functor XOR 1, L_0xb4d490, L_0xb4d530, C4<0>, C4<0>;
v0xb4be10_0 .net *"_ivl_10", 0 0, L_0xb4d530;  1 drivers
v0xb4bf10_0 .net *"_ivl_12", 0 0, L_0xb4d600;  1 drivers
v0xb4bff0_0 .net *"_ivl_2", 0 0, L_0xb4d150;  1 drivers
v0xb4c0b0_0 .net *"_ivl_4", 0 0, L_0xb4d210;  1 drivers
v0xb4c190_0 .net *"_ivl_6", 0 0, L_0xb4d360;  1 drivers
v0xb4c2c0_0 .net *"_ivl_8", 0 0, L_0xb4d490;  1 drivers
v0xb4c3a0_0 .var "clk", 0 0;
v0xb4c440_0 .net "in1", 0 0, v0xb4a820_0;  1 drivers
v0xb4c570_0 .net "in2", 0 0, v0xb4a8e0_0;  1 drivers
v0xb4c730_0 .net "in3", 0 0, v0xb4a980_0;  1 drivers
v0xb4c860_0 .net "out_dut", 0 0, L_0xb4d010;  1 drivers
v0xb4c900_0 .net "out_ref", 0 0, L_0xb4ce30;  1 drivers
v0xb4c9a0_0 .var/2u "stats1", 159 0;
v0xb4ca40_0 .var/2u "strobe", 0 0;
v0xb4cb00_0 .net "tb_match", 0 0, L_0xb4d6c0;  1 drivers
v0xb4cbc0_0 .net "tb_mismatch", 0 0, L_0xb1a3c0;  1 drivers
L_0xb4d150 .concat [ 1 0 0 0], L_0xb4ce30;
L_0xb4d210 .concat [ 1 0 0 0], L_0xb4ce30;
L_0xb4d360 .concat [ 1 0 0 0], L_0xb4d010;
L_0xb4d530 .concat [ 1 0 0 0], L_0xb4ce30;
L_0xb4d6c0 .cmp/eeq 1, L_0xb4d150, L_0xb4d600;
S_0xb1bb20 .scope module, "good1" "reference_module" 3 73, 3 4 0, S_0xb1b990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
L_0xb4ccd0 .functor XOR 1, v0xb4a820_0, v0xb4a8e0_0, C4<0>, C4<0>;
L_0xb4cd70 .functor NOT 1, L_0xb4ccd0, C4<0>, C4<0>, C4<0>;
L_0xb4ce30 .functor XOR 1, L_0xb4cd70, v0xb4a980_0, C4<0>, C4<0>;
v0xb19d70_0 .net *"_ivl_0", 0 0, L_0xb4ccd0;  1 drivers
v0xb19e10_0 .net *"_ivl_2", 0 0, L_0xb4cd70;  1 drivers
v0xb4a0e0_0 .net "in1", 0 0, v0xb4a820_0;  alias, 1 drivers
v0xb4a180_0 .net "in2", 0 0, v0xb4a8e0_0;  alias, 1 drivers
v0xb4a240_0 .net "in3", 0 0, v0xb4a980_0;  alias, 1 drivers
v0xb4a350_0 .net "out", 0 0, L_0xb4ce30;  alias, 1 drivers
S_0xb4a490 .scope module, "stim1" "stimulus_gen" 3 67, 3 15 0, S_0xb1b990;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
    .port_info 3 /OUTPUT 1 "in3";
v0xb4a740_0 .net "clk", 0 0, v0xb4c3a0_0;  1 drivers
v0xb4a820_0 .var "in1", 0 0;
v0xb4a8e0_0 .var "in2", 0 0;
v0xb4a980_0 .var "in3", 0 0;
E_0xb24130/0 .event negedge, v0xb4a740_0;
E_0xb24130/1 .event posedge, v0xb4a740_0;
E_0xb24130 .event/or E_0xb24130/0, E_0xb24130/1;
S_0xb4aa80 .scope module, "top_module1" "top_module" 3 79, 4 1 0, S_0xb1b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /OUTPUT 1 "out";
v0xb4b790_0 .net "in1", 0 0, v0xb4a820_0;  alias, 1 drivers
v0xb4b830_0 .net "in2", 0 0, v0xb4a8e0_0;  alias, 1 drivers
v0xb4b8f0_0 .net "in3", 0 0, v0xb4a980_0;  alias, 1 drivers
v0xb4b9c0_0 .net "out", 0 0, L_0xb4d010;  alias, 1 drivers
v0xb4ba90_0 .net "xnor_out", 0 0, L_0xb4cf30;  1 drivers
S_0xb4ad20 .scope module, "xnor_inst" "xnor_gate" 4 10, 4 23 0, S_0xb4aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0xb4cea0 .functor XOR 1, v0xb4a820_0, v0xb4a8e0_0, C4<0>, C4<0>;
L_0xb4cf30 .functor NOT 1, L_0xb4cea0, C4<0>, C4<0>, C4<0>;
v0xb4af00_0 .net *"_ivl_0", 0 0, L_0xb4cea0;  1 drivers
v0xb4b000_0 .net "a", 0 0, v0xb4a820_0;  alias, 1 drivers
v0xb4b110_0 .net "b", 0 0, v0xb4a8e0_0;  alias, 1 drivers
v0xb4b200_0 .net "out", 0 0, L_0xb4cf30;  alias, 1 drivers
S_0xb4b300 .scope module, "xor_inst" "xor_gate" 4 16, 4 32 0, S_0xb4aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0xb4d010 .functor XOR 1, L_0xb4cf30, v0xb4a980_0, C4<0>, C4<0>;
v0xb4b4e0_0 .net "a", 0 0, L_0xb4cf30;  alias, 1 drivers
v0xb4b5a0_0 .net "b", 0 0, v0xb4a980_0;  alias, 1 drivers
v0xb4b690_0 .net "out", 0 0, L_0xb4d010;  alias, 1 drivers
S_0xb4bbf0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_0xb1b990;
 .timescale -12 -12;
E_0xb24380 .event anyedge, v0xb4ca40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xb4ca40_0;
    %nor/r;
    %assign/vec4 v0xb4ca40_0, 0;
    %wait E_0xb24380;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xb4a490;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb24130;
    %vpi_func 3 22 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xb4a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xb4a8e0_0, 0;
    %assign/vec4 v0xb4a820_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xb1b990;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4c3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xb4ca40_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0xb1b990;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0xb4c3a0_0;
    %inv;
    %store/vec4 v0xb4c3a0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0xb1b990;
T_4 ;
    %vpi_call/w 3 59 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 60 "$dumpvars", 32'sb00000000000000000000000000000001, v0xb4a740_0, v0xb4cbc0_0, v0xb4c440_0, v0xb4c570_0, v0xb4c730_0, v0xb4c900_0, v0xb4c860_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xb1b990;
T_5 ;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0xb1b990;
T_6 ;
    %wait E_0xb24130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4c9a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4c9a0_0, 4, 32;
    %load/vec4 v0xb4cb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4c9a0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xb4c9a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4c9a0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0xb4c900_0;
    %load/vec4 v0xb4c900_0;
    %load/vec4 v0xb4c860_0;
    %xor;
    %load/vec4 v0xb4c900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4c9a0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0xb4c9a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xb4c9a0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4g/m2014_q4g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/m2014_q4g/iter0/response13/top_module.sv";
