# Hexadecimal
Hexadecimal means 16 numbers from 0 to 15.
Thus 4 bits as 2^4=16
So, hexadecimal can express in one digit what is done by binary in 4 digits.
Example 15=1111
# NAND gates are preferred over others
- lower fabrication area
https://electronics.stackexchange.com/questions/110649/why-is-nand-gate-preferred-over-nor-gate-in-industry

# Odd parity
can be checked by XOR gate.
Concept used:
```
The sum(disregarding carries) of an even number of 1s is always 0, and the sum of an odd number of 1s is always 1.
```
Parity checkers only detect single bit errors in transmitted codes.
# byte
8 bits
# BCD
![](_resources/Pasted%20image%2020240216201736.png)
![](_resources/Pasted%20image%2020240216201746.png)
# ASCII
- 7 bit
- alphanumeric code(also contains symbols)
# Nibble
4 bits
# Octal to binary
![](_resources/Pasted%20image%2020240217143823.png)
# Binary to octal
![](_resources/Pasted%20image%2020240217144401.png)
![](_resources/Pasted%20image%2020240217144843.png)
# Decimal to binary
![](_resources/Pasted%20image%2020240217145934.png)
![](_resources/Pasted%20image%2020240217151739.png)
![](_resources/Pasted%20image%2020240217151753.png)
# Binary to decimal
![](_resources/Pasted%20image%2020240217150539.png)
# 1's complement
![](_resources/Pasted%20image%2020240217155903.png)
# De-Morgan's Theorem
![](_resources/Pasted%20image%2020240217165137.png)
Example of De-Morgan's Theorem
![](_resources/Pasted%20image%2020240217165411.png)
# Addition of octal numbers
![](_resources/Pasted%20image%2020240217165729.png)
# K-Map example
![](_resources/Pasted%20image%2020240217170623.png)
# Combinational circuits vs sequential circuits
![](_resources/Pasted%20image%2020240217195713.png)
# Half Adder
![](_resources/Pasted%20image%2020240217195730.png)
![](_resources/Pasted%20image%2020240217195749.png)
![](_resources/Pasted%20image%2020240217195758.png)
# Half subtractor
![](_resources/Pasted%20image%2020240217222956.png)
![](_resources/Pasted%20image%2020240217223121.png)
# Full Adder
![](_resources/Pasted%20image%2020240217225119.png)
![](_resources/Pasted%20image%2020240217225130.png)
![](_resources/Pasted%20image%2020240217225140.png)
# Full subtractor
![](_resources/Pasted%20image%2020240218102741.png)![](_resources/Pasted%20image%2020240218102748.png)
# Parallel Adder
![](_resources/Pasted%20image%2020240218104240.png)
![](_resources/Pasted%20image%2020240218104248.png)
![](_resources/Pasted%20image%2020240218104257.png)
# 4 bit parallel subtractor using full adders
![](_resources/Pasted%20image%2020240218105842.png)
![](_resources/Pasted%20image%2020240218105850.png)
