<dec f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='79' type='int16_t'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='83' u='r' c='_ZNK4llvm19MCWriteLatencyEntryeqERKS0_'/>
<use f='llvm/llvm/include/llvm/MC/MCSchedule.h' l='83' u='r' c='_ZNK4llvm19MCWriteLatencyEntryeqERKS0_'/>
<offset>0</offset>
<use f='llvm/llvm/lib/CodeGen/TargetSchedule.cpp' l='224' u='r' c='_ZNK4llvm16TargetSchedModel21computeOperandLatencyEPKNS_12MachineInstrEjS3_j'/>
<use f='llvm/llvm/lib/MC/MCDisassembler/Disassembler.cpp' l='217' u='r' c='_ZL10getLatencyPN4llvm17LLVMDisasmContextERKNS_6MCInstE'/>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='49' u='r' c='_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='50' u='r' c='_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/lib/MC/MCSchedule.cpp' l='51' u='r' c='_ZN4llvm12MCSchedModel19computeInstrLatencyERKNS_15MCSubtargetInfoERKNS_16MCSchedClassDescE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1074' u='w' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1095' u='w' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1269' u='r' c='_ZN12_GLOBAL__N_116SubtargetEmitter20EmitSchedClassTablesERNS0_16SchedClassTablesERN4llvm11raw_ostreamE'/>
