[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneClock/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/OneClock/tb.v:2:1: No timescale set for "tb".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OneClock/tb.v:2:1: Compile module "work@tb".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assignment                                             2
Begin                                                  2
Constant                                               2
DelayControl                                           2
Design                                                 1
Identifier                                             4
Initial                                                2
IntTypespec                                            1
LogicTypespec                                          1
Module                                                 1
ModuleTypespec                                         1
Net                                                    1
Operation                                              1
RefObj                                                 4
RefTypespec                                            3
SourceFile                                             1
StringTypespec                                         1
SysFuncCall                                            3
------------------------------------------------------------
Total:                                                34
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneClock/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (tb.v), file:${SURELOG_DIR}/tests/OneClock/tb.v
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:tb.v
|vpiAllModules:
\_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@tb), line:2:8, endln:2:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiName:work@tb
  |vpiTypespec:
  \_LogicTypespec: , line:3:3, endln:3:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:3, endln:3:6
  |vpiImportTypespec:
  \_Net: (work@tb.clk), line:3:7, endln:3:10
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@tb.clk), line:3:3, endln:3:6
      |vpiParent:
      \_Net: (work@tb.clk), line:3:7, endln:3:10
      |vpiFullName:work@tb.clk
      |vpiActual:
      \_LogicTypespec: , line:3:3, endln:3:6
    |vpiName:clk
    |vpiFullName:work@tb.clk
    |vpiNetType:48
  |vpiDefName:work@tb
  |vpiNet:
  \_Net: (work@tb.clk), line:3:7, endln:3:10
  |vpiProcess:
  \_Initial: , line:5:3, endln:8:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_Begin: (work@tb), line:5:11, endln:8:6
      |vpiParent:
      \_Initial: , line:5:3, endln:8:6
      |vpiFullName:work@tb
      |vpiTypespec:
      \_StringTypespec: 
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:8:6
      |vpiImportTypespec:
      \_StringTypespec: 
      |vpiStmt:
      \_SysFuncCall: ($monitor), line:6:5, endln:6:43
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:8:6
        |vpiName:
        \_Identifier: ($monitor), line:6:6, endln:6:13
          |vpiParent:
          \_SysFuncCall: ($monitor), line:6:5, endln:6:43
          |vpiName:$monitor
        |vpiArgument:
        \_Constant: , line:6:14, endln:6:32
          |vpiParent:
          \_SysFuncCall: ($monitor), line:6:5, endln:6:43
          |vpiTypespec:
          \_RefTypespec: (work@tb), line:6:14, endln:6:32
            |vpiParent:
            \_Constant: , line:6:14, endln:6:32
            |vpiFullName:work@tb
            |vpiActual:
            \_StringTypespec: 
          |vpiConstType:6
          |vpiSize:128
          |vpiDecompile:"@%0dns clk = %0d"
          |vpiValue:@%0dns clk = %0d
        |vpiArgument:
        \_SysFuncCall: ($time), line:6:33, endln:6:38
          |vpiParent:
          \_SysFuncCall: ($monitor), line:6:5, endln:6:43
          |vpiName:
          \_Identifier: ($time), line:6:34, endln:6:38
            |vpiParent:
            \_SysFuncCall: ($time), line:6:33, endln:6:38
            |vpiName:$time
        |vpiArgument:
        \_RefObj: (work@tb.clk), line:6:39, endln:6:42
          |vpiParent:
          \_SysFuncCall: ($monitor), line:6:5, endln:6:43
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_Net: (work@tb.clk), line:3:7, endln:3:10
      |vpiStmt:
      \_DelayControl: , line:7:5, endln:7:19
        |vpiParent:
        \_Begin: (work@tb), line:5:11, endln:8:6
        |#100
        |vpiStmt:
        \_SysFuncCall: ($finish), line:7:10, endln:7:19
          |vpiParent:
          \_DelayControl: , line:7:5, endln:7:19
          |vpiName:
          \_Identifier: ($finish), line:7:11, endln:7:17
            |vpiParent:
            \_SysFuncCall: ($finish), line:7:10, endln:7:19
            |vpiName:$finish
  |vpiProcess:
  \_Initial: , line:10:3, endln:13:6
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_Begin: (work@tb), line:11:3, endln:13:6
      |vpiParent:
      \_Initial: , line:10:3, endln:13:6
      |vpiFullName:work@tb
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Begin: (work@tb), line:11:3, endln:13:6
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiStmt:
      \_Assignment: , line:12:5, endln:12:12
        |vpiParent:
        \_Begin: (work@tb), line:11:3, endln:13:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:12:5, endln:12:8
          |vpiParent:
          \_Assignment: , line:12:5, endln:12:12
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_Net: (work@tb.clk), line:3:7, endln:3:10
        |vpiRhs:
        \_Constant: , line:12:11, endln:12:12
          |vpiParent:
          \_Assignment: , line:12:5, endln:12:12
          |vpiTypespec:
          \_RefTypespec: (work@tb), line:12:11, endln:12:12
            |vpiParent:
            \_Constant: , line:12:11, endln:12:12
            |vpiFullName:work@tb
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:0
          |vpiValue:0
  |vpiProcess:
  \_Always: , line:15:3, endln:16:19
    |vpiParent:
    \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
    |vpiStmt:
    \_DelayControl: , line:16:5, endln:16:18
      |vpiParent:
      \_Always: , line:15:3, endln:16:19
      |#5
      |vpiStmt:
      \_Assignment: , line:16:8, endln:16:18
        |vpiParent:
        \_DelayControl: , line:16:5, endln:16:18
        |vpiOpType:82
        |vpiBlocking:1
        |vpiLhs:
        \_RefObj: (work@tb.clk), line:16:8, endln:16:11
          |vpiParent:
          \_Assignment: , line:16:8, endln:16:18
          |vpiName:clk
          |vpiFullName:work@tb.clk
          |vpiActual:
          \_Net: (work@tb.clk), line:3:7, endln:3:10
        |vpiRhs:
        \_Operation: , line:16:14, endln:16:18
          |vpiParent:
          \_Assignment: , line:16:8, endln:16:18
          |vpiOpType:3
          |vpiOperand:
          \_RefObj: (work@tb.clk), line:16:15, endln:16:18
            |vpiParent:
            \_Operation: , line:16:14, endln:16:18
            |vpiName:clk
            |vpiFullName:work@tb.clk
            |vpiActual:
            \_Net: (work@tb.clk), line:3:7, endln:3:10
    |vpiAlwaysType:1
|vpiTypespec:
\_ModuleTypespec: (work@tb)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@tb
  |vpiModule:
  \_Module: work@tb (work@tb), file:${SURELOG_DIR}/tests/OneClock/tb.v, line:2:1, endln:19:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/OneClock/slpp_unit/surelog.uhdm ${SURELOG_DIR}/regression/OneClock/slpp_unit/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              34      34       0         0
----------------------------------------------------------------
                                    34      34       0         0
===================== END REDUCTION RESULT =====================
