package:
  name: apu_l2c_p
  description: "apu_l2c_p clocks, related IOs, clock groups and design intend information"
  authors:
    - "Vincent Morillon <vincent.morillon@axelera.ai>"

clocks:
  - clock_type: master
    name: l2c_clk
    freq_mhz: 1000
    dc: 50
    source:
      name: i_clk
      type: port
    mode: func
    sync_in:
      - name: '{i_core*_m0_* i_core*_m2_* i_core*_coherent_*}'
        type: port
    sync_out:
      - name: '{o_core*_m0_* o_core*_m2_* o_core*_coherent_*}'
        type: port
  - clock_type: master
    name: l2c_banks_clk
    freq_mhz: 500
    dc: 50
    source:
      name: i_l2c_banks_clk
      type: port
    mode: func
  - clock_type: master
    name: bus_clk
    freq_mhz: 1000
    dc: 50
    source:
      name: i_aclk
      type: port
    mode: func
    sync_in:
      - name: '{i_iocp_* i_mem_* i_mmio_* i_plmt_* i_core*_m1_axi_*}'
        type: port
    sync_out:
      - name: '{o_iocp_* o_mem_* o_mmio_* o_plmt_* o_core*_m1_axi_*}'
        type: port

resets:
  - name: "i_rst_n"
    type: port
  - name: "i_arst_n"
    type: port

case_analysis:
  - mode: func
    object:
      name: scan_en
      type: port
    value: 0
  - mode: func
    object:
      name: test_mode
      type: port
    value: 0

false_path:
  - mode: func
    from_object:
      name: '{i_rst_n i_arst_n}'
      type: port
    type: both
  - mode: func
    from_object:
      name: '{i_l2c_ctrl i_l2c_disable_init}'
      type: port
    type: both
  - mode: func
    to_object:
      name: '{o_l2c_ctrl o_l2c_err_int}'
      type: port
    type: both

mcp_path:
  - mode: func
    from_object:
      name: '[get_clocks "l2c_clk"]'
      type: expr
    to_object:
      name: '[get_clocks "l2c_banks_clk"]'
      type: expr
    type: both
    multiplier: 2
    relative_to: -start
  - mode: func
    from_object:
      name: '[get_clocks "l2c_banks_clk"]'
      type: expr
    to_object:
      name: '[get_clocks "l2c_clk"]'
      type: expr
    type: both
    multiplier: 2
    relative_to: -end

io_delay:
  # 25%/75%
  - type: max
    clock: bus_clk
    object:
      name: '{i_core*_m1_axi_*}'
      type: port
    delay_ns: 0.25
  - type: max
    clock: bus_clk
    object:
      name: '{o_core*_m1_axi_*}'
      type: port
    delay_ns: 0.25
  - type: max
    clock: l2c_clk
    object:
      name: '{i_core*_m0_* i_core*_m2_*}'
      type: port
    delay_ns: 0.25
  - type: max
    clock: l2c_clk
    object:
      name: '{o_core*_m0_* o_core*_m2_*}'
      type: port
    delay_ns: 0.25
