

================================================================
== Vivado HLS Report for 'relu_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_relu_config5_s'
================================================================
* Date:           Tue Oct 31 15:29:31 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.114|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 2 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_activation.h:40]   --->   Operation 6 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.26ns)   --->   "%tmp_1 = icmp sgt i32 %data_0_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 7 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_0_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 8 'trunc' 'tmp' <Predicate = (tmp_1)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.85ns)   --->   "%res_0_V_write_assign = select i1 %tmp_1, i31 %tmp, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 9 'select' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_cast = zext i31 %res_0_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 10 'zext' 'res_0_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.26ns)   --->   "%tmp_1_1 = icmp sgt i32 %data_1_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 11 'icmp' 'tmp_1_1' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i32 %data_1_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 12 'trunc' 'tmp_7' <Predicate = (tmp_1_1)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%res_1_V_write_assign = select i1 %tmp_1_1, i31 %tmp_7, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 13 'select' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_cast = zext i31 %res_1_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 14 'zext' 'res_1_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.26ns)   --->   "%tmp_1_2 = icmp sgt i32 %data_2_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 15 'icmp' 'tmp_1_2' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %data_2_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 16 'trunc' 'tmp_8' <Predicate = (tmp_1_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%res_2_V_write_assign = select i1 %tmp_1_2, i31 %tmp_8, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 17 'select' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_cast = zext i31 %res_2_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 18 'zext' 'res_2_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.26ns)   --->   "%tmp_1_3 = icmp sgt i32 %data_3_V_read_1, 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'tmp_1_3' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i32 %data_3_V_read_1 to i31" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 20 'trunc' 'tmp_9' <Predicate = (tmp_1_3)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%res_3_V_write_assign = select i1 %tmp_1_3, i31 %tmp_9, i31 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 21 'select' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.85> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_cast = zext i31 %res_3_V_write_assign to i32" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 22 'zext' 'res_3_V_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32 } undef, i32 %res_0_V_write_assign_cast, 0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32 } %mrv, i32 %res_1_V_write_assign_cast, 1" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32 } %mrv_1, i32 %res_2_V_write_assign_cast, 2" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 25 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32 } %mrv_2, i32 %res_3_V_write_assign_cast, 3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 26 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32 } %mrv_3" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 27 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.11ns
The critical path consists of the following:
	wire read on port 'data_3_V_read' (firmware/nnet_utils/nnet_activation.h:39) [5]  (0 ns)
	'icmp' operation ('tmp_1_3', firmware/nnet_utils/nnet_activation.h:45) [22]  (1.26 ns)
	'select' operation ('res[3].V', firmware/nnet_utils/nnet_activation.h:45) [24]  (0.854 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
