// Seed: 284985592
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wire id_5,
    output wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wor id_12
    , id_26#(
        .id_27(1'd0),
        .id_28({~id_21{1}}),
        .id_29(1),
        .id_30(1)
    ),
    input supply1 id_13,
    input wire id_14,
    input wand id_15,
    output wor id_16,
    output tri0 id_17,
    input wor id_18,
    input supply1 id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22,
    input supply0 id_23,
    input supply1 id_24
);
  wire id_31;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input wor id_6
);
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_6,
      id_0,
      id_5,
      id_2,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_4,
      id_6,
      id_0,
      id_6,
      id_6,
      id_1,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.type_37 = 0;
  assign id_2 = 1;
  assign id_2 = (id_5);
  assign id_2 = 1'b0;
  assign id_1 = 1;
  tri1 id_8, id_9, id_10, id_11 = 1;
endmodule
