#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  2 19:32:09 2023
# Process ID: 576
# Current directory: D:/Project/FPGA_XILINX/017_Register4bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1316 D:\Project\FPGA_XILINX\017_Register4bit\SRlatch.xpr
# Log file: D:/Project/FPGA_XILINX/017_Register4bit/vivado.log
# Journal file: D:/Project/FPGA_XILINX/017_Register4bit\vivado.jou
# Running On: DESKTOP-DOLA5FQ, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17083 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA_XILINX/017_Register4bit/SRlatch.xpr
update_compile_order -fileset sources_1
set_property part xc7a35tfgg484-2 [current_project]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
