#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017c6774fcc0 .scope module, "main" "main" 2 1;
 .timescale 0 0;
v0000017c677a82f0_0 .var "alu_enable", 0 0;
v0000017c677a8390_0 .net "carry_flag", 0 0, v0000017c67714870_0;  1 drivers
v0000017c677a8c50_0 .var "clk", 0 0;
v0000017c677a8430_0 .var "data_bus_in", 7 0;
v0000017c677a8930_0 .net "data_bus_out", 7 0, L_0000017c677aad40;  1 drivers
v0000017c677a8570_0 .var "immediate_input", 7 0;
v0000017c677a8cf0_0 .var "instruction", 7 0;
v0000017c677a8750_0 .var "mem_enable", 0 0;
v0000017c677a8890_0 .var "mode", 2 0;
v0000017c677a8e30_0 .var "opcode", 3 0;
v0000017c677a89d0_0 .var "pc_clk", 0 0;
v0000017c677a8d90_0 .var "read_write", 0 0;
v0000017c677a8ed0_0 .var "register_select", 1 0;
v0000017c677aa7a0_0 .net "sum", 7 0, L_0000017c677406b0;  1 drivers
v0000017c677aade0_0 .var "temp_reg", 1 0;
v0000017c677a9760_0 .net "zero_flag", 0 0, v0000017c67714910_0;  1 drivers
S_0000017c6770f810 .scope module, "alu" "alu" 2 45, 3 1 0, S_0000017c6774fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 3 "mode";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 8 "in_b";
    .port_info 5 /OUTPUT 8 "out";
    .port_info 6 /OUTPUT 1 "flag_zero";
    .port_info 7 /OUTPUT 1 "flag_carry";
P_0000017c67712660 .param/l "N" 0 3 11, +C4<00000000000000000000000000001000>;
L_0000017c677406b0 .functor BUFZ 8, v0000017c6780bd60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000017c6780bd60_0 .var "buf_out", 7 0;
v0000017c6770f9a0_0 .net "clk", 0 0, v0000017c677a8c50_0;  1 drivers
v0000017c677147d0_0 .net "enable", 0 0, v0000017c677a82f0_0;  1 drivers
v0000017c67714870_0 .var "flag_carry", 0 0;
v0000017c67714910_0 .var "flag_zero", 0 0;
v0000017c677149b0_0 .net "in_a", 7 0, v0000017c677a8570_0;  1 drivers
v0000017c67714a50_0 .net "in_b", 7 0, L_0000017c677aad40;  alias, 1 drivers
v0000017c677a8610_0 .net "mode", 2 0, v0000017c677a8890_0;  1 drivers
v0000017c677a8070_0 .net "out", 7 0, L_0000017c677406b0;  alias, 1 drivers
v0000017c677a86b0_0 .var "temp_reg", 7 0;
E_0000017c677129a0 .event posedge, v0000017c6770f9a0_0;
S_0000017c67714af0 .scope module, "registers" "registers" 2 43, 4 1 0, S_0000017c6774fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "register_select";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "mem_enable";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_bus_in";
    .port_info 5 /OUTPUT 8 "data_bus_out";
L_0000017c67810088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c677a8250_0 .net/2u *"_ivl_0", 7 0, L_0000017c67810088;  1 drivers
v0000017c677a8a70_0 .net "clk", 0 0, v0000017c677a8c50_0;  alias, 1 drivers
v0000017c677a84d0_0 .net "data_bus_in", 7 0, v0000017c677a8430_0;  1 drivers
v0000017c677a8bb0_0 .net "data_bus_out", 7 0, L_0000017c677aad40;  alias, 1 drivers
v0000017c677a8f70_0 .net "mem_enable", 0 0, v0000017c677a8750_0;  1 drivers
v0000017c677a8110_0 .net "read_write", 0 0, v0000017c677a8d90_0;  1 drivers
v0000017c677a8b10 .array "register_array", 0 1, 7 0;
v0000017c677a81b0_0 .net "register_select", 1 0, v0000017c677a8ed0_0;  1 drivers
v0000017c677a87f0_0 .var "temp_reg", 7 0;
L_0000017c677aad40 .functor MUXZ 8, L_0000017c67810088, v0000017c677a87f0_0, v0000017c677a8d90_0, C4<>;
S_0000017c6770f680 .scope module, "memory" "memory" 5 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "address_bus";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "mem_enable";
    .port_info 3 /INPUT 1 "read_write";
    .port_info 4 /INPUT 8 "data_bus_in";
    .port_info 5 /OUTPUT 8 "data_bus_out";
L_0000017c678100d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000017c677a9120_0 .net/2u *"_ivl_0", 7 0, L_0000017c678100d0;  1 drivers
o0000017c677504e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000017c677aaa20_0 .net "address_bus", 3 0, o0000017c677504e8;  0 drivers
o0000017c67750518 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c677a9940_0 .net "clk", 0 0, o0000017c67750518;  0 drivers
o0000017c67750548 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000017c677a9080_0 .net "data_bus_in", 7 0, o0000017c67750548;  0 drivers
v0000017c677a9440_0 .net "data_bus_out", 7 0, L_0000017c677aa200;  1 drivers
o0000017c677505a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c677aae80_0 .net "mem_enable", 0 0, o0000017c677505a8;  0 drivers
v0000017c677aa480 .array "memory_store", 0 15, 7 0;
o0000017c677505d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000017c677aa160_0 .net "read_write", 0 0, o0000017c677505d8;  0 drivers
v0000017c677a9800_0 .var "temp_reg", 7 0;
E_0000017c677124a0 .event posedge, v0000017c677a9940_0;
L_0000017c677aa200 .functor MUXZ 8, L_0000017c678100d0, v0000017c677a9800_0, o0000017c677505d8, C4<>;
    .scope S_0000017c67714af0;
T_0 ;
    %wait E_0000017c677129a0;
    %load/vec4 v0000017c677a8f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000017c677a8110_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000017c677a81b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000017c677a8b10, 4;
    %store/vec4 v0000017c677a87f0_0, 0, 8;
    %load/vec4 v0000017c677a81b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000017c677a8b10, 4;
    %vpi_call 4 21 "$display", "READ   - Address=%d, Register_contents: %d", v0000017c677a81b0_0, S<0,vec4,u8> {1 0 0};
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000017c677a84d0_0;
    %load/vec4 v0000017c677a81b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0000017c677a8b10, 4, 0;
    %load/vec4 v0000017c677a81b0_0;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0000017c677a8b10, 4;
    %vpi_call 4 25 "$display", "WRITE   - Address=%d, Register_contents: %d", v0000017c677a81b0_0, S<0,vec4,u8> {1 0 0};
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017c6770f810;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c67714870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c67714910_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017c677a86b0_0, 0, 8;
    %vpi_call 3 29 "$display", "Entered ALU" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000017c6770f810;
T_2 ;
    %wait E_0000017c677129a0;
    %load/vec4 v0000017c677147d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 35 "$display", "Mode Check" {0 0 0};
    %load/vec4 v0000017c677a8610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000017c677149b0_0;
    %pad/u 9;
    %load/vec4 v0000017c67714a50_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %store/vec4 v0000017c67714870_0, 0, 1;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0000017c677149b0_0;
    %pad/u 9;
    %load/vec4 v0000017c67714a50_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000017c677a86b0_0, 0, 8;
    %store/vec4 v0000017c67714870_0, 0, 1;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000017c677149b0_0;
    %pad/u 9;
    %load/vec4 v0000017c67714a50_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %store/vec4 v0000017c67714870_0, 0, 1;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0000017c677149b0_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %store/vec4 v0000017c67714870_0, 0, 1;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000017c677149b0_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %store/vec4 v0000017c67714870_0, 0, 1;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000017c677149b0_0;
    %load/vec4 v0000017c67714a50_0;
    %and;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0000017c677149b0_0;
    %load/vec4 v0000017c67714a50_0;
    %or;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000017c677149b0_0;
    %load/vec4 v0000017c67714a50_0;
    %xor;
    %store/vec4 v0000017c6780bd60_0, 0, 8;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %vpi_call 3 47 "$display", "Operation Complete!" {0 0 0};
    %load/vec4 v0000017c6780bd60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000017c677a86b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %pad/s 1;
    %store/vec4 v0000017c67714910_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017c6774fcc0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a89d0_0, 0, 1;
    %pushi/vec4 194, 0, 8;
    %store/vec4 v0000017c677a8cf0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
T_3.0 ;
    %delay 20, 0;
    %load/vec4 v0000017c677a8c50_0;
    %inv;
    %assign/vec4 v0000017c677a8c50_0, 0;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0000017c6774fcc0;
T_4 ;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000017c677a8e30_0, 0, 4;
    %load/vec4 v0000017c677a8e30_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 2;
    %load/vec4 v0000017c677a8570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 63, 0, 6;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 6;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000017c677aade0_0, 0, 2;
    %vpi_call 2 77 "$display", "Addition" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017c677a8890_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %load/vec4 v0000017c677aa7a0_0;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %vpi_call 2 87 "$display", "Execution of addition complete!" {0 0 0};
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 2;
    %load/vec4 v0000017c677a8570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 63, 0, 6;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 6;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000017c677aade0_0, 0, 2;
    %vpi_call 2 94 "$display", "Subtraction" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017c677a8890_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %load/vec4 v0000017c677aa7a0_0;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 2;
    %load/vec4 v0000017c677a8570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.11, 8;
    %pushi/vec4 63, 0, 6;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 6;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000017c677aade0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000017c677a8890_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %load/vec4 v0000017c677aa7a0_0;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 2;
    %load/vec4 v0000017c677a8570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.13, 8;
    %pushi/vec4 63, 0, 6;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 6;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000017c677aade0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000017c677a8890_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %load/vec4 v0000017c677aa7a0_0;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 2;
    %load/vec4 v0000017c677a8570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 63, 0, 6;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 6;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000017c677aade0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000017c677a8890_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %load/vec4 v0000017c677aa7a0_0;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 2;
    %load/vec4 v0000017c677a8570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 63, 0, 6;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000017c677a8570_0, 4, 6;
    %load/vec4 v0000017c677a8cf0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000017c677aade0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %pushi/vec4 41, 0, 8;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000017c677a8890_0, 0, 3;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a82f0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %load/vec4 v0000017c677aa7a0_0;
    %store/vec4 v0000017c677a8430_0, 0, 8;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c677a8d90_0, 0, 1;
    %load/vec4 v0000017c677aade0_0;
    %store/vec4 v0000017c677a8ed0_0, 0, 2;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c677a8750_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %delay 2000, 0;
    %vpi_call 2 161 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000017c6774fcc0;
T_5 ;
    %vpi_call 2 175 "$monitor", "time = %2d, instruction = %b, A = %d, data_bus_out = %d, SUM = %b, zero_flag = %b, carry_flag = %b", $time, v0000017c677a8cf0_0, v0000017c677a8570_0, v0000017c677a8930_0, v0000017c677aa7a0_0, v0000017c677a9760_0, v0000017c677a8390_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000017c6770f680;
T_6 ;
    %wait E_0000017c677124a0;
    %load/vec4 v0000017c677aae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000017c677aa160_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000017c677aaa20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017c677aa480, 4;
    %store/vec4 v0000017c677a9800_0, 0, 8;
    %load/vec4 v0000017c677aaa20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017c677aa480, 4;
    %vpi_call 5 21 "$display", "READ   - Address=%d, Memory_contents: %d", v0000017c677aaa20_0, S<0,vec4,u8> {1 0 0};
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000017c677a9080_0;
    %load/vec4 v0000017c677aaa20_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000017c677aa480, 4, 0;
    %load/vec4 v0000017c677aaa20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000017c677aa480, 4;
    %vpi_call 5 25 "$display", "WRITE   - Address=%d, Memory_contents: %d", v0000017c677aaa20_0, S<0,vec4,u8> {1 0 0};
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "main.v";
    "alu\alu.v";
    "registers\registers.v";
    "memory\memory.v";
