<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ce475hw6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pcModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pcModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pcModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pcModule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pcModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pcModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pcModule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pcModule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pcModule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pcModule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcModule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pcModule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pcModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pcModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pcModule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pcModule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pcModule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pcModule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pcModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pcModule_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pcModule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pcModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pcModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pcModule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pcModule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcModule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcModule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pcModule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pcModule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcModule_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pcModule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pcModule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pcModule_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pcModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pcTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pcTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pcTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606049571" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606049571">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1606052240" xil_pn:in_ck="-7659134577657126604" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606052240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pcModule.v"/>
      <outfile xil_pn:name="pcTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1606049571" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4992037655814619030" xil_pn:start_ts="1606049571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606049571" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2239773286166167340" xil_pn:start_ts="1606049571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606049571" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1881342634184942181" xil_pn:start_ts="1606049571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606052240" xil_pn:in_ck="-7659134577657126604" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606052240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pcModule.v"/>
      <outfile xil_pn:name="pcTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1606052244" xil_pn:in_ck="-7659134577657126604" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1176045928501566389" xil_pn:start_ts="1606052240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pcTest_beh.prj"/>
      <outfile xil_pn:name="pcTest_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1606052255" xil_pn:in_ck="-5721857083170190334" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6533555465718866472" xil_pn:start_ts="1606052254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pcTest_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1606048924" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606048924">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1606048924" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-735993483555747982" xil_pn:start_ts="1606048924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606048924" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1881342634184942181" xil_pn:start_ts="1606048924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606048924" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606048924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606048924" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1320804394074075184" xil_pn:start_ts="1606048924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606048924" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1606048924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606048924" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="61875480891882149" xil_pn:start_ts="1606048924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606052084" xil_pn:in_ck="5340749735563261" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3636689814205022078" xil_pn:start_ts="1606052074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pcModule.lso"/>
      <outfile xil_pn:name="pcModule.ngc"/>
      <outfile xil_pn:name="pcModule.ngr"/>
      <outfile xil_pn:name="pcModule.prj"/>
      <outfile xil_pn:name="pcModule.stx"/>
      <outfile xil_pn:name="pcModule.syr"/>
      <outfile xil_pn:name="pcModule.xst"/>
      <outfile xil_pn:name="pcModule_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1606048934" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894045040027867" xil_pn:start_ts="1606048934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606052092" xil_pn:in_ck="5816076462028386015" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5855559126087428510" xil_pn:start_ts="1606052084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pcModule.bld"/>
      <outfile xil_pn:name="pcModule.ngd"/>
      <outfile xil_pn:name="pcModule_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606052098" xil_pn:in_ck="5816076462028386016" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1606052092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pcModule.pcf"/>
      <outfile xil_pn:name="pcModule_map.map"/>
      <outfile xil_pn:name="pcModule_map.mrp"/>
      <outfile xil_pn:name="pcModule_map.ncd"/>
      <outfile xil_pn:name="pcModule_map.ngm"/>
      <outfile xil_pn:name="pcModule_map.xrpt"/>
      <outfile xil_pn:name="pcModule_summary.xml"/>
      <outfile xil_pn:name="pcModule_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1606052112" xil_pn:in_ck="3584070587630726649" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1606052098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pcModule.ncd"/>
      <outfile xil_pn:name="pcModule.pad"/>
      <outfile xil_pn:name="pcModule.par"/>
      <outfile xil_pn:name="pcModule.ptwx"/>
      <outfile xil_pn:name="pcModule.unroutes"/>
      <outfile xil_pn:name="pcModule.xpi"/>
      <outfile xil_pn:name="pcModule_pad.csv"/>
      <outfile xil_pn:name="pcModule_pad.txt"/>
      <outfile xil_pn:name="pcModule_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1606052112" xil_pn:in_ck="5816076462028385884" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1606052107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pcModule.twr"/>
      <outfile xil_pn:name="pcModule.twx"/>
    </transform>
  </transforms>

</generated_project>
