#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul 18 13:35:27 2023
# Process ID: 20027
# Current directory: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: LAPTOP-JF2J0TDM, OS: Linux, CPU Frequency: 3193.882 MHz, CPU Physical cores: 16, Host memory: 16423 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 46405
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20035
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2445.457 ; gain = 361.797 ; free physical = 1864 ; free virtual = 9565
Synthesis current peak Physical Memory [PSS] (MB): peak = 1881.667; parent = 1667.180; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3416.832; parent = 2451.395; children = 965.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-20027-LAPTOP-JF2J0TDM/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-20027-LAPTOP-JF2J0TDM/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2525.363 ; gain = 441.703 ; free physical = 1953 ; free virtual = 9652
Synthesis current peak Physical Memory [PSS] (MB): peak = 1881.667; parent = 1667.180; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3490.801; parent = 2525.363; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2543.176 ; gain = 459.516 ; free physical = 1953 ; free virtual = 9651
Synthesis current peak Physical Memory [PSS] (MB): peak = 1881.667; parent = 1667.180; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3508.613; parent = 2543.176; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2543.176 ; gain = 459.516 ; free physical = 1953 ; free virtual = 9651
Synthesis current peak Physical Memory [PSS] (MB): peak = 1881.667; parent = 1667.180; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3508.613; parent = 2543.176; children = 965.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.176 ; gain = 0.000 ; free physical = 1945 ; free virtual = 9643
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/rgb2gray_top.xdc]
Finished Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/rgb2gray_top.xdc]
Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.113 ; gain = 0.000 ; free physical = 1858 ; free virtual = 9556
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2616.113 ; gain = 0.000 ; free physical = 1852 ; free virtual = 9556
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1919 ; free virtual = 9616
Synthesis current peak Physical Memory [PSS] (MB): peak = 1899.877; parent = 1686.005; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1918 ; free virtual = 9616
Synthesis current peak Physical Memory [PSS] (MB): peak = 1899.877; parent = 1686.005; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1913 ; free virtual = 9616
Synthesis current peak Physical Memory [PSS] (MB): peak = 1899.877; parent = 1686.005; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1917 ; free virtual = 9616
Synthesis current peak Physical Memory [PSS] (MB): peak = 1899.877; parent = 1686.005; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1906 ; free virtual = 9608
Synthesis current peak Physical Memory [PSS] (MB): peak = 1899.877; parent = 1686.005; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1778 ; free virtual = 9488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1965.480; parent = 1751.731; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1785 ; free virtual = 9487
Synthesis current peak Physical Memory [PSS] (MB): peak = 1965.617; parent = 1751.899; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1784 ; free virtual = 9486
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.086; parent = 1752.368; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.219; parent = 1752.501; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.219; parent = 1752.501; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1787 ; free virtual = 9489
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.234; parent = 1752.517; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1787 ; free virtual = 9489
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.250; parent = 1752.532; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.250; parent = 1752.532; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1786 ; free virtual = 9488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.266; parent = 1752.548; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1779 ; free virtual = 9488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1966.281; parent = 1752.563; children = 214.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3549.535; parent = 2584.098; children = 965.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2616.113 ; gain = 459.516 ; free physical = 1839 ; free virtual = 9540
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2616.113 ; gain = 532.453 ; free physical = 1837 ; free virtual = 9541
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.113 ; gain = 0.000 ; free physical = 1831 ; free virtual = 9533
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2616.113 ; gain = 0.000 ; free physical = 1889 ; free virtual = 9591
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 66615528
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2616.113 ; gain = 869.016 ; free physical = 2091 ; free virtual = 9797
INFO: [Common 17-1381] The checkpoint '/root/Xilinx/rgb2grey/prj/rgb2grey/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 13:35:59 2023...
