Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 18:07:23 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_UART_timing_summary_routed.rpt -pb TOP_UART_timing_summary_routed.pb -rpx TOP_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.927        0.000                      0                   55        0.174        0.000                      0                   55        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.927        0.000                      0                   55        0.174        0.000                      0                   55        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.856ns (23.973%)  route 2.715ns (76.027%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Uart/U_Rx/tick_count_reg[0]/Q
                         net (fo=7, routed)           0.842     6.446    U_Uart/U_Rx/tick_count[0]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.570 f  U_Uart/U_Rx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.183     6.752    U_Uart/U_Rx/tick_count[4]_i_3_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=10, routed)          1.117     7.994    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.152     8.146 r  U_Uart/U_Rx/data[0]_i_1/O
                         net (fo=1, routed)           0.572     8.718    U_Uart/U_Rx/data_next[0]
    SLICE_X65Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X65Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y20         FDCE (Setup_fdce_C_CE)      -0.429    14.645    U_Uart/U_Rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             6.130ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.828ns (22.826%)  route 2.799ns (77.174%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Uart/U_Rx/tick_count_reg[0]/Q
                         net (fo=7, routed)           0.842     6.446    U_Uart/U_Rx/tick_count[0]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.570 f  U_Uart/U_Rx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.183     6.752    U_Uart/U_Rx/tick_count[4]_i_3_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=10, routed)          1.117     7.994    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X64Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.118 r  U_Uart/U_Rx/data[2]_i_1/O
                         net (fo=1, routed)           0.657     8.775    U_Uart/U_Rx/data_next[2]
    SLICE_X64Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X64Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.905    U_Uart/U_Rx/data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.130    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.287ns  (logic 0.854ns (25.978%)  route 2.433ns (74.022%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Uart/U_Rx/tick_count_reg[0]/Q
                         net (fo=7, routed)           0.842     6.446    U_Uart/U_Rx/tick_count[0]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.570 f  U_Uart/U_Rx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.183     6.752    U_Uart/U_Rx/tick_count[4]_i_3_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=10, routed)          0.837     7.713    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.150     7.863 r  U_Uart/U_Rx/data[6]_i_1/O
                         net (fo=1, routed)           0.572     8.435    U_Uart/U_Rx/data_next[6]
    SLICE_X63Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X63Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y20         FDCE (Setup_fdce_C_CE)      -0.407    14.667    U_Uart/U_Rx/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.854ns (26.471%)  route 2.372ns (73.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Uart/U_Rx/tick_count_reg[0]/Q
                         net (fo=7, routed)           0.842     6.446    U_Uart/U_Rx/tick_count[0]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.570 f  U_Uart/U_Rx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.183     6.752    U_Uart/U_Rx/tick_count[4]_i_3_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=10, routed)          0.775     7.652    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X64Y19         LUT4 (Prop_lut4_I2_O)        0.150     7.802 r  U_Uart/U_Rx/data[3]_i_1/O
                         net (fo=1, routed)           0.572     8.373    U_Uart/U_Rx/data_next[3]
    SLICE_X65Y19         FDCE                                         r  U_Uart/U_Rx/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X65Y19         FDCE                                         r  U_Uart/U_Rx/data_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X65Y19         FDCE (Setup_fdce_C_CE)      -0.409    14.665    U_Uart/U_Rx/data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.966ns (27.093%)  route 2.599ns (72.907%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.632     5.153    U_Uart/U_btn_Debounce/CLK
    SLICE_X61Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Uart/U_btn_Debounce/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.942     6.514    U_Uart/U_btn_Debounce/count_reg[3]
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.299     6.813 r  U_Uart/U_btn_Debounce/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.838     7.651    U_Uart/U_btn_Debounce/count_reg[9]_i_2_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.775 r  U_Uart/U_btn_Debounce/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.820     8.595    U_Uart/U_btn_Debounce/count_reg[8]_i_2_n_0
    SLICE_X61Y14         LUT4 (Prop_lut4_I0_O)        0.124     8.719 r  U_Uart/U_btn_Debounce/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.719    U_Uart/U_btn_Debounce/count_next[2]
    SLICE_X61Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    U_Uart/U_btn_Debounce/CLK
    SLICE_X61Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.029    15.147    U_Uart/U_btn_Debounce/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 1.015ns (30.681%)  route 2.293ns (69.319%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.621     5.142    U_Uart/U_Tx/CLK
    SLICE_X64Y22         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.478     5.620 r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/Q
                         net (fo=9, routed)           0.774     6.395    U_Uart/U_Tx/state[1]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.295     6.690 f  U_Uart/U_Tx/data_count[3]_i_3/O
                         net (fo=2, routed)           0.679     7.369    U_Uart/U_Tx/data_count[3]_i_3_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.493 r  U_Uart/U_Tx/data_count[3]_i_1/O
                         net (fo=6, routed)           0.512     8.005    U_Uart/U_Tx/data_count_next
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.118     8.123 r  U_Uart/U_Tx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.328     8.450    U_Uart/U_Tx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X64Y22         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.505    14.846    U_Uart/U_Tx/CLK
    SLICE_X64Y22         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X64Y22         FDCE (Setup_fdce_C_D)       -0.218    14.889    U_Uart/U_Tx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -8.450    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.992ns (27.621%)  route 2.599ns (72.379%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.632     5.153    U_Uart/U_btn_Debounce/CLK
    SLICE_X61Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.419     5.572 f  U_Uart/U_btn_Debounce/count_reg_reg[3]/Q
                         net (fo=7, routed)           0.942     6.514    U_Uart/U_btn_Debounce/count_reg[3]
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.299     6.813 r  U_Uart/U_btn_Debounce/count_reg[9]_i_2/O
                         net (fo=2, routed)           0.838     7.651    U_Uart/U_btn_Debounce/count_reg[9]_i_2_n_0
    SLICE_X60Y15         LUT5 (Prop_lut5_I2_O)        0.124     7.775 r  U_Uart/U_btn_Debounce/count_reg[8]_i_2/O
                         net (fo=8, routed)           0.820     8.595    U_Uart/U_btn_Debounce/count_reg[8]_i_2_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.150     8.745 r  U_Uart/U_btn_Debounce/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.745    U_Uart/U_btn_Debounce/count_next[3]
    SLICE_X61Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.513    14.854    U_Uart/U_btn_Debounce/CLK
    SLICE_X61Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[3]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.075    15.193    U_Uart/U_btn_Debounce/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.828ns (25.802%)  route 2.381ns (74.198%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Uart/U_Rx/tick_count_reg[0]/Q
                         net (fo=7, routed)           0.842     6.446    U_Uart/U_Rx/tick_count[0]
    SLICE_X60Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.570 f  U_Uart/U_Rx/tick_count[4]_i_3/O
                         net (fo=4, routed)           0.183     6.752    U_Uart/U_Rx/tick_count[4]_i_3_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.876 f  U_Uart/U_Rx/data[6]_i_2/O
                         net (fo=10, routed)          0.837     7.713    U_Uart/U_Rx/data[6]_i_2_n_0
    SLICE_X62Y20         LUT4 (Prop_lut4_I3_O)        0.124     7.837 r  U_Uart/U_Rx/data[4]_i_1/O
                         net (fo=1, routed)           0.519     8.356    U_Uart/U_Rx/data_next[4]
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X62Y20         FDCE                                         r  U_Uart/U_Rx/data_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y20         FDCE (Setup_fdce_C_CE)      -0.205    14.869    U_Uart/U_Rx/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.523ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.308ns (38.108%)  route 2.124ns (61.892%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_Uart/U_Rx/tick_count_reg[3]/Q
                         net (fo=7, routed)           0.961     6.565    U_Uart/U_Rx/tick_count[3]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.152     6.717 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.644     7.361    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.374     7.735 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.519     8.254    U_Uart/U_Rx/tick_count_reg[4]_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.326     8.580 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.580    U_Uart/U_Rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X62Y19         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X62Y19         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)        0.029    15.103    U_Uart/U_Rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.580    
  -------------------------------------------------------------------
                         slack                                  6.523    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 U_Uart/U_Rx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.429ns  (logic 1.308ns (38.142%)  route 2.121ns (61.859%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.626     5.147    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 f  U_Uart/U_Rx/tick_count_reg[3]/Q
                         net (fo=7, routed)           0.961     6.565    U_Uart/U_Rx/tick_count[3]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.152     6.717 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.644     7.361    U_Uart/U_Rx/FSM_sequential_state[1]_i_5_n_0
    SLICE_X59Y18         LUT4 (Prop_lut4_I0_O)        0.374     7.735 r  U_Uart/U_Rx/FSM_sequential_state[1]_i_3/O
                         net (fo=6, routed)           0.516     8.251    U_Uart/U_Rx/tick_count_reg[4]_0
    SLICE_X62Y19         LUT6 (Prop_lut6_I4_O)        0.326     8.577 r  U_Uart/U_Rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.577    U_Uart/U_Rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X62Y19         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.508    14.849    U_Uart/U_Rx/CLK
    SLICE_X62Y19         FDCE                                         r  U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y19         FDCE (Setup_fdce_C_D)        0.031    15.105    U_Uart/U_Rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.539%)  route 0.121ns (39.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X61Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_Uart/U_btn_Debounce/count_reg_reg[2]/Q
                         net (fo=8, routed)           0.121     1.735    U_Uart/U_btn_Debounce/count_reg[2]
    SLICE_X60Y14         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  U_Uart/U_btn_Debounce/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_Uart/U_btn_Debounce/count_next[4]
    SLICE_X60Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.859     1.986    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y14         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y14         FDCE (Hold_fdce_C_D)         0.120     1.606    U_Uart/U_btn_Debounce/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_Uart/U_Rx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.790%)  route 0.130ns (41.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.470    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Uart/U_Rx/tick_count_reg[1]/Q
                         net (fo=6, routed)           0.130     1.742    U_Uart/U_Rx/tick_count[1]
    SLICE_X60Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.787 r  U_Uart/U_Rx/tick_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    U_Uart/U_Rx/tick_count[2]_i_1_n_0
    SLICE_X60Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.982    U_Uart/U_Rx/CLK
    SLICE_X60Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[2]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDCE (Hold_fdce_C_D)         0.121     1.605    U_Uart/U_Rx/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.420%)  route 0.119ns (34.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X63Y22         FDCE                                         r  U_Uart/U_Tx/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.128     1.596 f  U_Uart/U_Tx/data_count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.716    U_Uart/U_Tx/data_count_reg_n_0_[3]
    SLICE_X64Y22         LUT6 (Prop_lut6_I1_O)        0.098     1.814 r  U_Uart/U_Tx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    U_Uart/U_Tx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X64Y22         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_Uart/U_Tx/CLK
    SLICE_X64Y22         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X64Y22         FDCE (Hold_fdce_C_D)         0.120     1.601    U_Uart/U_Tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_Uart/U_btn_Debounce/count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_btn_Debounce/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.599%)  route 0.130ns (36.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.590     1.473    U_Uart/U_btn_Debounce/CLK
    SLICE_X61Y15         FDCE                                         r  U_Uart/U_btn_Debounce/count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.128     1.601 f  U_Uart/U_btn_Debounce/count_reg_reg[6]/Q
                         net (fo=7, routed)           0.130     1.731    U_Uart/U_btn_Debounce/count_reg[6]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.099     1.830 r  U_Uart/U_btn_Debounce/tick_reg_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_Uart/U_btn_Debounce/tick_next
    SLICE_X60Y16         FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.857     1.984    U_Uart/U_btn_Debounce/CLK
    SLICE_X60Y16         FDCE                                         r  U_Uart/U_btn_Debounce/tick_reg_reg/C
                         clock pessimism             -0.498     1.486    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.120     1.606    U_Uart/U_btn_Debounce/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.229%)  route 0.144ns (40.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X64Y22         FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/Q
                         net (fo=13, routed)          0.144     1.776    U_Uart/U_Tx/state[0]
    SLICE_X61Y22         LUT6 (Prop_lut6_I0_O)        0.045     1.821 r  U_Uart/U_Tx/tick_count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.821    U_Uart/U_Tx/tick_count[3]_i_2_n_0
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_Uart/U_Tx/CLK
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.092     1.592    U_Uart/U_Tx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.889%)  route 0.159ns (46.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.585     1.468    U_Uart/U_Tx/CLK
    SLICE_X63Y22         FDCE                                         r  U_Uart/U_Tx/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_Uart/U_Tx/data_count_reg[2]/Q
                         net (fo=4, routed)           0.159     1.768    U_Uart/U_Tx/data_count_reg_n_0_[2]
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  U_Uart/U_Tx/tx_i_2/O
                         net (fo=1, routed)           0.000     1.813    U_Uart/U_Tx/tx_i_2_n_0
    SLICE_X62Y22         FDPE                                         r  U_Uart/U_Tx/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.853     1.980    U_Uart/U_Tx/CLK
    SLICE_X62Y22         FDPE                                         r  U_Uart/U_Tx/tx_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X62Y22         FDPE (Hold_fdpe_C_D)         0.092     1.573    U_Uart/U_Tx/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_Uart/U_Rx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.470    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Uart/U_Rx/tick_count_reg[3]/Q
                         net (fo=7, routed)           0.148     1.759    U_Uart/U_Rx/tick_count[3]
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  U_Uart/U_Rx/tick_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    U_Uart/U_Rx/tick_count[0]_i_1_n_0
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.982    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[0]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    U_Uart/U_Rx/tick_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_Uart/U_Tx/CLK
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Uart/U_Tx/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.168     1.776    U_Uart/U_Tx/tick_count[1]
    SLICE_X61Y22         LUT5 (Prop_lut5_I2_O)        0.042     1.818 r  U_Uart/U_Tx/tick_count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    U_Uart/U_Tx/tick_count[2]_i_1__0_n_0
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_Uart/U_Tx/CLK
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.107     1.574    U_Uart/U_Tx/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_Uart/U_Rx/tick_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Rx/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.272%)  route 0.151ns (44.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.587     1.470    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_Uart/U_Rx/tick_count_reg[3]/Q
                         net (fo=7, routed)           0.151     1.762    U_Uart/U_Rx/tick_count[3]
    SLICE_X59Y18         LUT5 (Prop_lut5_I2_O)        0.045     1.807 r  U_Uart/U_Rx/tick_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    U_Uart/U_Rx/tick_count[3]_i_1_n_0
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.855     1.982    U_Uart/U_Rx/CLK
    SLICE_X59Y18         FDCE                                         r  U_Uart/U_Rx/tick_count_reg[3]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    U_Uart/U_Rx/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/tick_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tick_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.584     1.467    U_Uart/U_Tx/CLK
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_Uart/U_Tx/tick_count_reg[1]/Q
                         net (fo=5, routed)           0.168     1.776    U_Uart/U_Tx/tick_count[1]
    SLICE_X61Y22         LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  U_Uart/U_Tx/tick_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.821    U_Uart/U_Tx/tick_count[1]_i_1__0_n_0
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     1.978    U_Uart/U_Tx/CLK
    SLICE_X61Y22         FDCE                                         r  U_Uart/U_Tx/tick_count_reg[1]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.091     1.558    U_Uart/U_Tx/tick_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y19   U_Uart/U_Rx/data_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   U_Uart/U_Rx/data_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y19   U_Uart/U_Rx/data_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   U_Uart/U_Rx/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y19   U_Uart/U_Rx/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y20   U_Uart/U_Rx/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y19   U_Uart/U_Rx/data_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   U_Uart/U_Rx/r_rx_done_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   U_Uart/U_Rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   U_Uart/U_Rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y19   U_Uart/U_Rx/data_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   U_Uart/U_Rx/data_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y19   U_Uart/U_Rx/data_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y20   U_Uart/U_Rx/data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y19   U_Uart/U_Rx/data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y20   U_Uart/U_Rx/data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y19   U_Uart/U_Rx/data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_Uart/U_Tx/data_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_Uart/U_Tx/data_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_Uart/U_Tx/data_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U_Uart/U_Tx/data_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   U_Uart/U_Tx/tick_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   U_Uart/U_Tx/tick_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   U_Uart/U_Tx/tick_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   U_Uart/U_Tx/tick_count_reg[3]/C



