<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Test
rc: 1 (means success: 0)
should_fail_because: If fewer actual arguments are specified than the number of formal arguments and all the remaining formal arguments have defaults, then the defaults are substituted for the additional formal arguments. It shall be an error if any of the remaining formal arguments does not have a default specified.
tags: 22.5.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-22
top_module: 
type: preprocessing
mode: preprocessing
files: <a href="../../../tests/chapter-22/22.5.1--define-expansion_12.sv.html" target="file-frame">tests/chapter-22/22.5.1--define-expansion_12.sv</a>
defines: 
time_elapsed: 0.009s
ram usage: 8936 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp6orvzcln/run.sh
+ cat /tmpfs/tmp/tmp6orvzcln/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/tests/chapter-22  <a href="../../../tests/chapter-22/22.5.1--define-expansion_12.sv.html" target="file-frame">tests/chapter-22/22.5.1--define-expansion_12.sv</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmp6orvzcln/scr.ys

-- Executing script file `/tmpfs/tmp/tmp6orvzcln/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-22/22.5.1--define-expansion_12.sv.html" target="file-frame">tests/chapter-22/22.5.1--define-expansion_12.sv</a>
ERROR: Cannot expand macro `MACRO1 by giving only 1 argument (argument 3 has no default).

</pre>
</body>