Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Oct 12 21:54:26 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     38          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (187)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: CLK_EXT (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: RW_EXT (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (187)
--------------------------------------------------
 There are 187 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  203          inf        0.000                      0                  203           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           203 Endpoints
Min Delay           203 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[6]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 4.919ns (53.258%)  route 4.317ns (46.742%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[6]_inst_i_2/G
    SLICE_X40Y110        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[6]_inst_i_2/Q
                         net (fo=1, routed)           1.591     2.150    IO_PINS_EXT_IOBUF[6]_inst_i_2_n_0
    SLICE_X18Y121        LUT1 (Prop_lut1_I0_O)        0.124     2.274 f  IO_PINS_EXT_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.726     5.000    IO_PINS_EXT_IOBUF[6]_inst/T
    A15                  OBUFT (TriStatE_obuft_T_O)
                                                      4.236     9.237 r  IO_PINS_EXT_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.237    IO_PINS_EXT[6]
    A15                                                               r  IO_PINS_EXT[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.928ns (54.089%)  route 4.183ns (45.911%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[2]_inst_i_2/G
    SLICE_X44Y99         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[2]_inst_i_2/Q
                         net (fo=1, routed)           1.569     2.128    IO_PINS_EXT_IOBUF[2]_inst_i_2_n_0
    SLICE_X18Y116        LUT1 (Prop_lut1_I0_O)        0.124     2.252 f  IO_PINS_EXT_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.614     4.866    IO_PINS_EXT_IOBUF[2]_inst/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      4.245     9.111 r  IO_PINS_EXT_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.111    IO_PINS_EXT[2]
    A16                                                               r  IO_PINS_EXT[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[8]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.063ns  (logic 5.002ns (55.193%)  route 4.061ns (44.807%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[8]_inst_i_2/G
    SLICE_X38Y106        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[8]_inst_i_2/Q
                         net (fo=1, routed)           1.405     2.030    IO_PINS_EXT_IOBUF[8]_inst_i_2_n_0
    SLICE_X14Y122        LUT1 (Prop_lut1_I0_O)        0.124     2.154 f  IO_PINS_EXT_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.656     4.810    IO_PINS_EXT_IOBUF[8]_inst/T
    A14                  OBUFT (TriStatE_obuft_T_O)
                                                      4.253     9.063 r  IO_PINS_EXT_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.063    IO_PINS_EXT[8]
    A14                                                               r  IO_PINS_EXT[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[7]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.995ns  (logic 5.007ns (55.668%)  route 3.987ns (44.332%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y103        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[7]_inst_i_2/G
    SLICE_X38Y103        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[7]_inst_i_2/Q
                         net (fo=1, routed)           1.359     1.984    IO_PINS_EXT_IOBUF[7]_inst_i_2_n_0
    SLICE_X14Y113        LUT1 (Prop_lut1_I0_O)        0.124     2.108 f  IO_PINS_EXT_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.628     4.736    IO_PINS_EXT_IOBUF[7]_inst/T
    B15                  OBUFT (TriStatE_obuft_T_O)
                                                      4.258     8.995 r  IO_PINS_EXT_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.995    IO_PINS_EXT[7]
    B15                                                               r  IO_PINS_EXT[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[4]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.802ns  (logic 4.921ns (55.909%)  route 3.881ns (44.091%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[4]_inst_i_2/G
    SLICE_X40Y106        LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[4]_inst_i_2/Q
                         net (fo=1, routed)           1.197     1.756    IO_PINS_EXT_IOBUF[4]_inst_i_2_n_0
    SLICE_X18Y115        LUT1 (Prop_lut1_I0_O)        0.124     1.880 f  IO_PINS_EXT_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.684     4.564    IO_PINS_EXT_IOBUF[4]_inst/T
    C15                  OBUFT (TriStatE_obuft_T_O)
                                                      4.238     8.802 r  IO_PINS_EXT_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.802    IO_PINS_EXT[4]
    C15                                                               r  IO_PINS_EXT[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[12]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.558ns  (logic 5.004ns (66.208%)  route 2.554ns (33.792%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[12]_inst_i_2/G
    SLICE_X64Y90         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[12]_inst_i_2/Q
                         net (fo=1, routed)           0.796     1.421    IO_PINS_EXT_IOBUF[12]_inst_i_2_n_0
    SLICE_X64Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.545 f  IO_PINS_EXT_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.758     3.303    IO_PINS_EXT_IOBUF[12]_inst/T
    L1                   OBUFT (TriStatE_obuft_T_O)
                                                      4.255     7.558 r  IO_PINS_EXT_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.558    IO_PINS_EXT[12]
    L1                                                                r  IO_PINS_EXT[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[13]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.429ns  (logic 4.932ns (66.390%)  route 2.497ns (33.610%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[13]_inst_i_2/G
    SLICE_X65Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[13]_inst_i_2/Q
                         net (fo=1, routed)           0.655     1.214    IO_PINS_EXT_IOBUF[13]_inst_i_2_n_0
    SLICE_X65Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.338 f  IO_PINS_EXT_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.842     3.180    IO_PINS_EXT_IOBUF[13]_inst/T
    L2                   OBUFT (TriStatE_obuft_T_O)
                                                      4.249     7.429 r  IO_PINS_EXT_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.429    IO_PINS_EXT[13]
    L2                                                                r  IO_PINS_EXT[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.182ns  (logic 4.928ns (68.622%)  route 2.254ns (31.378%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[0]_inst_i_2/G
    SLICE_X65Y84         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  IO_PINS_EXT_IOBUF[0]_inst_i_2/Q
                         net (fo=1, routed)           0.634     1.193    IO_PINS_EXT_IOBUF[0]_inst_i_2_n_0
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.124     1.317 f  IO_PINS_EXT_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.619     2.937    IO_PINS_EXT_IOBUF[0]_inst/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      4.245     7.182 r  IO_PINS_EXT_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.182    IO_PINS_EXT[0]
    M3                                                                r  IO_PINS_EXT[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[15]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.990ns (69.962%)  route 2.142ns (30.038%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[15]_inst_i_2/G
    SLICE_X64Y77         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[15]_inst_i_2/Q
                         net (fo=1, routed)           0.521     1.146    IO_PINS_EXT_IOBUF[15]_inst_i_2_n_0
    SLICE_X64Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.270 f  IO_PINS_EXT_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.621     2.891    IO_PINS_EXT_IOBUF[15]_inst/T
    N3                   OBUFT (TriStatE_obuft_T_O)
                                                      4.241     7.132 r  IO_PINS_EXT_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.132    IO_PINS_EXT[15]
    N3                                                                r  IO_PINS_EXT[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IO_PINS_EXT_IOBUF[10]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            IO_PINS_EXT[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 4.987ns (69.958%)  route 2.142ns (30.042%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         LDCE                         0.000     0.000 r  IO_PINS_EXT_IOBUF[10]_inst_i_2/G
    SLICE_X64Y93         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  IO_PINS_EXT_IOBUF[10]_inst_i_2/Q
                         net (fo=1, routed)           0.521     1.146    IO_PINS_EXT_IOBUF[10]_inst_i_2_n_0
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     1.270 f  IO_PINS_EXT_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.621     2.891    IO_PINS_EXT_IOBUF[10]_inst/T
    J1                   OBUFT (TriStatE_obuft_T_O)
                                                      4.238     7.129 r  IO_PINS_EXT_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.129    IO_PINS_EXT[10]
    J1                                                                r  IO_PINS_EXT[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gen_comm_port[12].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_12_12/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.163ns (57.185%)  route 0.122ns (42.815%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         LDCE                         0.000     0.000 r  gen_comm_port[12].commport/TORAM_reg/G
    SLICE_X65Y90         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[12].commport/TORAM_reg/Q
                         net (fo=2, routed)           0.122     0.285    ram/RAM_reg_0_31_12_12/D
    SLICE_X64Y89         RAMS32                                       r  ram/RAM_reg_0_31_12_12/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_13_13/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[3]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[3]/Q
                         net (fo=16, routed)          0.158     0.299    ram/RAM_reg_0_31_13_13/A3
    SLICE_X64Y86         RAMS32                                       r  ram/RAM_reg_0_31_13_13/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_14_14/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[3]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[3]/Q
                         net (fo=16, routed)          0.158     0.299    ram/RAM_reg_0_31_14_14/A3
    SLICE_X64Y86         RAMS32                                       r  ram/RAM_reg_0_31_14_14/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_15_15/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[3]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[3]/Q
                         net (fo=16, routed)          0.158     0.299    ram/RAM_reg_0_31_15_15/A3
    SLICE_X64Y86         RAMS32                                       r  ram/RAM_reg_0_31_15_15/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_1_1/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.230%)  route 0.158ns (52.770%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[3]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[3]/Q
                         net (fo=16, routed)          0.158     0.299    ram/RAM_reg_0_31_1_1/A3
    SLICE_X64Y86         RAMS32                                       r  ram/RAM_reg_0_31_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_0_0/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.699%)  route 0.168ns (54.301%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.168     0.309    ram/RAM_reg_0_31_0_0/A4
    SLICE_X64Y89         RAMS32                                       r  ram/RAM_reg_0_31_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_10_10/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.699%)  route 0.168ns (54.301%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.168     0.309    ram/RAM_reg_0_31_10_10/A4
    SLICE_X64Y89         RAMS32                                       r  ram/RAM_reg_0_31_10_10/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_11_11/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.699%)  route 0.168ns (54.301%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.168     0.309    ram/RAM_reg_0_31_11_11/A4
    SLICE_X64Y89         RAMS32                                       r  ram/RAM_reg_0_31_11_11/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram/ADDRESS_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram/RAM_reg_0_31_12_12/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.699%)  route 0.168ns (54.301%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  ram/ADDRESS_reg[4]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ram/ADDRESS_reg[4]/Q
                         net (fo=16, routed)          0.168     0.309    ram/RAM_reg_0_31_12_12/A4
    SLICE_X64Y89         RAMS32                                       r  ram/RAM_reg_0_31_12_12/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[11].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            ram/RAM_reg_0_31_11_11/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.163ns (50.894%)  route 0.157ns (49.106%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         LDCE                         0.000     0.000 r  gen_comm_port[11].commport/TORAM_reg/G
    SLICE_X65Y90         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[11].commport/TORAM_reg/Q
                         net (fo=2, routed)           0.157     0.320    ram/RAM_reg_0_31_11_11/D
    SLICE_X64Y89         RAMS32                                       r  ram/RAM_reg_0_31_11_11/SP/I
  -------------------------------------------------------------------    -------------------





