<profile>

<section name = "Vitis HLS Report for 'krnl_vadd'" level="0">
<item name = "Date">Thu Jan 14 19:48:44 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">krnl_vadd</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flgb2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.086 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33, 11617, 0.132 us, 46.468 us, 34, 11618, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_57_1">32, 11616, 2 ~ 726, -, -, 16, no</column>
<column name=" + read1">257, 257, 3, 1, 1, 256, yes</column>
<column name=" + vadd_writeC">258, 258, 4, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 861, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 796, 1068, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 1109, -</column>
<column name="Register">-, -, 913, 32, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 284, 488, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="v1_buffer_U">v1_buffer, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln57_fu_275_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln61_1_fu_356_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln61_2_fu_361_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln61_fu_351_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln64_fu_417_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln71_fu_477_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln74_fu_488_p2">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_366_p2">+, 0, 0, 39, 9, 32</column>
<column name="indvars_iv_next6_fu_493_p2">+, 0, 0, 39, 32, 10</column>
<column name="indvars_iv_next8_fu_499_p2">+, 0, 0, 39, 32, 10</column>
<column name="empty_19_fu_293_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln61_1_fu_333_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln61_fu_309_p2">-, 0, 0, 39, 10, 32</column>
<column name="and_ln64_fu_382_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state147_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state149_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state217">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state74_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="empty_fu_281_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln57_fu_270_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln61_1_fu_372_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln61_fu_315_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln64_1_fu_412_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln64_fu_377_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln71_fu_472_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state76_io">or, 0, 0, 2, 1, 1</column>
<column name="select_ln61_fu_320_p3">select, 0, 0, 32, 1, 32</column>
<column name="umax9_fu_286_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln57_fu_264_p2">xor, 0, 0, 32, 32, 2</column>
<column name="xor_ln61_fu_327_p2">xor, 0, 0, 32, 32, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">917, 213, 1, 213</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_j_1_phi_fu_256_p4">9, 2, 9, 18</column>
<column name="ap_phi_mux_j_phi_fu_244_p4">9, 2, 9, 18</column>
<column name="gmem_ARADDR">15, 3, 64, 192</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_reg_229">9, 2, 32, 64</column>
<column name="indvar_reg_218">9, 2, 32, 64</column>
<column name="indvars_iv5_reg_206">9, 2, 32, 64</column>
<column name="indvars_iv7_reg_194">9, 2, 32, 64</column>
<column name="j_1_reg_252">9, 2, 9, 18</column>
<column name="j_reg_240">9, 2, 9, 18</column>
<column name="v1_buffer_address0">15, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln57_reg_538">32, 0, 32, 0</column>
<column name="add_ln61_1_reg_561">64, 0, 64, 0</column>
<column name="add_ln61_reg_556">64, 0, 64, 0</column>
<column name="add_ln64_reg_585">9, 0, 9, 0</column>
<column name="add_ln71_reg_611">9, 0, 9, 0</column>
<column name="add_ln74_reg_626">32, 0, 32, 0</column>
<column name="and_ln64_reg_571">1, 0, 1, 0</column>
<column name="ap_CS_fsm">212, 0, 212, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_ext_blocking_n_reg">1, 0, 1, 0</column>
<column name="ap_int_blocking_n_reg">0, 0, 1, 1</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_str_blocking_n_reg">0, 0, 1, 1</column>
<column name="empty_19_reg_543">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_621">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_590">32, 0, 32, 0</column>
<column name="gmem_addr_reg_575">64, 0, 64, 0</column>
<column name="i_1_reg_566">32, 0, 32, 0</column>
<column name="i_reg_229">32, 0, 32, 0</column>
<column name="icmp_ln64_1_reg_581">1, 0, 1, 0</column>
<column name="icmp_ln64_1_reg_581_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln71_reg_607">1, 0, 1, 0</column>
<column name="indvar_reg_218">32, 0, 32, 0</column>
<column name="indvars_iv5_reg_206">32, 0, 32, 0</column>
<column name="indvars_iv7_reg_194">32, 0, 32, 0</column>
<column name="j_1_reg_252">9, 0, 9, 0</column>
<column name="j_reg_240">9, 0, 9, 0</column>
<column name="j_reg_240_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="sub_ln61_1_reg_549">32, 0, 32, 0</column>
<column name="xor_ln57_reg_527">32, 0, 32, 0</column>
<column name="icmp_ln71_reg_607">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="event_done">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="event_start">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="stall_start_ext">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="stall_done_ext">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="stall_start_str">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="stall_done_str">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="stall_start_int">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="stall_done_int">out, 1, ap_ctrl_chain, krnl_vadd, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
