library ieee;
use ieee.std_logic_1164.all;

entity dec4to16 is
	port(w  : in std_logic_vector(3 downto 0);
	     En : in std_logic;
		  y  : out std_logic_vector(0 to 15));
end dec4to16;

architecture structure of dec4to16 is
	compo