==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
WARNING: [HLS 200-40] In file included from fyp/crc_32.c:1:
fyp/crc_32.h:1:2: error: unterminated conditional directive
#ifndef CRC_32_H_
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:9: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:10: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:11: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.61 seconds; current allocated memory: 101.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 101.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 101.891 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 16.735 seconds; peak allocated memory: 101.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.426 seconds; current allocated memory: 101.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.884 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.937 seconds; peak allocated memory: 101.884 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.499 seconds; current allocated memory: 101.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.884 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.977 seconds; peak allocated memory: 101.884 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.101 seconds; current allocated memory: 101.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 101.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.775 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 26.933 seconds; peak allocated memory: 101.775 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'validate_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.286 seconds; current allocated memory: 101.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'validate_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'validate_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'validate_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [VHDL 208-304] Generating VHDL RTL for validate_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for validate_crc.
INFO: [HLS 200-112] Total elapsed time: 20.789 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.269 seconds; current allocated memory: 101.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 101.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 101.790 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.71 seconds; peak allocated memory: 101.790 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.471 seconds; current allocated memory: 101.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.792 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.916 seconds; peak allocated memory: 101.792 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.583 seconds; current allocated memory: 101.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 101.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.815 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 21.02 seconds; peak allocated memory: 101.815 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'validate_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.369 seconds; current allocated memory: 101.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'validate_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'validate_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'validate_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.810 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [VHDL 208-304] Generating VHDL RTL for validate_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for validate_crc.
INFO: [HLS 200-112] Total elapsed time: 20.799 seconds; peak allocated memory: 101.810 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.148 seconds; current allocated memory: 101.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 101.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 101.827 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 33.241 seconds; peak allocated memory: 101.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.197 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 101.812 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 26.812 seconds; peak allocated memory: 101.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.075 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 101.812 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 26.7 seconds; peak allocated memory: 101.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.831 seconds; current allocated memory: 101.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 101.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.671 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 32.864 seconds; peak allocated memory: 101.671 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.215 seconds; current allocated memory: 102.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 103.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 103.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.367 seconds; peak allocated memory: 103.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.055 seconds; current allocated memory: 102.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 103.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 103.748 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.121 seconds; peak allocated memory: 103.748 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.077 seconds; current allocated memory: 102.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 103.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 103.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.042 seconds; peak allocated memory: 103.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.327 seconds; current allocated memory: 102.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 102.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 103.207 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 39.657 seconds; peak allocated memory: 103.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.905 seconds; current allocated memory: 102.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 102.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 103.232 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 44.272 seconds; peak allocated memory: 103.232 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.364 seconds; current allocated memory: 101.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 101.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 102.070 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.152 seconds; peak allocated memory: 102.070 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.526 seconds; current allocated memory: 101.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 102.055 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.288 seconds; peak allocated memory: 102.055 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.093 seconds; current allocated memory: 101.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 102.062 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.836 seconds; peak allocated memory: 102.062 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.579 seconds; current allocated memory: 102.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 103.123 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 36.502 seconds; peak allocated memory: 103.123 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.386 seconds; current allocated memory: 101.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 101.968 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.215 seconds; peak allocated memory: 101.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.036 seconds; current allocated memory: 101.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 102.398 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.782 seconds; peak allocated memory: 102.398 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.613 seconds; current allocated memory: 101.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 101.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 102.087 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 43.624 seconds; peak allocated memory: 102.087 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.787 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.566 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.699 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.628 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.105 seconds; current allocated memory: 101.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 102.088 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.179 seconds; peak allocated memory: 102.088 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.992 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.765 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fyp/edca.c:24) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fyp/edca.c:36) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fyp/edca.c:48) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (fyp/edca.c:60) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.557 seconds; current allocated memory: 101.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 102.355 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.243 seconds; peak allocated memory: 102.355 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.807 seconds; current allocated memory: 101.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 101.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.492 seconds; peak allocated memory: 102.084 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.122 seconds; current allocated memory: 101.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 101.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 101.941 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 42.233 seconds; peak allocated memory: 101.941 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.529 seconds; current allocated memory: 101.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 101.942 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.295 seconds; peak allocated memory: 101.942 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.093 seconds; current allocated memory: 101.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 101.980 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.909 seconds; peak allocated memory: 101.980 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.063 ; gain = 94.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.063 ; gain = 94.637
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'enque' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.268 seconds; current allocated memory: 101.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 101.973 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [VHDL 208-304] Generating VHDL RTL for enque_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enque_frame.
INFO: [HLS 200-112] Total elapsed time: 38.126 seconds; peak allocated memory: 101.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.447 seconds; current allocated memory: 102.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 102.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 103.136 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.589 seconds; peak allocated memory: 103.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.411 seconds; current allocated memory: 102.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 103.136 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 36.357 seconds; peak allocated memory: 103.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'reset_pointers' (fyp/edca.c:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reset_pointers' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.702 seconds; current allocated memory: 100.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 100.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'reset_pointers' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_pointers'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 100.560 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [VHDL 208-304] Generating VHDL RTL for reset_pointers.
INFO: [VLOG 209-307] Generating Verilog RTL for reset_pointers.
INFO: [HLS 200-112] Total elapsed time: 36.954 seconds; peak allocated memory: 100.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_to_queue' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.672 seconds; current allocated memory: 101.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 101.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_to_queue/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_to_queue' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_to_queue'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 101.279 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 350.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [VHDL 208-304] Generating VHDL RTL for add_to_queue.
INFO: [VLOG 209-307] Generating Verilog RTL for add_to_queue.
INFO: [HLS 200-112] Total elapsed time: 42.451 seconds; peak allocated memory: 101.279 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_to_queue' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.664 seconds; current allocated memory: 100.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 101.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_to_queue/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_to_queue' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_to_queue'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 101.247 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 350.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [VHDL 208-304] Generating VHDL RTL for add_to_queue.
INFO: [VLOG 209-307] Generating Verilog RTL for add_to_queue.
INFO: [HLS 200-112] Total elapsed time: 36.095 seconds; peak allocated memory: 101.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.842 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.590 ; gain = 104.191
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.858 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.865 seconds; current allocated memory: 102.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 103.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 103.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.83 seconds; peak allocated memory: 103.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.175 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.453 ; gain = 105.070
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.943 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.913 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 113.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 113.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 114.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 114.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.816 ; gain = 104.945
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.637 seconds; peak allocated memory: 114.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.612 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 113.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 113.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 114.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 114.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.605 ; gain = 102.215
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 38.469 seconds; peak allocated memory: 114.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.905 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 194.500 ; gain = 104.934
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 38.741 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.784 seconds; current allocated memory: 102.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 103.121 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.712 seconds; peak allocated memory: 103.121 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.607 seconds; current allocated memory: 101.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 102.112 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 178.33 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.57 seconds; peak allocated memory: 102.112 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.78 seconds; current allocated memory: 101.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 101.937 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.452 seconds; peak allocated memory: 101.937 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.314 seconds; current allocated memory: 102.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 102.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 103.119 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.16 seconds; peak allocated memory: 103.119 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.448 seconds; current allocated memory: 101.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 101.968 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.136 seconds; peak allocated memory: 101.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.434 seconds; current allocated memory: 101.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 101.937 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.163 seconds; peak allocated memory: 101.937 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.243 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.017 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.37 seconds; current allocated memory: 101.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 38.237 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.123 seconds; current allocated memory: 101.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 101.959 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 36.844 seconds; peak allocated memory: 101.959 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.839 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 38.671 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.91 seconds; current allocated memory: 101.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 101.807 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.579 seconds; peak allocated memory: 101.807 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.226 seconds; current allocated memory: 101.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 101.776 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.754 seconds; peak allocated memory: 101.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.802 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 101.776 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.461 seconds; peak allocated memory: 101.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.966 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 45.136 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.2 seconds; current allocated memory: 101.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.018 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'reset_pointers' into 'send_frame' (fyp/mac_layer.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'enqueue_frame' into 'send_frame' (fyp/mac_layer.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'dequeue_frame' into 'send_frame' (fyp/mac_layer.c:16) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'reset_pointers' into 'send_frame' (fyp/mac_layer.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'enqueue_frame' into 'send_frame' (fyp/mac_layer.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'dequeue_frame' into 'send_frame' (fyp/mac_layer.c:16) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:24:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.351 seconds; current allocated memory: 113.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 113.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 113.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 114.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 114.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_fifo_bk' to 'send_frame_edca_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 115.351 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 44.543 seconds; peak allocated memory: 115.351 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.918 seconds; current allocated memory: 101.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 101.956 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.626 seconds; peak allocated memory: 101.956 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.102 seconds; current allocated memory: 102.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 102.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 103.106 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.916 seconds; peak allocated memory: 103.106 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:145:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:155:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:165:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.548 seconds; current allocated memory: 104.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 104.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 106.029 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 48.566 seconds; peak allocated memory: 106.029 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:145:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:155:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:165:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.246 seconds; current allocated memory: 104.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 104.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 106.013 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 44.062 seconds; peak allocated memory: 106.013 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:129:27)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.382 seconds; current allocated memory: 122.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 123.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 123.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 123.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 123.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 123.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 124.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 124.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 125.293 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 189.742 ; gain = 99.492
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 45.001 seconds; peak allocated memory: 125.293 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.85 seconds; current allocated memory: 101.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 41.635 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.219 seconds; current allocated memory: 102.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 102.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 103.065 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 44.118 seconds; peak allocated memory: 103.065 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:144:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:154:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:164:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.521 seconds; current allocated memory: 104.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 104.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 106.177 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.087 seconds; peak allocated memory: 106.177 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:144:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:154:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:164:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.292 seconds; current allocated memory: 104.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 104.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 106.233 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.953 seconds; peak allocated memory: 106.233 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
