<p align="center">
<img src="https://readme-typing-svg.demolab.com?font=Chakra+Petch&weight=700&size=30&duration=2000&pause=5000&color=1753AE&center=true&vCenter=true&random=false&width=435&height=40&lines=Hi+%F0%9F%91%8B+I'm+Elio+Aliaj" alt="Typing SVG" />
</p>

<!-- Header Banner (Fixed) -->
![header](https://capsule-render.vercel.app/api?type=wave&color=0:2E8BC0,100:1B1F3B&height=300&section=header&text=Bureir%20Alaboudi&fontSize=75&animation=fadeIn&fontAlignY=30&desc=No%20framework%2C%20no%20problem&descAlignY=52)



<!-- Typing SVG Intro -->
<h1 align="center">
  <a href="https://git.io/typing-svg">
    <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&weight=700&size=24&pause=1000&center=true&vCenter=true&width=700&lines=Hey+%F0%9F%91%8B+I'm+Bureir+Alaboudi;UMich+Computer+Engineer;OoO+Pipelines+%7C+CUDA+Kernels+%7C+SystemVerilog;No+framework%2C+no+problem" alt="Typing SVG" />
  </a>
</h1>

<img src="https://github.com/HalemoGPA/HalemoGPA/blob/main/images/Developer.gif" alt="developer gif" align="right" height="45px">



---

## 🔧 Current Projects

- **R5SEBA** – A 2-way out-of-order RISC-V processor with speculative execution, branch recovery, and associative caches  
- **ConvoLite** – A CUDA-accelerated deep learning engine with shared memory tiling and pipelined convolution  
- **μTracker** – A microarchitectural profiling framework with integrated testbenches and RTL debug automation  

📞 *Live walkthroughs available by request.*

---

## 📣 Source Code Policy

> Most of my work is private to protect intellectual property and maintain academic integrity.  
>  
> I **do not share sensitive source code publicly**, especially coursework or competitive designs. However, I'm happy to:  
> - Share proof of authorship and commit history  
> - Walk through projects live over a verified call  
> - Discuss design, test, and debug methodology  

🛡️ Contact me for verified access or demonstrations.

---

## 🛠️ Skills

**Systems & Architecture**
- RISC-V ISA, Superscalar Pipelines, Tomasulo's Algorithm, Cache Design  
- RTL: SystemVerilog, Verilog, Chisel (beginner)  
- Debug: Simulation, Assertion-based, Custom Visualizations  

**Performance & HPC**
- CUDA (shared memory tiling, coalesced access)  
- C/C++, Python (NumPy, concurrency), Bash  

**Tools**
- Git, GitHub, Vivado, ModelSim, VS Code, SLURM, Makefiles  

---

## 🔗 Connect With Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?logo=linkedin&logoColor=white&style=for-the-badge)](https://www.linkedin.com/in/bureir/)  
📧 Email: `balaboud@umich.edu` · `bureirENGR@gmail.com`

<!-- Optional: Buy Me A Coffee
If you like what I do, maybe consider buying me a coffee 🥺👉👈

[![Buy Me A Coffee](https://cdn.buymeacoffee.com/buttons/v2/default-red.png)](https://www.buymeacoffee.com/YOURUSERNAME)
-->
