// Seed: 3143956728
module module_0 (
    output tri0 id_0,
    output wand id_1,
    input supply0 id_2,
    output uwire id_3,
    output supply0 id_4
);
  wor id_6;
  assign id_6 = id_2;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    input wire id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wor id_7
    , id_34,
    input wand id_8,
    input tri0 id_9,
    output wor id_10,
    input logic id_11,
    input wire id_12,
    input supply0 id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    output supply0 id_17,
    output tri id_18,
    input tri id_19,
    output tri0 id_20,
    output uwire id_21,
    input tri1 id_22,
    input tri1 id_23,
    input supply1 id_24,
    output logic id_25,
    input wor id_26,
    input uwire id_27,
    output tri1 id_28,
    output tri id_29,
    input wor id_30,
    input tri1 id_31,
    output uwire id_32
);
  always @(*) begin : LABEL_0
    id_25 = (id_19 * id_19);
    id_25 <= id_11;
    disable id_35;
  end
  module_0 modCall_1 (
      id_18,
      id_28,
      id_2,
      id_32,
      id_18
  );
  assign modCall_1.type_1 = 0;
endmodule
