# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# andgate.v     halfadder1.v  rca1.v  transcript  vsim.wlf  work        
# fulladder3.v  orgate1.v     run.do  vsim.dbg    wave.do   xorgate1.v  
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:08:53 on Aug 22,2025
# vlog -reportprogress 300 rca2.v "+acc" 
# ** Error: (vlog-7) Failed to open design unit file "rca2.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 10:08:53 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog rca2.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:09:24 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rac1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rac1_tb
# End time: 10:09:24 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:09:24 on Aug 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit rca1_tb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
ls
# andgate.v     halfadder1.v  rca1.v  transcript  vsim.wlf  work        
# fulladder3.v  orgate1.v     run.do  vsim.dbg    wave.do   xorgate1.v  
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:10:32 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:10:32 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:09:24 on Aug 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a=1010 tb_b=0101 tb_cin=0 tb_s=1111 tb_cout=0
# tb_a=1110 tb_b=1101 tb_cin=0 tb_s=1011 tb_cout=1
# tb_a=1100 tb_b=0111 tb_cin=1 tb_s=0100 tb_cout=1
quit -sim
# End time: 10:13:13 on Aug 22,2025, Elapsed time: 0:03:49
# Errors: 1, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:13:15 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# ** Error: rca1.v(60): (vlog-2730) Undefined variable: 'cin'.
# End time: 10:13:15 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog rca1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:13:47 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:13:47 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:13:48 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a=0101 tb_b=0111 tb_cin=0 tb_s=1100 tb_cout=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:15:48 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:15:48 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:15:49 on Aug 22,2025, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:15:49 on Aug 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a=0101 tb_b=0111 tb_cin=0 tb_s=1100 tb_cout=0
ls
# andgate.v     halfadder1.v  rca1.v  transcript  vsim.wlf  work        
# fulladder3.v  orgate1.v     run.do  vsim.dbg    wave.do   xorgate1.v  
quit -sim
# End time: 10:17:13 on Aug 22,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:17:15 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:17:15 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:17:16 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 5 tb_b= 7 tb_cin=0 tb_s=12 tb_cout=0
quit -sim
# End time: 10:25:46 on Aug 22,2025, Elapsed time: 0:08:30
# Errors: 0, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:25:50 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:25:50 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:25:50 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 9 tb_b= 7 tb_cin=0 tb_s= 0 tb_cout=1
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:27:46 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:27:46 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:27:46 on Aug 22,2025, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:27:47 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 8 tb_b= 6 tb_cin=0 tb_s=14 tb_cout=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:28:50 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# ** Error: rca1.v(58): 'Repeat' statement found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: (vlog-13069) rca1.v(60): near "=": syntax error, unexpected '='.
# ** Error: rca1.v(60): (vlog-13205) Syntax error found in the scope following 'tb_a'. Is there a missing '::'?
# End time: 10:28:50 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog rca1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:30:03 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# ** Error: rca1.v(59): 'Repeat' statement found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 10:30:03 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: E:/questasim-64 10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# E:/questasim-64 10.7c/win64/vlog failed.
#     while executing
# "vlog rca1.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:32:09 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:32:09 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:32:10 on Aug 22,2025, Elapsed time: 0:04:23
# Errors: 10, Warnings: 0
# vsim rca1_tb 
# Start time: 10:32:10 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 7 tb_b= 4 tb_cin=0 tb_s=11 tb_cout=0
# tb_a= 5 tb_b= 1 tb_cin=0 tb_s= 6 tb_cout=0
# tb_a= 7 tb_b= 9 tb_cin=0 tb_s= 0 tb_cout=1
# tb_a= 7 tb_b= 3 tb_cin=0 tb_s=10 tb_cout=0
# tb_a= 6 tb_b=13 tb_cin=0 tb_s= 3 tb_cout=1
# tb_a= 5 tb_b=13 tb_cin=0 tb_s= 2 tb_cout=1
# tb_a= 7 tb_b= 5 tb_cin=0 tb_s=12 tb_cout=0
# tb_a= 7 tb_b= 2 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 6 tb_b= 1 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 8 tb_b=13 tb_cin=0 tb_s= 5 tb_cout=1
# tb_a= 8 tb_b= 6 tb_cin=0 tb_s=14 tb_cout=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:33:34 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:33:34 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:33:35 on Aug 22,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:33:35 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# 740b0
# 51060
# 79001
# 730a0
# 6d031
# 5d021
# 750c0
# 72090
# 61070
# 8d051
# 860e0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:34:41 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:34:41 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:34:42 on Aug 22,2025, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:34:42 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# e4021
# 910a0
# c9051
# c30f0
# cd091
# ad071
# 950e0
# d20f0
# 910a0
# cd091
# b6011
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:36:25 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 10:36:25 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:36:25 on Aug 22,2025, Elapsed time: 0:01:43
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 10:36:25 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= tb_b= tb_cin= tb_s= tb_cout=e4021
# tb_a= tb_b= tb_cin= tb_s= tb_cout=910a0
# tb_a= tb_b= tb_cin= tb_s= tb_cout=c9051
# tb_a= tb_b= tb_cin= tb_s= tb_cout=c30f0
# tb_a= tb_b= tb_cin= tb_s= tb_cout=cd091
# tb_a= tb_b= tb_cin= tb_s= tb_cout=ad071
# tb_a= tb_b= tb_cin= tb_s= tb_cout=950e0
# tb_a= tb_b= tb_cin= tb_s= tb_cout=d20f0
# tb_a= tb_b= tb_cin= tb_s= tb_cout=910a0
# tb_a= tb_b= tb_cin= tb_s= tb_cout=cd091
# tb_a= tb_b= tb_cin= tb_s= tb_cout=b6011
quit -sim
# End time: 11:24:07 on Aug 22,2025, Elapsed time: 0:47:42
# Errors: 0, Warnings: 0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:24:09 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 11:24:10 on Aug 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 11:24:10 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 4 tb_b= 6 tb_cin=0 tb_s=10 tb_cout=0
# tb_a= 4 tb_b=14 tb_cin=0 tb_s= 2 tb_cout=1
# tb_a= 5 tb_b=10 tb_cin=0 tb_s=15 tb_cout=0
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 3 tb_b=13 tb_cin=0 tb_s= 0 tb_cout=1
# tb_a= 5 tb_b= 5 tb_cin=0 tb_s=10 tb_cout=0
# tb_a= 5 tb_b= 0 tb_cin=0 tb_s= 5 tb_cout=0

do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:24:27 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 11:24:27 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:24:28 on Aug 22,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 11:24:28 on Aug 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 4 tb_b= 6 tb_cin=0 tb_s=10 tb_cout=0
# tb_a= 4 tb_b=14 tb_cin=0 tb_s= 2 tb_cout=1
# tb_a= 5 tb_b=10 tb_cin=0 tb_s=15 tb_cout=0
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 3 tb_b=13 tb_cin=0 tb_s= 0 tb_cout=1
# tb_a= 5 tb_b= 5 tb_cin=0 tb_s=10 tb_cout=0
# tb_a= 5 tb_b= 0 tb_cin=0 tb_s= 5 tb_cout=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:24:47 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 11:24:47 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:24:48 on Aug 22,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 11:24:48 on Aug 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 4 tb_b= 6 tb_cin=0 tb_s=10 tb_cout=0
# tb_a= 4 tb_b=14 tb_cin=0 tb_s= 2 tb_cout=1
# tb_a= 5 tb_b=10 tb_cin=0 tb_s=15 tb_cout=0
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 3 tb_b=13 tb_cin=0 tb_s= 0 tb_cout=1
# tb_a= 5 tb_b= 5 tb_cin=0 tb_s=10 tb_cout=0
# tb_a= 5 tb_b= 0 tb_cin=0 tb_s= 5 tb_cout=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:25:39 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 11:25:39 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:25:39 on Aug 22,2025, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 11:25:39 on Aug 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 4 tb_b= 1 tb_cin=0 tb_s= 5 tb_cout=0
# tb_a= 4 tb_b= 9 tb_cin=0 tb_s=13 tb_cout=0
# tb_a= 5 tb_b= 3 tb_cin=0 tb_s= 8 tb_cout=0
# tb_a= 4 tb_b=13 tb_cin=0 tb_s= 1 tb_cout=1
# tb_a= 4 tb_b= 5 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 4 tb_b= 2 tb_cin=0 tb_s= 6 tb_cout=0
# tb_a= 5 tb_b= 1 tb_cin=0 tb_s= 6 tb_cout=0
# tb_a= 4 tb_b=13 tb_cin=0 tb_s= 1 tb_cout=1
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:25:52 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 11:25:52 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:25:53 on Aug 22,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 11:25:53 on Aug 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 4 tb_b= 1 tb_cin=0 tb_s= 5 tb_cout=0
# tb_a= 4 tb_b= 9 tb_cin=0 tb_s=13 tb_cout=0
# tb_a= 5 tb_b= 3 tb_cin=0 tb_s= 8 tb_cout=0
# tb_a= 4 tb_b=13 tb_cin=0 tb_s= 1 tb_cout=1
# tb_a= 4 tb_b= 5 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 4 tb_b= 2 tb_cin=0 tb_s= 6 tb_cout=0
# tb_a= 5 tb_b= 1 tb_cin=0 tb_s= 6 tb_cout=0
# tb_a= 4 tb_b=13 tb_cin=0 tb_s= 1 tb_cout=1
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:26:19 on Aug 22,2025
# vlog -reportprogress 300 rca1.v "+acc" 
# -- Compiling module or1
# -- Compiling module xor1
# -- Compiling module and1
# -- Compiling module halfadder
# -- Compiling module fulladder3
# -- Compiling module fulladder3_tb
# -- Compiling module rca1
# -- Compiling module rca1_tb
# 
# Top level modules:
# 	fulladder3_tb
# 	rca1_tb
# End time: 11:26:19 on Aug 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:26:19 on Aug 22,2025, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim rca1_tb 
# Start time: 11:26:19 on Aug 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.rca1_tb(fast)
# Loading work.rca1(fast)
# Loading work.fulladder3(fast)
# Loading work.halfadder(fast)
# Loading work.xor1(fast)
# Loading work.and1(fast)
# Loading work.or1(fast)
# tb_a= 3 tb_b= 4 tb_cin=0 tb_s= 7 tb_cout=0
# tb_a= 4 tb_b= 1 tb_cin=0 tb_s= 5 tb_cout=0
# tb_a= 4 tb_b= 9 tb_cin=0 tb_s=13 tb_cout=0
# tb_a= 5 tb_b= 3 tb_cin=0 tb_s= 8 tb_cout=0
# tb_a= 4 tb_b=13 tb_cin=0 tb_s= 1 tb_cout=1
# tb_a= 4 tb_b= 5 tb_cin=0 tb_s= 9 tb_cout=0
# tb_a= 4 tb_b= 2 tb_cin=0 tb_s= 6 tb_cout=0
# tb_a= 5 tb_b= 1 tb_cin=0 tb_s= 6 tb_cout=0
# tb_a= 4 tb_b=13 tb_cin=0 tb_s= 1 tb_cout=1
# tb_a= 3 tb_b= 6 tb_cin=0 tb_s= 9 tb_cout=0
# End time: 11:46:27 on Aug 22,2025, Elapsed time: 0:20:08
# Errors: 0, Warnings: 0
