# Simple Computer Assembler & Disassembler

This project is a web-based **Assembler & Disassembler** tool for a simple computer, designed based on Chapter 5.8 "A SIMPLE COMPUTER" from the book **"Foundations of Computer Science"** (Behrouz Forouzan, 2023, ISBN: 9781473787322). It is suitable for educational simple computers (such as the instruction set architecture described in the textbook), and allows easy conversion between machine language and assembly language.

You can access the **Simple Computer Assembler and Disassembler** web application here:
ğŸ‘‰ **[Simple Computer Assembler & Disassembler Web Tool](https://kunchen-tw.github.io/SimpleComputerAssemblerDisassembler/)**

## Figure 5.30 The components of a simple computer
<img width="639" height="446" alt="image" src="https://github.com/user-attachments/assets/aad58024-8a9c-40e9-843e-5c0d5dd30855" />

---

## Table 5.4 Instruction Set

The following table lists the instruction set for the "simple computer" used in this project, corresponding to Table 5.4 in Forouzan's textbook:

| Instruction | Code | OperandsÂ  Â  Â  Â  Â  Â  Â  Â  Â  | ActionÂ  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  |
|-------------|------|---------------------------|-----------------------------------------------------|
| HALTÂ  Â  Â  Â  | 0Â  Â  |Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â | Stops the execution of the programÂ  Â  Â  Â  Â  Â  Â  Â  Â  |
| LOADÂ  Â  Â  Â  | 1Â  Â  | $R_D$, $M_S$Â  Â  Â  Â  Â  Â  Â  | $R_D$ â† $M_S$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| STOREÂ  Â  Â  Â | 2Â  Â  | $M_D$, $R_S$Â  Â  Â  Â  Â  Â  Â  | $M_D$ â† $R_S$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| ADDIÂ  Â  Â  Â  | 3Â  Â  | $R_D$, $R_{S1}$, $R_{S2}$ | $R_D$ â† $R_{S1}$ + $R_{S2}$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| ADDFÂ  Â  Â  Â  | 4Â  Â  | $R_D$, $R_{S1}$, $R_{S2}$ | $R_D$ â† $R_{S1}$ + $R_{S2}$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| MOVEÂ  Â  Â  Â  | 5Â  Â  | $R_D$, $R_S$Â  Â  Â  Â  Â  Â  Â  | $R_D$ â† $R_S$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| NOTÂ  Â  Â  Â  Â | 6Â  Â  | $R_D$, $R_S$Â  Â  Â  Â  Â  Â  Â  | $R_D$ â† Not $R_S$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| ANDÂ  Â  Â  Â  Â | 7Â  Â  | $R_D$, $R_{S1}$, $R_{S2}$ | $R_D$ â† $R_{S1}$ AND $R_{S2}$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| ORÂ  Â  Â  Â  Â  | 8Â  Â  | $R_D$, $R_{S1}$, $R_{S2}$ | $R_D$ â† $R_{S1}$ OR $R_{S2}$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  |
| XORÂ  Â  Â  Â  Â | 9Â  Â  | $R_D$, $R_{S1}$, $R_{S2}$ | $R_D$ â† $R_{S1}$ XOR $R_{S2}$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| INCÂ  Â  Â  Â  Â | AÂ  Â  | $R$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â | $R$ â† $R$ + 1Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| DECÂ  Â  Â  Â  Â | BÂ  Â  | $R$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â | $R$ â† $R$ - 1Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| ROTATEÂ  Â  Â  | CÂ  Â  | $R$, $n$, 0 or 1Â  Â  Â  Â  Â  | $Rot_n$ $R$Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â  Â |
| JUMPÂ  Â  Â  Â  | DÂ  Â  | $R$, $n$Â  Â  Â  Â  Â  Â  Â  Â  Â  | IF $R_0$ â‰  $R$ then PC = $n$, otherwise continueÂ  Â  |

**Key:**
- $R_S$, $R_{S1}$, $R_{S2}$ï¼šHexadecimal address of source registers
- $R_D$ï¼šHexadecimal address of destination register
- $M_S$ï¼šHexadecimal address of source memory location
- $M_D$ï¼šHexadecimal address of destination memory location
- $n$ï¼šHexadecimal number
- $d_1$, $d_2$, $d_3$, $d_4$ï¼šFirst, second, third, and fourth hexadecimal digits
