
wro2026test1_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e10  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080060a8  080060a8  000070a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006148  08006148  00008030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006148  08006148  00008030  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006148  08006148  00008030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006148  08006148  00007148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800614c  0800614c  0000714c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  24000000  08006150  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006d4  24000030  08006180  00008030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000704  08006180  00008704  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00008030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a0f8  00000000  00000000  0000805e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035f0  00000000  00000000  00022156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  00025748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe0  00000000  00000000  00026bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c64e  00000000  00000000  00027bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c5c6  00000000  00000000  00064226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018b4cc  00000000  00000000  000807ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020bcb8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005730  00000000  00000000  0020bcfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0021142c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000030 	.word	0x24000030
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006090 	.word	0x08006090

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000034 	.word	0x24000034
 80002d4:	08006090 	.word	0x08006090

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b49      	ldr	r3, [pc, #292]	@ (8000404 <SystemInit+0x12c>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a48      	ldr	r2, [pc, #288]	@ (8000404 <SystemInit+0x12c>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b45      	ldr	r3, [pc, #276]	@ (8000404 <SystemInit+0x12c>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a44      	ldr	r2, [pc, #272]	@ (8000404 <SystemInit+0x12c>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b43      	ldr	r3, [pc, #268]	@ (8000408 <SystemInit+0x130>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b40      	ldr	r3, [pc, #256]	@ (8000408 <SystemInit+0x130>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a3e      	ldr	r2, [pc, #248]	@ (8000408 <SystemInit+0x130>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b3d      	ldr	r3, [pc, #244]	@ (800040c <SystemInit+0x134>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a3c      	ldr	r2, [pc, #240]	@ (800040c <SystemInit+0x134>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b3a      	ldr	r3, [pc, #232]	@ (800040c <SystemInit+0x134>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b39      	ldr	r3, [pc, #228]	@ (800040c <SystemInit+0x134>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4938      	ldr	r1, [pc, #224]	@ (800040c <SystemInit+0x134>)
 800032c:	4b38      	ldr	r3, [pc, #224]	@ (8000410 <SystemInit+0x138>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b35      	ldr	r3, [pc, #212]	@ (8000408 <SystemInit+0x130>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b32      	ldr	r3, [pc, #200]	@ (8000408 <SystemInit+0x130>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a30      	ldr	r2, [pc, #192]	@ (8000408 <SystemInit+0x130>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b2f      	ldr	r3, [pc, #188]	@ (800040c <SystemInit+0x134>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b2d      	ldr	r3, [pc, #180]	@ (800040c <SystemInit+0x134>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b2c      	ldr	r3, [pc, #176]	@ (800040c <SystemInit+0x134>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b2a      	ldr	r3, [pc, #168]	@ (800040c <SystemInit+0x134>)
 8000362:	4a2c      	ldr	r2, [pc, #176]	@ (8000414 <SystemInit+0x13c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b29      	ldr	r3, [pc, #164]	@ (800040c <SystemInit+0x134>)
 8000368:	4a2b      	ldr	r2, [pc, #172]	@ (8000418 <SystemInit+0x140>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b27      	ldr	r3, [pc, #156]	@ (800040c <SystemInit+0x134>)
 800036e:	4a2b      	ldr	r2, [pc, #172]	@ (800041c <SystemInit+0x144>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <SystemInit+0x134>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b24      	ldr	r3, [pc, #144]	@ (800040c <SystemInit+0x134>)
 800037a:	4a28      	ldr	r2, [pc, #160]	@ (800041c <SystemInit+0x144>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b23      	ldr	r3, [pc, #140]	@ (800040c <SystemInit+0x134>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b21      	ldr	r3, [pc, #132]	@ (800040c <SystemInit+0x134>)
 8000386:	4a25      	ldr	r2, [pc, #148]	@ (800041c <SystemInit+0x144>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b20      	ldr	r3, [pc, #128]	@ (800040c <SystemInit+0x134>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b1e      	ldr	r3, [pc, #120]	@ (800040c <SystemInit+0x134>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a1d      	ldr	r2, [pc, #116]	@ (800040c <SystemInit+0x134>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b1b      	ldr	r3, [pc, #108]	@ (800040c <SystemInit+0x134>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000420 <SystemInit+0x148>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000420 <SystemInit+0x148>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000424 <SystemInit+0x14c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000428 <SystemInit+0x150>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b1b      	ldr	r3, [pc, #108]	@ (800042c <SystemInit+0x154>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80003c2:	4b12      	ldr	r3, [pc, #72]	@ (800040c <SystemInit+0x134>)
 80003c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d113      	bne.n	80003f8 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003d0:	4b0e      	ldr	r3, [pc, #56]	@ (800040c <SystemInit+0x134>)
 80003d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003d6:	4a0d      	ldr	r2, [pc, #52]	@ (800040c <SystemInit+0x134>)
 80003d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003e0:	4b13      	ldr	r3, [pc, #76]	@ (8000430 <SystemInit+0x158>)
 80003e2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003e6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003e8:	4b08      	ldr	r3, [pc, #32]	@ (800040c <SystemInit+0x134>)
 80003ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003ee:	4a07      	ldr	r2, [pc, #28]	@ (800040c <SystemInit+0x134>)
 80003f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80003f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	e000ed00 	.word	0xe000ed00
 8000408:	52002000 	.word	0x52002000
 800040c:	58024400 	.word	0x58024400
 8000410:	eaf6ed7f 	.word	0xeaf6ed7f
 8000414:	02020200 	.word	0x02020200
 8000418:	01ff0000 	.word	0x01ff0000
 800041c:	01010280 	.word	0x01010280
 8000420:	580000c0 	.word	0x580000c0
 8000424:	5c001000 	.word	0x5c001000
 8000428:	ffff0000 	.word	0xffff0000
 800042c:	51008108 	.word	0x51008108
 8000430:	52004000 	.word	0x52004000

08000434 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8000438:	4b0a      	ldr	r3, [pc, #40]	@ (8000464 <ExitRun0Mode+0x30>)
 800043a:	68db      	ldr	r3, [r3, #12]
 800043c:	f023 0306 	bic.w	r3, r3, #6
 8000440:	4a08      	ldr	r2, [pc, #32]	@ (8000464 <ExitRun0Mode+0x30>)
 8000442:	f043 0302 	orr.w	r3, r3, #2
 8000446:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000448:	bf00      	nop
 800044a:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <ExitRun0Mode+0x30>)
 800044c:	685b      	ldr	r3, [r3, #4]
 800044e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000452:	2b00      	cmp	r3, #0
 8000454:	d0f9      	beq.n	800044a <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000456:	bf00      	nop
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	58024800 	.word	0x58024800

08000468 <gpio_pair_write>:
	MOTOR_BACKWARD,
	MOTOR_BRAKE,
	MOTOR_OFF,
} IN_T;

static void gpio_pair_write(gpio_pair_t pair, GPIO_PinState state){
 8000468:	b580      	push	{r7, lr}
 800046a:	b084      	sub	sp, #16
 800046c:	af00      	add	r7, sp, #0
 800046e:	f107 0308 	add.w	r3, r7, #8
 8000472:	e883 0003 	stmia.w	r3, {r0, r1}
 8000476:	4613      	mov	r3, r2
 8000478:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(pair.GPIOx, pair.GPIO_Pin, state);
 800047a:	68bb      	ldr	r3, [r7, #8]
 800047c:	89b9      	ldrh	r1, [r7, #12]
 800047e:	79fa      	ldrb	r2, [r7, #7]
 8000480:	4618      	mov	r0, r3
 8000482:	f001 fb95 	bl	8001bb0 <HAL_GPIO_WritePin>
}
 8000486:	bf00      	nop
 8000488:	3710      	adds	r7, #16
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
	...

08000490 <set_sign>:
static IN_T motor_IN_state[] = {MOTOR_OFF,MOTOR_OFF,MOTOR_OFF,MOTOR_OFF,MOTOR_OFF,MOTOR_OFF};
static HAL_StatusTypeDef set_sign(dev_motor_t port, IN_T in){
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	4603      	mov	r3, r0
 8000498:	460a      	mov	r2, r1
 800049a:	71fb      	strb	r3, [r7, #7]
 800049c:	4613      	mov	r3, r2
 800049e:	71bb      	strb	r3, [r7, #6]
	motor_IN_state[port] = in;
 80004a0:	79fb      	ldrb	r3, [r7, #7]
 80004a2:	4932      	ldr	r1, [pc, #200]	@ (800056c <set_sign+0xdc>)
 80004a4:	79ba      	ldrb	r2, [r7, #6]
 80004a6:	54ca      	strb	r2, [r1, r3]
	switch(in){
 80004a8:	79bb      	ldrb	r3, [r7, #6]
 80004aa:	2b03      	cmp	r3, #3
 80004ac:	d856      	bhi.n	800055c <set_sign+0xcc>
 80004ae:	a201      	add	r2, pc, #4	@ (adr r2, 80004b4 <set_sign+0x24>)
 80004b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004b4:	080004c5 	.word	0x080004c5
 80004b8:	080004eb 	.word	0x080004eb
 80004bc:	08000511 	.word	0x08000511
 80004c0:	08000537 	.word	0x08000537
	case MOTOR_FORWARD:
		gpio_pair_write(IN1[port], GPIO_PIN_SET);
 80004c4:	79fb      	ldrb	r3, [r7, #7]
 80004c6:	492a      	ldr	r1, [pc, #168]	@ (8000570 <set_sign+0xe0>)
 80004c8:	2201      	movs	r2, #1
 80004ca:	00db      	lsls	r3, r3, #3
 80004cc:	440b      	add	r3, r1
 80004ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004d2:	f7ff ffc9 	bl	8000468 <gpio_pair_write>
		gpio_pair_write(IN2[port], GPIO_PIN_RESET);
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	4926      	ldr	r1, [pc, #152]	@ (8000574 <set_sign+0xe4>)
 80004da:	2200      	movs	r2, #0
 80004dc:	00db      	lsls	r3, r3, #3
 80004de:	440b      	add	r3, r1
 80004e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004e4:	f7ff ffc0 	bl	8000468 <gpio_pair_write>
		break;
 80004e8:	e03a      	b.n	8000560 <set_sign+0xd0>
	case MOTOR_BACKWARD:
		gpio_pair_write(IN1[port], GPIO_PIN_RESET);
 80004ea:	79fb      	ldrb	r3, [r7, #7]
 80004ec:	4920      	ldr	r1, [pc, #128]	@ (8000570 <set_sign+0xe0>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	00db      	lsls	r3, r3, #3
 80004f2:	440b      	add	r3, r1
 80004f4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80004f8:	f7ff ffb6 	bl	8000468 <gpio_pair_write>
		gpio_pair_write(IN2[port], GPIO_PIN_SET);
 80004fc:	79fb      	ldrb	r3, [r7, #7]
 80004fe:	491d      	ldr	r1, [pc, #116]	@ (8000574 <set_sign+0xe4>)
 8000500:	2201      	movs	r2, #1
 8000502:	00db      	lsls	r3, r3, #3
 8000504:	440b      	add	r3, r1
 8000506:	e893 0003 	ldmia.w	r3, {r0, r1}
 800050a:	f7ff ffad 	bl	8000468 <gpio_pair_write>
		break;
 800050e:	e027      	b.n	8000560 <set_sign+0xd0>
	case MOTOR_BRAKE:
		gpio_pair_write(IN1[port], GPIO_PIN_SET);
 8000510:	79fb      	ldrb	r3, [r7, #7]
 8000512:	4917      	ldr	r1, [pc, #92]	@ (8000570 <set_sign+0xe0>)
 8000514:	2201      	movs	r2, #1
 8000516:	00db      	lsls	r3, r3, #3
 8000518:	440b      	add	r3, r1
 800051a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800051e:	f7ff ffa3 	bl	8000468 <gpio_pair_write>
		gpio_pair_write(IN2[port], GPIO_PIN_SET);
 8000522:	79fb      	ldrb	r3, [r7, #7]
 8000524:	4913      	ldr	r1, [pc, #76]	@ (8000574 <set_sign+0xe4>)
 8000526:	2201      	movs	r2, #1
 8000528:	00db      	lsls	r3, r3, #3
 800052a:	440b      	add	r3, r1
 800052c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000530:	f7ff ff9a 	bl	8000468 <gpio_pair_write>
		break;
 8000534:	e014      	b.n	8000560 <set_sign+0xd0>
	case MOTOR_OFF:
		gpio_pair_write(IN1[port], GPIO_PIN_RESET);
 8000536:	79fb      	ldrb	r3, [r7, #7]
 8000538:	490d      	ldr	r1, [pc, #52]	@ (8000570 <set_sign+0xe0>)
 800053a:	2200      	movs	r2, #0
 800053c:	00db      	lsls	r3, r3, #3
 800053e:	440b      	add	r3, r1
 8000540:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000544:	f7ff ff90 	bl	8000468 <gpio_pair_write>
		gpio_pair_write(IN2[port], GPIO_PIN_RESET);
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	490a      	ldr	r1, [pc, #40]	@ (8000574 <set_sign+0xe4>)
 800054c:	2200      	movs	r2, #0
 800054e:	00db      	lsls	r3, r3, #3
 8000550:	440b      	add	r3, r1
 8000552:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000556:	f7ff ff87 	bl	8000468 <gpio_pair_write>
		break;
 800055a:	e001      	b.n	8000560 <set_sign+0xd0>
	default:
		return HAL_ERROR;
 800055c:	2301      	movs	r3, #1
 800055e:	e000      	b.n	8000562 <set_sign+0xd2>
	}
	return HAL_OK;
 8000560:	2300      	movs	r3, #0
}
 8000562:	4618      	mov	r0, r3
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	24000008 	.word	0x24000008
 8000570:	080060b8 	.word	0x080060b8
 8000574:	080060e8 	.word	0x080060e8

08000578 <set_abs_power>:
static int motor_sleep[] = {1,1,1,1,1,1};
static HAL_StatusTypeDef set_abs_power(dev_motor_t port, double power){
 8000578:	b580      	push	{r7, lr}
 800057a:	b084      	sub	sp, #16
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	ed87 0b00 	vstr	d0, [r7]
 8000584:	73fb      	strb	r3, [r7, #15]
	if(motor_sleep[port]){
 8000586:	7bfb      	ldrb	r3, [r7, #15]
 8000588:	4a27      	ldr	r2, [pc, #156]	@ (8000628 <set_abs_power+0xb0>)
 800058a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800058e:	2b00      	cmp	r3, #0
 8000590:	d00d      	beq.n	80005ae <set_abs_power+0x36>
		motor_sleep[port] = 0;
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	4a24      	ldr	r2, [pc, #144]	@ (8000628 <set_abs_power+0xb0>)
 8000596:	2100      	movs	r1, #0
 8000598:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		gpio_pair_write(EN[port], GPIO_PIN_SET);
 800059c:	7bfb      	ldrb	r3, [r7, #15]
 800059e:	4923      	ldr	r1, [pc, #140]	@ (800062c <set_abs_power+0xb4>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	00db      	lsls	r3, r3, #3
 80005a4:	440b      	add	r3, r1
 80005a6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80005aa:	f7ff ff5d 	bl	8000468 <gpio_pair_write>
	}
	if(power > 100.0) power = 100.0;
 80005ae:	ed97 7b00 	vldr	d7, [r7]
 80005b2:	ed9f 6b1b 	vldr	d6, [pc, #108]	@ 8000620 <set_abs_power+0xa8>
 80005b6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80005ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005be:	dd04      	ble.n	80005ca <set_abs_power+0x52>
 80005c0:	f04f 0200 	mov.w	r2, #0
 80005c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000630 <set_abs_power+0xb8>)
 80005c6:	e9c7 2300 	strd	r2, r3, [r7]
	if(power < 0.0){
 80005ca:	ed97 7b00 	vldr	d7, [r7]
 80005ce:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80005d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005d6:	d501      	bpl.n	80005dc <set_abs_power+0x64>
		return HAL_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	e01d      	b.n	8000618 <set_abs_power+0xa0>
	}
	power /= 100.0;
 80005dc:	ed97 6b00 	vldr	d6, [r7]
 80005e0:	ed9f 5b0f 	vldr	d5, [pc, #60]	@ 8000620 <set_abs_power+0xa8>
 80005e4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80005e8:	ed87 7b00 	vstr	d7, [r7]
	switch(port){
 80005ec:	7bfb      	ldrb	r3, [r7, #15]
 80005ee:	2b05      	cmp	r3, #5
 80005f0:	d80e      	bhi.n	8000610 <set_abs_power+0x98>
 80005f2:	a201      	add	r2, pc, #4	@ (adr r2, 80005f8 <set_abs_power+0x80>)
 80005f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005f8:	08000615 	.word	0x08000615
 80005fc:	08000615 	.word	0x08000615
 8000600:	08000615 	.word	0x08000615
 8000604:	08000615 	.word	0x08000615
 8000608:	08000615 	.word	0x08000615
 800060c:	08000615 	.word	0x08000615
	case DEV_MOTOR_5:
		break;
	case DEV_MOTOR_6:
		break;
	default:
		return HAL_ERROR;
 8000610:	2301      	movs	r3, #1
 8000612:	e001      	b.n	8000618 <set_abs_power+0xa0>
		break;
 8000614:	bf00      	nop
	}
	return HAL_OK;
 8000616:	2300      	movs	r3, #0
}
 8000618:	4618      	mov	r0, r3
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	00000000 	.word	0x00000000
 8000624:	40590000 	.word	0x40590000
 8000628:	24000010 	.word	0x24000010
 800062c:	08006118 	.word	0x08006118
 8000630:	40590000 	.word	0x40590000
 8000634:	00000000 	.word	0x00000000

08000638 <dev_motor_set_power>:

void dev_motor_set_power(dev_motor_t port, double power){
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	ed87 0b00 	vstr	d0, [r7]
 8000644:	73fb      	strb	r3, [r7, #15]
	if(power == 0.0){
 8000646:	ed97 7b00 	vldr	d7, [r7]
 800064a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800064e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000652:	d10b      	bne.n	800066c <dev_motor_set_power+0x34>
		set_abs_power(port, 0);
 8000654:	7bfb      	ldrb	r3, [r7, #15]
 8000656:	ed9f 0b30 	vldr	d0, [pc, #192]	@ 8000718 <dev_motor_set_power+0xe0>
 800065a:	4618      	mov	r0, r3
 800065c:	f7ff ff8c 	bl	8000578 <set_abs_power>
		set_sign(port, MOTOR_OFF);
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	2103      	movs	r1, #3
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff ff13 	bl	8000490 <set_sign>
			}
			set_abs_power(port, -power);
			set_sign(port, MOTOR_BACKWARD);
		}
	}
}
 800066a:	e051      	b.n	8000710 <dev_motor_set_power+0xd8>
	}else if(power > 0.0){
 800066c:	ed97 7b00 	vldr	d7, [r7]
 8000670:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000678:	dd21      	ble.n	80006be <dev_motor_set_power+0x86>
		if(motor_IN_state[port] == MOTOR_FORWARD){
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	4a28      	ldr	r2, [pc, #160]	@ (8000720 <dev_motor_set_power+0xe8>)
 800067e:	5cd3      	ldrb	r3, [r2, r3]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d106      	bne.n	8000692 <dev_motor_set_power+0x5a>
			set_abs_power(port, power);
 8000684:	7bfb      	ldrb	r3, [r7, #15]
 8000686:	ed97 0b00 	vldr	d0, [r7]
 800068a:	4618      	mov	r0, r3
 800068c:	f7ff ff74 	bl	8000578 <set_abs_power>
}
 8000690:	e03e      	b.n	8000710 <dev_motor_set_power+0xd8>
			if(motor_IN_state[port] != MOTOR_OFF){
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	4a22      	ldr	r2, [pc, #136]	@ (8000720 <dev_motor_set_power+0xe8>)
 8000696:	5cd3      	ldrb	r3, [r2, r3]
 8000698:	2b03      	cmp	r3, #3
 800069a:	d004      	beq.n	80006a6 <dev_motor_set_power+0x6e>
				set_sign(port, MOTOR_OFF);
 800069c:	7bfb      	ldrb	r3, [r7, #15]
 800069e:	2103      	movs	r1, #3
 80006a0:	4618      	mov	r0, r3
 80006a2:	f7ff fef5 	bl	8000490 <set_sign>
			set_abs_power(port, power);
 80006a6:	7bfb      	ldrb	r3, [r7, #15]
 80006a8:	ed97 0b00 	vldr	d0, [r7]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff ff63 	bl	8000578 <set_abs_power>
			set_sign(port, MOTOR_FORWARD);
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff feea 	bl	8000490 <set_sign>
}
 80006bc:	e028      	b.n	8000710 <dev_motor_set_power+0xd8>
		if(motor_IN_state[port] == MOTOR_BACKWARD){
 80006be:	7bfb      	ldrb	r3, [r7, #15]
 80006c0:	4a17      	ldr	r2, [pc, #92]	@ (8000720 <dev_motor_set_power+0xe8>)
 80006c2:	5cd3      	ldrb	r3, [r2, r3]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d10a      	bne.n	80006de <dev_motor_set_power+0xa6>
			set_abs_power(port, -power);
 80006c8:	ed97 7b00 	vldr	d7, [r7]
 80006cc:	eeb1 7b47 	vneg.f64	d7, d7
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
 80006d2:	eeb0 0b47 	vmov.f64	d0, d7
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff ff4e 	bl	8000578 <set_abs_power>
}
 80006dc:	e018      	b.n	8000710 <dev_motor_set_power+0xd8>
			if(motor_IN_state[port] != MOTOR_OFF){
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	4a0f      	ldr	r2, [pc, #60]	@ (8000720 <dev_motor_set_power+0xe8>)
 80006e2:	5cd3      	ldrb	r3, [r2, r3]
 80006e4:	2b03      	cmp	r3, #3
 80006e6:	d004      	beq.n	80006f2 <dev_motor_set_power+0xba>
				set_sign(port, MOTOR_OFF);
 80006e8:	7bfb      	ldrb	r3, [r7, #15]
 80006ea:	2103      	movs	r1, #3
 80006ec:	4618      	mov	r0, r3
 80006ee:	f7ff fecf 	bl	8000490 <set_sign>
			set_abs_power(port, -power);
 80006f2:	ed97 7b00 	vldr	d7, [r7]
 80006f6:	eeb1 7b47 	vneg.f64	d7, d7
 80006fa:	7bfb      	ldrb	r3, [r7, #15]
 80006fc:	eeb0 0b47 	vmov.f64	d0, d7
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff ff39 	bl	8000578 <set_abs_power>
			set_sign(port, MOTOR_BACKWARD);
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	2101      	movs	r1, #1
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff fec0 	bl	8000490 <set_sign>
}
 8000710:	bf00      	nop
 8000712:	3710      	adds	r7, #16
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
	...
 8000720:	24000008 	.word	0x24000008

08000724 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b08a      	sub	sp, #40	@ 0x28
 8000728:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072a:	f107 0314 	add.w	r3, r7, #20
 800072e:	2200      	movs	r2, #0
 8000730:	601a      	str	r2, [r3, #0]
 8000732:	605a      	str	r2, [r3, #4]
 8000734:	609a      	str	r2, [r3, #8]
 8000736:	60da      	str	r2, [r3, #12]
 8000738:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800073a:	4b55      	ldr	r3, [pc, #340]	@ (8000890 <MX_GPIO_Init+0x16c>)
 800073c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000740:	4a53      	ldr	r2, [pc, #332]	@ (8000890 <MX_GPIO_Init+0x16c>)
 8000742:	f043 0310 	orr.w	r3, r3, #16
 8000746:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800074a:	4b51      	ldr	r3, [pc, #324]	@ (8000890 <MX_GPIO_Init+0x16c>)
 800074c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000750:	f003 0310 	and.w	r3, r3, #16
 8000754:	613b      	str	r3, [r7, #16]
 8000756:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000758:	4b4d      	ldr	r3, [pc, #308]	@ (8000890 <MX_GPIO_Init+0x16c>)
 800075a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800075e:	4a4c      	ldr	r2, [pc, #304]	@ (8000890 <MX_GPIO_Init+0x16c>)
 8000760:	f043 0320 	orr.w	r3, r3, #32
 8000764:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000768:	4b49      	ldr	r3, [pc, #292]	@ (8000890 <MX_GPIO_Init+0x16c>)
 800076a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800076e:	f003 0320 	and.w	r3, r3, #32
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000776:	4b46      	ldr	r3, [pc, #280]	@ (8000890 <MX_GPIO_Init+0x16c>)
 8000778:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800077c:	4a44      	ldr	r2, [pc, #272]	@ (8000890 <MX_GPIO_Init+0x16c>)
 800077e:	f043 0302 	orr.w	r3, r3, #2
 8000782:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000786:	4b42      	ldr	r3, [pc, #264]	@ (8000890 <MX_GPIO_Init+0x16c>)
 8000788:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800078c:	f003 0302 	and.w	r3, r3, #2
 8000790:	60bb      	str	r3, [r7, #8]
 8000792:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000794:	4b3e      	ldr	r3, [pc, #248]	@ (8000890 <MX_GPIO_Init+0x16c>)
 8000796:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800079a:	4a3d      	ldr	r2, [pc, #244]	@ (8000890 <MX_GPIO_Init+0x16c>)
 800079c:	f043 0304 	orr.w	r3, r3, #4
 80007a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007a4:	4b3a      	ldr	r3, [pc, #232]	@ (8000890 <MX_GPIO_Init+0x16c>)
 80007a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007aa:	f003 0304 	and.w	r3, r3, #4
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	4b37      	ldr	r3, [pc, #220]	@ (8000890 <MX_GPIO_Init+0x16c>)
 80007b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007b8:	4a35      	ldr	r2, [pc, #212]	@ (8000890 <MX_GPIO_Init+0x16c>)
 80007ba:	f043 0301 	orr.w	r3, r3, #1
 80007be:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007c2:	4b33      	ldr	r3, [pc, #204]	@ (8000890 <MX_GPIO_Init+0x16c>)
 80007c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007c8:	f003 0301 	and.w	r3, r3, #1
 80007cc:	603b      	str	r3, [r7, #0]
 80007ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, Display_RST_Pin|GPIO_PIN_7|Display_CS_Pin|Display_DC_Pin, GPIO_PIN_RESET);
 80007d0:	2200      	movs	r2, #0
 80007d2:	21c3      	movs	r1, #195	@ 0xc3
 80007d4:	482f      	ldr	r0, [pc, #188]	@ (8000894 <MX_GPIO_Init+0x170>)
 80007d6:	f001 f9eb 	bl	8001bb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	2103      	movs	r1, #3
 80007de:	482e      	ldr	r0, [pc, #184]	@ (8000898 <MX_GPIO_Init+0x174>)
 80007e0:	f001 f9e6 	bl	8001bb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Display_BL_GPIO_Port, Display_BL_Pin, GPIO_PIN_RESET);
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007ea:	482c      	ldr	r0, [pc, #176]	@ (800089c <MX_GPIO_Init+0x178>)
 80007ec:	f001 f9e0 	bl	8001bb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80007f6:	482a      	ldr	r0, [pc, #168]	@ (80008a0 <MX_GPIO_Init+0x17c>)
 80007f8:	f001 f9da 	bl	8001bb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Display_RST_Pin PE7 Display_CS_Pin Display_DC_Pin */
  GPIO_InitStruct.Pin = Display_RST_Pin|GPIO_PIN_7|Display_CS_Pin|Display_DC_Pin;
 80007fc:	23c3      	movs	r3, #195	@ 0xc3
 80007fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000800:	2301      	movs	r3, #1
 8000802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000808:	2300      	movs	r3, #0
 800080a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800080c:	f107 0314 	add.w	r3, r7, #20
 8000810:	4619      	mov	r1, r3
 8000812:	4820      	ldr	r0, [pc, #128]	@ (8000894 <MX_GPIO_Init+0x170>)
 8000814:	f001 f81c 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000818:	2303      	movs	r3, #3
 800081a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081c:	2301      	movs	r3, #1
 800081e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000820:	2300      	movs	r3, #0
 8000822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000824:	2300      	movs	r3, #0
 8000826:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000828:	f107 0314 	add.w	r3, r7, #20
 800082c:	4619      	mov	r1, r3
 800082e:	481a      	ldr	r0, [pc, #104]	@ (8000898 <MX_GPIO_Init+0x174>)
 8000830:	f001 f80e 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000834:	2304      	movs	r3, #4
 8000836:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000838:	2300      	movs	r3, #0
 800083a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083c:	2300      	movs	r3, #0
 800083e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000840:	f107 0314 	add.w	r3, r7, #20
 8000844:	4619      	mov	r1, r3
 8000846:	4814      	ldr	r0, [pc, #80]	@ (8000898 <MX_GPIO_Init+0x174>)
 8000848:	f001 f802 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pin : Display_BL_Pin */
  GPIO_InitStruct.Pin = Display_BL_Pin;
 800084c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000850:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	2301      	movs	r3, #1
 8000854:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085a:	2300      	movs	r3, #0
 800085c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Display_BL_GPIO_Port, &GPIO_InitStruct);
 800085e:	f107 0314 	add.w	r3, r7, #20
 8000862:	4619      	mov	r1, r3
 8000864:	480d      	ldr	r0, [pc, #52]	@ (800089c <MX_GPIO_Init+0x178>)
 8000866:	f000 fff3 	bl	8001850 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA13 PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800086a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800086e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000870:	2301      	movs	r3, #1
 8000872:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2300      	movs	r3, #0
 800087a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	4619      	mov	r1, r3
 8000882:	4807      	ldr	r0, [pc, #28]	@ (80008a0 <MX_GPIO_Init+0x17c>)
 8000884:	f000 ffe4 	bl	8001850 <HAL_GPIO_Init>

}
 8000888:	bf00      	nop
 800088a:	3728      	adds	r7, #40	@ 0x28
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	58024400 	.word	0x58024400
 8000894:	58021000 	.word	0x58021000
 8000898:	58020400 	.word	0x58020400
 800089c:	58020800 	.word	0x58020800
 80008a0:	58020000 	.word	0x58020000

080008a4 <MX_HRTIM_Init>:

HRTIM_HandleTypeDef hhrtim;

/* HRTIM init function */
void MX_HRTIM_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b0a2      	sub	sp, #136	@ 0x88
 80008a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM_Init 0 */

  /* USER CODE END HRTIM_Init 0 */

  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 80008aa:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80008b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008bc:	2254      	movs	r2, #84	@ 0x54
 80008be:	2100      	movs	r1, #0
 80008c0:	4618      	mov	r0, r3
 80008c2:	f005 fbb8 	bl	8006036 <memset>
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	2220      	movs	r2, #32
 80008ca:	2100      	movs	r1, #0
 80008cc:	4618      	mov	r0, r3
 80008ce:	f005 fbb2 	bl	8006036 <memset>

  /* USER CODE BEGIN HRTIM_Init 1 */

  /* USER CODE END HRTIM_Init 1 */
  hhrtim.Instance = HRTIM1;
 80008d2:	4b51      	ldr	r3, [pc, #324]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 80008d4:	4a51      	ldr	r2, [pc, #324]	@ (8000a1c <MX_HRTIM_Init+0x178>)
 80008d6:	601a      	str	r2, [r3, #0]
  hhrtim.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 80008d8:	4b4f      	ldr	r3, [pc, #316]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 80008da:	2200      	movs	r2, #0
 80008dc:	605a      	str	r2, [r3, #4]
  hhrtim.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 80008de:	4b4e      	ldr	r3, [pc, #312]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim) != HAL_OK)
 80008e4:	484c      	ldr	r0, [pc, #304]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 80008e6:	f001 f97d 	bl	8001be4 <HAL_HRTIM_Init>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_HRTIM_Init+0x50>
  {
    Error_Handler();
 80008f0:	f000 fb7c 	bl	8000fec <Error_Handler>
  }
  pTimeBaseCfg.Period = 16000;
 80008f4:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 80008f8:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimeBaseCfg.RepetitionCounter = 0x00;
 80008fa:	2300      	movs	r3, #0
 80008fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 80008fe:	2305      	movs	r3, #5
 8000900:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8000904:	2308      	movs	r3, #8
 8000906:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 800090a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800090e:	461a      	mov	r2, r3
 8000910:	2105      	movs	r1, #5
 8000912:	4841      	ldr	r0, [pc, #260]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 8000914:	f001 fa36 	bl	8001d84 <HAL_HRTIM_TimeBaseConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_HRTIM_Init+0x7e>
  {
    Error_Handler();
 800091e:	f000 fb65 	bl	8000fec <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 8000922:	2300      	movs	r3, #0
 8000924:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 8000926:	2300      	movs	r3, #0
 8000928:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.DMASrcAddress = 0x0000;
 800092a:	2300      	movs	r3, #0
 800092c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pTimerCfg.DMADstAddress = 0x0000;
 800092e:	2300      	movs	r3, #0
 8000930:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMASize = 0x1;
 8000932:	2301      	movs	r3, #1
 8000934:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8000936:	2300      	movs	r3, #0
 8000938:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 800093a:	2300      	movs	r3, #0
 800093c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 800093e:	2300      	movs	r3, #0
 8000940:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8000942:	2300      	movs	r3, #0
 8000944:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_DISABLED;
 8000946:	2300      	movs	r3, #0
 8000948:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 800094a:	2300      	movs	r3, #0
 800094c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 800094e:	2300      	movs	r3, #0
 8000950:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8000952:	2300      	movs	r3, #0
 8000954:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 8000956:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800095a:	461a      	mov	r2, r3
 800095c:	2105      	movs	r1, #5
 800095e:	482e      	ldr	r0, [pc, #184]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 8000960:	f001 fa38 	bl	8001dd4 <HAL_HRTIM_WaveformTimerConfig>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_HRTIM_Init+0xca>
  {
    Error_Handler();
 800096a:	f000 fb3f 	bl	8000fec <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xFFFD;
 800096e:	f64f 73fd 	movw	r3, #65533	@ 0xfffd
 8000972:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000974:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000978:	461a      	mov	r2, r3
 800097a:	2102      	movs	r1, #2
 800097c:	4826      	ldr	r0, [pc, #152]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 800097e:	f001 fa01 	bl	8001d84 <HAL_HRTIM_TimeBaseConfig>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_HRTIM_Init+0xe8>
  {
    Error_Handler();
 8000988:	f000 fb30 	bl	8000fec <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 800098c:	2300      	movs	r3, #0
 800098e:	627b      	str	r3, [r7, #36]	@ 0x24
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8000990:	2300      	movs	r3, #0
 8000992:	62bb      	str	r3, [r7, #40]	@ 0x28
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_ENABLED;
 8000994:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000998:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 800099a:	2300      	movs	r3, #0
 800099c:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 800099e:	2300      	movs	r3, #0
 80009a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80009a2:	2300      	movs	r3, #0
 80009a4:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80009a6:	2300      	movs	r3, #0
 80009a8:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80009aa:	2300      	movs	r3, #0
 80009ac:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80009ae:	2300      	movs	r3, #0
 80009b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 80009b2:	2300      	movs	r3, #0
 80009b4:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 80009b6:	2300      	movs	r3, #0
 80009b8:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 80009ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009be:	461a      	mov	r2, r3
 80009c0:	2102      	movs	r1, #2
 80009c2:	4815      	ldr	r0, [pc, #84]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 80009c4:	f001 fa06 	bl	8001dd4 <HAL_HRTIM_WaveformTimerConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <MX_HRTIM_Init+0x12e>
  {
    Error_Handler();
 80009ce:	f000 fb0d 	bl	8000fec <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_NONE;
 80009d6:	2300      	movs	r3, #0
 80009d8:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_NONE;
 80009da:	2300      	movs	r3, #0
 80009dc:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 80009e6:	2300      	movs	r3, #0
 80009e8:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 80009ea:	2300      	movs	r3, #0
 80009ec:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 80009ee:	2300      	movs	r3, #0
 80009f0:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	2220      	movs	r2, #32
 80009f6:	2102      	movs	r1, #2
 80009f8:	4807      	ldr	r0, [pc, #28]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 80009fa:	f001 fa5d 	bl	8001eb8 <HAL_HRTIM_WaveformOutputConfig>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <MX_HRTIM_Init+0x164>
  {
    Error_Handler();
 8000a04:	f000 faf2 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM_Init 2 */

  /* USER CODE END HRTIM_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim);
 8000a08:	4803      	ldr	r0, [pc, #12]	@ (8000a18 <MX_HRTIM_Init+0x174>)
 8000a0a:	f000 f843 	bl	8000a94 <HAL_HRTIM_MspPostInit>

}
 8000a0e:	bf00      	nop
 8000a10:	3788      	adds	r7, #136	@ 0x88
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	2400004c 	.word	0x2400004c
 8000a1c:	40017400 	.word	0x40017400

08000a20 <HAL_HRTIM_MspInit>:

void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b0b4      	sub	sp, #208	@ 0xd0
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a28:	f107 0310 	add.w	r3, r7, #16
 8000a2c:	22c0      	movs	r2, #192	@ 0xc0
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4618      	mov	r0, r3
 8000a32:	f005 fb00 	bl	8006036 <memset>
  if(hrtimHandle->Instance==HRTIM1)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <HAL_HRTIM_MspInit+0x6c>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d121      	bne.n	8000a84 <HAL_HRTIM_MspInit+0x64>

  /* USER CODE END HRTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1;
 8000a40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a44:	f04f 0300 	mov.w	r3, #0
 8000a48:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Hrtim1ClockSelection = RCC_HRTIM1CLK_TIMCLK;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a52:	f107 0310 	add.w	r3, r7, #16
 8000a56:	4618      	mov	r0, r3
 8000a58:	f003 fc78 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <HAL_HRTIM_MspInit+0x46>
    {
      Error_Handler();
 8000a62:	f000 fac3 	bl	8000fec <Error_Handler>
    }

    /* HRTIM1 clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8000a66:	4b0a      	ldr	r3, [pc, #40]	@ (8000a90 <HAL_HRTIM_MspInit+0x70>)
 8000a68:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a6c:	4a08      	ldr	r2, [pc, #32]	@ (8000a90 <HAL_HRTIM_MspInit+0x70>)
 8000a6e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000a72:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000a76:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <HAL_HRTIM_MspInit+0x70>)
 8000a78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000a7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000a80:	60fb      	str	r3, [r7, #12]
 8000a82:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }
}
 8000a84:	bf00      	nop
 8000a86:	37d0      	adds	r7, #208	@ 0xd0
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	40017400 	.word	0x40017400
 8000a90:	58024400 	.word	0x58024400

08000a94 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hrtimHandle)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b088      	sub	sp, #32
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9c:	f107 030c 	add.w	r3, r7, #12
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
 8000aaa:	611a      	str	r2, [r3, #16]
  if(hrtimHandle->Instance==HRTIM1)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a13      	ldr	r2, [pc, #76]	@ (8000b00 <HAL_HRTIM_MspPostInit+0x6c>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d11f      	bne.n	8000af6 <HAL_HRTIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab6:	4b13      	ldr	r3, [pc, #76]	@ (8000b04 <HAL_HRTIM_MspPostInit+0x70>)
 8000ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000abc:	4a11      	ldr	r2, [pc, #68]	@ (8000b04 <HAL_HRTIM_MspPostInit+0x70>)
 8000abe:	f043 0301 	orr.w	r3, r3, #1
 8000ac2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b04 <HAL_HRTIM_MspPostInit+0x70>)
 8000ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000acc:	f003 0301 	and.w	r3, r3, #1
 8000ad0:	60bb      	str	r3, [r7, #8]
 8000ad2:	68bb      	ldr	r3, [r7, #8]
    /**HRTIM GPIO Configuration
    PA10     ------> HRTIM_CHC2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ad4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ad8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ada:	2302      	movs	r3, #2
 8000adc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aea:	f107 030c 	add.w	r3, r7, #12
 8000aee:	4619      	mov	r1, r3
 8000af0:	4805      	ldr	r0, [pc, #20]	@ (8000b08 <HAL_HRTIM_MspPostInit+0x74>)
 8000af2:	f000 fead 	bl	8001850 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8000af6:	bf00      	nop
 8000af8:	3720      	adds	r7, #32
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	40017400 	.word	0x40017400
 8000b04:	58024400 	.word	0x58024400
 8000b08:	58020000 	.word	0x58020000

08000b0c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b12:	4a1c      	ldr	r2, [pc, #112]	@ (8000b84 <MX_I2C1_Init+0x78>)
 8000b14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 8000b16:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b18:	4a1b      	ldr	r2, [pc, #108]	@ (8000b88 <MX_I2C1_Init+0x7c>)
 8000b1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b1c:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b22:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b34:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b46:	480e      	ldr	r0, [pc, #56]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b48:	f001 fdbc 	bl	80026c4 <HAL_I2C_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b52:	f000 fa4b 	bl	8000fec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b56:	2100      	movs	r1, #0
 8000b58:	4809      	ldr	r0, [pc, #36]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b5a:	f002 f981 	bl	8002e60 <HAL_I2CEx_ConfigAnalogFilter>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b64:	f000 fa42 	bl	8000fec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b6c:	f002 f9c3 	bl	8002ef6 <HAL_I2CEx_ConfigDigitalFilter>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b76:	f000 fa39 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	24000128 	.word	0x24000128
 8000b84:	40005400 	.word	0x40005400
 8000b88:	00404c74 	.word	0x00404c74

08000b8c <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000b90:	4b1b      	ldr	r3, [pc, #108]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000b92:	4a1c      	ldr	r2, [pc, #112]	@ (8000c04 <MX_I2C4_Init+0x78>)
 8000b94:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00404C74;
 8000b96:	4b1a      	ldr	r3, [pc, #104]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000b98:	4a1b      	ldr	r2, [pc, #108]	@ (8000c08 <MX_I2C4_Init+0x7c>)
 8000b9a:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000b9c:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ba2:	4b17      	ldr	r3, [pc, #92]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba8:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000bae:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bb4:	4b12      	ldr	r3, [pc, #72]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bba:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000bc6:	480e      	ldr	r0, [pc, #56]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000bc8:	f001 fd7c 	bl	80026c4 <HAL_I2C_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000bd2:	f000 fa0b 	bl	8000fec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4809      	ldr	r0, [pc, #36]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000bda:	f002 f941 	bl	8002e60 <HAL_I2CEx_ConfigAnalogFilter>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000be4:	f000 fa02 	bl	8000fec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000be8:	2100      	movs	r1, #0
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <MX_I2C4_Init+0x74>)
 8000bec:	f002 f983 	bl	8002ef6 <HAL_I2CEx_ConfigDigitalFilter>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000bf6:	f000 f9f9 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	2400017c 	.word	0x2400017c
 8000c04:	58001c00 	.word	0x58001c00
 8000c08:	00404c74 	.word	0x00404c74

08000c0c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b0bc      	sub	sp, #240	@ 0xf0
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c14:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c18:	2200      	movs	r2, #0
 8000c1a:	601a      	str	r2, [r3, #0]
 8000c1c:	605a      	str	r2, [r3, #4]
 8000c1e:	609a      	str	r2, [r3, #8]
 8000c20:	60da      	str	r2, [r3, #12]
 8000c22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c24:	f107 0318 	add.w	r3, r7, #24
 8000c28:	22c0      	movs	r2, #192	@ 0xc0
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	f005 fa02 	bl	8006036 <memset>
  if(i2cHandle->Instance==I2C1)
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a4d      	ldr	r2, [pc, #308]	@ (8000d6c <HAL_I2C_MspInit+0x160>)
 8000c38:	4293      	cmp	r3, r2
 8000c3a:	d147      	bne.n	8000ccc <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c3c:	f04f 0208 	mov.w	r2, #8
 8000c40:	f04f 0300 	mov.w	r3, #0
 8000c44:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c4e:	f107 0318 	add.w	r3, r7, #24
 8000c52:	4618      	mov	r0, r3
 8000c54:	f003 fb7a 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000c5e:	f000 f9c5 	bl	8000fec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c62:	4b43      	ldr	r3, [pc, #268]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	4a41      	ldr	r2, [pc, #260]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000c6a:	f043 0302 	orr.w	r3, r3, #2
 8000c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c72:	4b3f      	ldr	r3, [pc, #252]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	f003 0302 	and.w	r3, r3, #2
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c80:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c88:	2312      	movs	r3, #18
 8000c8a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c9a:	2304      	movs	r3, #4
 8000c9c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4833      	ldr	r0, [pc, #204]	@ (8000d74 <HAL_I2C_MspInit+0x168>)
 8000ca8:	f000 fdd2 	bl	8001850 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000cac:	4b30      	ldr	r3, [pc, #192]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000cae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cb2:	4a2f      	ldr	r2, [pc, #188]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000cb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000cb8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000cbc:	4b2c      	ldr	r3, [pc, #176]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000cbe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cc2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cc6:	613b      	str	r3, [r7, #16]
 8000cc8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8000cca:	e04b      	b.n	8000d64 <HAL_I2C_MspInit+0x158>
  else if(i2cHandle->Instance==I2C4)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a29      	ldr	r2, [pc, #164]	@ (8000d78 <HAL_I2C_MspInit+0x16c>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d146      	bne.n	8000d64 <HAL_I2C_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8000cd6:	f04f 0210 	mov.w	r2, #16
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ce8:	f107 0318 	add.w	r3, r7, #24
 8000cec:	4618      	mov	r0, r3
 8000cee:	f003 fb2d 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 8000cf8:	f000 f978 	bl	8000fec <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d02:	4a1b      	ldr	r2, [pc, #108]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000d04:	f043 0320 	orr.w	r3, r3, #32
 8000d08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d0c:	4b18      	ldr	r3, [pc, #96]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d12:	f003 0320 	and.w	r3, r3, #32
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d1a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d22:	2312      	movs	r3, #18
 8000d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8000d34:	2304      	movs	r3, #4
 8000d36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000d3a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480e      	ldr	r0, [pc, #56]	@ (8000d7c <HAL_I2C_MspInit+0x170>)
 8000d42:	f000 fd85 	bl	8001850 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8000d46:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000d48:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d4c:	4a08      	ldr	r2, [pc, #32]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000d4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d52:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d56:	4b06      	ldr	r3, [pc, #24]	@ (8000d70 <HAL_I2C_MspInit+0x164>)
 8000d58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d60:	60bb      	str	r3, [r7, #8]
 8000d62:	68bb      	ldr	r3, [r7, #8]
}
 8000d64:	bf00      	nop
 8000d66:	37f0      	adds	r7, #240	@ 0xf0
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40005400 	.word	0x40005400
 8000d70:	58024400 	.word	0x58024400
 8000d74:	58020400 	.word	0x58020400
 8000d78:	58001c00 	.word	0x58001c00
 8000d7c:	58021400 	.word	0x58021400

08000d80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000d86:	f000 f905 	bl	8000f94 <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000d8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d8e:	60fb      	str	r3, [r7, #12]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000d90:	bf00      	nop
 8000d92:	4b3f      	ldr	r3, [pc, #252]	@ (8000e90 <main+0x110>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d004      	beq.n	8000da8 <main+0x28>
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	1e5a      	subs	r2, r3, #1
 8000da2:	60fa      	str	r2, [r7, #12]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	dcf4      	bgt.n	8000d92 <main+0x12>
  if ( timeout < 0 )
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	da01      	bge.n	8000db2 <main+0x32>
  {
  Error_Handler();
 8000dae:	f000 f91d 	bl	8000fec <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000db2:	f000 fb2f 	bl	8001414 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000db6:	f000 f86f 	bl	8000e98 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000dba:	4b35      	ldr	r3, [pc, #212]	@ (8000e90 <main+0x110>)
 8000dbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc0:	4a33      	ldr	r2, [pc, #204]	@ (8000e90 <main+0x110>)
 8000dc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dca:	4b31      	ldr	r3, [pc, #196]	@ (8000e90 <main+0x110>)
 8000dcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dd4:	607b      	str	r3, [r7, #4]
 8000dd6:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f001 fc45 	bl	8002668 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000dde:	2100      	movs	r1, #0
 8000de0:	2000      	movs	r0, #0
 8000de2:	f001 fc5b 	bl	800269c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000de6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000dea:	60fb      	str	r3, [r7, #12]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000dec:	bf00      	nop
 8000dee:	4b28      	ldr	r3, [pc, #160]	@ (8000e90 <main+0x110>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d104      	bne.n	8000e04 <main+0x84>
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	1e5a      	subs	r2, r3, #1
 8000dfe:	60fa      	str	r2, [r7, #12]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	dcf4      	bgt.n	8000dee <main+0x6e>
if ( timeout < 0 )
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	da01      	bge.n	8000e0e <main+0x8e>
{
Error_Handler();
 8000e0a:	f000 f8ef 	bl	8000fec <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e0e:	f7ff fc89 	bl	8000724 <MX_GPIO_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000e12:	f000 fa25 	bl	8001260 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C4_Init();
 8000e16:	f7ff feb9 	bl	8000b8c <MX_I2C4_Init>
  MX_QUADSPI_Init();
 8000e1a:	f000 f907 	bl	800102c <MX_QUADSPI_Init>
  MX_I2C1_Init();
 8000e1e:	f7ff fe75 	bl	8000b0c <MX_I2C1_Init>
  MX_HRTIM_Init();
 8000e22:	f7ff fd3f 	bl	80008a4 <MX_HRTIM_Init>
  /* USER CODE BEGIN 2 */
  HAL_HRTIM_WaveformOutputStart(&hhrtim, HRTIM_OUTPUT_TC2);
 8000e26:	2120      	movs	r1, #32
 8000e28:	481a      	ldr	r0, [pc, #104]	@ (8000e94 <main+0x114>)
 8000e2a:	f001 f876 	bl	8001f1a <HAL_HRTIM_WaveformOutputStart>
  HAL_HRTIM_WaveformCounterStart(&hhrtim, HRTIM_TIMERID_MASTER | HRTIM_TIMERID_TIMER_C);
 8000e2e:	f44f 2110 	mov.w	r1, #589824	@ 0x90000
 8000e32:	4818      	ldr	r0, [pc, #96]	@ (8000e94 <main+0x114>)
 8000e34:	f001 f89e 	bl	8001f74 <HAL_HRTIM_WaveformCountStart>

  /*uint8_t a = 0, b = 1;
  uint8_t temp;*/
  int count = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  __HAL_RCC_GPIOA_CLK_ENABLE(); // GPIOAON
 8000e3c:	4b14      	ldr	r3, [pc, #80]	@ (8000e90 <main+0x110>)
 8000e3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e42:	4a13      	ldr	r2, [pc, #76]	@ (8000e90 <main+0x110>)
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e4c:	4b10      	ldr	r3, [pc, #64]	@ (8000e90 <main+0x110>)
 8000e4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	603b      	str	r3, [r7, #0]
 8000e58:	683b      	ldr	r3, [r7, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	PCF8574_Write(0x1);
 8000e5a:	2001      	movs	r0, #1
 8000e5c:	f000 f8cc 	bl	8000ff8 <PCF8574_Write>
	count++;
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	3301      	adds	r3, #1
 8000e64:	60bb      	str	r3, [r7, #8]
	if(count % 2 == 0){
 8000e66:	68bb      	ldr	r3, [r7, #8]
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d105      	bne.n	8000e7c <main+0xfc>
		dev_motor_set_power(DEV_MOTOR_1, 10.0);
 8000e70:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 8000e74:	2000      	movs	r0, #0
 8000e76:	f7ff fbdf 	bl	8000638 <dev_motor_set_power>
 8000e7a:	e004      	b.n	8000e86 <main+0x106>
	}else{
		dev_motor_set_power(DEV_MOTOR_1, 10.0);
 8000e7c:	eeb2 0b04 	vmov.f64	d0, #36	@ 0x41200000  10.0
 8000e80:	2000      	movs	r0, #0
 8000e82:	f7ff fbd9 	bl	8000638 <dev_motor_set_power>
	}
	HAL_Delay(1000);
 8000e86:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e8a:	f000 fb55 	bl	8001538 <HAL_Delay>
	PCF8574_Write(0x1);
 8000e8e:	e7e4      	b.n	8000e5a <main+0xda>
 8000e90:	58024400 	.word	0x58024400
 8000e94:	2400004c 	.word	0x2400004c

08000e98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b09c      	sub	sp, #112	@ 0x70
 8000e9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea2:	224c      	movs	r2, #76	@ 0x4c
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f005 f8c5 	bl	8006036 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eac:	1d3b      	adds	r3, r7, #4
 8000eae:	2220      	movs	r2, #32
 8000eb0:	2100      	movs	r1, #0
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f005 f8bf 	bl	8006036 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000eb8:	2002      	movs	r0, #2
 8000eba:	f002 f999 	bl	80031f0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	603b      	str	r3, [r7, #0]
 8000ec2:	4b32      	ldr	r3, [pc, #200]	@ (8000f8c <SystemClock_Config+0xf4>)
 8000ec4:	699b      	ldr	r3, [r3, #24]
 8000ec6:	4a31      	ldr	r2, [pc, #196]	@ (8000f8c <SystemClock_Config+0xf4>)
 8000ec8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000ecc:	6193      	str	r3, [r2, #24]
 8000ece:	4b2f      	ldr	r3, [pc, #188]	@ (8000f8c <SystemClock_Config+0xf4>)
 8000ed0:	699b      	ldr	r3, [r3, #24]
 8000ed2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ed6:	603b      	str	r3, [r7, #0]
 8000ed8:	4b2d      	ldr	r3, [pc, #180]	@ (8000f90 <SystemClock_Config+0xf8>)
 8000eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000edc:	4a2c      	ldr	r2, [pc, #176]	@ (8000f90 <SystemClock_Config+0xf8>)
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000ee4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f90 <SystemClock_Config+0xf8>)
 8000ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ee8:	f003 0301 	and.w	r3, r3, #1
 8000eec:	603b      	str	r3, [r7, #0]
 8000eee:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ef0:	bf00      	nop
 8000ef2:	4b26      	ldr	r3, [pc, #152]	@ (8000f8c <SystemClock_Config+0xf4>)
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000efa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000efe:	d1f8      	bne.n	8000ef2 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000f00:	2322      	movs	r3, #34	@ 0x22
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000f04:	2301      	movs	r3, #1
 8000f06:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f08:	2340      	movs	r3, #64	@ 0x40
 8000f0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f10:	2302      	movs	r3, #2
 8000f12:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f14:	2300      	movs	r3, #0
 8000f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f18:	2304      	movs	r3, #4
 8000f1a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f1c:	230a      	movs	r3, #10
 8000f1e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f24:	2304      	movs	r3, #4
 8000f26:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000f2c:	230c      	movs	r3, #12
 8000f2e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000f30:	2302      	movs	r3, #2
 8000f32:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f002 fa7b 	bl	8003438 <HAL_RCC_OscConfig>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000f48:	f000 f850 	bl	8000fec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f4c:	233f      	movs	r3, #63	@ 0x3f
 8000f4e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f50:	2303      	movs	r3, #3
 8000f52:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000f54:	2300      	movs	r3, #0
 8000f56:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000f58:	2308      	movs	r3, #8
 8000f5a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000f5c:	2340      	movs	r3, #64	@ 0x40
 8000f5e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000f60:	2340      	movs	r3, #64	@ 0x40
 8000f62:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000f64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f68:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000f6a:	2340      	movs	r3, #64	@ 0x40
 8000f6c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f6e:	1d3b      	adds	r3, r7, #4
 8000f70:	2100      	movs	r1, #0
 8000f72:	4618      	mov	r0, r3
 8000f74:	f002 feba 	bl	8003cec <HAL_RCC_ClockConfig>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000f7e:	f000 f835 	bl	8000fec <Error_Handler>
  }
}
 8000f82:	bf00      	nop
 8000f84:	3770      	adds	r7, #112	@ 0x70
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	58024800 	.word	0x58024800
 8000f90:	58000400 	.word	0x58000400

08000f94 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000f9a:	463b      	mov	r3, r7
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	601a      	str	r2, [r3, #0]
 8000fa0:	605a      	str	r2, [r3, #4]
 8000fa2:	609a      	str	r2, [r3, #8]
 8000fa4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000fa6:	f000 fbdb 	bl	8001760 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000faa:	2301      	movs	r3, #1
 8000fac:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000fb6:	231f      	movs	r3, #31
 8000fb8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000fba:	2387      	movs	r3, #135	@ 0x87
 8000fbc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000fd6:	463b      	mov	r3, r7
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fbf9 	bl	80017d0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000fde:	2004      	movs	r0, #4
 8000fe0:	f000 fbd6 	bl	8001790 <HAL_MPU_Enable>

}
 8000fe4:	bf00      	nop
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff0:	b672      	cpsid	i
}
 8000ff2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <Error_Handler+0x8>

08000ff8 <PCF8574_Write>:
#include "pcf8574.h"

#define PCF8574_ADDR (0x20 << 1)

HAL_StatusTypeDef PCF8574_Write(uint8_t data) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
    extern I2C_HandleTypeDef hi2c4;
    uint8_t inverted = ~data;
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	43db      	mvns	r3, r3
 8001006:	b2db      	uxtb	r3, r3
 8001008:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(&hi2c4, PCF8574_ADDR, &inverted, 1, 100);
 800100a:	f107 020f 	add.w	r2, r7, #15
 800100e:	2364      	movs	r3, #100	@ 0x64
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	2301      	movs	r3, #1
 8001014:	2140      	movs	r1, #64	@ 0x40
 8001016:	4804      	ldr	r0, [pc, #16]	@ (8001028 <PCF8574_Write+0x30>)
 8001018:	f001 fbf0 	bl	80027fc <HAL_I2C_Master_Transmit>
 800101c:	4603      	mov	r3, r0
}
 800101e:	4618      	mov	r0, r3
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2400017c 	.word	0x2400017c

0800102c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8001030:	4b12      	ldr	r3, [pc, #72]	@ (800107c <MX_QUADSPI_Init+0x50>)
 8001032:	4a13      	ldr	r2, [pc, #76]	@ (8001080 <MX_QUADSPI_Init+0x54>)
 8001034:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001036:	4b11      	ldr	r3, [pc, #68]	@ (800107c <MX_QUADSPI_Init+0x50>)
 8001038:	22ff      	movs	r2, #255	@ 0xff
 800103a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 800103c:	4b0f      	ldr	r3, [pc, #60]	@ (800107c <MX_QUADSPI_Init+0x50>)
 800103e:	2201      	movs	r2, #1
 8001040:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001042:	4b0e      	ldr	r3, [pc, #56]	@ (800107c <MX_QUADSPI_Init+0x50>)
 8001044:	2200      	movs	r2, #0
 8001046:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001048:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <MX_QUADSPI_Init+0x50>)
 800104a:	2201      	movs	r2, #1
 800104c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800104e:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <MX_QUADSPI_Init+0x50>)
 8001050:	2200      	movs	r2, #0
 8001052:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001054:	4b09      	ldr	r3, [pc, #36]	@ (800107c <MX_QUADSPI_Init+0x50>)
 8001056:	2200      	movs	r2, #0
 8001058:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 800105a:	4b08      	ldr	r3, [pc, #32]	@ (800107c <MX_QUADSPI_Init+0x50>)
 800105c:	2200      	movs	r2, #0
 800105e:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <MX_QUADSPI_Init+0x50>)
 8001062:	2200      	movs	r2, #0
 8001064:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001066:	4805      	ldr	r0, [pc, #20]	@ (800107c <MX_QUADSPI_Init+0x50>)
 8001068:	f002 f92c 	bl	80032c4 <HAL_QSPI_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8001072:	f7ff ffbb 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	240001d0 	.word	0x240001d0
 8001080:	52005000 	.word	0x52005000

08001084 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b0bc      	sub	sp, #240	@ 0xf0
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800108c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	605a      	str	r2, [r3, #4]
 8001096:	609a      	str	r2, [r3, #8]
 8001098:	60da      	str	r2, [r3, #12]
 800109a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800109c:	f107 0318 	add.w	r3, r7, #24
 80010a0:	22c0      	movs	r2, #192	@ 0xc0
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f004 ffc6 	bl	8006036 <memset>
  if(qspiHandle->Instance==QUADSPI)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a43      	ldr	r2, [pc, #268]	@ (80011bc <HAL_QSPI_MspInit+0x138>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d17f      	bne.n	80011b4 <HAL_QSPI_MspInit+0x130>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 80010b4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80010b8:	f04f 0300 	mov.w	r3, #0
 80010bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 80010c0:	2300      	movs	r3, #0
 80010c2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010c4:	f107 0318 	add.w	r3, r7, #24
 80010c8:	4618      	mov	r0, r3
 80010ca:	f003 f93f 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_QSPI_MspInit+0x54>
    {
      Error_Handler();
 80010d4:	f7ff ff8a 	bl	8000fec <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80010d8:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 80010da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010de:	4a38      	ldr	r2, [pc, #224]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 80010e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80010e8:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 80010ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80010ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010f2:	617b      	str	r3, [r7, #20]
 80010f4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80010f6:	4b32      	ldr	r3, [pc, #200]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 80010f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010fc:	4a30      	ldr	r2, [pc, #192]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 80010fe:	f043 0320 	orr.w	r3, r3, #32
 8001102:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001106:	4b2e      	ldr	r3, [pc, #184]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 8001108:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800110c:	f003 0320 	and.w	r3, r3, #32
 8001110:	613b      	str	r3, [r7, #16]
 8001112:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001114:	4b2a      	ldr	r3, [pc, #168]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 8001116:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800111a:	4a29      	ldr	r2, [pc, #164]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 800111c:	f043 0302 	orr.w	r3, r3, #2
 8001120:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001124:	4b26      	ldr	r3, [pc, #152]	@ (80011c0 <HAL_QSPI_MspInit+0x13c>)
 8001126:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
    PF8     ------> QUADSPI_BK1_IO0
    PF9     ------> QUADSPI_BK1_IO1
    PF10     ------> QUADSPI_CLK
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 8001132:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001136:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001146:	2300      	movs	r3, #0
 8001148:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800114c:	2309      	movs	r3, #9
 800114e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001152:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001156:	4619      	mov	r1, r3
 8001158:	481a      	ldr	r0, [pc, #104]	@ (80011c4 <HAL_QSPI_MspInit+0x140>)
 800115a:	f000 fb79 	bl	8001850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800115e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001162:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	2302      	movs	r3, #2
 8001168:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001172:	2300      	movs	r3, #0
 8001174:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001178:	230a      	movs	r3, #10
 800117a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800117e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001182:	4619      	mov	r1, r3
 8001184:	480f      	ldr	r0, [pc, #60]	@ (80011c4 <HAL_QSPI_MspInit+0x140>)
 8001186:	f000 fb63 	bl	8001850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800118a:	2340      	movs	r3, #64	@ 0x40
 800118c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	2302      	movs	r3, #2
 8001192:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001196:	2300      	movs	r3, #0
 8001198:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800119c:	2300      	movs	r3, #0
 800119e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80011a2:	230a      	movs	r3, #10
 80011a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011ac:	4619      	mov	r1, r3
 80011ae:	4806      	ldr	r0, [pc, #24]	@ (80011c8 <HAL_QSPI_MspInit+0x144>)
 80011b0:	f000 fb4e 	bl	8001850 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 80011b4:	bf00      	nop
 80011b6:	37f0      	adds	r7, #240	@ 0xf0
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	52005000 	.word	0x52005000
 80011c0:	58024400 	.word	0x58024400
 80011c4:	58021400 	.word	0x58021400
 80011c8:	58020400 	.word	0x58020400

080011cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011d2:	4b0a      	ldr	r3, [pc, #40]	@ (80011fc <HAL_MspInit+0x30>)
 80011d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011d8:	4a08      	ldr	r2, [pc, #32]	@ (80011fc <HAL_MspInit+0x30>)
 80011da:	f043 0302 	orr.w	r3, r3, #2
 80011de:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80011e2:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <HAL_MspInit+0x30>)
 80011e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80011e8:	f003 0302 	and.w	r3, r3, #2
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	58024400 	.word	0x58024400

08001200 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <NMI_Handler+0x4>

08001208 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <HardFault_Handler+0x4>

08001210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <MemManage_Handler+0x4>

08001218 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <BusFault_Handler+0x4>

08001220 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001224:	bf00      	nop
 8001226:	e7fd      	b.n	8001224 <UsageFault_Handler+0x4>

08001228 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr

08001236 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001236:	b480      	push	{r7}
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001248:	bf00      	nop
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001256:	f000 f94f 	bl	80014f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800125a:	bf00      	nop
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001264:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001266:	4a16      	ldr	r2, [pc, #88]	@ (80012c0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001268:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800126a:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800126c:	2209      	movs	r2, #9
 800126e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001272:	2202      	movs	r2, #2
 8001274:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001278:	2200      	movs	r2, #0
 800127a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800127e:	2202      	movs	r2, #2
 8001280:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001284:	2200      	movs	r2, #0
 8001286:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800128a:	2200      	movs	r2, #0
 800128c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001290:	2200      	movs	r2, #0
 8001292:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8001294:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001296:	2201      	movs	r2, #1
 8001298:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800129a:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800129c:	2201      	movs	r2, #1
 800129e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80012a0:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80012a6:	4805      	ldr	r0, [pc, #20]	@ (80012bc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012a8:	f001 fe71 	bl	8002f8e <HAL_PCD_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80012b2:	f7ff fe9b 	bl	8000fec <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	2400021c 	.word	0x2400021c
 80012c0:	40080000 	.word	0x40080000

080012c4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b0ba      	sub	sp, #232	@ 0xe8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
 80012d4:	605a      	str	r2, [r3, #4]
 80012d6:	609a      	str	r2, [r3, #8]
 80012d8:	60da      	str	r2, [r3, #12]
 80012da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012dc:	f107 0310 	add.w	r3, r7, #16
 80012e0:	22c0      	movs	r2, #192	@ 0xc0
 80012e2:	2100      	movs	r1, #0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f004 fea6 	bl	8006036 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	4a30      	ldr	r2, [pc, #192]	@ (80013b0 <HAL_PCD_MspInit+0xec>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d159      	bne.n	80013a8 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80012f4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80012f8:	f04f 0300 	mov.w	r3, #0
 80012fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001300:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8001304:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	4618      	mov	r0, r3
 800130e:	f003 f81d 	bl	800434c <HAL_RCCEx_PeriphCLKConfig>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8001318:	f7ff fe68 	bl	8000fec <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800131c:	f001 ffc2 	bl	80032a4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001320:	4b24      	ldr	r3, [pc, #144]	@ (80013b4 <HAL_PCD_MspInit+0xf0>)
 8001322:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001326:	4a23      	ldr	r2, [pc, #140]	@ (80013b4 <HAL_PCD_MspInit+0xf0>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001330:	4b20      	ldr	r3, [pc, #128]	@ (80013b4 <HAL_PCD_MspInit+0xf0>)
 8001332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001336:	f003 0301 	and.w	r3, r3, #1
 800133a:	60fb      	str	r3, [r7, #12]
 800133c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800133e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001342:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001346:	2300      	movs	r3, #0
 8001348:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134c:	2300      	movs	r3, #0
 800134e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001352:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001356:	4619      	mov	r1, r3
 8001358:	4817      	ldr	r0, [pc, #92]	@ (80013b8 <HAL_PCD_MspInit+0xf4>)
 800135a:	f000 fa79 	bl	8001850 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800135e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001362:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001366:	2302      	movs	r3, #2
 8001368:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136c:	2300      	movs	r3, #0
 800136e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001372:	2300      	movs	r3, #0
 8001374:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001378:	230a      	movs	r3, #10
 800137a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001382:	4619      	mov	r1, r3
 8001384:	480c      	ldr	r0, [pc, #48]	@ (80013b8 <HAL_PCD_MspInit+0xf4>)
 8001386:	f000 fa63 	bl	8001850 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800138a:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <HAL_PCD_MspInit+0xf0>)
 800138c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001390:	4a08      	ldr	r2, [pc, #32]	@ (80013b4 <HAL_PCD_MspInit+0xf0>)
 8001392:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001396:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800139a:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <HAL_PCD_MspInit+0xf0>)
 800139c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80013a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80013a8:	bf00      	nop
 80013aa:	37e8      	adds	r7, #232	@ 0xe8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40080000 	.word	0x40080000
 80013b4:	58024400 	.word	0x58024400
 80013b8:	58020000 	.word	0x58020000

080013bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013bc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80013f8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013c0:	f7ff f838 	bl	8000434 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013c4:	f7fe ff88 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013ca:	490d      	ldr	r1, [pc, #52]	@ (8001400 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001404 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013d0:	e002      	b.n	80013d8 <LoopCopyDataInit>

080013d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013d6:	3304      	adds	r3, #4

080013d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013dc:	d3f9      	bcc.n	80013d2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013de:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013e0:	4c0a      	ldr	r4, [pc, #40]	@ (800140c <LoopFillZerobss+0x22>)
  movs r3, #0
 80013e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013e4:	e001      	b.n	80013ea <LoopFillZerobss>

080013e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e8:	3204      	adds	r2, #4

080013ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013ec:	d3fb      	bcc.n	80013e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ee:	f004 fe2b 	bl	8006048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013f2:	f7ff fcc5 	bl	8000d80 <main>
  bx  lr
 80013f6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013f8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80013fc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001400:	24000030 	.word	0x24000030
  ldr r2, =_sidata
 8001404:	08006150 	.word	0x08006150
  ldr r2, =_sbss
 8001408:	24000030 	.word	0x24000030
  ldr r4, =_ebss
 800140c:	24000704 	.word	0x24000704

08001410 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001410:	e7fe      	b.n	8001410 <ADC3_IRQHandler>
	...

08001414 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800141a:	2003      	movs	r0, #3
 800141c:	f000 f96e 	bl	80016fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001420:	f002 fe1a 	bl	8004058 <HAL_RCC_GetSysClockFreq>
 8001424:	4602      	mov	r2, r0
 8001426:	4b15      	ldr	r3, [pc, #84]	@ (800147c <HAL_Init+0x68>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	0a1b      	lsrs	r3, r3, #8
 800142c:	f003 030f 	and.w	r3, r3, #15
 8001430:	4913      	ldr	r1, [pc, #76]	@ (8001480 <HAL_Init+0x6c>)
 8001432:	5ccb      	ldrb	r3, [r1, r3]
 8001434:	f003 031f 	and.w	r3, r3, #31
 8001438:	fa22 f303 	lsr.w	r3, r2, r3
 800143c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800143e:	4b0f      	ldr	r3, [pc, #60]	@ (800147c <HAL_Init+0x68>)
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	4a0e      	ldr	r2, [pc, #56]	@ (8001480 <HAL_Init+0x6c>)
 8001448:	5cd3      	ldrb	r3, [r2, r3]
 800144a:	f003 031f 	and.w	r3, r3, #31
 800144e:	687a      	ldr	r2, [r7, #4]
 8001450:	fa22 f303 	lsr.w	r3, r2, r3
 8001454:	4a0b      	ldr	r2, [pc, #44]	@ (8001484 <HAL_Init+0x70>)
 8001456:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001458:	4a0b      	ldr	r2, [pc, #44]	@ (8001488 <HAL_Init+0x74>)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800145e:	200f      	movs	r0, #15
 8001460:	f000 f814 	bl	800148c <HAL_InitTick>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e002      	b.n	8001474 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800146e:	f7ff fead 	bl	80011cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001472:	2300      	movs	r3, #0
}
 8001474:	4618      	mov	r0, r3
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	58024400 	.word	0x58024400
 8001480:	080060a8 	.word	0x080060a8
 8001484:	24000004 	.word	0x24000004
 8001488:	24000000 	.word	0x24000000

0800148c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001494:	4b15      	ldr	r3, [pc, #84]	@ (80014ec <HAL_InitTick+0x60>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d101      	bne.n	80014a0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800149c:	2301      	movs	r3, #1
 800149e:	e021      	b.n	80014e4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80014a0:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <HAL_InitTick+0x64>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <HAL_InitTick+0x60>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80014b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f945 	bl	8001746 <HAL_SYSTICK_Config>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e00e      	b.n	80014e4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b0f      	cmp	r3, #15
 80014ca:	d80a      	bhi.n	80014e2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014cc:	2200      	movs	r2, #0
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	f04f 30ff 	mov.w	r0, #4294967295
 80014d4:	f000 f91d 	bl	8001712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d8:	4a06      	ldr	r2, [pc, #24]	@ (80014f4 <HAL_InitTick+0x68>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	e000      	b.n	80014e4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	2400002c 	.word	0x2400002c
 80014f0:	24000000 	.word	0x24000000
 80014f4:	24000028 	.word	0x24000028

080014f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014fc:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_IncTick+0x20>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_IncTick+0x24>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4413      	add	r3, r2
 8001508:	4a04      	ldr	r2, [pc, #16]	@ (800151c <HAL_IncTick+0x24>)
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	2400002c 	.word	0x2400002c
 800151c:	24000700 	.word	0x24000700

08001520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return uwTick;
 8001524:	4b03      	ldr	r3, [pc, #12]	@ (8001534 <HAL_GetTick+0x14>)
 8001526:	681b      	ldr	r3, [r3, #0]
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	24000700 	.word	0x24000700

08001538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001540:	f7ff ffee 	bl	8001520 <HAL_GetTick>
 8001544:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001550:	d005      	beq.n	800155e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001552:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <HAL_Delay+0x44>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4413      	add	r3, r2
 800155c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800155e:	bf00      	nop
 8001560:	f7ff ffde 	bl	8001520 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	429a      	cmp	r2, r3
 800156e:	d8f7      	bhi.n	8001560 <HAL_Delay+0x28>
  {
  }
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2400002c 	.word	0x2400002c

08001580 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001584:	4b03      	ldr	r3, [pc, #12]	@ (8001594 <HAL_GetREVID+0x14>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	0c1b      	lsrs	r3, r3, #16
}
 800158a:	4618      	mov	r0, r3
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	5c001000 	.word	0x5c001000

08001598 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a8:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <__NVIC_SetPriorityGrouping+0x40>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ae:	68ba      	ldr	r2, [r7, #8]
 80015b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015b4:	4013      	ands	r3, r2
 80015b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80015c0:	4b06      	ldr	r3, [pc, #24]	@ (80015dc <__NVIC_SetPriorityGrouping+0x44>)
 80015c2:	4313      	orrs	r3, r2
 80015c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015c6:	4a04      	ldr	r2, [pc, #16]	@ (80015d8 <__NVIC_SetPriorityGrouping+0x40>)
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	60d3      	str	r3, [r2, #12]
}
 80015cc:	bf00      	nop
 80015ce:	3714      	adds	r7, #20
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr
 80015d8:	e000ed00 	.word	0xe000ed00
 80015dc:	05fa0000 	.word	0x05fa0000

080015e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e4:	4b04      	ldr	r3, [pc, #16]	@ (80015f8 <__NVIC_GetPriorityGrouping+0x18>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	0a1b      	lsrs	r3, r3, #8
 80015ea:	f003 0307 	and.w	r3, r3, #7
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001608:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800160c:	2b00      	cmp	r3, #0
 800160e:	db0a      	blt.n	8001626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	b2da      	uxtb	r2, r3
 8001614:	490c      	ldr	r1, [pc, #48]	@ (8001648 <__NVIC_SetPriority+0x4c>)
 8001616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800161a:	0112      	lsls	r2, r2, #4
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	440b      	add	r3, r1
 8001620:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001624:	e00a      	b.n	800163c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4908      	ldr	r1, [pc, #32]	@ (800164c <__NVIC_SetPriority+0x50>)
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	f003 030f 	and.w	r3, r3, #15
 8001632:	3b04      	subs	r3, #4
 8001634:	0112      	lsls	r2, r2, #4
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	440b      	add	r3, r1
 800163a:	761a      	strb	r2, [r3, #24]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000e100 	.word	0xe000e100
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001650:	b480      	push	{r7}
 8001652:	b089      	sub	sp, #36	@ 0x24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	f1c3 0307 	rsb	r3, r3, #7
 800166a:	2b04      	cmp	r3, #4
 800166c:	bf28      	it	cs
 800166e:	2304      	movcs	r3, #4
 8001670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3304      	adds	r3, #4
 8001676:	2b06      	cmp	r3, #6
 8001678:	d902      	bls.n	8001680 <NVIC_EncodePriority+0x30>
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	3b03      	subs	r3, #3
 800167e:	e000      	b.n	8001682 <NVIC_EncodePriority+0x32>
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001684:	f04f 32ff 	mov.w	r2, #4294967295
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	43da      	mvns	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	401a      	ands	r2, r3
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001698:	f04f 31ff 	mov.w	r1, #4294967295
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	fa01 f303 	lsl.w	r3, r1, r3
 80016a2:	43d9      	mvns	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	4313      	orrs	r3, r2
         );
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3724      	adds	r7, #36	@ 0x24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016c8:	d301      	bcc.n	80016ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00f      	b.n	80016ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ce:	4a0a      	ldr	r2, [pc, #40]	@ (80016f8 <SysTick_Config+0x40>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016d6:	210f      	movs	r1, #15
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f7ff ff8e 	bl	80015fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e0:	4b05      	ldr	r3, [pc, #20]	@ (80016f8 <SysTick_Config+0x40>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016e6:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <SysTick_Config+0x40>)
 80016e8:	2207      	movs	r2, #7
 80016ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	e000e010 	.word	0xe000e010

080016fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ff47 	bl	8001598 <__NVIC_SetPriorityGrouping>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b086      	sub	sp, #24
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
 800171e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001720:	f7ff ff5e 	bl	80015e0 <__NVIC_GetPriorityGrouping>
 8001724:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	68b9      	ldr	r1, [r7, #8]
 800172a:	6978      	ldr	r0, [r7, #20]
 800172c:	f7ff ff90 	bl	8001650 <NVIC_EncodePriority>
 8001730:	4602      	mov	r2, r0
 8001732:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001736:	4611      	mov	r1, r2
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff ff5f 	bl	80015fc <__NVIC_SetPriority>
}
 800173e:	bf00      	nop
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f7ff ffb2 	bl	80016b8 <SysTick_Config>
 8001754:	4603      	mov	r3, r0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001764:	f3bf 8f5f 	dmb	sy
}
 8001768:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800176a:	4b07      	ldr	r3, [pc, #28]	@ (8001788 <HAL_MPU_Disable+0x28>)
 800176c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800176e:	4a06      	ldr	r2, [pc, #24]	@ (8001788 <HAL_MPU_Disable+0x28>)
 8001770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001774:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001776:	4b05      	ldr	r3, [pc, #20]	@ (800178c <HAL_MPU_Disable+0x2c>)
 8001778:	2200      	movs	r2, #0
 800177a:	605a      	str	r2, [r3, #4]
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	e000ed00 	.word	0xe000ed00
 800178c:	e000ed90 	.word	0xe000ed90

08001790 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001798:	4a0b      	ldr	r2, [pc, #44]	@ (80017c8 <HAL_MPU_Enable+0x38>)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f043 0301 	orr.w	r3, r3, #1
 80017a0:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80017a2:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <HAL_MPU_Enable+0x3c>)
 80017a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017a6:	4a09      	ldr	r2, [pc, #36]	@ (80017cc <HAL_MPU_Enable+0x3c>)
 80017a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017ac:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80017ae:	f3bf 8f4f 	dsb	sy
}
 80017b2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017b4:	f3bf 8f6f 	isb	sy
}
 80017b8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000ed90 	.word	0xe000ed90
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	785a      	ldrb	r2, [r3, #1]
 80017dc:	4b1b      	ldr	r3, [pc, #108]	@ (800184c <HAL_MPU_ConfigRegion+0x7c>)
 80017de:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017e0:	4b1a      	ldr	r3, [pc, #104]	@ (800184c <HAL_MPU_ConfigRegion+0x7c>)
 80017e2:	691b      	ldr	r3, [r3, #16]
 80017e4:	4a19      	ldr	r2, [pc, #100]	@ (800184c <HAL_MPU_ConfigRegion+0x7c>)
 80017e6:	f023 0301 	bic.w	r3, r3, #1
 80017ea:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017ec:	4a17      	ldr	r2, [pc, #92]	@ (800184c <HAL_MPU_ConfigRegion+0x7c>)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	7b1b      	ldrb	r3, [r3, #12]
 80017f8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	7adb      	ldrb	r3, [r3, #11]
 80017fe:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001800:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	7a9b      	ldrb	r3, [r3, #10]
 8001806:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001808:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	7b5b      	ldrb	r3, [r3, #13]
 800180e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001810:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	7b9b      	ldrb	r3, [r3, #14]
 8001816:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001818:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	7bdb      	ldrb	r3, [r3, #15]
 800181e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001820:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	7a5b      	ldrb	r3, [r3, #9]
 8001826:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001828:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	7a1b      	ldrb	r3, [r3, #8]
 800182e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001830:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	7812      	ldrb	r2, [r2, #0]
 8001836:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001838:	4a04      	ldr	r2, [pc, #16]	@ (800184c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800183a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800183c:	6113      	str	r3, [r2, #16]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	e000ed90 	.word	0xe000ed90

08001850 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001850:	b480      	push	{r7}
 8001852:	b089      	sub	sp, #36	@ 0x24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800185e:	4b89      	ldr	r3, [pc, #548]	@ (8001a84 <HAL_GPIO_Init+0x234>)
 8001860:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001862:	e194      	b.n	8001b8e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	2101      	movs	r1, #1
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	fa01 f303 	lsl.w	r3, r1, r3
 8001870:	4013      	ands	r3, r2
 8001872:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	2b00      	cmp	r3, #0
 8001878:	f000 8186 	beq.w	8001b88 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 0303 	and.w	r3, r3, #3
 8001884:	2b01      	cmp	r3, #1
 8001886:	d005      	beq.n	8001894 <HAL_GPIO_Init+0x44>
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	2b02      	cmp	r3, #2
 8001892:	d130      	bne.n	80018f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	2203      	movs	r2, #3
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	43db      	mvns	r3, r3
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4013      	ands	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	68da      	ldr	r2, [r3, #12]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018ca:	2201      	movs	r2, #1
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	091b      	lsrs	r3, r3, #4
 80018e0:	f003 0201 	and.w	r2, r3, #1
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	2b03      	cmp	r3, #3
 8001900:	d017      	beq.n	8001932 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	68db      	ldr	r3, [r3, #12]
 8001906:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	2203      	movs	r2, #3
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	43db      	mvns	r3, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4013      	ands	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f003 0303 	and.w	r3, r3, #3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d123      	bne.n	8001986 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	08da      	lsrs	r2, r3, #3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3208      	adds	r2, #8
 8001946:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800194a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	009b      	lsls	r3, r3, #2
 8001954:	220f      	movs	r2, #15
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43db      	mvns	r3, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4013      	ands	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	691a      	ldr	r2, [r3, #16]
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	08da      	lsrs	r2, r3, #3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	3208      	adds	r2, #8
 8001980:	69b9      	ldr	r1, [r7, #24]
 8001982:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	2203      	movs	r2, #3
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43db      	mvns	r3, r3
 8001998:	69ba      	ldr	r2, [r7, #24]
 800199a:	4013      	ands	r3, r2
 800199c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	f003 0203 	and.w	r2, r3, #3
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	005b      	lsls	r3, r3, #1
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4313      	orrs	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 80e0 	beq.w	8001b88 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a88 <HAL_GPIO_Init+0x238>)
 80019ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019ce:	4a2e      	ldr	r2, [pc, #184]	@ (8001a88 <HAL_GPIO_Init+0x238>)
 80019d0:	f043 0302 	orr.w	r3, r3, #2
 80019d4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80019d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001a88 <HAL_GPIO_Init+0x238>)
 80019da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80019e6:	4a29      	ldr	r2, [pc, #164]	@ (8001a8c <HAL_GPIO_Init+0x23c>)
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	089b      	lsrs	r3, r3, #2
 80019ec:	3302      	adds	r3, #2
 80019ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80019f4:	69fb      	ldr	r3, [r7, #28]
 80019f6:	f003 0303 	and.w	r3, r3, #3
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	220f      	movs	r2, #15
 80019fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001a02:	43db      	mvns	r3, r3
 8001a04:	69ba      	ldr	r2, [r7, #24]
 8001a06:	4013      	ands	r3, r2
 8001a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4a20      	ldr	r2, [pc, #128]	@ (8001a90 <HAL_GPIO_Init+0x240>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d052      	beq.n	8001ab8 <HAL_GPIO_Init+0x268>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	4a1f      	ldr	r2, [pc, #124]	@ (8001a94 <HAL_GPIO_Init+0x244>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d031      	beq.n	8001a7e <HAL_GPIO_Init+0x22e>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8001a98 <HAL_GPIO_Init+0x248>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d02b      	beq.n	8001a7a <HAL_GPIO_Init+0x22a>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a1d      	ldr	r2, [pc, #116]	@ (8001a9c <HAL_GPIO_Init+0x24c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d025      	beq.n	8001a76 <HAL_GPIO_Init+0x226>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8001aa0 <HAL_GPIO_Init+0x250>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d01f      	beq.n	8001a72 <HAL_GPIO_Init+0x222>
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a1b      	ldr	r2, [pc, #108]	@ (8001aa4 <HAL_GPIO_Init+0x254>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d019      	beq.n	8001a6e <HAL_GPIO_Init+0x21e>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8001aa8 <HAL_GPIO_Init+0x258>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d013      	beq.n	8001a6a <HAL_GPIO_Init+0x21a>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a19      	ldr	r2, [pc, #100]	@ (8001aac <HAL_GPIO_Init+0x25c>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d00d      	beq.n	8001a66 <HAL_GPIO_Init+0x216>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a18      	ldr	r2, [pc, #96]	@ (8001ab0 <HAL_GPIO_Init+0x260>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d007      	beq.n	8001a62 <HAL_GPIO_Init+0x212>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a17      	ldr	r2, [pc, #92]	@ (8001ab4 <HAL_GPIO_Init+0x264>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d101      	bne.n	8001a5e <HAL_GPIO_Init+0x20e>
 8001a5a:	2309      	movs	r3, #9
 8001a5c:	e02d      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a5e:	230a      	movs	r3, #10
 8001a60:	e02b      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a62:	2308      	movs	r3, #8
 8001a64:	e029      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a66:	2307      	movs	r3, #7
 8001a68:	e027      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a6a:	2306      	movs	r3, #6
 8001a6c:	e025      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a6e:	2305      	movs	r3, #5
 8001a70:	e023      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a72:	2304      	movs	r3, #4
 8001a74:	e021      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a76:	2303      	movs	r3, #3
 8001a78:	e01f      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	e01d      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e01b      	b.n	8001aba <HAL_GPIO_Init+0x26a>
 8001a82:	bf00      	nop
 8001a84:	58000080 	.word	0x58000080
 8001a88:	58024400 	.word	0x58024400
 8001a8c:	58000400 	.word	0x58000400
 8001a90:	58020000 	.word	0x58020000
 8001a94:	58020400 	.word	0x58020400
 8001a98:	58020800 	.word	0x58020800
 8001a9c:	58020c00 	.word	0x58020c00
 8001aa0:	58021000 	.word	0x58021000
 8001aa4:	58021400 	.word	0x58021400
 8001aa8:	58021800 	.word	0x58021800
 8001aac:	58021c00 	.word	0x58021c00
 8001ab0:	58022000 	.word	0x58022000
 8001ab4:	58022400 	.word	0x58022400
 8001ab8:	2300      	movs	r3, #0
 8001aba:	69fa      	ldr	r2, [r7, #28]
 8001abc:	f002 0203 	and.w	r2, r2, #3
 8001ac0:	0092      	lsls	r2, r2, #2
 8001ac2:	4093      	lsls	r3, r2
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001aca:	4938      	ldr	r1, [pc, #224]	@ (8001bac <HAL_GPIO_Init+0x35c>)
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	089b      	lsrs	r3, r3, #2
 8001ad0:	3302      	adds	r3, #2
 8001ad2:	69ba      	ldr	r2, [r7, #24]
 8001ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ad8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001af6:	69ba      	ldr	r2, [r7, #24]
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	4313      	orrs	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001afe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	43db      	mvns	r3, r3
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	4013      	ands	r3, r2
 8001b16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001b24:	69ba      	ldr	r2, [r7, #24]
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001b2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4013      	ands	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d003      	beq.n	8001b58 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	fa22 f303 	lsr.w	r3, r2, r3
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	f47f ae63 	bne.w	8001864 <HAL_GPIO_Init+0x14>
  }
}
 8001b9e:	bf00      	nop
 8001ba0:	bf00      	nop
 8001ba2:	3724      	adds	r7, #36	@ 0x24
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	58000400 	.word	0x58000400

08001bb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b083      	sub	sp, #12
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
 8001bb8:	460b      	mov	r3, r1
 8001bba:	807b      	strh	r3, [r7, #2]
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bc0:	787b      	ldrb	r3, [r7, #1]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bc6:	887a      	ldrh	r2, [r7, #2]
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001bcc:	e003      	b.n	8001bd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001bce:	887b      	ldrh	r3, [r7, #2]
 8001bd0:	041a      	lsls	r2, r3, #16
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	619a      	str	r2, [r3, #24]
}
 8001bd6:	bf00      	nop
 8001bd8:	370c      	adds	r7, #12
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
	...

08001be4 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef *hhrtim)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if (hhrtim == NULL)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d101      	bne.n	8001bf6 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e0bd      	b.n	8001d72 <HAL_HRTIM_Init+0x18e>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2200      	movs	r2, #0
 8001c02:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2200      	movs	r2, #0
 8001c12:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	2200      	movs	r2, #0
 8001c22:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d031      	beq.n	8001c9e <HAL_HRTIM_Init+0xba>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a4f      	ldr	r2, [pc, #316]	@ (8001d7c <HAL_HRTIM_Init+0x198>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d10e      	bne.n	8001c62 <HAL_HRTIM_Init+0x7e>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001c44:	4b4e      	ldr	r3, [pc, #312]	@ (8001d80 <HAL_HRTIM_Init+0x19c>)
 8001c46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c4a:	4a4d      	ldr	r2, [pc, #308]	@ (8001d80 <HAL_HRTIM_Init+0x19c>)
 8001c4c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001c50:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c54:	4b4a      	ldr	r3, [pc, #296]	@ (8001d80 <HAL_HRTIM_Init+0x19c>)
 8001c56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c70:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c86:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	695b      	ldr	r3, [r3, #20]
 8001c8c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7fe febe 	bl	8000a20 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d012      	beq.n	8001cd6 <HAL_HRTIM_Init+0xf2>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cbe:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2201      	movs	r2, #1
 8001cda:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	75fb      	strb	r3, [r7, #23]
 8001cea:	e03e      	b.n	8001d6a <HAL_HRTIM_Init+0x186>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8001cec:	7dfa      	ldrb	r2, [r7, #23]
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	1a9b      	subs	r3, r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	3318      	adds	r3, #24
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8001d00:	7dfa      	ldrb	r2, [r7, #23]
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	4613      	mov	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	1a9b      	subs	r3, r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	331c      	adds	r3, #28
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8001d14:	7dfa      	ldrb	r2, [r7, #23]
 8001d16:	6879      	ldr	r1, [r7, #4]
 8001d18:	4613      	mov	r3, r2
 8001d1a:	00db      	lsls	r3, r3, #3
 8001d1c:	1a9b      	subs	r3, r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	440b      	add	r3, r1
 8001d22:	3320      	adds	r3, #32
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8001d28:	7dfa      	ldrb	r2, [r7, #23]
 8001d2a:	6879      	ldr	r1, [r7, #4]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	00db      	lsls	r3, r3, #3
 8001d30:	1a9b      	subs	r3, r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	440b      	add	r3, r1
 8001d36:	3324      	adds	r3, #36	@ 0x24
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8001d3c:	7dfa      	ldrb	r2, [r7, #23]
 8001d3e:	6879      	ldr	r1, [r7, #4]
 8001d40:	4613      	mov	r3, r2
 8001d42:	00db      	lsls	r3, r3, #3
 8001d44:	1a9b      	subs	r3, r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	440b      	add	r3, r1
 8001d4a:	3328      	adds	r3, #40	@ 0x28
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8001d50:	7dfa      	ldrb	r2, [r7, #23]
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	4613      	mov	r3, r2
 8001d56:	00db      	lsls	r3, r3, #3
 8001d58:	1a9b      	subs	r3, r3, r2
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	440b      	add	r3, r1
 8001d5e:	3330      	adds	r3, #48	@ 0x30
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8001d64:	7dfb      	ldrb	r3, [r7, #23]
 8001d66:	3301      	adds	r3, #1
 8001d68:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8001d6a:	7dfb      	ldrb	r3, [r7, #23]
 8001d6c:	2b05      	cmp	r3, #5
 8001d6e:	d9bd      	bls.n	8001cec <HAL_HRTIM_Init+0x108>
  }

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	40017400 	.word	0x40017400
 8001d80:	58024400 	.word	0x58024400

08001d84 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	2b02      	cmp	r3, #2
 8001d9a:	d101      	bne.n	8001da0 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
    return HAL_BUSY;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	e015      	b.n	8001dcc <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2202      	movs	r2, #2
 8001da4:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	2b05      	cmp	r3, #5
 8001dac:	d104      	bne.n	8001db8 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	68f8      	ldr	r0, [r7, #12]
 8001db2:	f000 f90a 	bl	8001fca <HRTIM_MasterBase_Config>
 8001db6:	e004      	b.n	8001dc2 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	68b9      	ldr	r1, [r7, #8]
 8001dbc:	68f8      	ldr	r0, [r7, #12]
 8001dbe:	f000 f933 	bl	8002028 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 8001dca:	2300      	movs	r3, #0
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3710      	adds	r7, #16
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}

08001dd4 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b084      	sub	sp, #16
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	2b02      	cmp	r3, #2
 8001dea:	d101      	bne.n	8001df0 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
    return HAL_BUSY;
 8001dec:	2302      	movs	r3, #2
 8001dee:	e05f      	b.n	8001eb0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8001df6:	2b01      	cmp	r3, #1
 8001df8:	d101      	bne.n	8001dfe <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	e058      	b.n	8001eb0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	2201      	movs	r2, #1
 8001e02:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	2b05      	cmp	r3, #5
 8001e12:	d104      	bne.n	8001e1e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8001e14:	6879      	ldr	r1, [r7, #4]
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	f000 f946 	bl	80020a8 <HRTIM_MasterWaveform_Config>
 8001e1c:	e004      	b.n	8001e28 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	68b9      	ldr	r1, [r7, #8]
 8001e22:	68f8      	ldr	r0, [r7, #12]
 8001e24:	f000 f9a6 	bl	8002174 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6819      	ldr	r1, [r3, #0]
 8001e2c:	68f8      	ldr	r0, [r7, #12]
 8001e2e:	68ba      	ldr	r2, [r7, #8]
 8001e30:	4613      	mov	r3, r2
 8001e32:	00db      	lsls	r3, r3, #3
 8001e34:	1a9b      	subs	r3, r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4403      	add	r3, r0
 8001e3a:	3320      	adds	r3, #32
 8001e3c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6859      	ldr	r1, [r3, #4]
 8001e42:	68f8      	ldr	r0, [r7, #12]
 8001e44:	68ba      	ldr	r2, [r7, #8]
 8001e46:	4613      	mov	r3, r2
 8001e48:	00db      	lsls	r3, r3, #3
 8001e4a:	1a9b      	subs	r3, r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4403      	add	r3, r0
 8001e50:	3324      	adds	r3, #36	@ 0x24
 8001e52:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6899      	ldr	r1, [r3, #8]
 8001e58:	68f8      	ldr	r0, [r7, #12]
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	4613      	mov	r3, r2
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	1a9b      	subs	r3, r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4403      	add	r3, r0
 8001e66:	3328      	adds	r3, #40	@ 0x28
 8001e68:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68d9      	ldr	r1, [r3, #12]
 8001e6e:	68f8      	ldr	r0, [r7, #12]
 8001e70:	68ba      	ldr	r2, [r7, #8]
 8001e72:	4613      	mov	r3, r2
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	1a9b      	subs	r3, r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	4403      	add	r3, r0
 8001e7c:	332c      	adds	r3, #44	@ 0x2c
 8001e7e:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6919      	ldr	r1, [r3, #16]
 8001e84:	68f8      	ldr	r0, [r7, #12]
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	1a9b      	subs	r3, r3, r2
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4403      	add	r3, r0
 8001e92:	3330      	adds	r3, #48	@ 0x30
 8001e94:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f000 fb83 	bl	80025a4 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8001eae:	2300      	movs	r3, #0
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                                 uint32_t TimerIdx,
                                                 uint32_t Output,
                                                 const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	607a      	str	r2, [r7, #4]
 8001ec4:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if (hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d101      	bne.n	8001ed6 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
    return HAL_BUSY;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e01d      	b.n	8001f12 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d101      	bne.n	8001ee4 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	e016      	b.n	8001f12 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	2202      	movs	r2, #2
 8001ef0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	68b9      	ldr	r1, [r7, #8]
 8001efa:	68f8      	ldr	r0, [r7, #12]
 8001efc:	f000 fa7a 	bl	80023f4 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef *hhrtim,
                                                uint32_t OutputsToStart)
{
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d101      	bne.n	8001f32 <HAL_HRTIM_WaveformOutputStart+0x18>
 8001f2e:	2302      	movs	r3, #2
 8001f30:	e01a      	b.n	8001f68 <HAL_HRTIM_WaveformOutputStart+0x4e>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2201      	movs	r2, #1
 8001f36:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2202      	movs	r2, #2
 8001f3e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f8d3 1394 	ldr.w	r1, [r3, #916]	@ 0x394
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	f8c3 2394 	str.w	r2, [r3, #916]	@ 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2201      	movs	r2, #1
 8001f5a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef *hhrtim,
                                               uint32_t Timers)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8001f84:	2b01      	cmp	r3, #1
 8001f86:	d101      	bne.n	8001f8c <HAL_HRTIM_WaveformCountStart+0x18>
 8001f88:	2302      	movs	r3, #2
 8001f8a:	e018      	b.n	8001fbe <HAL_HRTIM_WaveformCountStart+0x4a>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6819      	ldr	r1, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr

08001fca <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b085      	sub	sp, #20
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
 8001fd2:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	f023 0307 	bic.w	r3, r3, #7
 8001fe2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	68fa      	ldr	r2, [r7, #12]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f023 0318 	bic.w	r3, r3, #24
 8001ff4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	6812      	ldr	r2, [r2, #0]
 8002010:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	6852      	ldr	r2, [r2, #4]
 800201a:	619a      	str	r2, [r3, #24]
}
 800201c:	bf00      	nop
 800201e:	3714      	adds	r7, #20
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef *hhrtim,
                                        uint32_t TimerIdx,
                                        const HRTIM_TimeBaseCfgTypeDef *pTimeBaseCfg)
{
 8002028:	b480      	push	{r7}
 800202a:	b087      	sub	sp, #28
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	3301      	adds	r3, #1
 800203c:	01db      	lsls	r3, r3, #7
 800203e:	4413      	add	r3, r2
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	f023 0307 	bic.w	r3, r3, #7
 800204a:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	697a      	ldr	r2, [r7, #20]
 8002052:	4313      	orrs	r3, r2
 8002054:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f023 0318 	bic.w	r3, r3, #24
 800205c:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4313      	orrs	r3, r2
 8002066:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	3301      	adds	r3, #1
 8002070:	01db      	lsls	r3, r3, #7
 8002072:	4413      	add	r3, r2
 8002074:	697a      	ldr	r2, [r7, #20]
 8002076:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6819      	ldr	r1, [r3, #0]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	01db      	lsls	r3, r3, #7
 8002084:	440b      	add	r3, r1
 8002086:	3394      	adds	r3, #148	@ 0x94
 8002088:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6819      	ldr	r1, [r3, #0]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	01db      	lsls	r3, r3, #7
 8002096:	440b      	add	r3, r1
 8002098:	3398      	adds	r3, #152	@ 0x98
 800209a:	601a      	str	r2, [r3, #0]
}
 800209c:	bf00      	nop
 800209e:	371c      	adds	r7, #28
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                        const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80020c2:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f023 0320 	bic.w	r3, r3, #32
 80020ca:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80020dc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	68fa      	ldr	r2, [r7, #12]
 80020e4:	4313      	orrs	r3, r2
 80020e6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80020ee:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	69db      	ldr	r3, [r3, #28]
 80020f4:	68fa      	ldr	r2, [r7, #12]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002100:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	68fa      	ldr	r2, [r7, #12]
 8002108:	4313      	orrs	r3, r2
 800210a:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8002112:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	4313      	orrs	r3, r2
 800211c:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002124:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	4313      	orrs	r3, r2
 8002130:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002138:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	4313      	orrs	r3, r2
 8002142:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800214a:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002150:	68ba      	ldr	r2, [r7, #8]
 8002152:	4313      	orrs	r3, r2
 8002154:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68ba      	ldr	r2, [r7, #8]
 8002164:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8002168:	bf00      	nop
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef *hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef *pTimerCfg)
{
 8002174:	b480      	push	{r7}
 8002176:	b08b      	sub	sp, #44	@ 0x2c
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	3301      	adds	r3, #1
 8002188:	01db      	lsls	r3, r3, #7
 800218a:	4413      	add	r3, r2
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	6811      	ldr	r1, [r2, #0]
 8002192:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	3301      	adds	r3, #1
 800219a:	01db      	lsls	r3, r3, #7
 800219c:	440b      	add	r3, r1
 800219e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	3301      	adds	r3, #1
 80021a8:	01db      	lsls	r3, r3, #7
 80021aa:	4413      	add	r3, r2
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	01db      	lsls	r3, r3, #7
 80021b8:	4413      	add	r3, r2
 80021ba:	33e8      	adds	r3, #232	@ 0xe8
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	01db      	lsls	r3, r3, #7
 80021c8:	4413      	add	r3, r2
 80021ca:	33e4      	adds	r3, #228	@ 0xe4
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80021d8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80021da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021dc:	f023 0320 	bic.w	r3, r3, #32
 80021e0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021e8:	4313      	orrs	r3, r2
 80021ea:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80021ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80021f2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021fa:	4313      	orrs	r3, r2
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002204:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800220c:	4313      	orrs	r3, r2
 800220e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8002210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002212:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002216:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800221e:	4313      	orrs	r3, r2
 8002220:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8002222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002224:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8002228:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800222e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002230:	4313      	orrs	r3, r2
 8002232:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8002234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002236:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800223a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002240:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002242:	4313      	orrs	r3, r2
 8002244:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8002246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002248:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800224c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002256:	d103      	bne.n	8002260 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8002258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800225a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8002260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002262:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002266:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800226c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800226e:	4313      	orrs	r3, r2
 8002270:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8002272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002274:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800227e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002280:	4313      	orrs	r3, r2
 8002282:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8002284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002286:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 800228a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002290:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002292:	4313      	orrs	r3, r2
 8002294:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8002296:	69bb      	ldr	r3, [r7, #24]
 8002298:	f023 031f 	bic.w	r3, r3, #31
 800229c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022a2:	f003 031f 	and.w	r3, r3, #31
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022b2:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d108      	bne.n	80022d8 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 80022c6:	6a3b      	ldr	r3, [r7, #32]
 80022c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022cc:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d2:	6a3a      	ldr	r2, [r7, #32]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if (((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022dc:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80022e0:	d004      	beq.n	80022ec <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022e6:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80022ea:	d103      	bne.n	80022f4 <HRTIM_TimingUnitWaveform_Config+0x180>
      || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022f0:	2b40      	cmp	r3, #64	@ 0x40
 80022f2:	d108      	bne.n	8002306 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT | HRTIM_OUTR_DLYPRTEN);
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 80022fa:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002300:	6a3a      	ldr	r2, [r7, #32]
 8002302:	4313      	orrs	r3, r2
 8002304:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230a:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	2b04      	cmp	r3, #4
 8002310:	d843      	bhi.n	800239a <HRTIM_TimingUnitWaveform_Config+0x226>
 8002312:	a201      	add	r2, pc, #4	@ (adr r2, 8002318 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 8002314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002318:	0800232d 	.word	0x0800232d
 800231c:	08002343 	.word	0x08002343
 8002320:	08002359 	.word	0x08002359
 8002324:	0800236f 	.word	0x0800236f
 8002328:	08002385 	.word	0x08002385
  {
    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002332:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 1U);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	69fa      	ldr	r2, [r7, #28]
 800233c:	4313      	orrs	r3, r2
 800233e:	61fb      	str	r3, [r7, #28]
      break;
 8002340:	e02c      	b.n	800239c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002348:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 2U);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	69fa      	ldr	r2, [r7, #28]
 8002352:	4313      	orrs	r3, r2
 8002354:	61fb      	str	r3, [r7, #28]
      break;
 8002356:	e021      	b.n	800239c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8002358:	69fb      	ldr	r3, [r7, #28]
 800235a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800235e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 3U);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	69fa      	ldr	r2, [r7, #28]
 8002368:	4313      	orrs	r3, r2
 800236a:	61fb      	str	r3, [r7, #28]
      break;
 800236c:	e016      	b.n	800239c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002374:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 4U);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800237a:	011b      	lsls	r3, r3, #4
 800237c:	69fa      	ldr	r2, [r7, #28]
 800237e:	4313      	orrs	r3, r2
 8002380:	61fb      	str	r3, [r7, #28]
      break;
 8002382:	e00b      	b.n	800239c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800238a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= (pTimerCfg->BurstMode << 5U);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002390:	015b      	lsls	r3, r3, #5
 8002392:	69fa      	ldr	r2, [r7, #28]
 8002394:	4313      	orrs	r3, r2
 8002396:	61fb      	str	r3, [r7, #28]
      break;
 8002398:	e000      	b.n	800239c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

    default:
      break;
 800239a:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	3301      	adds	r3, #1
 80023a4:	01db      	lsls	r3, r3, #7
 80023a6:	4413      	add	r3, r2
 80023a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023aa:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	01db      	lsls	r3, r3, #7
 80023b4:	4413      	add	r3, r2
 80023b6:	33e8      	adds	r3, #232	@ 0xe8
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	01db      	lsls	r3, r3, #7
 80023c4:	4413      	add	r3, r2
 80023c6:	33e4      	adds	r3, #228	@ 0xe4
 80023c8:	6a3a      	ldr	r2, [r7, #32]
 80023ca:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	01db      	lsls	r3, r3, #7
 80023d4:	4413      	add	r3, r2
 80023d6:	33d4      	adds	r3, #212	@ 0xd4
 80023d8:	697a      	ldr	r2, [r7, #20]
 80023da:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	69fa      	ldr	r2, [r7, #28]
 80023e2:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80023e6:	bf00      	nop
 80023e8:	372c      	adds	r7, #44	@ 0x2c
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop

080023f4 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef *hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef *pOutputCfg)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b089      	sub	sp, #36	@ 0x24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
 8002400:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8002402:	2300      	movs	r3, #0
 8002404:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	01db      	lsls	r3, r3, #7
 800240e:	4413      	add	r3, r2
 8002410:	33e4      	adds	r3, #228	@ 0xe4
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	01db      	lsls	r3, r3, #7
 800241e:	4413      	add	r3, r2
 8002420:	33b8      	adds	r3, #184	@ 0xb8
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	617b      	str	r3, [r7, #20]

  switch (Output)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800242c:	d04d      	beq.n	80024ca <HRTIM_OutputConfig+0xd6>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002434:	d85e      	bhi.n	80024f4 <HRTIM_OutputConfig+0x100>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800243c:	d032      	beq.n	80024a4 <HRTIM_OutputConfig+0xb0>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002444:	d856      	bhi.n	80024f4 <HRTIM_OutputConfig+0x100>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b80      	cmp	r3, #128	@ 0x80
 800244a:	d03e      	beq.n	80024ca <HRTIM_OutputConfig+0xd6>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b80      	cmp	r3, #128	@ 0x80
 8002450:	d850      	bhi.n	80024f4 <HRTIM_OutputConfig+0x100>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2b40      	cmp	r3, #64	@ 0x40
 8002456:	d025      	beq.n	80024a4 <HRTIM_OutputConfig+0xb0>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b40      	cmp	r3, #64	@ 0x40
 800245c:	d84a      	bhi.n	80024f4 <HRTIM_OutputConfig+0x100>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d01f      	beq.n	80024a4 <HRTIM_OutputConfig+0xb0>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d044      	beq.n	80024f4 <HRTIM_OutputConfig+0x100>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b20      	cmp	r3, #32
 800246e:	d841      	bhi.n	80024f4 <HRTIM_OutputConfig+0x100>
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b02      	cmp	r3, #2
 8002474:	d33e      	bcc.n	80024f4 <HRTIM_OutputConfig+0x100>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3b02      	subs	r3, #2
 800247a:	2201      	movs	r2, #1
 800247c:	409a      	lsls	r2, r3
 800247e:	4b48      	ldr	r3, [pc, #288]	@ (80025a0 <HRTIM_OutputConfig+0x1ac>)
 8002480:	4013      	ands	r3, r2
 8002482:	2b00      	cmp	r3, #0
 8002484:	bf14      	ite	ne
 8002486:	2301      	movne	r3, #1
 8002488:	2300      	moveq	r3, #0
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b00      	cmp	r3, #0
 800248e:	d11c      	bne.n	80024ca <HRTIM_OutputConfig+0xd6>
 8002490:	f244 0304 	movw	r3, #16388	@ 0x4004
 8002494:	4013      	ands	r3, r2
 8002496:	2b00      	cmp	r3, #0
 8002498:	bf14      	ite	ne
 800249a:	2301      	movne	r3, #1
 800249c:	2300      	moveq	r3, #0
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d027      	beq.n	80024f4 <HRTIM_OutputConfig+0x100>
    case HRTIM_OUTPUT_TC1:
    case HRTIM_OUTPUT_TD1:
    case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6819      	ldr	r1, [r3, #0]
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	01db      	lsls	r3, r3, #7
 80024b0:	440b      	add	r3, r1
 80024b2:	33bc      	adds	r3, #188	@ 0xbc
 80024b4:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6819      	ldr	r1, [r3, #0]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	01db      	lsls	r3, r3, #7
 80024c2:	440b      	add	r3, r1
 80024c4:	33c0      	adds	r3, #192	@ 0xc0
 80024c6:	601a      	str	r2, [r3, #0]
      break;
 80024c8:	e015      	b.n	80024f6 <HRTIM_OutputConfig+0x102>
    case HRTIM_OUTPUT_TC2:
    case HRTIM_OUTPUT_TD2:
    case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6819      	ldr	r1, [r3, #0]
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	01db      	lsls	r3, r3, #7
 80024d6:	440b      	add	r3, r1
 80024d8:	33c4      	adds	r3, #196	@ 0xc4
 80024da:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6819      	ldr	r1, [r3, #0]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	01db      	lsls	r3, r3, #7
 80024e8:	440b      	add	r3, r1
 80024ea:	33c8      	adds	r3, #200	@ 0xc8
 80024ec:	601a      	str	r2, [r3, #0]
      shift = 16U;
 80024ee:	2310      	movs	r3, #16
 80024f0:	61bb      	str	r3, [r7, #24]
      break;
 80024f2:	e000      	b.n	80024f6 <HRTIM_OutputConfig+0x102>
    }

    default:
      break;
 80024f4:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1 |
                   HRTIM_OUTR_FAULT1 |
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 80024f6:	22fe      	movs	r2, #254	@ 0xfe
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80024fe:	43db      	mvns	r3, r3
 8002500:	69fa      	ldr	r2, [r7, #28]
 8002502:	4013      	ands	r3, r2
 8002504:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	69fa      	ldr	r2, [r7, #28]
 8002512:	4313      	orrs	r3, r2
 8002514:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68da      	ldr	r2, [r3, #12]
 800251a:	69bb      	ldr	r3, [r7, #24]
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	69fa      	ldr	r2, [r7, #28]
 8002522:	4313      	orrs	r3, r2
 8002524:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	691a      	ldr	r2, [r3, #16]
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	69fa      	ldr	r2, [r7, #28]
 8002532:	4313      	orrs	r3, r2
 8002534:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	695a      	ldr	r2, [r3, #20]
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	69fa      	ldr	r2, [r7, #28]
 8002542:	4313      	orrs	r3, r2
 8002544:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	699a      	ldr	r2, [r3, #24]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	fa02 f303 	lsl.w	r3, r2, r3
 8002550:	69fa      	ldr	r2, [r7, #28]
 8002552:	4313      	orrs	r3, r2
 8002554:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	2b08      	cmp	r3, #8
 800255c:	d111      	bne.n	8002582 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8002564:	2b00      	cmp	r3, #0
 8002566:	d10c      	bne.n	8002582 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800256e:	2b00      	cmp	r3, #0
 8002570:	d107      	bne.n	8002582 <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	69da      	ldr	r2, [r3, #28]
 8002576:	69bb      	ldr	r3, [r7, #24]
 8002578:	fa02 f303 	lsl.w	r3, r2, r3
 800257c:	69fa      	ldr	r2, [r7, #28]
 800257e:	4313      	orrs	r3, r2
 8002580:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	01db      	lsls	r3, r3, #7
 800258a:	4413      	add	r3, r2
 800258c:	33e4      	adds	r3, #228	@ 0xe4
 800258e:	69fa      	ldr	r2, [r7, #28]
 8002590:	601a      	str	r2, [r3, #0]
}
 8002592:	bf00      	nop
 8002594:	3724      	adds	r7, #36	@ 0x24
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40000041 	.word	0x40000041

080025a4 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef *hhrtim,
                                       uint32_t TimerIdx)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	2b05      	cmp	r3, #5
 80025b2:	d851      	bhi.n	8002658 <HRTIM_ForceRegistersUpdate+0xb4>
 80025b4:	a201      	add	r2, pc, #4	@ (adr r2, 80025bc <HRTIM_ForceRegistersUpdate+0x18>)
 80025b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ba:	bf00      	nop
 80025bc:	080025eb 	.word	0x080025eb
 80025c0:	08002601 	.word	0x08002601
 80025c4:	08002617 	.word	0x08002617
 80025c8:	0800262d 	.word	0x0800262d
 80025cc:	08002643 	.word	0x08002643
 80025d0:	080025d5 	.word	0x080025d5
  {
    case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f042 0201 	orr.w	r2, r2, #1
 80025e4:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80025e8:	e037      	b.n	800265a <HRTIM_ForceRegistersUpdate+0xb6>
    }

    case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0202 	orr.w	r2, r2, #2
 80025fa:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 80025fe:	e02c      	b.n	800265a <HRTIM_ForceRegistersUpdate+0xb6>
    }

    case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0204 	orr.w	r2, r2, #4
 8002610:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002614:	e021      	b.n	800265a <HRTIM_ForceRegistersUpdate+0xb6>
    }

    case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0208 	orr.w	r2, r2, #8
 8002626:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 800262a:	e016      	b.n	800265a <HRTIM_ForceRegistersUpdate+0xb6>
    }

    case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f042 0210 	orr.w	r2, r2, #16
 800263c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002640:	e00b      	b.n	800265a <HRTIM_ForceRegistersUpdate+0xb6>
    }

    case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0220 	orr.w	r2, r2, #32
 8002652:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8002656:	e000      	b.n	800265a <HRTIM_ForceRegistersUpdate+0xb6>
    }

    default:
      break;
 8002658:	bf00      	nop
  }
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop

08002668 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8002670:	4a08      	ldr	r2, [pc, #32]	@ (8002694 <HAL_HSEM_FastTake+0x2c>)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3320      	adds	r3, #32
 8002676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800267a:	4a07      	ldr	r2, [pc, #28]	@ (8002698 <HAL_HSEM_FastTake+0x30>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d101      	bne.n	8002684 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	e000      	b.n	8002686 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
}
 8002686:	4618      	mov	r0, r3
 8002688:	370c      	adds	r7, #12
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	58026400 	.word	0x58026400
 8002698:	80000300 	.word	0x80000300

0800269c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80026a6:	4906      	ldr	r1, [pc, #24]	@ (80026c0 <HAL_HSEM_Release+0x24>)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80026b4:	bf00      	nop
 80026b6:	370c      	adds	r7, #12
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr
 80026c0:	58026400 	.word	0x58026400

080026c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e08b      	b.n	80027ee <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d106      	bne.n	80026f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7fe fa8e 	bl	8000c0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2224      	movs	r2, #36	@ 0x24
 80026f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0201 	bic.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002714:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	689a      	ldr	r2, [r3, #8]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002724:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	2b01      	cmp	r3, #1
 800272c:	d107      	bne.n	800273e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689a      	ldr	r2, [r3, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800273a:	609a      	str	r2, [r3, #8]
 800273c:	e006      	b.n	800274c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800274a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	2b02      	cmp	r3, #2
 8002752:	d108      	bne.n	8002766 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	685a      	ldr	r2, [r3, #4]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002762:	605a      	str	r2, [r3, #4]
 8002764:	e007      	b.n	8002776 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685a      	ldr	r2, [r3, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002774:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	6859      	ldr	r1, [r3, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	4b1d      	ldr	r3, [pc, #116]	@ (80027f8 <HAL_I2C_Init+0x134>)
 8002782:	430b      	orrs	r3, r1
 8002784:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002794:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	691a      	ldr	r2, [r3, #16]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	69d9      	ldr	r1, [r3, #28]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6a1a      	ldr	r2, [r3, #32]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	430a      	orrs	r2, r1
 80027be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0201 	orr.w	r2, r2, #1
 80027ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2220      	movs	r2, #32
 80027da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2200      	movs	r2, #0
 80027e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3708      	adds	r7, #8
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	02008000 	.word	0x02008000

080027fc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b088      	sub	sp, #32
 8002800:	af02      	add	r7, sp, #8
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	607a      	str	r2, [r7, #4]
 8002806:	461a      	mov	r2, r3
 8002808:	460b      	mov	r3, r1
 800280a:	817b      	strh	r3, [r7, #10]
 800280c:	4613      	mov	r3, r2
 800280e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002816:	b2db      	uxtb	r3, r3
 8002818:	2b20      	cmp	r3, #32
 800281a:	f040 80fd 	bne.w	8002a18 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002824:	2b01      	cmp	r3, #1
 8002826:	d101      	bne.n	800282c <HAL_I2C_Master_Transmit+0x30>
 8002828:	2302      	movs	r3, #2
 800282a:	e0f6      	b.n	8002a1a <HAL_I2C_Master_Transmit+0x21e>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2201      	movs	r2, #1
 8002830:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002834:	f7fe fe74 	bl	8001520 <HAL_GetTick>
 8002838:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	2319      	movs	r3, #25
 8002840:	2201      	movs	r2, #1
 8002842:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f000 f914 	bl	8002a74 <I2C_WaitOnFlagUntilTimeout>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d001      	beq.n	8002856 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e0e1      	b.n	8002a1a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2221      	movs	r2, #33	@ 0x21
 800285a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2210      	movs	r2, #16
 8002862:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2200      	movs	r2, #0
 800286a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	893a      	ldrh	r2, [r7, #8]
 8002876:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002882:	b29b      	uxth	r3, r3
 8002884:	2bff      	cmp	r3, #255	@ 0xff
 8002886:	d906      	bls.n	8002896 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	22ff      	movs	r2, #255	@ 0xff
 800288c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800288e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002892:	617b      	str	r3, [r7, #20]
 8002894:	e007      	b.n	80028a6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80028a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80028a4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d024      	beq.n	80028f8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b2:	781a      	ldrb	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028be:	1c5a      	adds	r2, r3, #1
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d6:	3b01      	subs	r3, #1
 80028d8:	b29a      	uxth	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	3301      	adds	r3, #1
 80028e6:	b2da      	uxtb	r2, r3
 80028e8:	8979      	ldrh	r1, [r7, #10]
 80028ea:	4b4e      	ldr	r3, [pc, #312]	@ (8002a24 <HAL_I2C_Master_Transmit+0x228>)
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f000 fa83 	bl	8002dfc <I2C_TransferConfig>
 80028f6:	e066      	b.n	80029c6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028fc:	b2da      	uxtb	r2, r3
 80028fe:	8979      	ldrh	r1, [r7, #10]
 8002900:	4b48      	ldr	r3, [pc, #288]	@ (8002a24 <HAL_I2C_Master_Transmit+0x228>)
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 fa78 	bl	8002dfc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800290c:	e05b      	b.n	80029c6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	6a39      	ldr	r1, [r7, #32]
 8002912:	68f8      	ldr	r0, [r7, #12]
 8002914:	f000 f907 	bl	8002b26 <I2C_WaitOnTXISFlagUntilTimeout>
 8002918:	4603      	mov	r3, r0
 800291a:	2b00      	cmp	r3, #0
 800291c:	d001      	beq.n	8002922 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e07b      	b.n	8002a1a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	781a      	ldrb	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	1c5a      	adds	r2, r3, #1
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800293c:	b29b      	uxth	r3, r3
 800293e:	3b01      	subs	r3, #1
 8002940:	b29a      	uxth	r2, r3
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800294a:	3b01      	subs	r3, #1
 800294c:	b29a      	uxth	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002956:	b29b      	uxth	r3, r3
 8002958:	2b00      	cmp	r3, #0
 800295a:	d034      	beq.n	80029c6 <HAL_I2C_Master_Transmit+0x1ca>
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002960:	2b00      	cmp	r3, #0
 8002962:	d130      	bne.n	80029c6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	9300      	str	r3, [sp, #0]
 8002968:	6a3b      	ldr	r3, [r7, #32]
 800296a:	2200      	movs	r2, #0
 800296c:	2180      	movs	r1, #128	@ 0x80
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 f880 	bl	8002a74 <I2C_WaitOnFlagUntilTimeout>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e04d      	b.n	8002a1a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002982:	b29b      	uxth	r3, r3
 8002984:	2bff      	cmp	r3, #255	@ 0xff
 8002986:	d90e      	bls.n	80029a6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	22ff      	movs	r2, #255	@ 0xff
 800298c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002992:	b2da      	uxtb	r2, r3
 8002994:	8979      	ldrh	r1, [r7, #10]
 8002996:	2300      	movs	r3, #0
 8002998:	9300      	str	r3, [sp, #0]
 800299a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f000 fa2c 	bl	8002dfc <I2C_TransferConfig>
 80029a4:	e00f      	b.n	80029c6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b4:	b2da      	uxtb	r2, r3
 80029b6:	8979      	ldrh	r1, [r7, #10]
 80029b8:	2300      	movs	r3, #0
 80029ba:	9300      	str	r3, [sp, #0]
 80029bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f000 fa1b 	bl	8002dfc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d19e      	bne.n	800290e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	6a39      	ldr	r1, [r7, #32]
 80029d4:	68f8      	ldr	r0, [r7, #12]
 80029d6:	f000 f8ed 	bl	8002bb4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80029da:	4603      	mov	r3, r0
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e01a      	b.n	8002a1a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2220      	movs	r2, #32
 80029ea:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	6859      	ldr	r1, [r3, #4]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002a28 <HAL_I2C_Master_Transmit+0x22c>)
 80029f8:	400b      	ands	r3, r1
 80029fa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	2220      	movs	r2, #32
 8002a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a14:	2300      	movs	r3, #0
 8002a16:	e000      	b.n	8002a1a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002a18:	2302      	movs	r3, #2
  }
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3718      	adds	r7, #24
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	80002000 	.word	0x80002000
 8002a28:	fe00e800 	.word	0xfe00e800

08002a2c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b083      	sub	sp, #12
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d103      	bne.n	8002a4a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2200      	movs	r2, #0
 8002a48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	f003 0301 	and.w	r3, r3, #1
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d007      	beq.n	8002a68 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	699a      	ldr	r2, [r3, #24]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f042 0201 	orr.w	r2, r2, #1
 8002a66:	619a      	str	r2, [r3, #24]
  }
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	603b      	str	r3, [r7, #0]
 8002a80:	4613      	mov	r3, r2
 8002a82:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a84:	e03b      	b.n	8002afe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a86:	69ba      	ldr	r2, [r7, #24]
 8002a88:	6839      	ldr	r1, [r7, #0]
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 f8d6 	bl	8002c3c <I2C_IsErrorOccurred>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e041      	b.n	8002b1e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa0:	d02d      	beq.n	8002afe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002aa2:	f7fe fd3d 	bl	8001520 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	683a      	ldr	r2, [r7, #0]
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d302      	bcc.n	8002ab8 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d122      	bne.n	8002afe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	699a      	ldr	r2, [r3, #24]
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	461a      	mov	r2, r3
 8002ad0:	79fb      	ldrb	r3, [r7, #7]
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d113      	bne.n	8002afe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ada:	f043 0220 	orr.w	r2, r3, #32
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e00f      	b.n	8002b1e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	699a      	ldr	r2, [r3, #24]
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	4013      	ands	r3, r2
 8002b08:	68ba      	ldr	r2, [r7, #8]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	bf0c      	ite	eq
 8002b0e:	2301      	moveq	r3, #1
 8002b10:	2300      	movne	r3, #0
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	461a      	mov	r2, r3
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	429a      	cmp	r2, r3
 8002b1a:	d0b4      	beq.n	8002a86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3710      	adds	r7, #16
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b084      	sub	sp, #16
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	60f8      	str	r0, [r7, #12]
 8002b2e:	60b9      	str	r1, [r7, #8]
 8002b30:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b32:	e033      	b.n	8002b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	68b9      	ldr	r1, [r7, #8]
 8002b38:	68f8      	ldr	r0, [r7, #12]
 8002b3a:	f000 f87f 	bl	8002c3c <I2C_IsErrorOccurred>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e031      	b.n	8002bac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4e:	d025      	beq.n	8002b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b50:	f7fe fce6 	bl	8001520 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d302      	bcc.n	8002b66 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d11a      	bne.n	8002b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d013      	beq.n	8002b9c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b78:	f043 0220 	orr.w	r2, r3, #32
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2200      	movs	r2, #0
 8002b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e007      	b.n	8002bac <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	699b      	ldr	r3, [r3, #24]
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d1c4      	bne.n	8002b34 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3710      	adds	r7, #16
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}

08002bb4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bc0:	e02f      	b.n	8002c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002bc2:	687a      	ldr	r2, [r7, #4]
 8002bc4:	68b9      	ldr	r1, [r7, #8]
 8002bc6:	68f8      	ldr	r0, [r7, #12]
 8002bc8:	f000 f838 	bl	8002c3c <I2C_IsErrorOccurred>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e02d      	b.n	8002c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd6:	f7fe fca3 	bl	8001520 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d302      	bcc.n	8002bec <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d11a      	bne.n	8002c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	f003 0320 	and.w	r3, r3, #32
 8002bf6:	2b20      	cmp	r3, #32
 8002bf8:	d013      	beq.n	8002c22 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfe:	f043 0220 	orr.w	r2, r3, #32
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2220      	movs	r2, #32
 8002c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e007      	b.n	8002c32 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	699b      	ldr	r3, [r3, #24]
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b20      	cmp	r3, #32
 8002c2e:	d1c8      	bne.n	8002bc2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3710      	adds	r7, #16
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
	...

08002c3c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08a      	sub	sp, #40	@ 0x28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	60f8      	str	r0, [r7, #12]
 8002c44:	60b9      	str	r1, [r7, #8]
 8002c46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	f003 0310 	and.w	r3, r3, #16
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d068      	beq.n	8002d3a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2210      	movs	r2, #16
 8002c6e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002c70:	e049      	b.n	8002d06 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c78:	d045      	beq.n	8002d06 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002c7a:	f7fe fc51 	bl	8001520 <HAL_GetTick>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	1ad3      	subs	r3, r2, r3
 8002c84:	68ba      	ldr	r2, [r7, #8]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d302      	bcc.n	8002c90 <I2C_IsErrorOccurred+0x54>
 8002c8a:	68bb      	ldr	r3, [r7, #8]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d13a      	bne.n	8002d06 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c9a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002ca2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cb2:	d121      	bne.n	8002cf8 <I2C_IsErrorOccurred+0xbc>
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cba:	d01d      	beq.n	8002cf8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002cbc:	7cfb      	ldrb	r3, [r7, #19]
 8002cbe:	2b20      	cmp	r3, #32
 8002cc0:	d01a      	beq.n	8002cf8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	685a      	ldr	r2, [r3, #4]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002cd0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002cd2:	f7fe fc25 	bl	8001520 <HAL_GetTick>
 8002cd6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cd8:	e00e      	b.n	8002cf8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002cda:	f7fe fc21 	bl	8001520 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b19      	cmp	r3, #25
 8002ce6:	d907      	bls.n	8002cf8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ce8:	6a3b      	ldr	r3, [r7, #32]
 8002cea:	f043 0320 	orr.w	r3, r3, #32
 8002cee:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002cf6:	e006      	b.n	8002d06 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	f003 0320 	and.w	r3, r3, #32
 8002d02:	2b20      	cmp	r3, #32
 8002d04:	d1e9      	bne.n	8002cda <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	f003 0320 	and.w	r3, r3, #32
 8002d10:	2b20      	cmp	r3, #32
 8002d12:	d003      	beq.n	8002d1c <I2C_IsErrorOccurred+0xe0>
 8002d14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d0aa      	beq.n	8002c72 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d103      	bne.n	8002d2c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2220      	movs	r2, #32
 8002d2a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002d2c:	6a3b      	ldr	r3, [r7, #32]
 8002d2e:	f043 0304 	orr.w	r3, r3, #4
 8002d32:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00b      	beq.n	8002d64 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002d4c:	6a3b      	ldr	r3, [r7, #32]
 8002d4e:	f043 0301 	orr.w	r3, r3, #1
 8002d52:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d5c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002d6e:	6a3b      	ldr	r3, [r7, #32]
 8002d70:	f043 0308 	orr.w	r3, r3, #8
 8002d74:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d7e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00b      	beq.n	8002da8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002d90:	6a3b      	ldr	r3, [r7, #32]
 8002d92:	f043 0302 	orr.w	r3, r3, #2
 8002d96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002da0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002da8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d01c      	beq.n	8002dea <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff fe3b 	bl	8002a2c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6859      	ldr	r1, [r3, #4]
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002df8 <I2C_IsErrorOccurred+0x1bc>)
 8002dc2:	400b      	ands	r3, r1
 8002dc4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dca:	6a3b      	ldr	r3, [r7, #32]
 8002dcc:	431a      	orrs	r2, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002dea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3728      	adds	r7, #40	@ 0x28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	fe00e800 	.word	0xfe00e800

08002dfc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b087      	sub	sp, #28
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	607b      	str	r3, [r7, #4]
 8002e06:	460b      	mov	r3, r1
 8002e08:	817b      	strh	r3, [r7, #10]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e0e:	897b      	ldrh	r3, [r7, #10]
 8002e10:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e14:	7a7b      	ldrb	r3, [r7, #9]
 8002e16:	041b      	lsls	r3, r3, #16
 8002e18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e1c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002e22:	6a3b      	ldr	r3, [r7, #32]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e2a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	685a      	ldr	r2, [r3, #4]
 8002e32:	6a3b      	ldr	r3, [r7, #32]
 8002e34:	0d5b      	lsrs	r3, r3, #21
 8002e36:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002e3a:	4b08      	ldr	r3, [pc, #32]	@ (8002e5c <I2C_TransferConfig+0x60>)
 8002e3c:	430b      	orrs	r3, r1
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	ea02 0103 	and.w	r1, r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002e4e:	bf00      	nop
 8002e50:	371c      	adds	r7, #28
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	03ff63ff 	.word	0x03ff63ff

08002e60 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b20      	cmp	r3, #32
 8002e74:	d138      	bne.n	8002ee8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e032      	b.n	8002eea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2224      	movs	r2, #36	@ 0x24
 8002e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0201 	bic.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002eb2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6819      	ldr	r1, [r3, #0]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	683a      	ldr	r2, [r7, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0201 	orr.w	r2, r2, #1
 8002ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	e000      	b.n	8002eea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002ee8:	2302      	movs	r3, #2
  }
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b085      	sub	sp, #20
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b20      	cmp	r3, #32
 8002f0a:	d139      	bne.n	8002f80 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f12:	2b01      	cmp	r3, #1
 8002f14:	d101      	bne.n	8002f1a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002f16:	2302      	movs	r3, #2
 8002f18:	e033      	b.n	8002f82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2224      	movs	r2, #36	@ 0x24
 8002f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0201 	bic.w	r2, r2, #1
 8002f38:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f48:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	021b      	lsls	r3, r3, #8
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f042 0201 	orr.w	r2, r2, #1
 8002f6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e000      	b.n	8002f82 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002f80:	2302      	movs	r3, #2
  }
}
 8002f82:	4618      	mov	r0, r3
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr

08002f8e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b086      	sub	sp, #24
 8002f92:	af02      	add	r7, sp, #8
 8002f94:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d101      	bne.n	8002fa0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e0fe      	b.n	800319e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d106      	bne.n	8002fba <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7fe f985 	bl	80012c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2203      	movs	r2, #3
 8002fbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f002 fda0 	bl	8005b0c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6818      	ldr	r0, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	7c1a      	ldrb	r2, [r3, #16]
 8002fd4:	f88d 2000 	strb.w	r2, [sp]
 8002fd8:	3304      	adds	r3, #4
 8002fda:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002fdc:	f002 fd24 	bl	8005a28 <USB_CoreInit>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d005      	beq.n	8002ff2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2202      	movs	r2, #2
 8002fea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e0d5      	b.n	800319e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f002 fd98 	bl	8005b2e <USB_SetCurrentMode>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d005      	beq.n	8003010 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2202      	movs	r2, #2
 8003008:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0c6      	b.n	800319e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003010:	2300      	movs	r3, #0
 8003012:	73fb      	strb	r3, [r7, #15]
 8003014:	e04a      	b.n	80030ac <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003016:	7bfa      	ldrb	r2, [r7, #15]
 8003018:	6879      	ldr	r1, [r7, #4]
 800301a:	4613      	mov	r3, r2
 800301c:	00db      	lsls	r3, r3, #3
 800301e:	4413      	add	r3, r2
 8003020:	009b      	lsls	r3, r3, #2
 8003022:	440b      	add	r3, r1
 8003024:	3315      	adds	r3, #21
 8003026:	2201      	movs	r2, #1
 8003028:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800302a:	7bfa      	ldrb	r2, [r7, #15]
 800302c:	6879      	ldr	r1, [r7, #4]
 800302e:	4613      	mov	r3, r2
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	4413      	add	r3, r2
 8003034:	009b      	lsls	r3, r3, #2
 8003036:	440b      	add	r3, r1
 8003038:	3314      	adds	r3, #20
 800303a:	7bfa      	ldrb	r2, [r7, #15]
 800303c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800303e:	7bfa      	ldrb	r2, [r7, #15]
 8003040:	7bfb      	ldrb	r3, [r7, #15]
 8003042:	b298      	uxth	r0, r3
 8003044:	6879      	ldr	r1, [r7, #4]
 8003046:	4613      	mov	r3, r2
 8003048:	00db      	lsls	r3, r3, #3
 800304a:	4413      	add	r3, r2
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	440b      	add	r3, r1
 8003050:	332e      	adds	r3, #46	@ 0x2e
 8003052:	4602      	mov	r2, r0
 8003054:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003056:	7bfa      	ldrb	r2, [r7, #15]
 8003058:	6879      	ldr	r1, [r7, #4]
 800305a:	4613      	mov	r3, r2
 800305c:	00db      	lsls	r3, r3, #3
 800305e:	4413      	add	r3, r2
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	440b      	add	r3, r1
 8003064:	3318      	adds	r3, #24
 8003066:	2200      	movs	r2, #0
 8003068:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800306a:	7bfa      	ldrb	r2, [r7, #15]
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	4413      	add	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	440b      	add	r3, r1
 8003078:	331c      	adds	r3, #28
 800307a:	2200      	movs	r2, #0
 800307c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800307e:	7bfa      	ldrb	r2, [r7, #15]
 8003080:	6879      	ldr	r1, [r7, #4]
 8003082:	4613      	mov	r3, r2
 8003084:	00db      	lsls	r3, r3, #3
 8003086:	4413      	add	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	440b      	add	r3, r1
 800308c:	3320      	adds	r3, #32
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003092:	7bfa      	ldrb	r2, [r7, #15]
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	4613      	mov	r3, r2
 8003098:	00db      	lsls	r3, r3, #3
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	440b      	add	r3, r1
 80030a0:	3324      	adds	r3, #36	@ 0x24
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030a6:	7bfb      	ldrb	r3, [r7, #15]
 80030a8:	3301      	adds	r3, #1
 80030aa:	73fb      	strb	r3, [r7, #15]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	791b      	ldrb	r3, [r3, #4]
 80030b0:	7bfa      	ldrb	r2, [r7, #15]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d3af      	bcc.n	8003016 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030b6:	2300      	movs	r3, #0
 80030b8:	73fb      	strb	r3, [r7, #15]
 80030ba:	e044      	b.n	8003146 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80030bc:	7bfa      	ldrb	r2, [r7, #15]
 80030be:	6879      	ldr	r1, [r7, #4]
 80030c0:	4613      	mov	r3, r2
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	4413      	add	r3, r2
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	440b      	add	r3, r1
 80030ca:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80030ce:	2200      	movs	r2, #0
 80030d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80030d2:	7bfa      	ldrb	r2, [r7, #15]
 80030d4:	6879      	ldr	r1, [r7, #4]
 80030d6:	4613      	mov	r3, r2
 80030d8:	00db      	lsls	r3, r3, #3
 80030da:	4413      	add	r3, r2
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	440b      	add	r3, r1
 80030e0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80030e4:	7bfa      	ldrb	r2, [r7, #15]
 80030e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80030e8:	7bfa      	ldrb	r2, [r7, #15]
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	4613      	mov	r3, r2
 80030ee:	00db      	lsls	r3, r3, #3
 80030f0:	4413      	add	r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80030fa:	2200      	movs	r2, #0
 80030fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80030fe:	7bfa      	ldrb	r2, [r7, #15]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4613      	mov	r3, r2
 8003104:	00db      	lsls	r3, r3, #3
 8003106:	4413      	add	r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	440b      	add	r3, r1
 800310c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003114:	7bfa      	ldrb	r2, [r7, #15]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003126:	2200      	movs	r2, #0
 8003128:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800312a:	7bfa      	ldrb	r2, [r7, #15]
 800312c:	6879      	ldr	r1, [r7, #4]
 800312e:	4613      	mov	r3, r2
 8003130:	00db      	lsls	r3, r3, #3
 8003132:	4413      	add	r3, r2
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	440b      	add	r3, r1
 8003138:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003140:	7bfb      	ldrb	r3, [r7, #15]
 8003142:	3301      	adds	r3, #1
 8003144:	73fb      	strb	r3, [r7, #15]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	791b      	ldrb	r3, [r3, #4]
 800314a:	7bfa      	ldrb	r2, [r7, #15]
 800314c:	429a      	cmp	r2, r3
 800314e:	d3b5      	bcc.n	80030bc <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6818      	ldr	r0, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	7c1a      	ldrb	r2, [r3, #16]
 8003158:	f88d 2000 	strb.w	r2, [sp]
 800315c:	3304      	adds	r3, #4
 800315e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003160:	f002 fd32 	bl	8005bc8 <USB_DevInit>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d005      	beq.n	8003176 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2202      	movs	r2, #2
 800316e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e013      	b.n	800319e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	7b1b      	ldrb	r3, [r3, #12]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d102      	bne.n	8003192 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f000 f80b 	bl	80031a8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f002 feed 	bl	8005f76 <USB_DevDisconnect>

  return HAL_OK;
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3710      	adds	r7, #16
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
	...

080031a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2201      	movs	r2, #1
 80031ba:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80031d6:	4b05      	ldr	r3, [pc, #20]	@ (80031ec <HAL_PCDEx_ActivateLPM+0x44>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	68fa      	ldr	r2, [r7, #12]
 80031dc:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80031de:	2300      	movs	r3, #0
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	10000003 	.word	0x10000003

080031f0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80031f8:	4b29      	ldr	r3, [pc, #164]	@ (80032a0 <HAL_PWREx_ConfigSupply+0xb0>)
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f003 0307 	and.w	r3, r3, #7
 8003200:	2b06      	cmp	r3, #6
 8003202:	d00a      	beq.n	800321a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003204:	4b26      	ldr	r3, [pc, #152]	@ (80032a0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	429a      	cmp	r2, r3
 8003210:	d001      	beq.n	8003216 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e040      	b.n	8003298 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	e03e      	b.n	8003298 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800321a:	4b21      	ldr	r3, [pc, #132]	@ (80032a0 <HAL_PWREx_ConfigSupply+0xb0>)
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003222:	491f      	ldr	r1, [pc, #124]	@ (80032a0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	4313      	orrs	r3, r2
 8003228:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800322a:	f7fe f979 	bl	8001520 <HAL_GetTick>
 800322e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003230:	e009      	b.n	8003246 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003232:	f7fe f975 	bl	8001520 <HAL_GetTick>
 8003236:	4602      	mov	r2, r0
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	1ad3      	subs	r3, r2, r3
 800323c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003240:	d901      	bls.n	8003246 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e028      	b.n	8003298 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003246:	4b16      	ldr	r3, [pc, #88]	@ (80032a0 <HAL_PWREx_ConfigSupply+0xb0>)
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800324e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003252:	d1ee      	bne.n	8003232 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2b1e      	cmp	r3, #30
 8003258:	d008      	beq.n	800326c <HAL_PWREx_ConfigSupply+0x7c>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2b2e      	cmp	r3, #46	@ 0x2e
 800325e:	d005      	beq.n	800326c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b1d      	cmp	r3, #29
 8003264:	d002      	beq.n	800326c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2b2d      	cmp	r3, #45	@ 0x2d
 800326a:	d114      	bne.n	8003296 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800326c:	f7fe f958 	bl	8001520 <HAL_GetTick>
 8003270:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003272:	e009      	b.n	8003288 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003274:	f7fe f954 	bl	8001520 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003282:	d901      	bls.n	8003288 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e007      	b.n	8003298 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003288:	4b05      	ldr	r3, [pc, #20]	@ (80032a0 <HAL_PWREx_ConfigSupply+0xb0>)
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003290:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003294:	d1ee      	bne.n	8003274 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003296:	2300      	movs	r3, #0
}
 8003298:	4618      	mov	r0, r3
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	58024800 	.word	0x58024800

080032a4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80032a4:	b480      	push	{r7}
 80032a6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80032a8:	4b05      	ldr	r3, [pc, #20]	@ (80032c0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4a04      	ldr	r2, [pc, #16]	@ (80032c0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80032ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032b2:	60d3      	str	r3, [r2, #12]
}
 80032b4:	bf00      	nop
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	58024800 	.word	0x58024800

080032c4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af02      	add	r7, sp, #8
 80032ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80032cc:	f7fe f928 	bl	8001520 <HAL_GetTick>
 80032d0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d101      	bne.n	80032dc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e05f      	b.n	800339c <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d107      	bne.n	80032f8 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f7fd fecb 	bl	8001084 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80032ee:	f241 3188 	movw	r1, #5000	@ 0x1388
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f85a 	bl	80033ac <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	3b01      	subs	r3, #1
 8003308:	021a      	lsls	r2, r3, #8
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	430a      	orrs	r2, r1
 8003310:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	2120      	movs	r1, #32
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f852 	bl	80033c8 <QSPI_WaitFlagStateUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003328:	7afb      	ldrb	r3, [r7, #11]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d135      	bne.n	800339a <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	4b1b      	ldr	r3, [pc, #108]	@ (80033a4 <HAL_QSPI_Init+0xe0>)
 8003336:	4013      	ands	r3, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	6852      	ldr	r2, [r2, #4]
 800333c:	0611      	lsls	r1, r2, #24
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	68d2      	ldr	r2, [r2, #12]
 8003342:	4311      	orrs	r1, r2
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	69d2      	ldr	r2, [r2, #28]
 8003348:	4311      	orrs	r1, r2
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6a12      	ldr	r2, [r2, #32]
 800334e:	4311      	orrs	r1, r2
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	6812      	ldr	r2, [r2, #0]
 8003354:	430b      	orrs	r3, r1
 8003356:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685a      	ldr	r2, [r3, #4]
 800335e:	4b12      	ldr	r3, [pc, #72]	@ (80033a8 <HAL_QSPI_Init+0xe4>)
 8003360:	4013      	ands	r3, r2
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6912      	ldr	r2, [r2, #16]
 8003366:	0411      	lsls	r1, r2, #16
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6952      	ldr	r2, [r2, #20]
 800336c:	4311      	orrs	r1, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6992      	ldr	r2, [r2, #24]
 8003372:	4311      	orrs	r1, r2
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6812      	ldr	r2, [r2, #0]
 8003378:	430b      	orrs	r3, r1
 800337a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f042 0201 	orr.w	r2, r2, #1
 800338a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2201      	movs	r2, #1
 8003396:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 800339a:	7afb      	ldrb	r3, [r7, #11]
}
 800339c:	4618      	mov	r0, r3
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	00ffff2f 	.word	0x00ffff2f
 80033a8:	ffe0f8fe 	.word	0xffe0f8fe

080033ac <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80033bc:	bf00      	nop
 80033be:	370c      	adds	r7, #12
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr

080033c8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	60f8      	str	r0, [r7, #12]
 80033d0:	60b9      	str	r1, [r7, #8]
 80033d2:	603b      	str	r3, [r7, #0]
 80033d4:	4613      	mov	r3, r2
 80033d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80033d8:	e01a      	b.n	8003410 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e0:	d016      	beq.n	8003410 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033e2:	f7fe f89d 	bl	8001520 <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d302      	bcc.n	80033f8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d10b      	bne.n	8003410 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2204      	movs	r2, #4
 80033fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003404:	f043 0201 	orr.w	r2, r3, #1
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800340c:	2301      	movs	r3, #1
 800340e:	e00e      	b.n	800342e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689a      	ldr	r2, [r3, #8]
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	4013      	ands	r3, r2
 800341a:	2b00      	cmp	r3, #0
 800341c:	bf14      	ite	ne
 800341e:	2301      	movne	r3, #1
 8003420:	2300      	moveq	r3, #0
 8003422:	b2db      	uxtb	r3, r3
 8003424:	461a      	mov	r2, r3
 8003426:	79fb      	ldrb	r3, [r7, #7]
 8003428:	429a      	cmp	r2, r3
 800342a:	d1d6      	bne.n	80033da <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3710      	adds	r7, #16
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
	...

08003438 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b08c      	sub	sp, #48	@ 0x30
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d102      	bne.n	800344c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	f000 bc48 	b.w	8003cdc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	f000 8088 	beq.w	800356a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800345a:	4b99      	ldr	r3, [pc, #612]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003462:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003464:	4b96      	ldr	r3, [pc, #600]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800346a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800346c:	2b10      	cmp	r3, #16
 800346e:	d007      	beq.n	8003480 <HAL_RCC_OscConfig+0x48>
 8003470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003472:	2b18      	cmp	r3, #24
 8003474:	d111      	bne.n	800349a <HAL_RCC_OscConfig+0x62>
 8003476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003478:	f003 0303 	and.w	r3, r3, #3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d10c      	bne.n	800349a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003480:	4b8f      	ldr	r3, [pc, #572]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d06d      	beq.n	8003568 <HAL_RCC_OscConfig+0x130>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d169      	bne.n	8003568 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	f000 bc21 	b.w	8003cdc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034a2:	d106      	bne.n	80034b2 <HAL_RCC_OscConfig+0x7a>
 80034a4:	4b86      	ldr	r3, [pc, #536]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a85      	ldr	r2, [pc, #532]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ae:	6013      	str	r3, [r2, #0]
 80034b0:	e02e      	b.n	8003510 <HAL_RCC_OscConfig+0xd8>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d10c      	bne.n	80034d4 <HAL_RCC_OscConfig+0x9c>
 80034ba:	4b81      	ldr	r3, [pc, #516]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a80      	ldr	r2, [pc, #512]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	4b7e      	ldr	r3, [pc, #504]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a7d      	ldr	r2, [pc, #500]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034d0:	6013      	str	r3, [r2, #0]
 80034d2:	e01d      	b.n	8003510 <HAL_RCC_OscConfig+0xd8>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034dc:	d10c      	bne.n	80034f8 <HAL_RCC_OscConfig+0xc0>
 80034de:	4b78      	ldr	r3, [pc, #480]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a77      	ldr	r2, [pc, #476]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034e8:	6013      	str	r3, [r2, #0]
 80034ea:	4b75      	ldr	r3, [pc, #468]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a74      	ldr	r2, [pc, #464]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034f4:	6013      	str	r3, [r2, #0]
 80034f6:	e00b      	b.n	8003510 <HAL_RCC_OscConfig+0xd8>
 80034f8:	4b71      	ldr	r3, [pc, #452]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a70      	ldr	r2, [pc, #448]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80034fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003502:	6013      	str	r3, [r2, #0]
 8003504:	4b6e      	ldr	r3, [pc, #440]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a6d      	ldr	r2, [pc, #436]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800350a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800350e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d013      	beq.n	8003540 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003518:	f7fe f802 	bl	8001520 <HAL_GetTick>
 800351c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003520:	f7fd fffe 	bl	8001520 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b64      	cmp	r3, #100	@ 0x64
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e3d4      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003532:	4b63      	ldr	r3, [pc, #396]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d0f0      	beq.n	8003520 <HAL_RCC_OscConfig+0xe8>
 800353e:	e014      	b.n	800356a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003540:	f7fd ffee 	bl	8001520 <HAL_GetTick>
 8003544:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003548:	f7fd ffea 	bl	8001520 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b64      	cmp	r3, #100	@ 0x64
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e3c0      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800355a:	4b59      	ldr	r3, [pc, #356]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f0      	bne.n	8003548 <HAL_RCC_OscConfig+0x110>
 8003566:	e000      	b.n	800356a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003568:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0302 	and.w	r3, r3, #2
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 80ca 	beq.w	800370c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003578:	4b51      	ldr	r3, [pc, #324]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800357a:	691b      	ldr	r3, [r3, #16]
 800357c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003580:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003582:	4b4f      	ldr	r3, [pc, #316]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003586:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d007      	beq.n	800359e <HAL_RCC_OscConfig+0x166>
 800358e:	6a3b      	ldr	r3, [r7, #32]
 8003590:	2b18      	cmp	r3, #24
 8003592:	d156      	bne.n	8003642 <HAL_RCC_OscConfig+0x20a>
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d151      	bne.n	8003642 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800359e:	4b48      	ldr	r3, [pc, #288]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <HAL_RCC_OscConfig+0x17e>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d101      	bne.n	80035b6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e392      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80035b6:	4b42      	ldr	r3, [pc, #264]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f023 0219 	bic.w	r2, r3, #25
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	493f      	ldr	r1, [pc, #252]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80035c4:	4313      	orrs	r3, r2
 80035c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c8:	f7fd ffaa 	bl	8001520 <HAL_GetTick>
 80035cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035ce:	e008      	b.n	80035e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035d0:	f7fd ffa6 	bl	8001520 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b02      	cmp	r3, #2
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e37c      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035e2:	4b37      	ldr	r3, [pc, #220]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0304 	and.w	r3, r3, #4
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d0f0      	beq.n	80035d0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035ee:	f7fd ffc7 	bl	8001580 <HAL_GetREVID>
 80035f2:	4603      	mov	r3, r0
 80035f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d817      	bhi.n	800362c <HAL_RCC_OscConfig+0x1f4>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	691b      	ldr	r3, [r3, #16]
 8003600:	2b40      	cmp	r3, #64	@ 0x40
 8003602:	d108      	bne.n	8003616 <HAL_RCC_OscConfig+0x1de>
 8003604:	4b2e      	ldr	r3, [pc, #184]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800360c:	4a2c      	ldr	r2, [pc, #176]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800360e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003612:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003614:	e07a      	b.n	800370c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003616:	4b2a      	ldr	r3, [pc, #168]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	691b      	ldr	r3, [r3, #16]
 8003622:	031b      	lsls	r3, r3, #12
 8003624:	4926      	ldr	r1, [pc, #152]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003626:	4313      	orrs	r3, r2
 8003628:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800362a:	e06f      	b.n	800370c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800362c:	4b24      	ldr	r3, [pc, #144]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	061b      	lsls	r3, r3, #24
 800363a:	4921      	ldr	r1, [pc, #132]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800363c:	4313      	orrs	r3, r2
 800363e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003640:	e064      	b.n	800370c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d047      	beq.n	80036da <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800364a:	4b1d      	ldr	r3, [pc, #116]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f023 0219 	bic.w	r2, r3, #25
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	68db      	ldr	r3, [r3, #12]
 8003656:	491a      	ldr	r1, [pc, #104]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003658:	4313      	orrs	r3, r2
 800365a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800365c:	f7fd ff60 	bl	8001520 <HAL_GetTick>
 8003660:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003664:	f7fd ff5c 	bl	8001520 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e332      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003676:	4b12      	ldr	r3, [pc, #72]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0304 	and.w	r3, r3, #4
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0f0      	beq.n	8003664 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003682:	f7fd ff7d 	bl	8001580 <HAL_GetREVID>
 8003686:	4603      	mov	r3, r0
 8003688:	f241 0203 	movw	r2, #4099	@ 0x1003
 800368c:	4293      	cmp	r3, r2
 800368e:	d819      	bhi.n	80036c4 <HAL_RCC_OscConfig+0x28c>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	2b40      	cmp	r3, #64	@ 0x40
 8003696:	d108      	bne.n	80036aa <HAL_RCC_OscConfig+0x272>
 8003698:	4b09      	ldr	r3, [pc, #36]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80036a0:	4a07      	ldr	r2, [pc, #28]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80036a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036a6:	6053      	str	r3, [r2, #4]
 80036a8:	e030      	b.n	800370c <HAL_RCC_OscConfig+0x2d4>
 80036aa:	4b05      	ldr	r3, [pc, #20]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	031b      	lsls	r3, r3, #12
 80036b8:	4901      	ldr	r1, [pc, #4]	@ (80036c0 <HAL_RCC_OscConfig+0x288>)
 80036ba:	4313      	orrs	r3, r2
 80036bc:	604b      	str	r3, [r1, #4]
 80036be:	e025      	b.n	800370c <HAL_RCC_OscConfig+0x2d4>
 80036c0:	58024400 	.word	0x58024400
 80036c4:	4b9a      	ldr	r3, [pc, #616]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	061b      	lsls	r3, r3, #24
 80036d2:	4997      	ldr	r1, [pc, #604]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	604b      	str	r3, [r1, #4]
 80036d8:	e018      	b.n	800370c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036da:	4b95      	ldr	r3, [pc, #596]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a94      	ldr	r2, [pc, #592]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80036e0:	f023 0301 	bic.w	r3, r3, #1
 80036e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e6:	f7fd ff1b 	bl	8001520 <HAL_GetTick>
 80036ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80036ec:	e008      	b.n	8003700 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036ee:	f7fd ff17 	bl	8001520 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d901      	bls.n	8003700 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80036fc:	2303      	movs	r3, #3
 80036fe:	e2ed      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003700:	4b8b      	ldr	r3, [pc, #556]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0304 	and.w	r3, r3, #4
 8003708:	2b00      	cmp	r3, #0
 800370a:	d1f0      	bne.n	80036ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0310 	and.w	r3, r3, #16
 8003714:	2b00      	cmp	r3, #0
 8003716:	f000 80a9 	beq.w	800386c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800371a:	4b85      	ldr	r3, [pc, #532]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003722:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003724:	4b82      	ldr	r3, [pc, #520]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003728:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	2b08      	cmp	r3, #8
 800372e:	d007      	beq.n	8003740 <HAL_RCC_OscConfig+0x308>
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	2b18      	cmp	r3, #24
 8003734:	d13a      	bne.n	80037ac <HAL_RCC_OscConfig+0x374>
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f003 0303 	and.w	r3, r3, #3
 800373c:	2b01      	cmp	r3, #1
 800373e:	d135      	bne.n	80037ac <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003740:	4b7b      	ldr	r3, [pc, #492]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003748:	2b00      	cmp	r3, #0
 800374a:	d005      	beq.n	8003758 <HAL_RCC_OscConfig+0x320>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	69db      	ldr	r3, [r3, #28]
 8003750:	2b80      	cmp	r3, #128	@ 0x80
 8003752:	d001      	beq.n	8003758 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e2c1      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003758:	f7fd ff12 	bl	8001580 <HAL_GetREVID>
 800375c:	4603      	mov	r3, r0
 800375e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003762:	4293      	cmp	r3, r2
 8003764:	d817      	bhi.n	8003796 <HAL_RCC_OscConfig+0x35e>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a1b      	ldr	r3, [r3, #32]
 800376a:	2b20      	cmp	r3, #32
 800376c:	d108      	bne.n	8003780 <HAL_RCC_OscConfig+0x348>
 800376e:	4b70      	ldr	r3, [pc, #448]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003776:	4a6e      	ldr	r2, [pc, #440]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003778:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800377c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800377e:	e075      	b.n	800386c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003780:	4b6b      	ldr	r3, [pc, #428]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a1b      	ldr	r3, [r3, #32]
 800378c:	069b      	lsls	r3, r3, #26
 800378e:	4968      	ldr	r1, [pc, #416]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003790:	4313      	orrs	r3, r2
 8003792:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003794:	e06a      	b.n	800386c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003796:	4b66      	ldr	r3, [pc, #408]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a1b      	ldr	r3, [r3, #32]
 80037a2:	061b      	lsls	r3, r3, #24
 80037a4:	4962      	ldr	r1, [pc, #392]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037aa:	e05f      	b.n	800386c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	69db      	ldr	r3, [r3, #28]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d042      	beq.n	800383a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80037b4:	4b5e      	ldr	r3, [pc, #376]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a5d      	ldr	r2, [pc, #372]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80037ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fd feae 	bl	8001520 <HAL_GetTick>
 80037c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80037c8:	f7fd feaa 	bl	8001520 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e280      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037da:	4b55      	ldr	r3, [pc, #340]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d0f0      	beq.n	80037c8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80037e6:	f7fd fecb 	bl	8001580 <HAL_GetREVID>
 80037ea:	4603      	mov	r3, r0
 80037ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d817      	bhi.n	8003824 <HAL_RCC_OscConfig+0x3ec>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	2b20      	cmp	r3, #32
 80037fa:	d108      	bne.n	800380e <HAL_RCC_OscConfig+0x3d6>
 80037fc:	4b4c      	ldr	r3, [pc, #304]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003804:	4a4a      	ldr	r2, [pc, #296]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003806:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800380a:	6053      	str	r3, [r2, #4]
 800380c:	e02e      	b.n	800386c <HAL_RCC_OscConfig+0x434>
 800380e:	4b48      	ldr	r3, [pc, #288]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	069b      	lsls	r3, r3, #26
 800381c:	4944      	ldr	r1, [pc, #272]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 800381e:	4313      	orrs	r3, r2
 8003820:	604b      	str	r3, [r1, #4]
 8003822:	e023      	b.n	800386c <HAL_RCC_OscConfig+0x434>
 8003824:	4b42      	ldr	r3, [pc, #264]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a1b      	ldr	r3, [r3, #32]
 8003830:	061b      	lsls	r3, r3, #24
 8003832:	493f      	ldr	r1, [pc, #252]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003834:	4313      	orrs	r3, r2
 8003836:	60cb      	str	r3, [r1, #12]
 8003838:	e018      	b.n	800386c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800383a:	4b3d      	ldr	r3, [pc, #244]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a3c      	ldr	r2, [pc, #240]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003840:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003844:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003846:	f7fd fe6b 	bl	8001520 <HAL_GetTick>
 800384a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800384e:	f7fd fe67 	bl	8001520 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e23d      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003860:	4b33      	ldr	r3, [pc, #204]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1f0      	bne.n	800384e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0308 	and.w	r3, r3, #8
 8003874:	2b00      	cmp	r3, #0
 8003876:	d036      	beq.n	80038e6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	695b      	ldr	r3, [r3, #20]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d019      	beq.n	80038b4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003880:	4b2b      	ldr	r3, [pc, #172]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003882:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003884:	4a2a      	ldr	r2, [pc, #168]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003886:	f043 0301 	orr.w	r3, r3, #1
 800388a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800388c:	f7fd fe48 	bl	8001520 <HAL_GetTick>
 8003890:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003892:	e008      	b.n	80038a6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003894:	f7fd fe44 	bl	8001520 <HAL_GetTick>
 8003898:	4602      	mov	r2, r0
 800389a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e21a      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038a6:	4b22      	ldr	r3, [pc, #136]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80038a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038aa:	f003 0302 	and.w	r3, r3, #2
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d0f0      	beq.n	8003894 <HAL_RCC_OscConfig+0x45c>
 80038b2:	e018      	b.n	80038e6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038b4:	4b1e      	ldr	r3, [pc, #120]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80038b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b8:	4a1d      	ldr	r2, [pc, #116]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80038ba:	f023 0301 	bic.w	r3, r3, #1
 80038be:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c0:	f7fd fe2e 	bl	8001520 <HAL_GetTick>
 80038c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038c8:	f7fd fe2a 	bl	8001520 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e200      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038da:	4b15      	ldr	r3, [pc, #84]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80038dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1f0      	bne.n	80038c8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0320 	and.w	r3, r3, #32
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d039      	beq.n	8003966 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	699b      	ldr	r3, [r3, #24]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d01c      	beq.n	8003934 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80038fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003900:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003904:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003906:	f7fd fe0b 	bl	8001520 <HAL_GetTick>
 800390a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800390c:	e008      	b.n	8003920 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800390e:	f7fd fe07 	bl	8001520 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	2b02      	cmp	r3, #2
 800391a:	d901      	bls.n	8003920 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800391c:	2303      	movs	r3, #3
 800391e:	e1dd      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003920:	4b03      	ldr	r3, [pc, #12]	@ (8003930 <HAL_RCC_OscConfig+0x4f8>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d0f0      	beq.n	800390e <HAL_RCC_OscConfig+0x4d6>
 800392c:	e01b      	b.n	8003966 <HAL_RCC_OscConfig+0x52e>
 800392e:	bf00      	nop
 8003930:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003934:	4b9b      	ldr	r3, [pc, #620]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a9a      	ldr	r2, [pc, #616]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 800393a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800393e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003940:	f7fd fdee 	bl	8001520 <HAL_GetTick>
 8003944:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003946:	e008      	b.n	800395a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003948:	f7fd fdea 	bl	8001520 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d901      	bls.n	800395a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	e1c0      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800395a:	4b92      	ldr	r3, [pc, #584]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d1f0      	bne.n	8003948 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0304 	and.w	r3, r3, #4
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 8081 	beq.w	8003a76 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003974:	4b8c      	ldr	r3, [pc, #560]	@ (8003ba8 <HAL_RCC_OscConfig+0x770>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a8b      	ldr	r2, [pc, #556]	@ (8003ba8 <HAL_RCC_OscConfig+0x770>)
 800397a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800397e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003980:	f7fd fdce 	bl	8001520 <HAL_GetTick>
 8003984:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003986:	e008      	b.n	800399a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003988:	f7fd fdca 	bl	8001520 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b64      	cmp	r3, #100	@ 0x64
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e1a0      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800399a:	4b83      	ldr	r3, [pc, #524]	@ (8003ba8 <HAL_RCC_OscConfig+0x770>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d0f0      	beq.n	8003988 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d106      	bne.n	80039bc <HAL_RCC_OscConfig+0x584>
 80039ae:	4b7d      	ldr	r3, [pc, #500]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b2:	4a7c      	ldr	r2, [pc, #496]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039b4:	f043 0301 	orr.w	r3, r3, #1
 80039b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80039ba:	e02d      	b.n	8003a18 <HAL_RCC_OscConfig+0x5e0>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d10c      	bne.n	80039de <HAL_RCC_OscConfig+0x5a6>
 80039c4:	4b77      	ldr	r3, [pc, #476]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039c8:	4a76      	ldr	r2, [pc, #472]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039ca:	f023 0301 	bic.w	r3, r3, #1
 80039ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d0:	4b74      	ldr	r3, [pc, #464]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d4:	4a73      	ldr	r2, [pc, #460]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039d6:	f023 0304 	bic.w	r3, r3, #4
 80039da:	6713      	str	r3, [r2, #112]	@ 0x70
 80039dc:	e01c      	b.n	8003a18 <HAL_RCC_OscConfig+0x5e0>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	2b05      	cmp	r3, #5
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x5c8>
 80039e6:	4b6f      	ldr	r3, [pc, #444]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ea:	4a6e      	ldr	r2, [pc, #440]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039ec:	f043 0304 	orr.w	r3, r3, #4
 80039f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f2:	4b6c      	ldr	r3, [pc, #432]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f6:	4a6b      	ldr	r2, [pc, #428]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 80039f8:	f043 0301 	orr.w	r3, r3, #1
 80039fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fe:	e00b      	b.n	8003a18 <HAL_RCC_OscConfig+0x5e0>
 8003a00:	4b68      	ldr	r3, [pc, #416]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a04:	4a67      	ldr	r2, [pc, #412]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a06:	f023 0301 	bic.w	r3, r3, #1
 8003a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0c:	4b65      	ldr	r3, [pc, #404]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a64      	ldr	r2, [pc, #400]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a12:	f023 0304 	bic.w	r3, r3, #4
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d015      	beq.n	8003a4c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fd fd7e 	bl	8001520 <HAL_GetTick>
 8003a24:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a28:	f7fd fd7a 	bl	8001520 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e14e      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a3e:	4b59      	ldr	r3, [pc, #356]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0ee      	beq.n	8003a28 <HAL_RCC_OscConfig+0x5f0>
 8003a4a:	e014      	b.n	8003a76 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4c:	f7fd fd68 	bl	8001520 <HAL_GetTick>
 8003a50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a52:	e00a      	b.n	8003a6a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a54:	f7fd fd64 	bl	8001520 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e138      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a6a:	4b4e      	ldr	r3, [pc, #312]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1ee      	bne.n	8003a54 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 812d 	beq.w	8003cda <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003a80:	4b48      	ldr	r3, [pc, #288]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a88:	2b18      	cmp	r3, #24
 8003a8a:	f000 80bd 	beq.w	8003c08 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	f040 809e 	bne.w	8003bd4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a98:	4b42      	ldr	r3, [pc, #264]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a41      	ldr	r2, [pc, #260]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003a9e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fd fd3c 	bl	8001520 <HAL_GetTick>
 8003aa8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aac:	f7fd fd38 	bl	8001520 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e10e      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003abe:	4b39      	ldr	r3, [pc, #228]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003aca:	4b36      	ldr	r3, [pc, #216]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003acc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ace:	4b37      	ldr	r3, [pc, #220]	@ (8003bac <HAL_RCC_OscConfig+0x774>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ada:	0112      	lsls	r2, r2, #4
 8003adc:	430a      	orrs	r2, r1
 8003ade:	4931      	ldr	r1, [pc, #196]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	628b      	str	r3, [r1, #40]	@ 0x28
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003af2:	3b01      	subs	r3, #1
 8003af4:	025b      	lsls	r3, r3, #9
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	431a      	orrs	r2, r3
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afe:	3b01      	subs	r3, #1
 8003b00:	041b      	lsls	r3, r3, #16
 8003b02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b06:	431a      	orrs	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b0c:	3b01      	subs	r3, #1
 8003b0e:	061b      	lsls	r3, r3, #24
 8003b10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b14:	4923      	ldr	r1, [pc, #140]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003b1a:	4b22      	ldr	r3, [pc, #136]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b1e:	4a21      	ldr	r2, [pc, #132]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b20:	f023 0301 	bic.w	r3, r3, #1
 8003b24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b26:	4b1f      	ldr	r3, [pc, #124]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b2a:	4b21      	ldr	r3, [pc, #132]	@ (8003bb0 <HAL_RCC_OscConfig+0x778>)
 8003b2c:	4013      	ands	r3, r2
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b32:	00d2      	lsls	r2, r2, #3
 8003b34:	491b      	ldr	r1, [pc, #108]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3e:	f023 020c 	bic.w	r2, r3, #12
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b46:	4917      	ldr	r1, [pc, #92]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003b4c:	4b15      	ldr	r3, [pc, #84]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b50:	f023 0202 	bic.w	r2, r3, #2
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b58:	4912      	ldr	r1, [pc, #72]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b62:	4a10      	ldr	r2, [pc, #64]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6e:	4a0d      	ldr	r2, [pc, #52]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b74:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003b76:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003b82:	4b08      	ldr	r3, [pc, #32]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b86:	4a07      	ldr	r2, [pc, #28]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a04      	ldr	r2, [pc, #16]	@ (8003ba4 <HAL_RCC_OscConfig+0x76c>)
 8003b94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b9a:	f7fd fcc1 	bl	8001520 <HAL_GetTick>
 8003b9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ba0:	e011      	b.n	8003bc6 <HAL_RCC_OscConfig+0x78e>
 8003ba2:	bf00      	nop
 8003ba4:	58024400 	.word	0x58024400
 8003ba8:	58024800 	.word	0x58024800
 8003bac:	fffffc0c 	.word	0xfffffc0c
 8003bb0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb4:	f7fd fcb4 	bl	8001520 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e08a      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bc6:	4b47      	ldr	r3, [pc, #284]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0f0      	beq.n	8003bb4 <HAL_RCC_OscConfig+0x77c>
 8003bd2:	e082      	b.n	8003cda <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bd4:	4b43      	ldr	r3, [pc, #268]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a42      	ldr	r2, [pc, #264]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003bda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be0:	f7fd fc9e 	bl	8001520 <HAL_GetTick>
 8003be4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003be6:	e008      	b.n	8003bfa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be8:	f7fd fc9a 	bl	8001520 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b02      	cmp	r3, #2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e070      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003bfa:	4b3a      	ldr	r3, [pc, #232]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1f0      	bne.n	8003be8 <HAL_RCC_OscConfig+0x7b0>
 8003c06:	e068      	b.n	8003cda <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003c08:	4b36      	ldr	r3, [pc, #216]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c0c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c0e:	4b35      	ldr	r3, [pc, #212]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c12:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d031      	beq.n	8003c80 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	f003 0203 	and.w	r2, r3, #3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d12a      	bne.n	8003c80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	091b      	lsrs	r3, r3, #4
 8003c2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d122      	bne.n	8003c80 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c44:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c46:	429a      	cmp	r2, r3
 8003c48:	d11a      	bne.n	8003c80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	0a5b      	lsrs	r3, r3, #9
 8003c4e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c56:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d111      	bne.n	8003c80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	0c1b      	lsrs	r3, r3, #16
 8003c60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c68:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d108      	bne.n	8003c80 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	0e1b      	lsrs	r3, r3, #24
 8003c72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c7a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d001      	beq.n	8003c84 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e02b      	b.n	8003cdc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003c84:	4b17      	ldr	r3, [pc, #92]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c88:	08db      	lsrs	r3, r3, #3
 8003c8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c8e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	429a      	cmp	r2, r3
 8003c98:	d01f      	beq.n	8003cda <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003c9a:	4b12      	ldr	r3, [pc, #72]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9e:	4a11      	ldr	r2, [pc, #68]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003ca0:	f023 0301 	bic.w	r3, r3, #1
 8003ca4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ca6:	f7fd fc3b 	bl	8001520 <HAL_GetTick>
 8003caa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003cac:	bf00      	nop
 8003cae:	f7fd fc37 	bl	8001520 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d0f9      	beq.n	8003cae <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cba:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003cbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce8 <HAL_RCC_OscConfig+0x8b0>)
 8003cc0:	4013      	ands	r3, r2
 8003cc2:	687a      	ldr	r2, [r7, #4]
 8003cc4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003cc6:	00d2      	lsls	r2, r2, #3
 8003cc8:	4906      	ldr	r1, [pc, #24]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003cca:	4313      	orrs	r3, r2
 8003ccc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003cce:	4b05      	ldr	r3, [pc, #20]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd2:	4a04      	ldr	r2, [pc, #16]	@ (8003ce4 <HAL_RCC_OscConfig+0x8ac>)
 8003cd4:	f043 0301 	orr.w	r3, r3, #1
 8003cd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3730      	adds	r7, #48	@ 0x30
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	58024400 	.word	0x58024400
 8003ce8:	ffff0007 	.word	0xffff0007

08003cec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e19c      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d00:	4b8a      	ldr	r3, [pc, #552]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 030f 	and.w	r3, r3, #15
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d910      	bls.n	8003d30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d0e:	4b87      	ldr	r3, [pc, #540]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f023 020f 	bic.w	r2, r3, #15
 8003d16:	4985      	ldr	r1, [pc, #532]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d1e:	4b83      	ldr	r3, [pc, #524]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 030f 	and.w	r3, r3, #15
 8003d26:	683a      	ldr	r2, [r7, #0]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d001      	beq.n	8003d30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	e184      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0304 	and.w	r3, r3, #4
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d010      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	691a      	ldr	r2, [r3, #16]
 8003d40:	4b7b      	ldr	r3, [pc, #492]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003d42:	699b      	ldr	r3, [r3, #24]
 8003d44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d908      	bls.n	8003d5e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d4c:	4b78      	ldr	r3, [pc, #480]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003d4e:	699b      	ldr	r3, [r3, #24]
 8003d50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	4975      	ldr	r1, [pc, #468]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d010      	beq.n	8003d8c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695a      	ldr	r2, [r3, #20]
 8003d6e:	4b70      	ldr	r3, [pc, #448]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003d70:	69db      	ldr	r3, [r3, #28]
 8003d72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d908      	bls.n	8003d8c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d7a:	4b6d      	ldr	r3, [pc, #436]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003d7c:	69db      	ldr	r3, [r3, #28]
 8003d7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	496a      	ldr	r1, [pc, #424]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0310 	and.w	r3, r3, #16
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d010      	beq.n	8003dba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	699a      	ldr	r2, [r3, #24]
 8003d9c:	4b64      	ldr	r3, [pc, #400]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003d9e:	69db      	ldr	r3, [r3, #28]
 8003da0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d908      	bls.n	8003dba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003da8:	4b61      	ldr	r3, [pc, #388]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003daa:	69db      	ldr	r3, [r3, #28]
 8003dac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	699b      	ldr	r3, [r3, #24]
 8003db4:	495e      	ldr	r1, [pc, #376]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0320 	and.w	r3, r3, #32
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d010      	beq.n	8003de8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69da      	ldr	r2, [r3, #28]
 8003dca:	4b59      	ldr	r3, [pc, #356]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003dcc:	6a1b      	ldr	r3, [r3, #32]
 8003dce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d908      	bls.n	8003de8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003dd6:	4b56      	ldr	r3, [pc, #344]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003dd8:	6a1b      	ldr	r3, [r3, #32]
 8003dda:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	4953      	ldr	r1, [pc, #332]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d010      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	68da      	ldr	r2, [r3, #12]
 8003df8:	4b4d      	ldr	r3, [pc, #308]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	f003 030f 	and.w	r3, r3, #15
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d908      	bls.n	8003e16 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e04:	4b4a      	ldr	r3, [pc, #296]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	f023 020f 	bic.w	r2, r3, #15
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4947      	ldr	r1, [pc, #284]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d055      	beq.n	8003ece <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003e22:	4b43      	ldr	r3, [pc, #268]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	4940      	ldr	r1, [pc, #256]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d107      	bne.n	8003e4c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d121      	bne.n	8003e8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e0f6      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b03      	cmp	r3, #3
 8003e52:	d107      	bne.n	8003e64 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e54:	4b36      	ldr	r3, [pc, #216]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d115      	bne.n	8003e8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0ea      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d107      	bne.n	8003e7c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e6c:	4b30      	ldr	r3, [pc, #192]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d109      	bne.n	8003e8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e0de      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e7c:	4b2c      	ldr	r3, [pc, #176]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e0d6      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e8c:	4b28      	ldr	r3, [pc, #160]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	f023 0207 	bic.w	r2, r3, #7
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	4925      	ldr	r1, [pc, #148]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e9e:	f7fd fb3f 	bl	8001520 <HAL_GetTick>
 8003ea2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ea4:	e00a      	b.n	8003ebc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ea6:	f7fd fb3b 	bl	8001520 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d901      	bls.n	8003ebc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003eb8:	2303      	movs	r3, #3
 8003eba:	e0be      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ebc:	4b1c      	ldr	r3, [pc, #112]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003ebe:	691b      	ldr	r3, [r3, #16]
 8003ec0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	00db      	lsls	r3, r3, #3
 8003eca:	429a      	cmp	r2, r3
 8003ecc:	d1eb      	bne.n	8003ea6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d010      	beq.n	8003efc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68da      	ldr	r2, [r3, #12]
 8003ede:	4b14      	ldr	r3, [pc, #80]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003ee0:	699b      	ldr	r3, [r3, #24]
 8003ee2:	f003 030f 	and.w	r3, r3, #15
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d208      	bcs.n	8003efc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eea:	4b11      	ldr	r3, [pc, #68]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	f023 020f 	bic.w	r2, r3, #15
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	68db      	ldr	r3, [r3, #12]
 8003ef6:	490e      	ldr	r1, [pc, #56]	@ (8003f30 <HAL_RCC_ClockConfig+0x244>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003efc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 030f 	and.w	r3, r3, #15
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d214      	bcs.n	8003f34 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f0a:	4b08      	ldr	r3, [pc, #32]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f023 020f 	bic.w	r2, r3, #15
 8003f12:	4906      	ldr	r1, [pc, #24]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f1a:	4b04      	ldr	r3, [pc, #16]	@ (8003f2c <HAL_RCC_ClockConfig+0x240>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	683a      	ldr	r2, [r7, #0]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d005      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e086      	b.n	800403a <HAL_RCC_ClockConfig+0x34e>
 8003f2c:	52002000 	.word	0x52002000
 8003f30:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0304 	and.w	r3, r3, #4
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d010      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691a      	ldr	r2, [r3, #16]
 8003f44:	4b3f      	ldr	r3, [pc, #252]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d208      	bcs.n	8003f62 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f50:	4b3c      	ldr	r3, [pc, #240]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003f52:	699b      	ldr	r3, [r3, #24]
 8003f54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	691b      	ldr	r3, [r3, #16]
 8003f5c:	4939      	ldr	r1, [pc, #228]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0308 	and.w	r3, r3, #8
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d010      	beq.n	8003f90 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	695a      	ldr	r2, [r3, #20]
 8003f72:	4b34      	ldr	r3, [pc, #208]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003f74:	69db      	ldr	r3, [r3, #28]
 8003f76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d208      	bcs.n	8003f90 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003f7e:	4b31      	ldr	r3, [pc, #196]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	492e      	ldr	r1, [pc, #184]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0310 	and.w	r3, r3, #16
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d010      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	699a      	ldr	r2, [r3, #24]
 8003fa0:	4b28      	ldr	r3, [pc, #160]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003fa2:	69db      	ldr	r3, [r3, #28]
 8003fa4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d208      	bcs.n	8003fbe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fac:	4b25      	ldr	r3, [pc, #148]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003fae:	69db      	ldr	r3, [r3, #28]
 8003fb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	4922      	ldr	r1, [pc, #136]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0320 	and.w	r3, r3, #32
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d010      	beq.n	8003fec <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	69da      	ldr	r2, [r3, #28]
 8003fce:	4b1d      	ldr	r3, [pc, #116]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003fd0:	6a1b      	ldr	r3, [r3, #32]
 8003fd2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d208      	bcs.n	8003fec <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003fda:	4b1a      	ldr	r3, [pc, #104]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	69db      	ldr	r3, [r3, #28]
 8003fe6:	4917      	ldr	r1, [pc, #92]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003fec:	f000 f834 	bl	8004058 <HAL_RCC_GetSysClockFreq>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	4b14      	ldr	r3, [pc, #80]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	0a1b      	lsrs	r3, r3, #8
 8003ff8:	f003 030f 	and.w	r3, r3, #15
 8003ffc:	4912      	ldr	r1, [pc, #72]	@ (8004048 <HAL_RCC_ClockConfig+0x35c>)
 8003ffe:	5ccb      	ldrb	r3, [r1, r3]
 8004000:	f003 031f 	and.w	r3, r3, #31
 8004004:	fa22 f303 	lsr.w	r3, r2, r3
 8004008:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800400a:	4b0e      	ldr	r3, [pc, #56]	@ (8004044 <HAL_RCC_ClockConfig+0x358>)
 800400c:	699b      	ldr	r3, [r3, #24]
 800400e:	f003 030f 	and.w	r3, r3, #15
 8004012:	4a0d      	ldr	r2, [pc, #52]	@ (8004048 <HAL_RCC_ClockConfig+0x35c>)
 8004014:	5cd3      	ldrb	r3, [r2, r3]
 8004016:	f003 031f 	and.w	r3, r3, #31
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	fa22 f303 	lsr.w	r3, r2, r3
 8004020:	4a0a      	ldr	r2, [pc, #40]	@ (800404c <HAL_RCC_ClockConfig+0x360>)
 8004022:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004024:	4a0a      	ldr	r2, [pc, #40]	@ (8004050 <HAL_RCC_ClockConfig+0x364>)
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800402a:	4b0a      	ldr	r3, [pc, #40]	@ (8004054 <HAL_RCC_ClockConfig+0x368>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7fd fa2c 	bl	800148c <HAL_InitTick>
 8004034:	4603      	mov	r3, r0
 8004036:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004038:	7bfb      	ldrb	r3, [r7, #15]
}
 800403a:	4618      	mov	r0, r3
 800403c:	3718      	adds	r7, #24
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	58024400 	.word	0x58024400
 8004048:	080060a8 	.word	0x080060a8
 800404c:	24000004 	.word	0x24000004
 8004050:	24000000 	.word	0x24000000
 8004054:	24000028 	.word	0x24000028

08004058 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004058:	b480      	push	{r7}
 800405a:	b089      	sub	sp, #36	@ 0x24
 800405c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800405e:	4bb3      	ldr	r3, [pc, #716]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004066:	2b18      	cmp	r3, #24
 8004068:	f200 8155 	bhi.w	8004316 <HAL_RCC_GetSysClockFreq+0x2be>
 800406c:	a201      	add	r2, pc, #4	@ (adr r2, 8004074 <HAL_RCC_GetSysClockFreq+0x1c>)
 800406e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004072:	bf00      	nop
 8004074:	080040d9 	.word	0x080040d9
 8004078:	08004317 	.word	0x08004317
 800407c:	08004317 	.word	0x08004317
 8004080:	08004317 	.word	0x08004317
 8004084:	08004317 	.word	0x08004317
 8004088:	08004317 	.word	0x08004317
 800408c:	08004317 	.word	0x08004317
 8004090:	08004317 	.word	0x08004317
 8004094:	080040ff 	.word	0x080040ff
 8004098:	08004317 	.word	0x08004317
 800409c:	08004317 	.word	0x08004317
 80040a0:	08004317 	.word	0x08004317
 80040a4:	08004317 	.word	0x08004317
 80040a8:	08004317 	.word	0x08004317
 80040ac:	08004317 	.word	0x08004317
 80040b0:	08004317 	.word	0x08004317
 80040b4:	08004105 	.word	0x08004105
 80040b8:	08004317 	.word	0x08004317
 80040bc:	08004317 	.word	0x08004317
 80040c0:	08004317 	.word	0x08004317
 80040c4:	08004317 	.word	0x08004317
 80040c8:	08004317 	.word	0x08004317
 80040cc:	08004317 	.word	0x08004317
 80040d0:	08004317 	.word	0x08004317
 80040d4:	0800410b 	.word	0x0800410b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040d8:	4b94      	ldr	r3, [pc, #592]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0320 	and.w	r3, r3, #32
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d009      	beq.n	80040f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040e4:	4b91      	ldr	r3, [pc, #580]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	08db      	lsrs	r3, r3, #3
 80040ea:	f003 0303 	and.w	r3, r3, #3
 80040ee:	4a90      	ldr	r2, [pc, #576]	@ (8004330 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80040f0:	fa22 f303 	lsr.w	r3, r2, r3
 80040f4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80040f6:	e111      	b.n	800431c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80040f8:	4b8d      	ldr	r3, [pc, #564]	@ (8004330 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80040fa:	61bb      	str	r3, [r7, #24]
      break;
 80040fc:	e10e      	b.n	800431c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80040fe:	4b8d      	ldr	r3, [pc, #564]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004100:	61bb      	str	r3, [r7, #24]
      break;
 8004102:	e10b      	b.n	800431c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004104:	4b8c      	ldr	r3, [pc, #560]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004106:	61bb      	str	r3, [r7, #24]
      break;
 8004108:	e108      	b.n	800431c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800410a:	4b88      	ldr	r3, [pc, #544]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800410c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410e:	f003 0303 	and.w	r3, r3, #3
 8004112:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004114:	4b85      	ldr	r3, [pc, #532]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004118:	091b      	lsrs	r3, r3, #4
 800411a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800411e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004120:	4b82      	ldr	r3, [pc, #520]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800412a:	4b80      	ldr	r3, [pc, #512]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800412c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800412e:	08db      	lsrs	r3, r3, #3
 8004130:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004134:	68fa      	ldr	r2, [r7, #12]
 8004136:	fb02 f303 	mul.w	r3, r2, r3
 800413a:	ee07 3a90 	vmov	s15, r3
 800413e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004142:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80e1 	beq.w	8004310 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800414e:	697b      	ldr	r3, [r7, #20]
 8004150:	2b02      	cmp	r3, #2
 8004152:	f000 8083 	beq.w	800425c <HAL_RCC_GetSysClockFreq+0x204>
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2b02      	cmp	r3, #2
 800415a:	f200 80a1 	bhi.w	80042a0 <HAL_RCC_GetSysClockFreq+0x248>
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d003      	beq.n	800416c <HAL_RCC_GetSysClockFreq+0x114>
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d056      	beq.n	8004218 <HAL_RCC_GetSysClockFreq+0x1c0>
 800416a:	e099      	b.n	80042a0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800416c:	4b6f      	ldr	r3, [pc, #444]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0320 	and.w	r3, r3, #32
 8004174:	2b00      	cmp	r3, #0
 8004176:	d02d      	beq.n	80041d4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004178:	4b6c      	ldr	r3, [pc, #432]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	08db      	lsrs	r3, r3, #3
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	4a6b      	ldr	r2, [pc, #428]	@ (8004330 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004184:	fa22 f303 	lsr.w	r3, r2, r3
 8004188:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	ee07 3a90 	vmov	s15, r3
 8004190:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	ee07 3a90 	vmov	s15, r3
 800419a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800419e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041a2:	4b62      	ldr	r3, [pc, #392]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041aa:	ee07 3a90 	vmov	s15, r3
 80041ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80041b6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800433c <HAL_RCC_GetSysClockFreq+0x2e4>
 80041ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ce:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80041d2:	e087      	b.n	80042e4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	ee07 3a90 	vmov	s15, r3
 80041da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041de:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004340 <HAL_RCC_GetSysClockFreq+0x2e8>
 80041e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041e6:	4b51      	ldr	r3, [pc, #324]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041ee:	ee07 3a90 	vmov	s15, r3
 80041f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80041fa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800433c <HAL_RCC_GetSysClockFreq+0x2e4>
 80041fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004202:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004206:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800420a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800420e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004212:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004216:	e065      	b.n	80042e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	ee07 3a90 	vmov	s15, r3
 800421e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004222:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004226:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800422a:	4b40      	ldr	r3, [pc, #256]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800423a:	ed97 6a02 	vldr	s12, [r7, #8]
 800423e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800433c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004242:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004246:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800424a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800424e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004256:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800425a:	e043      	b.n	80042e4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	ee07 3a90 	vmov	s15, r3
 8004262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004266:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004348 <HAL_RCC_GetSysClockFreq+0x2f0>
 800426a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800426e:	4b2f      	ldr	r3, [pc, #188]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004272:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004276:	ee07 3a90 	vmov	s15, r3
 800427a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800427e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004282:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800433c <HAL_RCC_GetSysClockFreq+0x2e4>
 8004286:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800428a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800428e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004292:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004296:	ee67 7a27 	vmul.f32	s15, s14, s15
 800429a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800429e:	e021      	b.n	80042e4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	ee07 3a90 	vmov	s15, r3
 80042a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042aa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2ec>
 80042ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042b2:	4b1e      	ldr	r3, [pc, #120]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ba:	ee07 3a90 	vmov	s15, r3
 80042be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80042c6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800433c <HAL_RCC_GetSysClockFreq+0x2e4>
 80042ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042e2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80042e4:	4b11      	ldr	r3, [pc, #68]	@ (800432c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e8:	0a5b      	lsrs	r3, r3, #9
 80042ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042ee:	3301      	adds	r3, #1
 80042f0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	ee07 3a90 	vmov	s15, r3
 80042f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80042fc:	edd7 6a07 	vldr	s13, [r7, #28]
 8004300:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004304:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004308:	ee17 3a90 	vmov	r3, s15
 800430c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800430e:	e005      	b.n	800431c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004310:	2300      	movs	r3, #0
 8004312:	61bb      	str	r3, [r7, #24]
      break;
 8004314:	e002      	b.n	800431c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004316:	4b07      	ldr	r3, [pc, #28]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004318:	61bb      	str	r3, [r7, #24]
      break;
 800431a:	bf00      	nop
  }

  return sysclockfreq;
 800431c:	69bb      	ldr	r3, [r7, #24]
}
 800431e:	4618      	mov	r0, r3
 8004320:	3724      	adds	r7, #36	@ 0x24
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	58024400 	.word	0x58024400
 8004330:	03d09000 	.word	0x03d09000
 8004334:	003d0900 	.word	0x003d0900
 8004338:	017d7840 	.word	0x017d7840
 800433c:	46000000 	.word	0x46000000
 8004340:	4c742400 	.word	0x4c742400
 8004344:	4a742400 	.word	0x4a742400
 8004348:	4bbebc20 	.word	0x4bbebc20

0800434c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800434c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004350:	b0ca      	sub	sp, #296	@ 0x128
 8004352:	af00      	add	r7, sp, #0
 8004354:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004358:	2300      	movs	r3, #0
 800435a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800435e:	2300      	movs	r3, #0
 8004360:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004364:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800436c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004370:	2500      	movs	r5, #0
 8004372:	ea54 0305 	orrs.w	r3, r4, r5
 8004376:	d049      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800437e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004382:	d02f      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004384:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004388:	d828      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800438a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800438e:	d01a      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004390:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004394:	d822      	bhi.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800439a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800439e:	d007      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80043a0:	e01c      	b.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043a2:	4bb8      	ldr	r3, [pc, #736]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a6:	4ab7      	ldr	r2, [pc, #732]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043ae:	e01a      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b4:	3308      	adds	r3, #8
 80043b6:	2102      	movs	r1, #2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f001 f9d1 	bl	8005760 <RCCEx_PLL2_Config>
 80043be:	4603      	mov	r3, r0
 80043c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043c4:	e00f      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80043c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ca:	3328      	adds	r3, #40	@ 0x28
 80043cc:	2102      	movs	r1, #2
 80043ce:	4618      	mov	r0, r3
 80043d0:	f001 fa78 	bl	80058c4 <RCCEx_PLL3_Config>
 80043d4:	4603      	mov	r3, r0
 80043d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80043da:	e004      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043e2:	e000      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80043e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d10a      	bne.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80043ee:	4ba5      	ldr	r3, [pc, #660]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043f2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80043f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043fc:	4aa1      	ldr	r2, [pc, #644]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043fe:	430b      	orrs	r3, r1
 8004400:	6513      	str	r3, [r2, #80]	@ 0x50
 8004402:	e003      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004404:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004408:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800440c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004414:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004418:	f04f 0900 	mov.w	r9, #0
 800441c:	ea58 0309 	orrs.w	r3, r8, r9
 8004420:	d047      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004428:	2b04      	cmp	r3, #4
 800442a:	d82a      	bhi.n	8004482 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800442c:	a201      	add	r2, pc, #4	@ (adr r2, 8004434 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800442e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004432:	bf00      	nop
 8004434:	08004449 	.word	0x08004449
 8004438:	08004457 	.word	0x08004457
 800443c:	0800446d 	.word	0x0800446d
 8004440:	0800448b 	.word	0x0800448b
 8004444:	0800448b 	.word	0x0800448b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004448:	4b8e      	ldr	r3, [pc, #568]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800444a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444c:	4a8d      	ldr	r2, [pc, #564]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800444e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004452:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004454:	e01a      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800445a:	3308      	adds	r3, #8
 800445c:	2100      	movs	r1, #0
 800445e:	4618      	mov	r0, r3
 8004460:	f001 f97e 	bl	8005760 <RCCEx_PLL2_Config>
 8004464:	4603      	mov	r3, r0
 8004466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800446a:	e00f      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800446c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004470:	3328      	adds	r3, #40	@ 0x28
 8004472:	2100      	movs	r1, #0
 8004474:	4618      	mov	r0, r3
 8004476:	f001 fa25 	bl	80058c4 <RCCEx_PLL3_Config>
 800447a:	4603      	mov	r3, r0
 800447c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004480:	e004      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004488:	e000      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800448a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800448c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10a      	bne.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004494:	4b7b      	ldr	r3, [pc, #492]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004496:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004498:	f023 0107 	bic.w	r1, r3, #7
 800449c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044a2:	4a78      	ldr	r2, [pc, #480]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044a4:	430b      	orrs	r3, r1
 80044a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80044a8:	e003      	b.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80044b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ba:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80044be:	f04f 0b00 	mov.w	fp, #0
 80044c2:	ea5a 030b 	orrs.w	r3, sl, fp
 80044c6:	d04c      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80044c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044d2:	d030      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80044d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044d8:	d829      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044da:	2bc0      	cmp	r3, #192	@ 0xc0
 80044dc:	d02d      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80044de:	2bc0      	cmp	r3, #192	@ 0xc0
 80044e0:	d825      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044e2:	2b80      	cmp	r3, #128	@ 0x80
 80044e4:	d018      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80044e6:	2b80      	cmp	r3, #128	@ 0x80
 80044e8:	d821      	bhi.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d002      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80044ee:	2b40      	cmp	r3, #64	@ 0x40
 80044f0:	d007      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80044f2:	e01c      	b.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044f4:	4b63      	ldr	r3, [pc, #396]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f8:	4a62      	ldr	r2, [pc, #392]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004500:	e01c      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004506:	3308      	adds	r3, #8
 8004508:	2100      	movs	r1, #0
 800450a:	4618      	mov	r0, r3
 800450c:	f001 f928 	bl	8005760 <RCCEx_PLL2_Config>
 8004510:	4603      	mov	r3, r0
 8004512:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004516:	e011      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451c:	3328      	adds	r3, #40	@ 0x28
 800451e:	2100      	movs	r1, #0
 8004520:	4618      	mov	r0, r3
 8004522:	f001 f9cf 	bl	80058c4 <RCCEx_PLL3_Config>
 8004526:	4603      	mov	r3, r0
 8004528:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800452c:	e006      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004534:	e002      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004536:	bf00      	nop
 8004538:	e000      	b.n	800453c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800453a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800453c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004544:	4b4f      	ldr	r3, [pc, #316]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004546:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004548:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800454c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004552:	4a4c      	ldr	r2, [pc, #304]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004554:	430b      	orrs	r3, r1
 8004556:	6513      	str	r3, [r2, #80]	@ 0x50
 8004558:	e003      	b.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800455a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800455e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004562:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800456a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800456e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004572:	2300      	movs	r3, #0
 8004574:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004578:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800457c:	460b      	mov	r3, r1
 800457e:	4313      	orrs	r3, r2
 8004580:	d053      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004586:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800458a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800458e:	d035      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004590:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004594:	d82e      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004596:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800459a:	d031      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800459c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80045a0:	d828      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80045a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045a6:	d01a      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x292>
 80045a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045ac:	d822      	bhi.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80045b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045b6:	d007      	beq.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80045b8:	e01c      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ba:	4b32      	ldr	r3, [pc, #200]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045be:	4a31      	ldr	r2, [pc, #196]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045c6:	e01c      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045cc:	3308      	adds	r3, #8
 80045ce:	2100      	movs	r1, #0
 80045d0:	4618      	mov	r0, r3
 80045d2:	f001 f8c5 	bl	8005760 <RCCEx_PLL2_Config>
 80045d6:	4603      	mov	r3, r0
 80045d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80045dc:	e011      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80045de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e2:	3328      	adds	r3, #40	@ 0x28
 80045e4:	2100      	movs	r1, #0
 80045e6:	4618      	mov	r0, r3
 80045e8:	f001 f96c 	bl	80058c4 <RCCEx_PLL3_Config>
 80045ec:	4603      	mov	r3, r0
 80045ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80045f2:	e006      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80045f4:	2301      	movs	r3, #1
 80045f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045fa:	e002      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80045fc:	bf00      	nop
 80045fe:	e000      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004606:	2b00      	cmp	r3, #0
 8004608:	d10b      	bne.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800460a:	4b1e      	ldr	r3, [pc, #120]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800460c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800460e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004616:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800461a:	4a1a      	ldr	r2, [pc, #104]	@ (8004684 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800461c:	430b      	orrs	r3, r1
 800461e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004620:	e003      	b.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004622:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004626:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800462a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004632:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004636:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800463a:	2300      	movs	r3, #0
 800463c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004640:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004644:	460b      	mov	r3, r1
 8004646:	4313      	orrs	r3, r2
 8004648:	d056      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004652:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004656:	d038      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004658:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800465c:	d831      	bhi.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800465e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004662:	d034      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004664:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004668:	d82b      	bhi.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800466a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800466e:	d01d      	beq.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004670:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004674:	d825      	bhi.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004676:	2b00      	cmp	r3, #0
 8004678:	d006      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800467a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800467e:	d00a      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004680:	e01f      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004682:	bf00      	nop
 8004684:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004688:	4ba2      	ldr	r3, [pc, #648]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800468a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800468c:	4aa1      	ldr	r2, [pc, #644]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800468e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004692:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004694:	e01c      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004696:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469a:	3308      	adds	r3, #8
 800469c:	2100      	movs	r1, #0
 800469e:	4618      	mov	r0, r3
 80046a0:	f001 f85e 	bl	8005760 <RCCEx_PLL2_Config>
 80046a4:	4603      	mov	r3, r0
 80046a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80046aa:	e011      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046b0:	3328      	adds	r3, #40	@ 0x28
 80046b2:	2100      	movs	r1, #0
 80046b4:	4618      	mov	r0, r3
 80046b6:	f001 f905 	bl	80058c4 <RCCEx_PLL3_Config>
 80046ba:	4603      	mov	r3, r0
 80046bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046c0:	e006      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046c8:	e002      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80046ca:	bf00      	nop
 80046cc:	e000      	b.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80046ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10b      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80046d8:	4b8e      	ldr	r3, [pc, #568]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046dc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80046e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80046e8:	4a8a      	ldr	r2, [pc, #552]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80046ea:	430b      	orrs	r3, r1
 80046ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80046ee:	e003      	b.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004700:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004704:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004708:	2300      	movs	r3, #0
 800470a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800470e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004712:	460b      	mov	r3, r1
 8004714:	4313      	orrs	r3, r2
 8004716:	d03a      	beq.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800471e:	2b30      	cmp	r3, #48	@ 0x30
 8004720:	d01f      	beq.n	8004762 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004722:	2b30      	cmp	r3, #48	@ 0x30
 8004724:	d819      	bhi.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004726:	2b20      	cmp	r3, #32
 8004728:	d00c      	beq.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800472a:	2b20      	cmp	r3, #32
 800472c:	d815      	bhi.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800472e:	2b00      	cmp	r3, #0
 8004730:	d019      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004732:	2b10      	cmp	r3, #16
 8004734:	d111      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004736:	4b77      	ldr	r3, [pc, #476]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004738:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473a:	4a76      	ldr	r2, [pc, #472]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800473c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004740:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004742:	e011      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004748:	3308      	adds	r3, #8
 800474a:	2102      	movs	r1, #2
 800474c:	4618      	mov	r0, r3
 800474e:	f001 f807 	bl	8005760 <RCCEx_PLL2_Config>
 8004752:	4603      	mov	r3, r0
 8004754:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004758:	e006      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004760:	e002      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004762:	bf00      	nop
 8004764:	e000      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004766:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800476c:	2b00      	cmp	r3, #0
 800476e:	d10a      	bne.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004770:	4b68      	ldr	r3, [pc, #416]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004774:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800477e:	4a65      	ldr	r2, [pc, #404]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004780:	430b      	orrs	r3, r1
 8004782:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004784:	e003      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800478a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800478e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004796:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800479a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800479e:	2300      	movs	r3, #0
 80047a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80047a4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80047a8:	460b      	mov	r3, r1
 80047aa:	4313      	orrs	r3, r2
 80047ac:	d051      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80047ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047b8:	d035      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80047ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047be:	d82e      	bhi.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047c4:	d031      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80047c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80047ca:	d828      	bhi.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047d0:	d01a      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80047d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047d6:	d822      	bhi.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80047dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e0:	d007      	beq.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80047e2:	e01c      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047e4:	4b4b      	ldr	r3, [pc, #300]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e8:	4a4a      	ldr	r2, [pc, #296]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80047f0:	e01c      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f6:	3308      	adds	r3, #8
 80047f8:	2100      	movs	r1, #0
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 ffb0 	bl	8005760 <RCCEx_PLL2_Config>
 8004800:	4603      	mov	r3, r0
 8004802:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004806:	e011      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480c:	3328      	adds	r3, #40	@ 0x28
 800480e:	2100      	movs	r1, #0
 8004810:	4618      	mov	r0, r3
 8004812:	f001 f857 	bl	80058c4 <RCCEx_PLL3_Config>
 8004816:	4603      	mov	r3, r0
 8004818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800481c:	e006      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004824:	e002      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004826:	bf00      	nop
 8004828:	e000      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800482a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800482c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004830:	2b00      	cmp	r3, #0
 8004832:	d10a      	bne.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004834:	4b37      	ldr	r3, [pc, #220]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004836:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004838:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800483c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004840:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004842:	4a34      	ldr	r2, [pc, #208]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004844:	430b      	orrs	r3, r1
 8004846:	6513      	str	r3, [r2, #80]	@ 0x50
 8004848:	e003      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800484a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800484e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800485e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004862:	2300      	movs	r3, #0
 8004864:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004868:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800486c:	460b      	mov	r3, r1
 800486e:	4313      	orrs	r3, r2
 8004870:	d056      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004872:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004876:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004878:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800487c:	d033      	beq.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800487e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004882:	d82c      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004884:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004888:	d02f      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800488a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800488e:	d826      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004890:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004894:	d02b      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004896:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800489a:	d820      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 800489c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048a0:	d012      	beq.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80048a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048a6:	d81a      	bhi.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d022      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80048ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048b0:	d115      	bne.n	80048de <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b6:	3308      	adds	r3, #8
 80048b8:	2101      	movs	r1, #1
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 ff50 	bl	8005760 <RCCEx_PLL2_Config>
 80048c0:	4603      	mov	r3, r0
 80048c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80048c6:	e015      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048cc:	3328      	adds	r3, #40	@ 0x28
 80048ce:	2101      	movs	r1, #1
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 fff7 	bl	80058c4 <RCCEx_PLL3_Config>
 80048d6:	4603      	mov	r3, r0
 80048d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80048dc:	e00a      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048e4:	e006      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048e6:	bf00      	nop
 80048e8:	e004      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048ea:	bf00      	nop
 80048ec:	e002      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048ee:	bf00      	nop
 80048f0:	e000      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80048f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10d      	bne.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80048fc:	4b05      	ldr	r3, [pc, #20]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004900:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004908:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800490a:	4a02      	ldr	r2, [pc, #8]	@ (8004914 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800490c:	430b      	orrs	r3, r1
 800490e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004910:	e006      	b.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004912:	bf00      	nop
 8004914:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004918:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800491c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004928:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800492c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004930:	2300      	movs	r3, #0
 8004932:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004936:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800493a:	460b      	mov	r3, r1
 800493c:	4313      	orrs	r3, r2
 800493e:	d055      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004944:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004948:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800494c:	d033      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800494e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004952:	d82c      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004958:	d02f      	beq.n	80049ba <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800495a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800495e:	d826      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004960:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004964:	d02b      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004966:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800496a:	d820      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800496c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004970:	d012      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004972:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004976:	d81a      	bhi.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004978:	2b00      	cmp	r3, #0
 800497a:	d022      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800497c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004980:	d115      	bne.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004982:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004986:	3308      	adds	r3, #8
 8004988:	2101      	movs	r1, #1
 800498a:	4618      	mov	r0, r3
 800498c:	f000 fee8 	bl	8005760 <RCCEx_PLL2_Config>
 8004990:	4603      	mov	r3, r0
 8004992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004996:	e015      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800499c:	3328      	adds	r3, #40	@ 0x28
 800499e:	2101      	movs	r1, #1
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 ff8f 	bl	80058c4 <RCCEx_PLL3_Config>
 80049a6:	4603      	mov	r3, r0
 80049a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80049ac:	e00a      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049b4:	e006      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049b6:	bf00      	nop
 80049b8:	e004      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049ba:	bf00      	nop
 80049bc:	e002      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049be:	bf00      	nop
 80049c0:	e000      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80049c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10b      	bne.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80049cc:	4ba3      	ldr	r3, [pc, #652]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049d0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80049d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80049dc:	4a9f      	ldr	r2, [pc, #636]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049de:	430b      	orrs	r3, r1
 80049e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80049e2:	e003      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80049f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80049fc:	2300      	movs	r3, #0
 80049fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004a02:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004a06:	460b      	mov	r3, r1
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	d037      	beq.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004a0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a12:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a16:	d00e      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004a18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a1c:	d816      	bhi.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d018      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004a22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a26:	d111      	bne.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a28:	4b8c      	ldr	r3, [pc, #560]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2c:	4a8b      	ldr	r2, [pc, #556]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a34:	e00f      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	3308      	adds	r3, #8
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f000 fe8e 	bl	8005760 <RCCEx_PLL2_Config>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004a4a:	e004      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a52:	e000      	b.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004a54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d10a      	bne.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004a5e:	4b7f      	ldr	r3, [pc, #508]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a62:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a6c:	4a7b      	ldr	r2, [pc, #492]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a6e:	430b      	orrs	r3, r1
 8004a70:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a72:	e003      	b.n	8004a7c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a84:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004a88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004a92:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004a96:	460b      	mov	r3, r1
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	d039      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aa2:	2b03      	cmp	r3, #3
 8004aa4:	d81c      	bhi.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8004aac <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aac:	08004ae9 	.word	0x08004ae9
 8004ab0:	08004abd 	.word	0x08004abd
 8004ab4:	08004acb 	.word	0x08004acb
 8004ab8:	08004ae9 	.word	0x08004ae9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004abc:	4b67      	ldr	r3, [pc, #412]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004abe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac0:	4a66      	ldr	r2, [pc, #408]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ac8:	e00f      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	3308      	adds	r3, #8
 8004ad0:	2102      	movs	r1, #2
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f000 fe44 	bl	8005760 <RCCEx_PLL2_Config>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ade:	e004      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ae6:	e000      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004ae8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d10a      	bne.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004af2:	4b5a      	ldr	r3, [pc, #360]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004af6:	f023 0103 	bic.w	r1, r3, #3
 8004afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b00:	4a56      	ldr	r2, [pc, #344]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b02:	430b      	orrs	r3, r1
 8004b04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b06:	e003      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b18:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004b1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b20:	2300      	movs	r3, #0
 8004b22:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b26:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	f000 809f 	beq.w	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b32:	4b4b      	ldr	r3, [pc, #300]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a4a      	ldr	r2, [pc, #296]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b3e:	f7fc fcef 	bl	8001520 <HAL_GetTick>
 8004b42:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b46:	e00b      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b48:	f7fc fcea 	bl	8001520 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b64      	cmp	r3, #100	@ 0x64
 8004b56:	d903      	bls.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b5e:	e005      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b60:	4b3f      	ldr	r3, [pc, #252]	@ (8004c60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d0ed      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004b6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d179      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004b74:	4b39      	ldr	r3, [pc, #228]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b76:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b7c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004b80:	4053      	eors	r3, r2
 8004b82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d015      	beq.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b8a:	4b34      	ldr	r3, [pc, #208]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b96:	4b31      	ldr	r3, [pc, #196]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b9a:	4a30      	ldr	r2, [pc, #192]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ba0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ba2:	4b2e      	ldr	r3, [pc, #184]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba6:	4a2d      	ldr	r2, [pc, #180]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ba8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bac:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004bae:	4a2b      	ldr	r2, [pc, #172]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bb0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004bb4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bc2:	d118      	bne.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bc4:	f7fc fcac 	bl	8001520 <HAL_GetTick>
 8004bc8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bcc:	e00d      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bce:	f7fc fca7 	bl	8001520 <HAL_GetTick>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004bd8:	1ad2      	subs	r2, r2, r3
 8004bda:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d903      	bls.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004be8:	e005      	b.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004bea:	4b1c      	ldr	r3, [pc, #112]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d0eb      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004bf6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d129      	bne.n	8004c52 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c0e:	d10e      	bne.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004c10:	4b12      	ldr	r3, [pc, #72]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c20:	091a      	lsrs	r2, r3, #4
 8004c22:	4b10      	ldr	r3, [pc, #64]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	4a0d      	ldr	r2, [pc, #52]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c28:	430b      	orrs	r3, r1
 8004c2a:	6113      	str	r3, [r2, #16]
 8004c2c:	e005      	b.n	8004c3a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c30:	691b      	ldr	r3, [r3, #16]
 8004c32:	4a0a      	ldr	r2, [pc, #40]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c34:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004c38:	6113      	str	r3, [r2, #16]
 8004c3a:	4b08      	ldr	r3, [pc, #32]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c3c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c4a:	4a04      	ldr	r2, [pc, #16]	@ (8004c5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c4c:	430b      	orrs	r3, r1
 8004c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004c50:	e00e      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004c5a:	e009      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004c5c:	58024400 	.word	0x58024400
 8004c60:	58024800 	.word	0x58024800
 8004c64:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c78:	f002 0301 	and.w	r3, r2, #1
 8004c7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c80:	2300      	movs	r3, #0
 8004c82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004c86:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c8a:	460b      	mov	r3, r1
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	f000 8089 	beq.w	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c98:	2b28      	cmp	r3, #40	@ 0x28
 8004c9a:	d86b      	bhi.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ca2:	bf00      	nop
 8004ca4:	08004d7d 	.word	0x08004d7d
 8004ca8:	08004d75 	.word	0x08004d75
 8004cac:	08004d75 	.word	0x08004d75
 8004cb0:	08004d75 	.word	0x08004d75
 8004cb4:	08004d75 	.word	0x08004d75
 8004cb8:	08004d75 	.word	0x08004d75
 8004cbc:	08004d75 	.word	0x08004d75
 8004cc0:	08004d75 	.word	0x08004d75
 8004cc4:	08004d49 	.word	0x08004d49
 8004cc8:	08004d75 	.word	0x08004d75
 8004ccc:	08004d75 	.word	0x08004d75
 8004cd0:	08004d75 	.word	0x08004d75
 8004cd4:	08004d75 	.word	0x08004d75
 8004cd8:	08004d75 	.word	0x08004d75
 8004cdc:	08004d75 	.word	0x08004d75
 8004ce0:	08004d75 	.word	0x08004d75
 8004ce4:	08004d5f 	.word	0x08004d5f
 8004ce8:	08004d75 	.word	0x08004d75
 8004cec:	08004d75 	.word	0x08004d75
 8004cf0:	08004d75 	.word	0x08004d75
 8004cf4:	08004d75 	.word	0x08004d75
 8004cf8:	08004d75 	.word	0x08004d75
 8004cfc:	08004d75 	.word	0x08004d75
 8004d00:	08004d75 	.word	0x08004d75
 8004d04:	08004d7d 	.word	0x08004d7d
 8004d08:	08004d75 	.word	0x08004d75
 8004d0c:	08004d75 	.word	0x08004d75
 8004d10:	08004d75 	.word	0x08004d75
 8004d14:	08004d75 	.word	0x08004d75
 8004d18:	08004d75 	.word	0x08004d75
 8004d1c:	08004d75 	.word	0x08004d75
 8004d20:	08004d75 	.word	0x08004d75
 8004d24:	08004d7d 	.word	0x08004d7d
 8004d28:	08004d75 	.word	0x08004d75
 8004d2c:	08004d75 	.word	0x08004d75
 8004d30:	08004d75 	.word	0x08004d75
 8004d34:	08004d75 	.word	0x08004d75
 8004d38:	08004d75 	.word	0x08004d75
 8004d3c:	08004d75 	.word	0x08004d75
 8004d40:	08004d75 	.word	0x08004d75
 8004d44:	08004d7d 	.word	0x08004d7d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4c:	3308      	adds	r3, #8
 8004d4e:	2101      	movs	r1, #1
 8004d50:	4618      	mov	r0, r3
 8004d52:	f000 fd05 	bl	8005760 <RCCEx_PLL2_Config>
 8004d56:	4603      	mov	r3, r0
 8004d58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d5c:	e00f      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d62:	3328      	adds	r3, #40	@ 0x28
 8004d64:	2101      	movs	r1, #1
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 fdac 	bl	80058c4 <RCCEx_PLL3_Config>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004d72:	e004      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d7a:	e000      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004d7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10a      	bne.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004d86:	4bbf      	ldr	r3, [pc, #764]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d94:	4abb      	ldr	r2, [pc, #748]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d96:	430b      	orrs	r3, r1
 8004d98:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d9a:	e003      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004da0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dac:	f002 0302 	and.w	r3, r2, #2
 8004db0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004db4:	2300      	movs	r3, #0
 8004db6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004dba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	d041      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004dca:	2b05      	cmp	r3, #5
 8004dcc:	d824      	bhi.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004dce:	a201      	add	r2, pc, #4	@ (adr r2, 8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd4:	08004e21 	.word	0x08004e21
 8004dd8:	08004ded 	.word	0x08004ded
 8004ddc:	08004e03 	.word	0x08004e03
 8004de0:	08004e21 	.word	0x08004e21
 8004de4:	08004e21 	.word	0x08004e21
 8004de8:	08004e21 	.word	0x08004e21
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004df0:	3308      	adds	r3, #8
 8004df2:	2101      	movs	r1, #1
 8004df4:	4618      	mov	r0, r3
 8004df6:	f000 fcb3 	bl	8005760 <RCCEx_PLL2_Config>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e00:	e00f      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e06:	3328      	adds	r3, #40	@ 0x28
 8004e08:	2101      	movs	r1, #1
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f000 fd5a 	bl	80058c4 <RCCEx_PLL3_Config>
 8004e10:	4603      	mov	r3, r0
 8004e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004e16:	e004      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e1e:	e000      	b.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004e20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d10a      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004e2a:	4b96      	ldr	r3, [pc, #600]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e2e:	f023 0107 	bic.w	r1, r3, #7
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e38:	4a92      	ldr	r2, [pc, #584]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004e3a:	430b      	orrs	r3, r1
 8004e3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e3e:	e003      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e50:	f002 0304 	and.w	r3, r2, #4
 8004e54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e58:	2300      	movs	r3, #0
 8004e5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e5e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004e62:	460b      	mov	r3, r1
 8004e64:	4313      	orrs	r3, r2
 8004e66:	d044      	beq.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e70:	2b05      	cmp	r3, #5
 8004e72:	d825      	bhi.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004e74:	a201      	add	r2, pc, #4	@ (adr r2, 8004e7c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e7a:	bf00      	nop
 8004e7c:	08004ec9 	.word	0x08004ec9
 8004e80:	08004e95 	.word	0x08004e95
 8004e84:	08004eab 	.word	0x08004eab
 8004e88:	08004ec9 	.word	0x08004ec9
 8004e8c:	08004ec9 	.word	0x08004ec9
 8004e90:	08004ec9 	.word	0x08004ec9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e98:	3308      	adds	r3, #8
 8004e9a:	2101      	movs	r1, #1
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f000 fc5f 	bl	8005760 <RCCEx_PLL2_Config>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ea8:	e00f      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eae:	3328      	adds	r3, #40	@ 0x28
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 fd06 	bl	80058c4 <RCCEx_PLL3_Config>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ebe:	e004      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ec0:	2301      	movs	r3, #1
 8004ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ec6:	e000      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004ec8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10b      	bne.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ed2:	4b6c      	ldr	r3, [pc, #432]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ed6:	f023 0107 	bic.w	r1, r3, #7
 8004eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ede:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee2:	4a68      	ldr	r2, [pc, #416]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ee4:	430b      	orrs	r3, r1
 8004ee6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004ee8:	e003      	b.n	8004ef2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004efa:	f002 0320 	and.w	r3, r2, #32
 8004efe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004f02:	2300      	movs	r3, #0
 8004f04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004f08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	d055      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f1e:	d033      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004f20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f24:	d82c      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f2a:	d02f      	beq.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f30:	d826      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f32:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f36:	d02b      	beq.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004f38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f3c:	d820      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f42:	d012      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004f44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f48:	d81a      	bhi.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d022      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004f4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f52:	d115      	bne.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f58:	3308      	adds	r3, #8
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f000 fbff 	bl	8005760 <RCCEx_PLL2_Config>
 8004f62:	4603      	mov	r3, r0
 8004f64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f68:	e015      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f6e:	3328      	adds	r3, #40	@ 0x28
 8004f70:	2102      	movs	r1, #2
 8004f72:	4618      	mov	r0, r3
 8004f74:	f000 fca6 	bl	80058c4 <RCCEx_PLL3_Config>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004f7e:	e00a      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f86:	e006      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f88:	bf00      	nop
 8004f8a:	e004      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f8c:	bf00      	nop
 8004f8e:	e002      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f90:	bf00      	nop
 8004f92:	e000      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004f94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d10b      	bne.n	8004fb6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004f9e:	4b39      	ldr	r3, [pc, #228]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fae:	4a35      	ldr	r2, [pc, #212]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fb0:	430b      	orrs	r3, r1
 8004fb2:	6553      	str	r3, [r2, #84]	@ 0x54
 8004fb4:	e003      	b.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004fca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004fce:	2300      	movs	r3, #0
 8004fd0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004fd4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	d058      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004fde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004fe6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004fea:	d033      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004fec:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004ff0:	d82c      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ff2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ff6:	d02f      	beq.n	8005058 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004ff8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ffc:	d826      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004ffe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005002:	d02b      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005004:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005008:	d820      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800500a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800500e:	d012      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005010:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005014:	d81a      	bhi.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005016:	2b00      	cmp	r3, #0
 8005018:	d022      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800501a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800501e:	d115      	bne.n	800504c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005024:	3308      	adds	r3, #8
 8005026:	2100      	movs	r1, #0
 8005028:	4618      	mov	r0, r3
 800502a:	f000 fb99 	bl	8005760 <RCCEx_PLL2_Config>
 800502e:	4603      	mov	r3, r0
 8005030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005034:	e015      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800503a:	3328      	adds	r3, #40	@ 0x28
 800503c:	2102      	movs	r1, #2
 800503e:	4618      	mov	r0, r3
 8005040:	f000 fc40 	bl	80058c4 <RCCEx_PLL3_Config>
 8005044:	4603      	mov	r3, r0
 8005046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800504a:	e00a      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005052:	e006      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005054:	bf00      	nop
 8005056:	e004      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005058:	bf00      	nop
 800505a:	e002      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800505c:	bf00      	nop
 800505e:	e000      	b.n	8005062 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005060:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10e      	bne.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800506a:	4b06      	ldr	r3, [pc, #24]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800506c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800506e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005072:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005076:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800507a:	4a02      	ldr	r2, [pc, #8]	@ (8005084 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800507c:	430b      	orrs	r3, r1
 800507e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005080:	e006      	b.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005082:	bf00      	nop
 8005084:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800508c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005098:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800509c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050a0:	2300      	movs	r3, #0
 80050a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050a6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80050aa:	460b      	mov	r3, r1
 80050ac:	4313      	orrs	r3, r2
 80050ae:	d055      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80050b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80050b8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80050bc:	d033      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80050be:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80050c2:	d82c      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050c8:	d02f      	beq.n	800512a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80050ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050ce:	d826      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050d0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050d4:	d02b      	beq.n	800512e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80050d6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80050da:	d820      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050e0:	d012      	beq.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80050e2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050e6:	d81a      	bhi.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d022      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80050ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050f0:	d115      	bne.n	800511e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80050f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f6:	3308      	adds	r3, #8
 80050f8:	2100      	movs	r1, #0
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 fb30 	bl	8005760 <RCCEx_PLL2_Config>
 8005100:	4603      	mov	r3, r0
 8005102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005106:	e015      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510c:	3328      	adds	r3, #40	@ 0x28
 800510e:	2102      	movs	r1, #2
 8005110:	4618      	mov	r0, r3
 8005112:	f000 fbd7 	bl	80058c4 <RCCEx_PLL3_Config>
 8005116:	4603      	mov	r3, r0
 8005118:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800511c:	e00a      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005124:	e006      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005126:	bf00      	nop
 8005128:	e004      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800512a:	bf00      	nop
 800512c:	e002      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800512e:	bf00      	nop
 8005130:	e000      	b.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005132:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005138:	2b00      	cmp	r3, #0
 800513a:	d10b      	bne.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800513c:	4ba1      	ldr	r3, [pc, #644]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800513e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005140:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005144:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005148:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800514c:	4a9d      	ldr	r2, [pc, #628]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800514e:	430b      	orrs	r3, r1
 8005150:	6593      	str	r3, [r2, #88]	@ 0x58
 8005152:	e003      	b.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005154:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005158:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800515c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005164:	f002 0308 	and.w	r3, r2, #8
 8005168:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800516c:	2300      	movs	r3, #0
 800516e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005172:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005176:	460b      	mov	r3, r1
 8005178:	4313      	orrs	r3, r2
 800517a:	d01e      	beq.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800517c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005180:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005188:	d10c      	bne.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	3328      	adds	r3, #40	@ 0x28
 8005190:	2102      	movs	r1, #2
 8005192:	4618      	mov	r0, r3
 8005194:	f000 fb96 	bl	80058c4 <RCCEx_PLL3_Config>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	d002      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80051a4:	4b87      	ldr	r3, [pc, #540]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051a8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80051ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051b4:	4a83      	ldr	r2, [pc, #524]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051b6:	430b      	orrs	r3, r1
 80051b8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80051ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c2:	f002 0310 	and.w	r3, r2, #16
 80051c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051ca:	2300      	movs	r3, #0
 80051cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80051d0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80051d4:	460b      	mov	r3, r1
 80051d6:	4313      	orrs	r3, r2
 80051d8:	d01e      	beq.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80051da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80051e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051e6:	d10c      	bne.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80051e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ec:	3328      	adds	r3, #40	@ 0x28
 80051ee:	2102      	movs	r1, #2
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 fb67 	bl	80058c4 <RCCEx_PLL3_Config>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005202:	4b70      	ldr	r3, [pc, #448]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005204:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005206:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800520a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005212:	4a6c      	ldr	r2, [pc, #432]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005214:	430b      	orrs	r3, r1
 8005216:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800521c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005220:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005224:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005228:	2300      	movs	r3, #0
 800522a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800522e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005232:	460b      	mov	r3, r1
 8005234:	4313      	orrs	r3, r2
 8005236:	d03e      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800523c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005240:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005244:	d022      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005246:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800524a:	d81b      	bhi.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005254:	d00b      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005256:	e015      	b.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525c:	3308      	adds	r3, #8
 800525e:	2100      	movs	r1, #0
 8005260:	4618      	mov	r0, r3
 8005262:	f000 fa7d 	bl	8005760 <RCCEx_PLL2_Config>
 8005266:	4603      	mov	r3, r0
 8005268:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800526c:	e00f      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800526e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005272:	3328      	adds	r3, #40	@ 0x28
 8005274:	2102      	movs	r1, #2
 8005276:	4618      	mov	r0, r3
 8005278:	f000 fb24 	bl	80058c4 <RCCEx_PLL3_Config>
 800527c:	4603      	mov	r3, r0
 800527e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005282:	e004      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800528a:	e000      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800528c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800528e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10b      	bne.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005296:	4b4b      	ldr	r3, [pc, #300]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800529a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800529e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80052a6:	4a47      	ldr	r2, [pc, #284]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052a8:	430b      	orrs	r3, r1
 80052aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80052ac:	e003      	b.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80052c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052c4:	2300      	movs	r3, #0
 80052c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80052c8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80052cc:	460b      	mov	r3, r1
 80052ce:	4313      	orrs	r3, r2
 80052d0:	d03b      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052de:	d01f      	beq.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80052e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052e4:	d818      	bhi.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80052e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052ea:	d003      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80052ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052f0:	d007      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80052f2:	e011      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052f4:	4b33      	ldr	r3, [pc, #204]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052f8:	4a32      	ldr	r2, [pc, #200]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005300:	e00f      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005306:	3328      	adds	r3, #40	@ 0x28
 8005308:	2101      	movs	r1, #1
 800530a:	4618      	mov	r0, r3
 800530c:	f000 fada 	bl	80058c4 <RCCEx_PLL3_Config>
 8005310:	4603      	mov	r3, r0
 8005312:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8005316:	e004      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800531e:	e000      	b.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005320:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005322:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10b      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800532a:	4b26      	ldr	r3, [pc, #152]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800532c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800532e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800533a:	4a22      	ldr	r2, [pc, #136]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800533c:	430b      	orrs	r3, r1
 800533e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005340:	e003      	b.n	800534a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005346:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800534a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800534e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005352:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005356:	673b      	str	r3, [r7, #112]	@ 0x70
 8005358:	2300      	movs	r3, #0
 800535a:	677b      	str	r3, [r7, #116]	@ 0x74
 800535c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005360:	460b      	mov	r3, r1
 8005362:	4313      	orrs	r3, r2
 8005364:	d034      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800536a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800536c:	2b00      	cmp	r3, #0
 800536e:	d003      	beq.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005374:	d007      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005376:	e011      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005378:	4b12      	ldr	r3, [pc, #72]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800537a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537c:	4a11      	ldr	r2, [pc, #68]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800537e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005382:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005384:	e00e      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538a:	3308      	adds	r3, #8
 800538c:	2102      	movs	r1, #2
 800538e:	4618      	mov	r0, r3
 8005390:	f000 f9e6 	bl	8005760 <RCCEx_PLL2_Config>
 8005394:	4603      	mov	r3, r0
 8005396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800539a:	e003      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10d      	bne.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80053ac:	4b05      	ldr	r3, [pc, #20]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053b0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ba:	4a02      	ldr	r2, [pc, #8]	@ (80053c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053bc:	430b      	orrs	r3, r1
 80053be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80053c0:	e006      	b.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80053c2:	bf00      	nop
 80053c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80053d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80053dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80053de:	2300      	movs	r3, #0
 80053e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80053e2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80053e6:	460b      	mov	r3, r1
 80053e8:	4313      	orrs	r3, r2
 80053ea:	d00c      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80053ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f0:	3328      	adds	r3, #40	@ 0x28
 80053f2:	2102      	movs	r1, #2
 80053f4:	4618      	mov	r0, r3
 80053f6:	f000 fa65 	bl	80058c4 <RCCEx_PLL3_Config>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d002      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800540a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800540e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005412:	663b      	str	r3, [r7, #96]	@ 0x60
 8005414:	2300      	movs	r3, #0
 8005416:	667b      	str	r3, [r7, #100]	@ 0x64
 8005418:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800541c:	460b      	mov	r3, r1
 800541e:	4313      	orrs	r3, r2
 8005420:	d038      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800542a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800542e:	d018      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005430:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005434:	d811      	bhi.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005436:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800543a:	d014      	beq.n	8005466 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800543c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005440:	d80b      	bhi.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005442:	2b00      	cmp	r3, #0
 8005444:	d011      	beq.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005446:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800544a:	d106      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800544c:	4bc3      	ldr	r3, [pc, #780]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800544e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005450:	4ac2      	ldr	r2, [pc, #776]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005452:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005456:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005458:	e008      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005460:	e004      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005462:	bf00      	nop
 8005464:	e002      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005466:	bf00      	nop
 8005468:	e000      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800546a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800546c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005470:	2b00      	cmp	r3, #0
 8005472:	d10b      	bne.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005474:	4bb9      	ldr	r3, [pc, #740]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005476:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005478:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800547c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005480:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005484:	4ab5      	ldr	r2, [pc, #724]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005486:	430b      	orrs	r3, r1
 8005488:	6553      	str	r3, [r2, #84]	@ 0x54
 800548a:	e003      	b.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800548c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005490:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80054a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80054a2:	2300      	movs	r3, #0
 80054a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054a6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80054aa:	460b      	mov	r3, r1
 80054ac:	4313      	orrs	r3, r2
 80054ae:	d009      	beq.n	80054c4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80054b0:	4baa      	ldr	r3, [pc, #680]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054b4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80054b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054be:	4aa7      	ldr	r2, [pc, #668]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054c0:	430b      	orrs	r3, r1
 80054c2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80054c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054cc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80054d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80054d2:	2300      	movs	r3, #0
 80054d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80054d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80054da:	460b      	mov	r3, r1
 80054dc:	4313      	orrs	r3, r2
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80054e0:	4b9e      	ldr	r3, [pc, #632]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054e2:	691b      	ldr	r3, [r3, #16]
 80054e4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80054f0:	4a9a      	ldr	r2, [pc, #616]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80054f2:	430b      	orrs	r3, r1
 80054f4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80054f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054fe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005502:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005504:	2300      	movs	r3, #0
 8005506:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005508:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800550c:	460b      	mov	r3, r1
 800550e:	4313      	orrs	r3, r2
 8005510:	d009      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005512:	4b92      	ldr	r3, [pc, #584]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005514:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005516:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800551a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005520:	4a8e      	ldr	r2, [pc, #568]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005522:	430b      	orrs	r3, r1
 8005524:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005532:	643b      	str	r3, [r7, #64]	@ 0x40
 8005534:	2300      	movs	r3, #0
 8005536:	647b      	str	r3, [r7, #68]	@ 0x44
 8005538:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800553c:	460b      	mov	r3, r1
 800553e:	4313      	orrs	r3, r2
 8005540:	d00e      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005542:	4b86      	ldr	r3, [pc, #536]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	4a85      	ldr	r2, [pc, #532]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005548:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800554c:	6113      	str	r3, [r2, #16]
 800554e:	4b83      	ldr	r3, [pc, #524]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005550:	6919      	ldr	r1, [r3, #16]
 8005552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005556:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800555a:	4a80      	ldr	r2, [pc, #512]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800555c:	430b      	orrs	r3, r1
 800555e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005568:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800556c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800556e:	2300      	movs	r3, #0
 8005570:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005572:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005576:	460b      	mov	r3, r1
 8005578:	4313      	orrs	r3, r2
 800557a:	d009      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800557c:	4b77      	ldr	r3, [pc, #476]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800557e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005580:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005588:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800558a:	4a74      	ldr	r2, [pc, #464]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800558c:	430b      	orrs	r3, r1
 800558e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005598:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800559c:	633b      	str	r3, [r7, #48]	@ 0x30
 800559e:	2300      	movs	r3, #0
 80055a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80055a2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80055a6:	460b      	mov	r3, r1
 80055a8:	4313      	orrs	r3, r2
 80055aa:	d00a      	beq.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055ac:	4b6b      	ldr	r3, [pc, #428]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80055b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055bc:	4a67      	ldr	r2, [pc, #412]	@ (800575c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055be:	430b      	orrs	r3, r1
 80055c0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80055c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	2100      	movs	r1, #0
 80055cc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055d4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80055d8:	460b      	mov	r3, r1
 80055da:	4313      	orrs	r3, r2
 80055dc:	d011      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80055de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e2:	3308      	adds	r3, #8
 80055e4:	2100      	movs	r1, #0
 80055e6:	4618      	mov	r0, r3
 80055e8:	f000 f8ba 	bl	8005760 <RCCEx_PLL2_Config>
 80055ec:	4603      	mov	r3, r0
 80055ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80055f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560a:	2100      	movs	r1, #0
 800560c:	6239      	str	r1, [r7, #32]
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	627b      	str	r3, [r7, #36]	@ 0x24
 8005614:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005618:	460b      	mov	r3, r1
 800561a:	4313      	orrs	r3, r2
 800561c:	d011      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800561e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005622:	3308      	adds	r3, #8
 8005624:	2101      	movs	r1, #1
 8005626:	4618      	mov	r0, r3
 8005628:	f000 f89a 	bl	8005760 <RCCEx_PLL2_Config>
 800562c:	4603      	mov	r3, r0
 800562e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800563a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800563e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564a:	2100      	movs	r1, #0
 800564c:	61b9      	str	r1, [r7, #24]
 800564e:	f003 0304 	and.w	r3, r3, #4
 8005652:	61fb      	str	r3, [r7, #28]
 8005654:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005658:	460b      	mov	r3, r1
 800565a:	4313      	orrs	r3, r2
 800565c:	d011      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800565e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005662:	3308      	adds	r3, #8
 8005664:	2102      	movs	r1, #2
 8005666:	4618      	mov	r0, r3
 8005668:	f000 f87a 	bl	8005760 <RCCEx_PLL2_Config>
 800566c:	4603      	mov	r3, r0
 800566e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005676:	2b00      	cmp	r3, #0
 8005678:	d003      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800567a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800567e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568a:	2100      	movs	r1, #0
 800568c:	6139      	str	r1, [r7, #16]
 800568e:	f003 0308 	and.w	r3, r3, #8
 8005692:	617b      	str	r3, [r7, #20]
 8005694:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005698:	460b      	mov	r3, r1
 800569a:	4313      	orrs	r3, r2
 800569c:	d011      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800569e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a2:	3328      	adds	r3, #40	@ 0x28
 80056a4:	2100      	movs	r1, #0
 80056a6:	4618      	mov	r0, r3
 80056a8:	f000 f90c 	bl	80058c4 <RCCEx_PLL3_Config>
 80056ac:	4603      	mov	r3, r0
 80056ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80056b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d003      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80056c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ca:	2100      	movs	r1, #0
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	f003 0310 	and.w	r3, r3, #16
 80056d2:	60fb      	str	r3, [r7, #12]
 80056d4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80056d8:	460b      	mov	r3, r1
 80056da:	4313      	orrs	r3, r2
 80056dc:	d011      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80056de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056e2:	3328      	adds	r3, #40	@ 0x28
 80056e4:	2101      	movs	r1, #1
 80056e6:	4618      	mov	r0, r3
 80056e8:	f000 f8ec 	bl	80058c4 <RCCEx_PLL3_Config>
 80056ec:	4603      	mov	r3, r0
 80056ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80056f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80056fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	2100      	movs	r1, #0
 800570c:	6039      	str	r1, [r7, #0]
 800570e:	f003 0320 	and.w	r3, r3, #32
 8005712:	607b      	str	r3, [r7, #4]
 8005714:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005718:	460b      	mov	r3, r1
 800571a:	4313      	orrs	r3, r2
 800571c:	d011      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800571e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005722:	3328      	adds	r3, #40	@ 0x28
 8005724:	2102      	movs	r1, #2
 8005726:	4618      	mov	r0, r3
 8005728:	f000 f8cc 	bl	80058c4 <RCCEx_PLL3_Config>
 800572c:	4603      	mov	r3, r0
 800572e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005732:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800573e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005742:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800574a:	2300      	movs	r3, #0
 800574c:	e000      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
}
 8005750:	4618      	mov	r0, r3
 8005752:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005756:	46bd      	mov	sp, r7
 8005758:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800575c:	58024400 	.word	0x58024400

08005760 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800576e:	4b53      	ldr	r3, [pc, #332]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005772:	f003 0303 	and.w	r3, r3, #3
 8005776:	2b03      	cmp	r3, #3
 8005778:	d101      	bne.n	800577e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e099      	b.n	80058b2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800577e:	4b4f      	ldr	r3, [pc, #316]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a4e      	ldr	r2, [pc, #312]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005784:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005788:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800578a:	f7fb fec9 	bl	8001520 <HAL_GetTick>
 800578e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005790:	e008      	b.n	80057a4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005792:	f7fb fec5 	bl	8001520 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	2b02      	cmp	r3, #2
 800579e:	d901      	bls.n	80057a4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e086      	b.n	80058b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80057a4:	4b45      	ldr	r3, [pc, #276]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1f0      	bne.n	8005792 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80057b0:	4b42      	ldr	r3, [pc, #264]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 80057b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057b4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	031b      	lsls	r3, r3, #12
 80057be:	493f      	ldr	r1, [pc, #252]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 80057c0:	4313      	orrs	r3, r2
 80057c2:	628b      	str	r3, [r1, #40]	@ 0x28
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	3b01      	subs	r3, #1
 80057ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	025b      	lsls	r3, r3, #9
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	431a      	orrs	r2, r3
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	3b01      	subs	r3, #1
 80057e0:	041b      	lsls	r3, r3, #16
 80057e2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80057e6:	431a      	orrs	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	3b01      	subs	r3, #1
 80057ee:	061b      	lsls	r3, r3, #24
 80057f0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80057f4:	4931      	ldr	r1, [pc, #196]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80057fa:	4b30      	ldr	r3, [pc, #192]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 80057fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	492d      	ldr	r1, [pc, #180]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005808:	4313      	orrs	r3, r2
 800580a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800580c:	4b2b      	ldr	r3, [pc, #172]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 800580e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005810:	f023 0220 	bic.w	r2, r3, #32
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	4928      	ldr	r1, [pc, #160]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 800581a:	4313      	orrs	r3, r2
 800581c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800581e:	4b27      	ldr	r3, [pc, #156]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005822:	4a26      	ldr	r2, [pc, #152]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005824:	f023 0310 	bic.w	r3, r3, #16
 8005828:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800582a:	4b24      	ldr	r3, [pc, #144]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 800582c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800582e:	4b24      	ldr	r3, [pc, #144]	@ (80058c0 <RCCEx_PLL2_Config+0x160>)
 8005830:	4013      	ands	r3, r2
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	69d2      	ldr	r2, [r2, #28]
 8005836:	00d2      	lsls	r2, r2, #3
 8005838:	4920      	ldr	r1, [pc, #128]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 800583a:	4313      	orrs	r3, r2
 800583c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800583e:	4b1f      	ldr	r3, [pc, #124]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005842:	4a1e      	ldr	r2, [pc, #120]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005844:	f043 0310 	orr.w	r3, r3, #16
 8005848:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d106      	bne.n	800585e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005850:	4b1a      	ldr	r3, [pc, #104]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005854:	4a19      	ldr	r2, [pc, #100]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005856:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800585a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800585c:	e00f      	b.n	800587e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d106      	bne.n	8005872 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005864:	4b15      	ldr	r3, [pc, #84]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005868:	4a14      	ldr	r2, [pc, #80]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 800586a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800586e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005870:	e005      	b.n	800587e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005872:	4b12      	ldr	r3, [pc, #72]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005876:	4a11      	ldr	r2, [pc, #68]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005878:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800587c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800587e:	4b0f      	ldr	r3, [pc, #60]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a0e      	ldr	r2, [pc, #56]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 8005884:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005888:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800588a:	f7fb fe49 	bl	8001520 <HAL_GetTick>
 800588e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005890:	e008      	b.n	80058a4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005892:	f7fb fe45 	bl	8001520 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	2b02      	cmp	r3, #2
 800589e:	d901      	bls.n	80058a4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e006      	b.n	80058b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80058a4:	4b05      	ldr	r3, [pc, #20]	@ (80058bc <RCCEx_PLL2_Config+0x15c>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d0f0      	beq.n	8005892 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80058b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	58024400 	.word	0x58024400
 80058c0:	ffff0007 	.word	0xffff0007

080058c4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058ce:	2300      	movs	r3, #0
 80058d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80058d2:	4b53      	ldr	r3, [pc, #332]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80058d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	2b03      	cmp	r3, #3
 80058dc:	d101      	bne.n	80058e2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80058de:	2301      	movs	r3, #1
 80058e0:	e099      	b.n	8005a16 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80058e2:	4b4f      	ldr	r3, [pc, #316]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a4e      	ldr	r2, [pc, #312]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80058e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058ee:	f7fb fe17 	bl	8001520 <HAL_GetTick>
 80058f2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80058f4:	e008      	b.n	8005908 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80058f6:	f7fb fe13 	bl	8001520 <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	68bb      	ldr	r3, [r7, #8]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	2b02      	cmp	r3, #2
 8005902:	d901      	bls.n	8005908 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005904:	2303      	movs	r3, #3
 8005906:	e086      	b.n	8005a16 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005908:	4b45      	ldr	r3, [pc, #276]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005910:	2b00      	cmp	r3, #0
 8005912:	d1f0      	bne.n	80058f6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005914:	4b42      	ldr	r3, [pc, #264]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005918:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	051b      	lsls	r3, r3, #20
 8005922:	493f      	ldr	r1, [pc, #252]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005924:	4313      	orrs	r3, r2
 8005926:	628b      	str	r3, [r1, #40]	@ 0x28
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	3b01      	subs	r3, #1
 800592e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	3b01      	subs	r3, #1
 8005938:	025b      	lsls	r3, r3, #9
 800593a:	b29b      	uxth	r3, r3
 800593c:	431a      	orrs	r2, r3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	3b01      	subs	r3, #1
 8005944:	041b      	lsls	r3, r3, #16
 8005946:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	691b      	ldr	r3, [r3, #16]
 8005950:	3b01      	subs	r3, #1
 8005952:	061b      	lsls	r3, r3, #24
 8005954:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005958:	4931      	ldr	r1, [pc, #196]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 800595a:	4313      	orrs	r3, r2
 800595c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800595e:	4b30      	ldr	r3, [pc, #192]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005962:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	492d      	ldr	r1, [pc, #180]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 800596c:	4313      	orrs	r3, r2
 800596e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005970:	4b2b      	ldr	r3, [pc, #172]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005974:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	699b      	ldr	r3, [r3, #24]
 800597c:	4928      	ldr	r1, [pc, #160]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 800597e:	4313      	orrs	r3, r2
 8005980:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005982:	4b27      	ldr	r3, [pc, #156]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005986:	4a26      	ldr	r2, [pc, #152]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800598c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800598e:	4b24      	ldr	r3, [pc, #144]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005990:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005992:	4b24      	ldr	r3, [pc, #144]	@ (8005a24 <RCCEx_PLL3_Config+0x160>)
 8005994:	4013      	ands	r3, r2
 8005996:	687a      	ldr	r2, [r7, #4]
 8005998:	69d2      	ldr	r2, [r2, #28]
 800599a:	00d2      	lsls	r2, r2, #3
 800599c:	4920      	ldr	r1, [pc, #128]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80059a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d106      	bne.n	80059c2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80059b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b8:	4a19      	ldr	r2, [pc, #100]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059ba:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80059be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059c0:	e00f      	b.n	80059e2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d106      	bne.n	80059d6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80059c8:	4b15      	ldr	r3, [pc, #84]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059cc:	4a14      	ldr	r2, [pc, #80]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059ce:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80059d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80059d4:	e005      	b.n	80059e2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80059d6:	4b12      	ldr	r3, [pc, #72]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059da:	4a11      	ldr	r2, [pc, #68]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80059e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80059e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a0e      	ldr	r2, [pc, #56]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 80059e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059ee:	f7fb fd97 	bl	8001520 <HAL_GetTick>
 80059f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80059f4:	e008      	b.n	8005a08 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80059f6:	f7fb fd93 	bl	8001520 <HAL_GetTick>
 80059fa:	4602      	mov	r2, r0
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d901      	bls.n	8005a08 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005a04:	2303      	movs	r3, #3
 8005a06:	e006      	b.n	8005a16 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005a08:	4b05      	ldr	r3, [pc, #20]	@ (8005a20 <RCCEx_PLL3_Config+0x15c>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d0f0      	beq.n	80059f6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005a14:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	3710      	adds	r7, #16
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	58024400 	.word	0x58024400
 8005a24:	ffff0007 	.word	0xffff0007

08005a28 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a28:	b084      	sub	sp, #16
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b084      	sub	sp, #16
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
 8005a32:	f107 001c 	add.w	r0, r7, #28
 8005a36:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a3a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005a3e:	2b01      	cmp	r3, #1
 8005a40:	d121      	bne.n	8005a86 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a46:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68da      	ldr	r2, [r3, #12]
 8005a52:	4b2c      	ldr	r3, [pc, #176]	@ (8005b04 <USB_CoreInit+0xdc>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	687a      	ldr	r2, [r7, #4]
 8005a58:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005a66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d105      	bne.n	8005a7a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 faaa 	bl	8005fd4 <USB_CoreReset>
 8005a80:	4603      	mov	r3, r0
 8005a82:	73fb      	strb	r3, [r7, #15]
 8005a84:	e01b      	b.n	8005abe <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 fa9e 	bl	8005fd4 <USB_CoreReset>
 8005a98:	4603      	mov	r3, r0
 8005a9a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005a9c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d106      	bne.n	8005ab2 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005aa8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	639a      	str	r2, [r3, #56]	@ 0x38
 8005ab0:	e005      	b.n	8005abe <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ab6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005abe:	7fbb      	ldrb	r3, [r7, #30]
 8005ac0:	2b01      	cmp	r3, #1
 8005ac2:	d116      	bne.n	8005af2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8005b08 <USB_CoreInit+0xe0>)
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f043 0206 	orr.w	r2, r3, #6
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f043 0220 	orr.w	r2, r3, #32
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005afe:	b004      	add	sp, #16
 8005b00:	4770      	bx	lr
 8005b02:	bf00      	nop
 8005b04:	ffbdffbf 	.word	0xffbdffbf
 8005b08:	03ee0000 	.word	0x03ee0000

08005b0c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	f023 0201 	bic.w	r2, r3, #1
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	370c      	adds	r7, #12
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005b2e:	b580      	push	{r7, lr}
 8005b30:	b084      	sub	sp, #16
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	6078      	str	r0, [r7, #4]
 8005b36:	460b      	mov	r3, r1
 8005b38:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005b4a:	78fb      	ldrb	r3, [r7, #3]
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d115      	bne.n	8005b7c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b5c:	200a      	movs	r0, #10
 8005b5e:	f7fb fceb 	bl	8001538 <HAL_Delay>
      ms += 10U;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	330a      	adds	r3, #10
 8005b66:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 fa25 	bl	8005fb8 <USB_GetMode>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d01e      	beq.n	8005bb2 <USB_SetCurrentMode+0x84>
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2bc7      	cmp	r3, #199	@ 0xc7
 8005b78:	d9f0      	bls.n	8005b5c <USB_SetCurrentMode+0x2e>
 8005b7a:	e01a      	b.n	8005bb2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005b7c:	78fb      	ldrb	r3, [r7, #3]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d115      	bne.n	8005bae <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005b8e:	200a      	movs	r0, #10
 8005b90:	f7fb fcd2 	bl	8001538 <HAL_Delay>
      ms += 10U;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	330a      	adds	r3, #10
 8005b98:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 fa0c 	bl	8005fb8 <USB_GetMode>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d005      	beq.n	8005bb2 <USB_SetCurrentMode+0x84>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2bc7      	cmp	r3, #199	@ 0xc7
 8005baa:	d9f0      	bls.n	8005b8e <USB_SetCurrentMode+0x60>
 8005bac:	e001      	b.n	8005bb2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	e005      	b.n	8005bbe <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2bc8      	cmp	r3, #200	@ 0xc8
 8005bb6:	d101      	bne.n	8005bbc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e000      	b.n	8005bbe <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3710      	adds	r7, #16
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
	...

08005bc8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005bc8:	b084      	sub	sp, #16
 8005bca:	b580      	push	{r7, lr}
 8005bcc:	b086      	sub	sp, #24
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005bd6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005be2:	2300      	movs	r3, #0
 8005be4:	613b      	str	r3, [r7, #16]
 8005be6:	e009      	b.n	8005bfc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	3340      	adds	r3, #64	@ 0x40
 8005bee:	009b      	lsls	r3, r3, #2
 8005bf0:	4413      	add	r3, r2
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	613b      	str	r3, [r7, #16]
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	2b0e      	cmp	r3, #14
 8005c00:	d9f2      	bls.n	8005be8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005c02:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d11c      	bne.n	8005c44 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c18:	f043 0302 	orr.w	r3, r3, #2
 8005c1c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c22:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	601a      	str	r2, [r3, #0]
 8005c42:	e005      	b.n	8005c50 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c48:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005c56:	461a      	mov	r2, r3
 8005c58:	2300      	movs	r3, #0
 8005c5a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005c5c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d10d      	bne.n	8005c80 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005c64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d104      	bne.n	8005c76 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f968 	bl	8005f44 <USB_SetDevSpeed>
 8005c74:	e008      	b.n	8005c88 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005c76:	2101      	movs	r1, #1
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 f963 	bl	8005f44 <USB_SetDevSpeed>
 8005c7e:	e003      	b.n	8005c88 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005c80:	2103      	movs	r1, #3
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f95e 	bl	8005f44 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005c88:	2110      	movs	r1, #16
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f8fa 	bl	8005e84 <USB_FlushTxFifo>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d001      	beq.n	8005c9a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f924 	bl	8005ee8 <USB_FlushRxFifo>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d001      	beq.n	8005caa <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005cc8:	461a      	mov	r2, r3
 8005cca:	2300      	movs	r3, #0
 8005ccc:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005cce:	2300      	movs	r3, #0
 8005cd0:	613b      	str	r3, [r7, #16]
 8005cd2:	e043      	b.n	8005d5c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ce6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005cea:	d118      	bne.n	8005d1e <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d10a      	bne.n	8005d08 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	015a      	lsls	r2, r3, #5
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	4413      	add	r3, r2
 8005cfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cfe:	461a      	mov	r2, r3
 8005d00:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005d04:	6013      	str	r3, [r2, #0]
 8005d06:	e013      	b.n	8005d30 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	015a      	lsls	r2, r3, #5
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	4413      	add	r3, r2
 8005d10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d14:	461a      	mov	r2, r3
 8005d16:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	e008      	b.n	8005d30 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	015a      	lsls	r2, r3, #5
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	4413      	add	r3, r2
 8005d26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	015a      	lsls	r2, r3, #5
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	4413      	add	r3, r2
 8005d38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d3c:	461a      	mov	r2, r3
 8005d3e:	2300      	movs	r3, #0
 8005d40:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	015a      	lsls	r2, r3, #5
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	4413      	add	r3, r2
 8005d4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d4e:	461a      	mov	r2, r3
 8005d50:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005d54:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	613b      	str	r3, [r7, #16]
 8005d5c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005d60:	461a      	mov	r2, r3
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d3b5      	bcc.n	8005cd4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d68:	2300      	movs	r3, #0
 8005d6a:	613b      	str	r3, [r7, #16]
 8005d6c:	e043      	b.n	8005df6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	015a      	lsls	r2, r3, #5
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	4413      	add	r3, r2
 8005d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d84:	d118      	bne.n	8005db8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10a      	bne.n	8005da2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	015a      	lsls	r2, r3, #5
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4413      	add	r3, r2
 8005d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d98:	461a      	mov	r2, r3
 8005d9a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	e013      	b.n	8005dca <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	015a      	lsls	r2, r3, #5
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	4413      	add	r3, r2
 8005daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dae:	461a      	mov	r2, r3
 8005db0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	e008      	b.n	8005dca <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	015a      	lsls	r2, r3, #5
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	015a      	lsls	r2, r3, #5
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	2300      	movs	r3, #0
 8005dda:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	015a      	lsls	r2, r3, #5
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	4413      	add	r3, r2
 8005de4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005de8:	461a      	mov	r2, r3
 8005dea:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005dee:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	3301      	adds	r3, #1
 8005df4:	613b      	str	r3, [r7, #16]
 8005df6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005dfa:	461a      	mov	r2, r3
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d3b5      	bcc.n	8005d6e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	68fa      	ldr	r2, [r7, #12]
 8005e0c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005e10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e14:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005e22:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005e24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d105      	bne.n	8005e38 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	699b      	ldr	r3, [r3, #24]
 8005e30:	f043 0210 	orr.w	r2, r3, #16
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	699a      	ldr	r2, [r3, #24]
 8005e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e7c <USB_DevInit+0x2b4>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	687a      	ldr	r2, [r7, #4]
 8005e42:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005e44:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d005      	beq.n	8005e58 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699b      	ldr	r3, [r3, #24]
 8005e50:	f043 0208 	orr.w	r2, r3, #8
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005e58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d105      	bne.n	8005e6c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	699a      	ldr	r2, [r3, #24]
 8005e64:	4b06      	ldr	r3, [pc, #24]	@ (8005e80 <USB_DevInit+0x2b8>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e6e:	4618      	mov	r0, r3
 8005e70:	3718      	adds	r7, #24
 8005e72:	46bd      	mov	sp, r7
 8005e74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005e78:	b004      	add	sp, #16
 8005e7a:	4770      	bx	lr
 8005e7c:	803c3800 	.word	0x803c3800
 8005e80:	40000004 	.word	0x40000004

08005e84 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b085      	sub	sp, #20
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
 8005e8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	3301      	adds	r3, #1
 8005e96:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e9e:	d901      	bls.n	8005ea4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	e01b      	b.n	8005edc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	691b      	ldr	r3, [r3, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	daf2      	bge.n	8005e92 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005eac:	2300      	movs	r3, #0
 8005eae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	019b      	lsls	r3, r3, #6
 8005eb4:	f043 0220 	orr.w	r2, r3, #32
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ec8:	d901      	bls.n	8005ece <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e006      	b.n	8005edc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	f003 0320 	and.w	r3, r3, #32
 8005ed6:	2b20      	cmp	r3, #32
 8005ed8:	d0f0      	beq.n	8005ebc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr

08005ee8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f00:	d901      	bls.n	8005f06 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e018      	b.n	8005f38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	691b      	ldr	r3, [r3, #16]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	daf2      	bge.n	8005ef4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2210      	movs	r2, #16
 8005f16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005f24:	d901      	bls.n	8005f2a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005f26:	2303      	movs	r3, #3
 8005f28:	e006      	b.n	8005f38 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	f003 0310 	and.w	r3, r3, #16
 8005f32:	2b10      	cmp	r3, #16
 8005f34:	d0f0      	beq.n	8005f18 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005f36:	2300      	movs	r3, #0
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	3714      	adds	r7, #20
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b085      	sub	sp, #20
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f5a:	681a      	ldr	r2, [r3, #0]
 8005f5c:	78fb      	ldrb	r3, [r7, #3]
 8005f5e:	68f9      	ldr	r1, [r7, #12]
 8005f60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f64:	4313      	orrs	r3, r2
 8005f66:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3714      	adds	r7, #20
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005f76:	b480      	push	{r7}
 8005f78:	b085      	sub	sp, #20
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005f90:	f023 0303 	bic.w	r3, r3, #3
 8005f94:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005fa4:	f043 0302 	orr.w	r3, r3, #2
 8005fa8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3714      	adds	r7, #20
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	695b      	ldr	r3, [r3, #20]
 8005fc4:	f003 0301 	and.w	r3, r3, #1
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	370c      	adds	r7, #12
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd2:	4770      	bx	lr

08005fd4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fec:	d901      	bls.n	8005ff2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e01b      	b.n	800602a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	daf2      	bge.n	8005fe0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	f043 0201 	orr.w	r2, r3, #1
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	3301      	adds	r3, #1
 800600e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006016:	d901      	bls.n	800601c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e006      	b.n	800602a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	f003 0301 	and.w	r3, r3, #1
 8006024:	2b01      	cmp	r3, #1
 8006026:	d0f0      	beq.n	800600a <USB_CoreReset+0x36>

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr

08006036 <memset>:
 8006036:	4402      	add	r2, r0
 8006038:	4603      	mov	r3, r0
 800603a:	4293      	cmp	r3, r2
 800603c:	d100      	bne.n	8006040 <memset+0xa>
 800603e:	4770      	bx	lr
 8006040:	f803 1b01 	strb.w	r1, [r3], #1
 8006044:	e7f9      	b.n	800603a <memset+0x4>
	...

08006048 <__libc_init_array>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	4d0d      	ldr	r5, [pc, #52]	@ (8006080 <__libc_init_array+0x38>)
 800604c:	4c0d      	ldr	r4, [pc, #52]	@ (8006084 <__libc_init_array+0x3c>)
 800604e:	1b64      	subs	r4, r4, r5
 8006050:	10a4      	asrs	r4, r4, #2
 8006052:	2600      	movs	r6, #0
 8006054:	42a6      	cmp	r6, r4
 8006056:	d109      	bne.n	800606c <__libc_init_array+0x24>
 8006058:	4d0b      	ldr	r5, [pc, #44]	@ (8006088 <__libc_init_array+0x40>)
 800605a:	4c0c      	ldr	r4, [pc, #48]	@ (800608c <__libc_init_array+0x44>)
 800605c:	f000 f818 	bl	8006090 <_init>
 8006060:	1b64      	subs	r4, r4, r5
 8006062:	10a4      	asrs	r4, r4, #2
 8006064:	2600      	movs	r6, #0
 8006066:	42a6      	cmp	r6, r4
 8006068:	d105      	bne.n	8006076 <__libc_init_array+0x2e>
 800606a:	bd70      	pop	{r4, r5, r6, pc}
 800606c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006070:	4798      	blx	r3
 8006072:	3601      	adds	r6, #1
 8006074:	e7ee      	b.n	8006054 <__libc_init_array+0xc>
 8006076:	f855 3b04 	ldr.w	r3, [r5], #4
 800607a:	4798      	blx	r3
 800607c:	3601      	adds	r6, #1
 800607e:	e7f2      	b.n	8006066 <__libc_init_array+0x1e>
 8006080:	08006148 	.word	0x08006148
 8006084:	08006148 	.word	0x08006148
 8006088:	08006148 	.word	0x08006148
 800608c:	0800614c 	.word	0x0800614c

08006090 <_init>:
 8006090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006092:	bf00      	nop
 8006094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006096:	bc08      	pop	{r3}
 8006098:	469e      	mov	lr, r3
 800609a:	4770      	bx	lr

0800609c <_fini>:
 800609c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800609e:	bf00      	nop
 80060a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060a2:	bc08      	pop	{r3}
 80060a4:	469e      	mov	lr, r3
 80060a6:	4770      	bx	lr
