
F407_receive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08004fe0  08004fe0  00014fe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050f8  080050f8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080050f8  080050f8  000150f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005100  08005100  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005100  08005100  00015100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005104  08005104  00015104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005108  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000000bc  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000012c  2000012c  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   000087e0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018d8  00000000  00000000  00028880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000858  00000000  00000000  0002a158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000788  00000000  00000000  0002a9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021a57  00000000  00000000  0002b138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b23e  00000000  00000000  0004cb8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c46c4  00000000  00000000  00057dcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0011c491  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d74  00000000  00000000  0011c4e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004fc4 	.word	0x08004fc4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08004fc4 	.word	0x08004fc4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <HAL_GPIO_EXTI_Callback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	80fb      	strh	r3, [r7, #6]
	int x;
	x=HAL_GPIO_ReadPin(GPIOA, ReadPulse_Pin);
 8000eb6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eba:	4809      	ldr	r0, [pc, #36]	; (8000ee0 <HAL_GPIO_EXTI_Callback+0x34>)
 8000ebc:	f000 fe76 	bl	8001bac <HAL_GPIO_ReadPin>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	60fb      	str	r3, [r7, #12]
	enqueue(&q, (int)HAL_GPIO_ReadPin(GPIOA, ReadPulse_Pin));
 8000ec4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ec8:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <HAL_GPIO_EXTI_Callback+0x34>)
 8000eca:	f000 fe6f 	bl	8001bac <HAL_GPIO_ReadPin>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4804      	ldr	r0, [pc, #16]	; (8000ee4 <HAL_GPIO_EXTI_Callback+0x38>)
 8000ed4:	f002 f84e 	bl	8002f74 <enqueue>
}
 8000ed8:	bf00      	nop
 8000eda:	3710      	adds	r7, #16
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40020000 	.word	0x40020000
 8000ee4:	200000e0 	.word	0x200000e0

08000ee8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	create(&q, 8);
 8000eee:	2108      	movs	r1, #8
 8000ef0:	482d      	ldr	r0, [pc, #180]	; (8000fa8 <main+0xc0>)
 8000ef2:	f002 f820 	bl	8002f36 <create>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef6:	f000 fb15 	bl	8001524 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efa:	f000 f85d 	bl	8000fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000efe:	f000 f8f3 	bl	80010e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f02:	f000 f8c3 	bl	800108c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8000f06:	f001 ffb1 	bl	8002e6c <lcd_init>
  for(j=0;j<sizeof(str1)/sizeof(int);j++){
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	e014      	b.n	8000f3a <main+0x52>
  //for(j=0;j<129;j++){
  	  str1[j]=q.p[j];
 8000f10:	4b25      	ldr	r3, [pc, #148]	; (8000fa8 <main+0xc0>)
 8000f12:	68da      	ldr	r2, [r3, #12]
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	4413      	add	r3, r2
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	4923      	ldr	r1, [pc, #140]	; (8000fac <main+0xc4>)
 8000f1e:	68bb      	ldr	r3, [r7, #8]
 8000f20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  	printf("%d", str1[j]);
 8000f24:	4a21      	ldr	r2, [pc, #132]	; (8000fac <main+0xc4>)
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4820      	ldr	r0, [pc, #128]	; (8000fb0 <main+0xc8>)
 8000f30:	f002 fa80 	bl	8003434 <iprintf>
  for(j=0;j<sizeof(str1)/sizeof(int);j++){
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	3301      	adds	r3, #1
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	2b07      	cmp	r3, #7
 8000f3e:	d9e7      	bls.n	8000f10 <main+0x28>
  }

  n = sizeof(str1) / sizeof(int);
 8000f40:	4b1c      	ldr	r3, [pc, #112]	; (8000fb4 <main+0xcc>)
 8000f42:	2208      	movs	r2, #8
 8000f44:	601a      	str	r2, [r3, #0]

  char *arrChar;
  arrChar = (char *)malloc(sizeof(char) * (n + 1));
 8000f46:	4b1b      	ldr	r3, [pc, #108]	; (8000fb4 <main+0xcc>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f002 f981 	bl	8003254 <malloc>
 8000f52:	4603      	mov	r3, r0
 8000f54:	607b      	str	r3, [r7, #4]
  for (m = 0; m < n; ++m){
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	e00d      	b.n	8000f78 <main+0x90>
    arrChar[m] = str1[m] + '0';
 8000f5c:	4a13      	ldr	r2, [pc, #76]	; (8000fac <main+0xc4>)
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f64:	b2da      	uxtb	r2, r3
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	6879      	ldr	r1, [r7, #4]
 8000f6a:	440b      	add	r3, r1
 8000f6c:	3230      	adds	r2, #48	; 0x30
 8000f6e:	b2d2      	uxtb	r2, r2
 8000f70:	701a      	strb	r2, [r3, #0]
  for (m = 0; m < n; ++m){
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	3301      	adds	r3, #1
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <main+0xcc>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	68fa      	ldr	r2, [r7, #12]
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	dbec      	blt.n	8000f5c <main+0x74>
  }
  arrChar[n] = '\0';
 8000f82:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <main+0xcc>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	461a      	mov	r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]
    //Binary_To_ASCII(arrChar);
  lcd_goto_XY(1, 0);
 8000f90:	2100      	movs	r1, #0
 8000f92:	2001      	movs	r0, #1
 8000f94:	f001 ffad 	bl	8002ef2 <lcd_goto_XY>
  lcd_send_string(Binary_To_ASCII(arrChar));
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f002 f901 	bl	80031a0 <Binary_To_ASCII>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f001 ff91 	bl	8002ec8 <lcd_send_string>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <main+0xbe>
 8000fa8:	200000e0 	.word	0x200000e0
 8000fac:	200000f0 	.word	0x200000f0
 8000fb0:	08004fe0 	.word	0x08004fe0
 8000fb4:	20000110 	.word	0x20000110

08000fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b094      	sub	sp, #80	; 0x50
 8000fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fbe:	f107 0320 	add.w	r3, r7, #32
 8000fc2:	2230      	movs	r2, #48	; 0x30
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f002 f94c 	bl	8003264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	4b28      	ldr	r3, [pc, #160]	; (8001084 <SystemClock_Config+0xcc>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe4:	4a27      	ldr	r2, [pc, #156]	; (8001084 <SystemClock_Config+0xcc>)
 8000fe6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fea:	6413      	str	r3, [r2, #64]	; 0x40
 8000fec:	4b25      	ldr	r3, [pc, #148]	; (8001084 <SystemClock_Config+0xcc>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	4b22      	ldr	r3, [pc, #136]	; (8001088 <SystemClock_Config+0xd0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a21      	ldr	r2, [pc, #132]	; (8001088 <SystemClock_Config+0xd0>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b1f      	ldr	r3, [pc, #124]	; (8001088 <SystemClock_Config+0xd0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001014:	2302      	movs	r3, #2
 8001016:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001018:	2301      	movs	r3, #1
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800101c:	2310      	movs	r3, #16
 800101e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001020:	2302      	movs	r3, #2
 8001022:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001024:	2300      	movs	r3, #0
 8001026:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001028:	2308      	movs	r3, #8
 800102a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800102c:	2332      	movs	r3, #50	; 0x32
 800102e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001030:	2304      	movs	r3, #4
 8001032:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001034:	2307      	movs	r3, #7
 8001036:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001038:	f107 0320 	add.w	r3, r7, #32
 800103c:	4618      	mov	r0, r3
 800103e:	f001 fa31 	bl	80024a4 <HAL_RCC_OscConfig>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001048:	f000 f8b0 	bl	80011ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104c:	230f      	movs	r3, #15
 800104e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001050:	2302      	movs	r3, #2
 8001052:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001054:	2300      	movs	r3, #0
 8001056:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001058:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800105c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800105e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001062:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001064:	f107 030c 	add.w	r3, r7, #12
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f001 fc92 	bl	8002994 <HAL_RCC_ClockConfig>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001076:	f000 f899 	bl	80011ac <Error_Handler>
  }
}
 800107a:	bf00      	nop
 800107c:	3750      	adds	r7, #80	; 0x50
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	40007000 	.word	0x40007000

0800108c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001090:	4b12      	ldr	r3, [pc, #72]	; (80010dc <MX_I2C1_Init+0x50>)
 8001092:	4a13      	ldr	r2, [pc, #76]	; (80010e0 <MX_I2C1_Init+0x54>)
 8001094:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001096:	4b11      	ldr	r3, [pc, #68]	; (80010dc <MX_I2C1_Init+0x50>)
 8001098:	4a12      	ldr	r2, [pc, #72]	; (80010e4 <MX_I2C1_Init+0x58>)
 800109a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800109c:	4b0f      	ldr	r3, [pc, #60]	; (80010dc <MX_I2C1_Init+0x50>)
 800109e:	2200      	movs	r2, #0
 80010a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010a2:	4b0e      	ldr	r3, [pc, #56]	; (80010dc <MX_I2C1_Init+0x50>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010a8:	4b0c      	ldr	r3, [pc, #48]	; (80010dc <MX_I2C1_Init+0x50>)
 80010aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	; (80010dc <MX_I2C1_Init+0x50>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010b6:	4b09      	ldr	r3, [pc, #36]	; (80010dc <MX_I2C1_Init+0x50>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010bc:	4b07      	ldr	r3, [pc, #28]	; (80010dc <MX_I2C1_Init+0x50>)
 80010be:	2200      	movs	r2, #0
 80010c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <MX_I2C1_Init+0x50>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010c8:	4804      	ldr	r0, [pc, #16]	; (80010dc <MX_I2C1_Init+0x50>)
 80010ca:	f000 fd9f 	bl	8001c0c <HAL_I2C_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010d4:	f000 f86a 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	2000008c 	.word	0x2000008c
 80010e0:	40005400 	.word	0x40005400
 80010e4:	000186a0 	.word	0x000186a0

080010e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 030c 	add.w	r3, r7, #12
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	60bb      	str	r3, [r7, #8]
 8001102:	4b27      	ldr	r3, [pc, #156]	; (80011a0 <MX_GPIO_Init+0xb8>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001106:	4a26      	ldr	r2, [pc, #152]	; (80011a0 <MX_GPIO_Init+0xb8>)
 8001108:	f043 0301 	orr.w	r3, r3, #1
 800110c:	6313      	str	r3, [r2, #48]	; 0x30
 800110e:	4b24      	ldr	r3, [pc, #144]	; (80011a0 <MX_GPIO_Init+0xb8>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001112:	f003 0301 	and.w	r3, r3, #1
 8001116:	60bb      	str	r3, [r7, #8]
 8001118:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	607b      	str	r3, [r7, #4]
 800111e:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <MX_GPIO_Init+0xb8>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001122:	4a1f      	ldr	r2, [pc, #124]	; (80011a0 <MX_GPIO_Init+0xb8>)
 8001124:	f043 0308 	orr.w	r3, r3, #8
 8001128:	6313      	str	r3, [r2, #48]	; 0x30
 800112a:	4b1d      	ldr	r3, [pc, #116]	; (80011a0 <MX_GPIO_Init+0xb8>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112e:	f003 0308 	and.w	r3, r3, #8
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	603b      	str	r3, [r7, #0]
 800113a:	4b19      	ldr	r3, [pc, #100]	; (80011a0 <MX_GPIO_Init+0xb8>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113e:	4a18      	ldr	r2, [pc, #96]	; (80011a0 <MX_GPIO_Init+0xb8>)
 8001140:	f043 0302 	orr.w	r3, r3, #2
 8001144:	6313      	str	r3, [r2, #48]	; 0x30
 8001146:	4b16      	ldr	r3, [pc, #88]	; (80011a0 <MX_GPIO_Init+0xb8>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800114a:	f003 0302 	and.w	r3, r3, #2
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001152:	2301      	movs	r3, #1
 8001154:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001156:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800115a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001160:	f107 030c 	add.w	r3, r7, #12
 8001164:	4619      	mov	r1, r3
 8001166:	480f      	ldr	r0, [pc, #60]	; (80011a4 <MX_GPIO_Init+0xbc>)
 8001168:	f000 fb84 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pin : ReadPulse_Pin */
  GPIO_InitStruct.Pin = ReadPulse_Pin;
 800116c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001170:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ReadPulse_GPIO_Port, &GPIO_InitStruct);
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	4619      	mov	r1, r3
 8001180:	4809      	ldr	r0, [pc, #36]	; (80011a8 <MX_GPIO_Init+0xc0>)
 8001182:	f000 fb77 	bl	8001874 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001186:	2200      	movs	r2, #0
 8001188:	2100      	movs	r1, #0
 800118a:	2006      	movs	r0, #6
 800118c:	f000 fb3b 	bl	8001806 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001190:	2006      	movs	r0, #6
 8001192:	f000 fb54 	bl	800183e <HAL_NVIC_EnableIRQ>

}
 8001196:	bf00      	nop
 8001198:	3720      	adds	r7, #32
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40023800 	.word	0x40023800
 80011a4:	40020000 	.word	0x40020000
 80011a8:	40020c00 	.word	0x40020c00

080011ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011b0:	b672      	cpsid	i
}
 80011b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011b4:	e7fe      	b.n	80011b4 <Error_Handler+0x8>
	...

080011b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <HAL_MspInit+0x58>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	4a12      	ldr	r2, [pc, #72]	; (8001210 <HAL_MspInit+0x58>)
 80011c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011cc:	6453      	str	r3, [r2, #68]	; 0x44
 80011ce:	4b10      	ldr	r3, [pc, #64]	; (8001210 <HAL_MspInit+0x58>)
 80011d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	603b      	str	r3, [r7, #0]
 80011de:	4b0c      	ldr	r3, [pc, #48]	; (8001210 <HAL_MspInit+0x58>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	4a0b      	ldr	r2, [pc, #44]	; (8001210 <HAL_MspInit+0x58>)
 80011e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e8:	6413      	str	r3, [r2, #64]	; 0x40
 80011ea:	4b09      	ldr	r3, [pc, #36]	; (8001210 <HAL_MspInit+0x58>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f2:	603b      	str	r3, [r7, #0]
 80011f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	2005      	movs	r0, #5
 80011fc:	f000 fb03 	bl	8001806 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001200:	2005      	movs	r0, #5
 8001202:	f000 fb1c 	bl	800183e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800

08001214 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	; 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a19      	ldr	r2, [pc, #100]	; (8001298 <HAL_I2C_MspInit+0x84>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d12b      	bne.n	800128e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	4b18      	ldr	r3, [pc, #96]	; (800129c <HAL_I2C_MspInit+0x88>)
 800123c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123e:	4a17      	ldr	r2, [pc, #92]	; (800129c <HAL_I2C_MspInit+0x88>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	6313      	str	r3, [r2, #48]	; 0x30
 8001246:	4b15      	ldr	r3, [pc, #84]	; (800129c <HAL_I2C_MspInit+0x88>)
 8001248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001252:	23c0      	movs	r3, #192	; 0xc0
 8001254:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001256:	2312      	movs	r3, #18
 8001258:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125e:	2303      	movs	r3, #3
 8001260:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001262:	2304      	movs	r3, #4
 8001264:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001266:	f107 0314 	add.w	r3, r7, #20
 800126a:	4619      	mov	r1, r3
 800126c:	480c      	ldr	r0, [pc, #48]	; (80012a0 <HAL_I2C_MspInit+0x8c>)
 800126e:	f000 fb01 	bl	8001874 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
 8001276:	4b09      	ldr	r3, [pc, #36]	; (800129c <HAL_I2C_MspInit+0x88>)
 8001278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800127a:	4a08      	ldr	r2, [pc, #32]	; (800129c <HAL_I2C_MspInit+0x88>)
 800127c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001280:	6413      	str	r3, [r2, #64]	; 0x40
 8001282:	4b06      	ldr	r3, [pc, #24]	; (800129c <HAL_I2C_MspInit+0x88>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001286:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800128e:	bf00      	nop
 8001290:	3728      	adds	r7, #40	; 0x28
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40005400 	.word	0x40005400
 800129c:	40023800 	.word	0x40023800
 80012a0:	40020400 	.word	0x40020400

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <NMI_Handler+0x4>

080012aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ae:	e7fe      	b.n	80012ae <HardFault_Handler+0x4>

080012b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <MemManage_Handler+0x4>

080012b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ba:	e7fe      	b.n	80012ba <BusFault_Handler+0x4>

080012bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <UsageFault_Handler+0x4>

080012c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f0:	f000 f96a 	bl	80015c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012f4:	bf00      	nop
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr

08001306 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800130a:	2001      	movs	r0, #1
 800130c:	f000 fc66 	bl	8001bdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001310:	bf00      	nop
 8001312:	bd80      	pop	{r7, pc}

08001314 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 800131e:	4b0f      	ldr	r3, [pc, #60]	; (800135c <ITM_SendChar+0x48>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a0e      	ldr	r2, [pc, #56]	; (800135c <ITM_SendChar+0x48>)
 8001324:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001328:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800132a:	4b0d      	ldr	r3, [pc, #52]	; (8001360 <ITM_SendChar+0x4c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a0c      	ldr	r2, [pc, #48]	; (8001360 <ITM_SendChar+0x4c>)
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8001336:	bf00      	nop
 8001338:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0f8      	beq.n	8001338 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8001346:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	6013      	str	r3, [r2, #0]
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	e000edfc 	.word	0xe000edfc
 8001360:	e0000e00 	.word	0xe0000e00

08001364 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	e00a      	b.n	800138c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001376:	f3af 8000 	nop.w
 800137a:	4601      	mov	r1, r0
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	1c5a      	adds	r2, r3, #1
 8001380:	60ba      	str	r2, [r7, #8]
 8001382:	b2ca      	uxtb	r2, r1
 8001384:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	3301      	adds	r3, #1
 800138a:	617b      	str	r3, [r7, #20]
 800138c:	697a      	ldr	r2, [r7, #20]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	429a      	cmp	r2, r3
 8001392:	dbf0      	blt.n	8001376 <_read+0x12>
	}

return len;
 8001394:	687b      	ldr	r3, [r7, #4]
}
 8001396:	4618      	mov	r0, r3
 8001398:	3718      	adds	r7, #24
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}

0800139e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800139e:	b580      	push	{r7, lr}
 80013a0:	b086      	sub	sp, #24
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	60f8      	str	r0, [r7, #12]
 80013a6:	60b9      	str	r1, [r7, #8]
 80013a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
 80013ae:	e009      	b.n	80013c4 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	1c5a      	adds	r2, r3, #1
 80013b4:	60ba      	str	r2, [r7, #8]
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ffab 	bl	8001314 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	3301      	adds	r3, #1
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	697a      	ldr	r2, [r7, #20]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	dbf1      	blt.n	80013b0 <_write+0x12>
	}
	return len;
 80013cc:	687b      	ldr	r3, [r7, #4]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3718      	adds	r7, #24
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}

080013d6 <_close>:

int _close(int file)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b083      	sub	sp, #12
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
	return -1;
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
 80013f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013fe:	605a      	str	r2, [r3, #4]
	return 0;
 8001400:	2300      	movs	r3, #0
}
 8001402:	4618      	mov	r0, r3
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <_isatty>:

int _isatty(int file)
{
 800140e:	b480      	push	{r7}
 8001410:	b083      	sub	sp, #12
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
	return 1;
 8001416:	2301      	movs	r3, #1
}
 8001418:	4618      	mov	r0, r3
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
	return 0;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001448:	4a14      	ldr	r2, [pc, #80]	; (800149c <_sbrk+0x5c>)
 800144a:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <_sbrk+0x60>)
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001454:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <_sbrk+0x64>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d102      	bne.n	8001462 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <_sbrk+0x64>)
 800145e:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <_sbrk+0x68>)
 8001460:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <_sbrk+0x64>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4413      	add	r3, r2
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	429a      	cmp	r2, r3
 800146e:	d207      	bcs.n	8001480 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001470:	f001 fec6 	bl	8003200 <__errno>
 8001474:	4603      	mov	r3, r0
 8001476:	220c      	movs	r2, #12
 8001478:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800147a:	f04f 33ff 	mov.w	r3, #4294967295
 800147e:	e009      	b.n	8001494 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001480:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <_sbrk+0x64>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <_sbrk+0x64>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	4a05      	ldr	r2, [pc, #20]	; (80014a4 <_sbrk+0x64>)
 8001490:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001492:	68fb      	ldr	r3, [r7, #12]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	20020000 	.word	0x20020000
 80014a0:	00000400 	.word	0x00000400
 80014a4:	20000114 	.word	0x20000114
 80014a8:	20000130 	.word	0x20000130

080014ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014b0:	4b06      	ldr	r3, [pc, #24]	; (80014cc <SystemInit+0x20>)
 80014b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014b6:	4a05      	ldr	r2, [pc, #20]	; (80014cc <SystemInit+0x20>)
 80014b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000ed00 	.word	0xe000ed00

080014d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80014d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001508 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014d4:	480d      	ldr	r0, [pc, #52]	; (800150c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80014d6:	490e      	ldr	r1, [pc, #56]	; (8001510 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80014d8:	4a0e      	ldr	r2, [pc, #56]	; (8001514 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80014da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014dc:	e002      	b.n	80014e4 <LoopCopyDataInit>

080014de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014e2:	3304      	adds	r3, #4

080014e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e8:	d3f9      	bcc.n	80014de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014ea:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80014ec:	4c0b      	ldr	r4, [pc, #44]	; (800151c <LoopFillZerobss+0x26>)
  movs r3, #0
 80014ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014f0:	e001      	b.n	80014f6 <LoopFillZerobss>

080014f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f4:	3204      	adds	r2, #4

080014f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f8:	d3fb      	bcc.n	80014f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014fa:	f7ff ffd7 	bl	80014ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80014fe:	f001 fe85 	bl	800320c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001502:	f7ff fcf1 	bl	8000ee8 <main>
  bx  lr    
 8001506:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001508:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800150c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001510:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001514:	08005108 	.word	0x08005108
  ldr r2, =_sbss
 8001518:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800151c:	2000012c 	.word	0x2000012c

08001520 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001520:	e7fe      	b.n	8001520 <ADC_IRQHandler>
	...

08001524 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001528:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <HAL_Init+0x40>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4a0d      	ldr	r2, [pc, #52]	; (8001564 <HAL_Init+0x40>)
 800152e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001532:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001534:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_Init+0x40>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <HAL_Init+0x40>)
 800153a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800153e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001540:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_Init+0x40>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a07      	ldr	r2, [pc, #28]	; (8001564 <HAL_Init+0x40>)
 8001546:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800154a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800154c:	2003      	movs	r0, #3
 800154e:	f000 f94f 	bl	80017f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001552:	2001      	movs	r0, #1
 8001554:	f000 f808 	bl	8001568 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001558:	f7ff fe2e 	bl	80011b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	40023c00 	.word	0x40023c00

08001568 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001570:	4b12      	ldr	r3, [pc, #72]	; (80015bc <HAL_InitTick+0x54>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <HAL_InitTick+0x58>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	4619      	mov	r1, r3
 800157a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800157e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001582:	fbb2 f3f3 	udiv	r3, r2, r3
 8001586:	4618      	mov	r0, r3
 8001588:	f000 f967 	bl	800185a <HAL_SYSTICK_Config>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e00e      	b.n	80015b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2b0f      	cmp	r3, #15
 800159a:	d80a      	bhi.n	80015b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800159c:	2200      	movs	r2, #0
 800159e:	6879      	ldr	r1, [r7, #4]
 80015a0:	f04f 30ff 	mov.w	r0, #4294967295
 80015a4:	f000 f92f 	bl	8001806 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015a8:	4a06      	ldr	r2, [pc, #24]	; (80015c4 <HAL_InitTick+0x5c>)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ae:	2300      	movs	r3, #0
 80015b0:	e000      	b.n	80015b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	20000000 	.word	0x20000000
 80015c0:	20000008 	.word	0x20000008
 80015c4:	20000004 	.word	0x20000004

080015c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015cc:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <HAL_IncTick+0x20>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	461a      	mov	r2, r3
 80015d2:	4b06      	ldr	r3, [pc, #24]	; (80015ec <HAL_IncTick+0x24>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4413      	add	r3, r2
 80015d8:	4a04      	ldr	r2, [pc, #16]	; (80015ec <HAL_IncTick+0x24>)
 80015da:	6013      	str	r3, [r2, #0]
}
 80015dc:	bf00      	nop
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	20000008 	.word	0x20000008
 80015ec:	20000118 	.word	0x20000118

080015f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return uwTick;
 80015f4:	4b03      	ldr	r3, [pc, #12]	; (8001604 <HAL_GetTick+0x14>)
 80015f6:	681b      	ldr	r3, [r3, #0]
}
 80015f8:	4618      	mov	r0, r3
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	20000118 	.word	0x20000118

08001608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001610:	f7ff ffee 	bl	80015f0 <HAL_GetTick>
 8001614:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001620:	d005      	beq.n	800162e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001622:	4b0a      	ldr	r3, [pc, #40]	; (800164c <HAL_Delay+0x44>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	461a      	mov	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	4413      	add	r3, r2
 800162c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800162e:	bf00      	nop
 8001630:	f7ff ffde 	bl	80015f0 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	68fa      	ldr	r2, [r7, #12]
 800163c:	429a      	cmp	r2, r3
 800163e:	d8f7      	bhi.n	8001630 <HAL_Delay+0x28>
  {
  }
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	20000008 	.word	0x20000008

08001650 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001660:	4b0c      	ldr	r3, [pc, #48]	; (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001666:	68ba      	ldr	r2, [r7, #8]
 8001668:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800166c:	4013      	ands	r3, r2
 800166e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001678:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800167c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001680:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001682:	4a04      	ldr	r2, [pc, #16]	; (8001694 <__NVIC_SetPriorityGrouping+0x44>)
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	60d3      	str	r3, [r2, #12]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	e000ed00 	.word	0xe000ed00

08001698 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800169c:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <__NVIC_GetPriorityGrouping+0x18>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	0a1b      	lsrs	r3, r3, #8
 80016a2:	f003 0307 	and.w	r3, r3, #7
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	e000ed00 	.word	0xe000ed00

080016b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	db0b      	blt.n	80016de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	f003 021f 	and.w	r2, r3, #31
 80016cc:	4907      	ldr	r1, [pc, #28]	; (80016ec <__NVIC_EnableIRQ+0x38>)
 80016ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d2:	095b      	lsrs	r3, r3, #5
 80016d4:	2001      	movs	r0, #1
 80016d6:	fa00 f202 	lsl.w	r2, r0, r2
 80016da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016de:	bf00      	nop
 80016e0:	370c      	adds	r7, #12
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	e000e100 	.word	0xe000e100

080016f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4603      	mov	r3, r0
 80016f8:	6039      	str	r1, [r7, #0]
 80016fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001700:	2b00      	cmp	r3, #0
 8001702:	db0a      	blt.n	800171a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	b2da      	uxtb	r2, r3
 8001708:	490c      	ldr	r1, [pc, #48]	; (800173c <__NVIC_SetPriority+0x4c>)
 800170a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800170e:	0112      	lsls	r2, r2, #4
 8001710:	b2d2      	uxtb	r2, r2
 8001712:	440b      	add	r3, r1
 8001714:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001718:	e00a      	b.n	8001730 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	b2da      	uxtb	r2, r3
 800171e:	4908      	ldr	r1, [pc, #32]	; (8001740 <__NVIC_SetPriority+0x50>)
 8001720:	79fb      	ldrb	r3, [r7, #7]
 8001722:	f003 030f 	and.w	r3, r3, #15
 8001726:	3b04      	subs	r3, #4
 8001728:	0112      	lsls	r2, r2, #4
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	440b      	add	r3, r1
 800172e:	761a      	strb	r2, [r3, #24]
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000e100 	.word	0xe000e100
 8001740:	e000ed00 	.word	0xe000ed00

08001744 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001744:	b480      	push	{r7}
 8001746:	b089      	sub	sp, #36	; 0x24
 8001748:	af00      	add	r7, sp, #0
 800174a:	60f8      	str	r0, [r7, #12]
 800174c:	60b9      	str	r1, [r7, #8]
 800174e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f003 0307 	and.w	r3, r3, #7
 8001756:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	f1c3 0307 	rsb	r3, r3, #7
 800175e:	2b04      	cmp	r3, #4
 8001760:	bf28      	it	cs
 8001762:	2304      	movcs	r3, #4
 8001764:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3304      	adds	r3, #4
 800176a:	2b06      	cmp	r3, #6
 800176c:	d902      	bls.n	8001774 <NVIC_EncodePriority+0x30>
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	3b03      	subs	r3, #3
 8001772:	e000      	b.n	8001776 <NVIC_EncodePriority+0x32>
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001778:	f04f 32ff 	mov.w	r2, #4294967295
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	43da      	mvns	r2, r3
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	401a      	ands	r2, r3
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800178c:	f04f 31ff 	mov.w	r1, #4294967295
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	fa01 f303 	lsl.w	r3, r1, r3
 8001796:	43d9      	mvns	r1, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800179c:	4313      	orrs	r3, r2
         );
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3724      	adds	r7, #36	; 0x24
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
	...

080017ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3b01      	subs	r3, #1
 80017b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017bc:	d301      	bcc.n	80017c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017be:	2301      	movs	r3, #1
 80017c0:	e00f      	b.n	80017e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c2:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <SysTick_Config+0x40>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ca:	210f      	movs	r1, #15
 80017cc:	f04f 30ff 	mov.w	r0, #4294967295
 80017d0:	f7ff ff8e 	bl	80016f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d4:	4b05      	ldr	r3, [pc, #20]	; (80017ec <SysTick_Config+0x40>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017da:	4b04      	ldr	r3, [pc, #16]	; (80017ec <SysTick_Config+0x40>)
 80017dc:	2207      	movs	r2, #7
 80017de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	e000e010 	.word	0xe000e010

080017f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff ff29 	bl	8001650 <__NVIC_SetPriorityGrouping>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001806:	b580      	push	{r7, lr}
 8001808:	b086      	sub	sp, #24
 800180a:	af00      	add	r7, sp, #0
 800180c:	4603      	mov	r3, r0
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
 8001812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001818:	f7ff ff3e 	bl	8001698 <__NVIC_GetPriorityGrouping>
 800181c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	6978      	ldr	r0, [r7, #20]
 8001824:	f7ff ff8e 	bl	8001744 <NVIC_EncodePriority>
 8001828:	4602      	mov	r2, r0
 800182a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ff5d 	bl	80016f0 <__NVIC_SetPriority>
}
 8001836:	bf00      	nop
 8001838:	3718      	adds	r7, #24
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	4603      	mov	r3, r0
 8001846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ff31 	bl	80016b4 <__NVIC_EnableIRQ>
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b082      	sub	sp, #8
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff ffa2 	bl	80017ac <SysTick_Config>
 8001868:	4603      	mov	r3, r0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001874:	b480      	push	{r7}
 8001876:	b089      	sub	sp, #36	; 0x24
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001886:	2300      	movs	r3, #0
 8001888:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800188a:	2300      	movs	r3, #0
 800188c:	61fb      	str	r3, [r7, #28]
 800188e:	e16b      	b.n	8001b68 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001890:	2201      	movs	r2, #1
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	f040 815a 	bne.w	8001b62 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f003 0303 	and.w	r3, r3, #3
 80018b6:	2b01      	cmp	r3, #1
 80018b8:	d005      	beq.n	80018c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	685b      	ldr	r3, [r3, #4]
 80018be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d130      	bne.n	8001928 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	2203      	movs	r2, #3
 80018d2:	fa02 f303 	lsl.w	r3, r2, r3
 80018d6:	43db      	mvns	r3, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4013      	ands	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	68da      	ldr	r2, [r3, #12]
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018fc:	2201      	movs	r2, #1
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	fa02 f303 	lsl.w	r3, r2, r3
 8001904:	43db      	mvns	r3, r3
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4013      	ands	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	091b      	lsrs	r3, r3, #4
 8001912:	f003 0201 	and.w	r2, r3, #1
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	fa02 f303 	lsl.w	r3, r2, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4313      	orrs	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	f003 0303 	and.w	r3, r3, #3
 8001930:	2b03      	cmp	r3, #3
 8001932:	d017      	beq.n	8001964 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	2203      	movs	r2, #3
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4013      	ands	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	689a      	ldr	r2, [r3, #8]
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	005b      	lsls	r3, r3, #1
 8001954:	fa02 f303 	lsl.w	r3, r2, r3
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d123      	bne.n	80019b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	08da      	lsrs	r2, r3, #3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3208      	adds	r2, #8
 8001978:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800197c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	f003 0307 	and.w	r3, r3, #7
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	220f      	movs	r2, #15
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	69ba      	ldr	r2, [r7, #24]
 8001990:	4013      	ands	r3, r2
 8001992:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	691a      	ldr	r2, [r3, #16]
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	f003 0307 	and.w	r3, r3, #7
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	08da      	lsrs	r2, r3, #3
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3208      	adds	r2, #8
 80019b2:	69b9      	ldr	r1, [r7, #24]
 80019b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	2203      	movs	r2, #3
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	4013      	ands	r3, r2
 80019ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f003 0203 	and.w	r2, r3, #3
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	4313      	orrs	r3, r2
 80019e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	f000 80b4 	beq.w	8001b62 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
 80019fe:	4b60      	ldr	r3, [pc, #384]	; (8001b80 <HAL_GPIO_Init+0x30c>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a02:	4a5f      	ldr	r2, [pc, #380]	; (8001b80 <HAL_GPIO_Init+0x30c>)
 8001a04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a08:	6453      	str	r3, [r2, #68]	; 0x44
 8001a0a:	4b5d      	ldr	r3, [pc, #372]	; (8001b80 <HAL_GPIO_Init+0x30c>)
 8001a0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a16:	4a5b      	ldr	r2, [pc, #364]	; (8001b84 <HAL_GPIO_Init+0x310>)
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	089b      	lsrs	r3, r3, #2
 8001a1c:	3302      	adds	r3, #2
 8001a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	f003 0303 	and.w	r3, r3, #3
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	220f      	movs	r2, #15
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4013      	ands	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a52      	ldr	r2, [pc, #328]	; (8001b88 <HAL_GPIO_Init+0x314>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d02b      	beq.n	8001a9a <HAL_GPIO_Init+0x226>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a51      	ldr	r2, [pc, #324]	; (8001b8c <HAL_GPIO_Init+0x318>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d025      	beq.n	8001a96 <HAL_GPIO_Init+0x222>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a50      	ldr	r2, [pc, #320]	; (8001b90 <HAL_GPIO_Init+0x31c>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d01f      	beq.n	8001a92 <HAL_GPIO_Init+0x21e>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a4f      	ldr	r2, [pc, #316]	; (8001b94 <HAL_GPIO_Init+0x320>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d019      	beq.n	8001a8e <HAL_GPIO_Init+0x21a>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	4a4e      	ldr	r2, [pc, #312]	; (8001b98 <HAL_GPIO_Init+0x324>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d013      	beq.n	8001a8a <HAL_GPIO_Init+0x216>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4a4d      	ldr	r2, [pc, #308]	; (8001b9c <HAL_GPIO_Init+0x328>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d00d      	beq.n	8001a86 <HAL_GPIO_Init+0x212>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4a4c      	ldr	r2, [pc, #304]	; (8001ba0 <HAL_GPIO_Init+0x32c>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d007      	beq.n	8001a82 <HAL_GPIO_Init+0x20e>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a4b      	ldr	r2, [pc, #300]	; (8001ba4 <HAL_GPIO_Init+0x330>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d101      	bne.n	8001a7e <HAL_GPIO_Init+0x20a>
 8001a7a:	2307      	movs	r3, #7
 8001a7c:	e00e      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a7e:	2308      	movs	r3, #8
 8001a80:	e00c      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a82:	2306      	movs	r3, #6
 8001a84:	e00a      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a86:	2305      	movs	r3, #5
 8001a88:	e008      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	e006      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e004      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a92:	2302      	movs	r3, #2
 8001a94:	e002      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a96:	2301      	movs	r3, #1
 8001a98:	e000      	b.n	8001a9c <HAL_GPIO_Init+0x228>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	69fa      	ldr	r2, [r7, #28]
 8001a9e:	f002 0203 	and.w	r2, r2, #3
 8001aa2:	0092      	lsls	r2, r2, #2
 8001aa4:	4093      	lsls	r3, r2
 8001aa6:	69ba      	ldr	r2, [r7, #24]
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001aac:	4935      	ldr	r1, [pc, #212]	; (8001b84 <HAL_GPIO_Init+0x310>)
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	089b      	lsrs	r3, r3, #2
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	69ba      	ldr	r2, [r7, #24]
 8001ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001aba:	4b3b      	ldr	r3, [pc, #236]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	43db      	mvns	r3, r3
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d003      	beq.n	8001ade <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	4313      	orrs	r3, r2
 8001adc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ade:	4a32      	ldr	r2, [pc, #200]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ae4:	4b30      	ldr	r3, [pc, #192]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	43db      	mvns	r3, r3
 8001aee:	69ba      	ldr	r2, [r7, #24]
 8001af0:	4013      	ands	r3, r2
 8001af2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d003      	beq.n	8001b08 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	4313      	orrs	r3, r2
 8001b06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b08:	4a27      	ldr	r2, [pc, #156]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b0e:	4b26      	ldr	r3, [pc, #152]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	43db      	mvns	r3, r3
 8001b18:	69ba      	ldr	r2, [r7, #24]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b1e:	683b      	ldr	r3, [r7, #0]
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b32:	4a1d      	ldr	r2, [pc, #116]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b38:	4b1b      	ldr	r3, [pc, #108]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	43db      	mvns	r3, r3
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4013      	ands	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	685b      	ldr	r3, [r3, #4]
 8001b4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b5c:	4a12      	ldr	r2, [pc, #72]	; (8001ba8 <HAL_GPIO_Init+0x334>)
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	3301      	adds	r3, #1
 8001b66:	61fb      	str	r3, [r7, #28]
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	2b0f      	cmp	r3, #15
 8001b6c:	f67f ae90 	bls.w	8001890 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b70:	bf00      	nop
 8001b72:	bf00      	nop
 8001b74:	3724      	adds	r7, #36	; 0x24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	40023800 	.word	0x40023800
 8001b84:	40013800 	.word	0x40013800
 8001b88:	40020000 	.word	0x40020000
 8001b8c:	40020400 	.word	0x40020400
 8001b90:	40020800 	.word	0x40020800
 8001b94:	40020c00 	.word	0x40020c00
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	40021400 	.word	0x40021400
 8001ba0:	40021800 	.word	0x40021800
 8001ba4:	40021c00 	.word	0x40021c00
 8001ba8:	40013c00 	.word	0x40013c00

08001bac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	691a      	ldr	r2, [r3, #16]
 8001bbc:	887b      	ldrh	r3, [r7, #2]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d002      	beq.n	8001bca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	73fb      	strb	r3, [r7, #15]
 8001bc8:	e001      	b.n	8001bce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001be6:	4b08      	ldr	r3, [pc, #32]	; (8001c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001be8:	695a      	ldr	r2, [r3, #20]
 8001bea:	88fb      	ldrh	r3, [r7, #6]
 8001bec:	4013      	ands	r3, r2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d006      	beq.n	8001c00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001bf2:	4a05      	ldr	r2, [pc, #20]	; (8001c08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001bf4:	88fb      	ldrh	r3, [r7, #6]
 8001bf6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001bf8:	88fb      	ldrh	r3, [r7, #6]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f7ff f956 	bl	8000eac <HAL_GPIO_EXTI_Callback>
  }
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40013c00 	.word	0x40013c00

08001c0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d101      	bne.n	8001c1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e12b      	b.n	8001e76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d106      	bne.n	8001c38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c32:	6878      	ldr	r0, [r7, #4]
 8001c34:	f7ff faee 	bl	8001214 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2224      	movs	r2, #36	; 0x24
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f022 0201 	bic.w	r2, r2, #1
 8001c4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c70:	f001 f888 	bl	8002d84 <HAL_RCC_GetPCLK1Freq>
 8001c74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	4a81      	ldr	r2, [pc, #516]	; (8001e80 <HAL_I2C_Init+0x274>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d807      	bhi.n	8001c90 <HAL_I2C_Init+0x84>
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4a80      	ldr	r2, [pc, #512]	; (8001e84 <HAL_I2C_Init+0x278>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	bf94      	ite	ls
 8001c88:	2301      	movls	r3, #1
 8001c8a:	2300      	movhi	r3, #0
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	e006      	b.n	8001c9e <HAL_I2C_Init+0x92>
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	4a7d      	ldr	r2, [pc, #500]	; (8001e88 <HAL_I2C_Init+0x27c>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	bf94      	ite	ls
 8001c98:	2301      	movls	r3, #1
 8001c9a:	2300      	movhi	r3, #0
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e0e7      	b.n	8001e76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	4a78      	ldr	r2, [pc, #480]	; (8001e8c <HAL_I2C_Init+0x280>)
 8001caa:	fba2 2303 	umull	r2, r3, r2, r3
 8001cae:	0c9b      	lsrs	r3, r3, #18
 8001cb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68ba      	ldr	r2, [r7, #8]
 8001cc2:	430a      	orrs	r2, r1
 8001cc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6a1b      	ldr	r3, [r3, #32]
 8001ccc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	4a6a      	ldr	r2, [pc, #424]	; (8001e80 <HAL_I2C_Init+0x274>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d802      	bhi.n	8001ce0 <HAL_I2C_Init+0xd4>
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	e009      	b.n	8001cf4 <HAL_I2C_Init+0xe8>
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001ce6:	fb02 f303 	mul.w	r3, r2, r3
 8001cea:	4a69      	ldr	r2, [pc, #420]	; (8001e90 <HAL_I2C_Init+0x284>)
 8001cec:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf0:	099b      	lsrs	r3, r3, #6
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	430b      	orrs	r3, r1
 8001cfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001d06:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	495c      	ldr	r1, [pc, #368]	; (8001e80 <HAL_I2C_Init+0x274>)
 8001d10:	428b      	cmp	r3, r1
 8001d12:	d819      	bhi.n	8001d48 <HAL_I2C_Init+0x13c>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	1e59      	subs	r1, r3, #1
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d22:	1c59      	adds	r1, r3, #1
 8001d24:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001d28:	400b      	ands	r3, r1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00a      	beq.n	8001d44 <HAL_I2C_Init+0x138>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	1e59      	subs	r1, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d42:	e051      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001d44:	2304      	movs	r3, #4
 8001d46:	e04f      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d111      	bne.n	8001d74 <HAL_I2C_Init+0x168>
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	1e58      	subs	r0, r3, #1
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6859      	ldr	r1, [r3, #4]
 8001d58:	460b      	mov	r3, r1
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	440b      	add	r3, r1
 8001d5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d62:	3301      	adds	r3, #1
 8001d64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	bf0c      	ite	eq
 8001d6c:	2301      	moveq	r3, #1
 8001d6e:	2300      	movne	r3, #0
 8001d70:	b2db      	uxtb	r3, r3
 8001d72:	e012      	b.n	8001d9a <HAL_I2C_Init+0x18e>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	1e58      	subs	r0, r3, #1
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6859      	ldr	r1, [r3, #4]
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	440b      	add	r3, r1
 8001d82:	0099      	lsls	r1, r3, #2
 8001d84:	440b      	add	r3, r1
 8001d86:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	bf0c      	ite	eq
 8001d94:	2301      	moveq	r3, #1
 8001d96:	2300      	movne	r3, #0
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <HAL_I2C_Init+0x196>
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e022      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d10e      	bne.n	8001dc8 <HAL_I2C_Init+0x1bc>
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	1e58      	subs	r0, r3, #1
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6859      	ldr	r1, [r3, #4]
 8001db2:	460b      	mov	r3, r1
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	440b      	add	r3, r1
 8001db8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001dc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dc6:	e00f      	b.n	8001de8 <HAL_I2C_Init+0x1dc>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	1e58      	subs	r0, r3, #1
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6859      	ldr	r1, [r3, #4]
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	0099      	lsls	r1, r3, #2
 8001dd8:	440b      	add	r3, r1
 8001dda:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dde:	3301      	adds	r3, #1
 8001de0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001de4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	6809      	ldr	r1, [r1, #0]
 8001dec:	4313      	orrs	r3, r2
 8001dee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	69da      	ldr	r2, [r3, #28]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	431a      	orrs	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	430a      	orrs	r2, r1
 8001e0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001e16:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6911      	ldr	r1, [r2, #16]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	68d2      	ldr	r2, [r2, #12]
 8001e22:	4311      	orrs	r1, r2
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6812      	ldr	r2, [r2, #0]
 8001e28:	430b      	orrs	r3, r1
 8001e2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	695a      	ldr	r2, [r3, #20]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	699b      	ldr	r3, [r3, #24]
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	430a      	orrs	r2, r1
 8001e46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f042 0201 	orr.w	r2, r2, #1
 8001e56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2220      	movs	r2, #32
 8001e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	000186a0 	.word	0x000186a0
 8001e84:	001e847f 	.word	0x001e847f
 8001e88:	003d08ff 	.word	0x003d08ff
 8001e8c:	431bde83 	.word	0x431bde83
 8001e90:	10624dd3 	.word	0x10624dd3

08001e94 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b088      	sub	sp, #32
 8001e98:	af02      	add	r7, sp, #8
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	607a      	str	r2, [r7, #4]
 8001e9e:	461a      	mov	r2, r3
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	817b      	strh	r3, [r7, #10]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ea8:	f7ff fba2 	bl	80015f0 <HAL_GetTick>
 8001eac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	2b20      	cmp	r3, #32
 8001eb8:	f040 80e0 	bne.w	800207c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	9300      	str	r3, [sp, #0]
 8001ec0:	2319      	movs	r3, #25
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	4970      	ldr	r1, [pc, #448]	; (8002088 <HAL_I2C_Master_Transmit+0x1f4>)
 8001ec6:	68f8      	ldr	r0, [r7, #12]
 8001ec8:	f000 f964 	bl	8002194 <I2C_WaitOnFlagUntilTimeout>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d001      	beq.n	8001ed6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e0d3      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d101      	bne.n	8001ee4 <HAL_I2C_Master_Transmit+0x50>
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	e0cc      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d007      	beq.n	8001f0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f042 0201 	orr.w	r2, r2, #1
 8001f08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2221      	movs	r2, #33	; 0x21
 8001f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2210      	movs	r2, #16
 8001f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	893a      	ldrh	r2, [r7, #8]
 8001f3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	4a50      	ldr	r2, [pc, #320]	; (800208c <HAL_I2C_Master_Transmit+0x1f8>)
 8001f4a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f4c:	8979      	ldrh	r1, [r7, #10]
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	6a3a      	ldr	r2, [r7, #32]
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f000 f89c 	bl	8002090 <I2C_MasterRequestWrite>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e08d      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	695b      	ldr	r3, [r3, #20]
 8001f6c:	613b      	str	r3, [r7, #16]
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	613b      	str	r3, [r7, #16]
 8001f76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f78:	e066      	b.n	8002048 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f7a:	697a      	ldr	r2, [r7, #20]
 8001f7c:	6a39      	ldr	r1, [r7, #32]
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	f000 f9de 	bl	8002340 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00d      	beq.n	8001fa6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	d107      	bne.n	8001fa2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fa0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e06b      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001faa:	781a      	ldrb	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	3b01      	subs	r3, #1
 8001fc4:	b29a      	uxth	r2, r3
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695b      	ldr	r3, [r3, #20]
 8001fdc:	f003 0304 	and.w	r3, r3, #4
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d11b      	bne.n	800201c <HAL_I2C_Master_Transmit+0x188>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d017      	beq.n	800201c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff0:	781a      	ldrb	r2, [r3, #0]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ffc:	1c5a      	adds	r2, r3, #1
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002006:	b29b      	uxth	r3, r3
 8002008:	3b01      	subs	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002014:	3b01      	subs	r3, #1
 8002016:	b29a      	uxth	r2, r3
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	6a39      	ldr	r1, [r7, #32]
 8002020:	68f8      	ldr	r0, [r7, #12]
 8002022:	f000 f9ce 	bl	80023c2 <I2C_WaitOnBTFFlagUntilTimeout>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d00d      	beq.n	8002048 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002030:	2b04      	cmp	r3, #4
 8002032:	d107      	bne.n	8002044 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002042:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002044:	2301      	movs	r3, #1
 8002046:	e01a      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800204c:	2b00      	cmp	r3, #0
 800204e:	d194      	bne.n	8001f7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800205e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2220      	movs	r2, #32
 8002064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002078:	2300      	movs	r3, #0
 800207a:	e000      	b.n	800207e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800207c:	2302      	movs	r3, #2
  }
}
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	00100002 	.word	0x00100002
 800208c:	ffff0000 	.word	0xffff0000

08002090 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b088      	sub	sp, #32
 8002094:	af02      	add	r7, sp, #8
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	607a      	str	r2, [r7, #4]
 800209a:	603b      	str	r3, [r7, #0]
 800209c:	460b      	mov	r3, r1
 800209e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	2b08      	cmp	r3, #8
 80020aa:	d006      	beq.n	80020ba <I2C_MasterRequestWrite+0x2a>
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d003      	beq.n	80020ba <I2C_MasterRequestWrite+0x2a>
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80020b8:	d108      	bne.n	80020cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	e00b      	b.n	80020e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d0:	2b12      	cmp	r3, #18
 80020d2:	d107      	bne.n	80020e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80020e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f000 f84f 	bl	8002194 <I2C_WaitOnFlagUntilTimeout>
 80020f6:	4603      	mov	r3, r0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00d      	beq.n	8002118 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002106:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800210a:	d103      	bne.n	8002114 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002112:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002114:	2303      	movs	r3, #3
 8002116:	e035      	b.n	8002184 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	691b      	ldr	r3, [r3, #16]
 800211c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002120:	d108      	bne.n	8002134 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002122:	897b      	ldrh	r3, [r7, #10]
 8002124:	b2db      	uxtb	r3, r3
 8002126:	461a      	mov	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002130:	611a      	str	r2, [r3, #16]
 8002132:	e01b      	b.n	800216c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002134:	897b      	ldrh	r3, [r7, #10]
 8002136:	11db      	asrs	r3, r3, #7
 8002138:	b2db      	uxtb	r3, r3
 800213a:	f003 0306 	and.w	r3, r3, #6
 800213e:	b2db      	uxtb	r3, r3
 8002140:	f063 030f 	orn	r3, r3, #15
 8002144:	b2da      	uxtb	r2, r3
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	490e      	ldr	r1, [pc, #56]	; (800218c <I2C_MasterRequestWrite+0xfc>)
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f000 f875 	bl	8002242 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e010      	b.n	8002184 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002162:	897b      	ldrh	r3, [r7, #10]
 8002164:	b2da      	uxtb	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	4907      	ldr	r1, [pc, #28]	; (8002190 <I2C_MasterRequestWrite+0x100>)
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 f865 	bl	8002242 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e000      	b.n	8002184 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002182:	2300      	movs	r3, #0
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	00010008 	.word	0x00010008
 8002190:	00010002 	.word	0x00010002

08002194 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	4613      	mov	r3, r2
 80021a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021a4:	e025      	b.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ac:	d021      	beq.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021ae:	f7ff fa1f 	bl	80015f0 <HAL_GetTick>
 80021b2:	4602      	mov	r2, r0
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	1ad3      	subs	r3, r2, r3
 80021b8:	683a      	ldr	r2, [r7, #0]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d302      	bcc.n	80021c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d116      	bne.n	80021f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2200      	movs	r2, #0
 80021c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2220      	movs	r2, #32
 80021ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	f043 0220 	orr.w	r2, r3, #32
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80021ee:	2301      	movs	r3, #1
 80021f0:	e023      	b.n	800223a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	0c1b      	lsrs	r3, r3, #16
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d10d      	bne.n	8002218 <I2C_WaitOnFlagUntilTimeout+0x84>
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	43da      	mvns	r2, r3
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	4013      	ands	r3, r2
 8002208:	b29b      	uxth	r3, r3
 800220a:	2b00      	cmp	r3, #0
 800220c:	bf0c      	ite	eq
 800220e:	2301      	moveq	r3, #1
 8002210:	2300      	movne	r3, #0
 8002212:	b2db      	uxtb	r3, r3
 8002214:	461a      	mov	r2, r3
 8002216:	e00c      	b.n	8002232 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	43da      	mvns	r2, r3
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	4013      	ands	r3, r2
 8002224:	b29b      	uxth	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	bf0c      	ite	eq
 800222a:	2301      	moveq	r3, #1
 800222c:	2300      	movne	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	461a      	mov	r2, r3
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	429a      	cmp	r2, r3
 8002236:	d0b6      	beq.n	80021a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}

08002242 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002242:	b580      	push	{r7, lr}
 8002244:	b084      	sub	sp, #16
 8002246:	af00      	add	r7, sp, #0
 8002248:	60f8      	str	r0, [r7, #12]
 800224a:	60b9      	str	r1, [r7, #8]
 800224c:	607a      	str	r2, [r7, #4]
 800224e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002250:	e051      	b.n	80022f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	695b      	ldr	r3, [r3, #20]
 8002258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800225c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002260:	d123      	bne.n	80022aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002270:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800227a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	2200      	movs	r2, #0
 8002280:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	2220      	movs	r2, #32
 8002286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	f043 0204 	orr.w	r2, r3, #4
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e046      	b.n	8002338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022b0:	d021      	beq.n	80022f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022b2:	f7ff f99d 	bl	80015f0 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	687a      	ldr	r2, [r7, #4]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d302      	bcc.n	80022c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d116      	bne.n	80022f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2220      	movs	r2, #32
 80022d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2200      	movs	r2, #0
 80022da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	f043 0220 	orr.w	r2, r3, #32
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2200      	movs	r2, #0
 80022ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e020      	b.n	8002338 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	0c1b      	lsrs	r3, r3, #16
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d10c      	bne.n	800231a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	43da      	mvns	r2, r3
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	4013      	ands	r3, r2
 800230c:	b29b      	uxth	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	bf14      	ite	ne
 8002312:	2301      	movne	r3, #1
 8002314:	2300      	moveq	r3, #0
 8002316:	b2db      	uxtb	r3, r3
 8002318:	e00b      	b.n	8002332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	43da      	mvns	r2, r3
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	4013      	ands	r3, r2
 8002326:	b29b      	uxth	r3, r3
 8002328:	2b00      	cmp	r3, #0
 800232a:	bf14      	ite	ne
 800232c:	2301      	movne	r3, #1
 800232e:	2300      	moveq	r3, #0
 8002330:	b2db      	uxtb	r3, r3
 8002332:	2b00      	cmp	r3, #0
 8002334:	d18d      	bne.n	8002252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	3710      	adds	r7, #16
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}

08002340 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800234c:	e02d      	b.n	80023aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800234e:	68f8      	ldr	r0, [r7, #12]
 8002350:	f000 f878 	bl	8002444 <I2C_IsAcknowledgeFailed>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e02d      	b.n	80023ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002364:	d021      	beq.n	80023aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002366:	f7ff f943 	bl	80015f0 <HAL_GetTick>
 800236a:	4602      	mov	r2, r0
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	1ad3      	subs	r3, r2, r3
 8002370:	68ba      	ldr	r2, [r7, #8]
 8002372:	429a      	cmp	r2, r3
 8002374:	d302      	bcc.n	800237c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d116      	bne.n	80023aa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	2220      	movs	r2, #32
 8002386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f043 0220 	orr.w	r2, r3, #32
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e007      	b.n	80023ba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	695b      	ldr	r3, [r3, #20]
 80023b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023b4:	2b80      	cmp	r3, #128	; 0x80
 80023b6:	d1ca      	bne.n	800234e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80023b8:	2300      	movs	r3, #0
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}

080023c2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80023c2:	b580      	push	{r7, lr}
 80023c4:	b084      	sub	sp, #16
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80023ce:	e02d      	b.n	800242c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f000 f837 	bl	8002444 <I2C_IsAcknowledgeFailed>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e02d      	b.n	800243c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023e6:	d021      	beq.n	800242c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023e8:	f7ff f902 	bl	80015f0 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	68ba      	ldr	r2, [r7, #8]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d302      	bcc.n	80023fe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d116      	bne.n	800242c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	2200      	movs	r2, #0
 8002402:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2220      	movs	r2, #32
 8002408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2200      	movs	r2, #0
 8002410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002418:	f043 0220 	orr.w	r2, r3, #32
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e007      	b.n	800243c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	f003 0304 	and.w	r3, r3, #4
 8002436:	2b04      	cmp	r3, #4
 8002438:	d1ca      	bne.n	80023d0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3710      	adds	r7, #16
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002456:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800245a:	d11b      	bne.n	8002494 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002464:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2220      	movs	r2, #32
 8002470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002480:	f043 0204 	orr.w	r2, r3, #4
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e000      	b.n	8002496 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
	...

080024a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e267      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d075      	beq.n	80025ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024c2:	4b88      	ldr	r3, [pc, #544]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 030c 	and.w	r3, r3, #12
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d00c      	beq.n	80024e8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024ce:	4b85      	ldr	r3, [pc, #532]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80024d6:	2b08      	cmp	r3, #8
 80024d8:	d112      	bne.n	8002500 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80024da:	4b82      	ldr	r3, [pc, #520]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024e2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024e6:	d10b      	bne.n	8002500 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e8:	4b7e      	ldr	r3, [pc, #504]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d05b      	beq.n	80025ac <HAL_RCC_OscConfig+0x108>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d157      	bne.n	80025ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e242      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002508:	d106      	bne.n	8002518 <HAL_RCC_OscConfig+0x74>
 800250a:	4b76      	ldr	r3, [pc, #472]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a75      	ldr	r2, [pc, #468]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002510:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002514:	6013      	str	r3, [r2, #0]
 8002516:	e01d      	b.n	8002554 <HAL_RCC_OscConfig+0xb0>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002520:	d10c      	bne.n	800253c <HAL_RCC_OscConfig+0x98>
 8002522:	4b70      	ldr	r3, [pc, #448]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a6f      	ldr	r2, [pc, #444]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002528:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b6d      	ldr	r3, [pc, #436]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a6c      	ldr	r2, [pc, #432]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	e00b      	b.n	8002554 <HAL_RCC_OscConfig+0xb0>
 800253c:	4b69      	ldr	r3, [pc, #420]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a68      	ldr	r2, [pc, #416]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	4b66      	ldr	r3, [pc, #408]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a65      	ldr	r2, [pc, #404]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 800254e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002552:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d013      	beq.n	8002584 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255c:	f7ff f848 	bl	80015f0 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002564:	f7ff f844 	bl	80015f0 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b64      	cmp	r3, #100	; 0x64
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e207      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002576:	4b5b      	ldr	r3, [pc, #364]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCC_OscConfig+0xc0>
 8002582:	e014      	b.n	80025ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002584:	f7ff f834 	bl	80015f0 <HAL_GetTick>
 8002588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800258a:	e008      	b.n	800259e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800258c:	f7ff f830 	bl	80015f0 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	2b64      	cmp	r3, #100	; 0x64
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e1f3      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800259e:	4b51      	ldr	r3, [pc, #324]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1f0      	bne.n	800258c <HAL_RCC_OscConfig+0xe8>
 80025aa:	e000      	b.n	80025ae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d063      	beq.n	8002682 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025ba:	4b4a      	ldr	r3, [pc, #296]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 030c 	and.w	r3, r3, #12
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d00b      	beq.n	80025de <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025c6:	4b47      	ldr	r3, [pc, #284]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80025ce:	2b08      	cmp	r3, #8
 80025d0:	d11c      	bne.n	800260c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025d2:	4b44      	ldr	r3, [pc, #272]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d116      	bne.n	800260c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025de:	4b41      	ldr	r3, [pc, #260]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d005      	beq.n	80025f6 <HAL_RCC_OscConfig+0x152>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d001      	beq.n	80025f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e1c7      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f6:	4b3b      	ldr	r3, [pc, #236]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4937      	ldr	r1, [pc, #220]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002606:	4313      	orrs	r3, r2
 8002608:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800260a:	e03a      	b.n	8002682 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d020      	beq.n	8002656 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002614:	4b34      	ldr	r3, [pc, #208]	; (80026e8 <HAL_RCC_OscConfig+0x244>)
 8002616:	2201      	movs	r2, #1
 8002618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261a:	f7fe ffe9 	bl	80015f0 <HAL_GetTick>
 800261e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002620:	e008      	b.n	8002634 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002622:	f7fe ffe5 	bl	80015f0 <HAL_GetTick>
 8002626:	4602      	mov	r2, r0
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	1ad3      	subs	r3, r2, r3
 800262c:	2b02      	cmp	r3, #2
 800262e:	d901      	bls.n	8002634 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002630:	2303      	movs	r3, #3
 8002632:	e1a8      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002634:	4b2b      	ldr	r3, [pc, #172]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0f0      	beq.n	8002622 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002640:	4b28      	ldr	r3, [pc, #160]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	00db      	lsls	r3, r3, #3
 800264e:	4925      	ldr	r1, [pc, #148]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002650:	4313      	orrs	r3, r2
 8002652:	600b      	str	r3, [r1, #0]
 8002654:	e015      	b.n	8002682 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002656:	4b24      	ldr	r3, [pc, #144]	; (80026e8 <HAL_RCC_OscConfig+0x244>)
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7fe ffc8 	bl	80015f0 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002664:	f7fe ffc4 	bl	80015f0 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b02      	cmp	r3, #2
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e187      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002676:	4b1b      	ldr	r3, [pc, #108]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d1f0      	bne.n	8002664 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0308 	and.w	r3, r3, #8
 800268a:	2b00      	cmp	r3, #0
 800268c:	d036      	beq.n	80026fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d016      	beq.n	80026c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002696:	4b15      	ldr	r3, [pc, #84]	; (80026ec <HAL_RCC_OscConfig+0x248>)
 8002698:	2201      	movs	r2, #1
 800269a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269c:	f7fe ffa8 	bl	80015f0 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026a2:	e008      	b.n	80026b6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a4:	f7fe ffa4 	bl	80015f0 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	2b02      	cmp	r3, #2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e167      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026b6:	4b0b      	ldr	r3, [pc, #44]	; (80026e4 <HAL_RCC_OscConfig+0x240>)
 80026b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ba:	f003 0302 	and.w	r3, r3, #2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0f0      	beq.n	80026a4 <HAL_RCC_OscConfig+0x200>
 80026c2:	e01b      	b.n	80026fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026c4:	4b09      	ldr	r3, [pc, #36]	; (80026ec <HAL_RCC_OscConfig+0x248>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ca:	f7fe ff91 	bl	80015f0 <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d0:	e00e      	b.n	80026f0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d2:	f7fe ff8d 	bl	80015f0 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d907      	bls.n	80026f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e150      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
 80026e4:	40023800 	.word	0x40023800
 80026e8:	42470000 	.word	0x42470000
 80026ec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f0:	4b88      	ldr	r3, [pc, #544]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80026f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026f4:	f003 0302 	and.w	r3, r3, #2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1ea      	bne.n	80026d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0304 	and.w	r3, r3, #4
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 8097 	beq.w	8002838 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800270a:	2300      	movs	r3, #0
 800270c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800270e:	4b81      	ldr	r3, [pc, #516]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10f      	bne.n	800273a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
 800271e:	4b7d      	ldr	r3, [pc, #500]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	4a7c      	ldr	r2, [pc, #496]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002724:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002728:	6413      	str	r3, [r2, #64]	; 0x40
 800272a:	4b7a      	ldr	r3, [pc, #488]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002732:	60bb      	str	r3, [r7, #8]
 8002734:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002736:	2301      	movs	r3, #1
 8002738:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800273a:	4b77      	ldr	r3, [pc, #476]	; (8002918 <HAL_RCC_OscConfig+0x474>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002742:	2b00      	cmp	r3, #0
 8002744:	d118      	bne.n	8002778 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002746:	4b74      	ldr	r3, [pc, #464]	; (8002918 <HAL_RCC_OscConfig+0x474>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a73      	ldr	r2, [pc, #460]	; (8002918 <HAL_RCC_OscConfig+0x474>)
 800274c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002750:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002752:	f7fe ff4d 	bl	80015f0 <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800275a:	f7fe ff49 	bl	80015f0 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e10c      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800276c:	4b6a      	ldr	r3, [pc, #424]	; (8002918 <HAL_RCC_OscConfig+0x474>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f0      	beq.n	800275a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d106      	bne.n	800278e <HAL_RCC_OscConfig+0x2ea>
 8002780:	4b64      	ldr	r3, [pc, #400]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002784:	4a63      	ldr	r2, [pc, #396]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	6713      	str	r3, [r2, #112]	; 0x70
 800278c:	e01c      	b.n	80027c8 <HAL_RCC_OscConfig+0x324>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	689b      	ldr	r3, [r3, #8]
 8002792:	2b05      	cmp	r3, #5
 8002794:	d10c      	bne.n	80027b0 <HAL_RCC_OscConfig+0x30c>
 8002796:	4b5f      	ldr	r3, [pc, #380]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002798:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800279a:	4a5e      	ldr	r2, [pc, #376]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 800279c:	f043 0304 	orr.w	r3, r3, #4
 80027a0:	6713      	str	r3, [r2, #112]	; 0x70
 80027a2:	4b5c      	ldr	r3, [pc, #368]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80027a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a6:	4a5b      	ldr	r2, [pc, #364]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6713      	str	r3, [r2, #112]	; 0x70
 80027ae:	e00b      	b.n	80027c8 <HAL_RCC_OscConfig+0x324>
 80027b0:	4b58      	ldr	r3, [pc, #352]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80027b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027b4:	4a57      	ldr	r2, [pc, #348]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80027b6:	f023 0301 	bic.w	r3, r3, #1
 80027ba:	6713      	str	r3, [r2, #112]	; 0x70
 80027bc:	4b55      	ldr	r3, [pc, #340]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80027be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c0:	4a54      	ldr	r2, [pc, #336]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80027c2:	f023 0304 	bic.w	r3, r3, #4
 80027c6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d015      	beq.n	80027fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d0:	f7fe ff0e 	bl	80015f0 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027d6:	e00a      	b.n	80027ee <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027d8:	f7fe ff0a 	bl	80015f0 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e0cb      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ee:	4b49      	ldr	r3, [pc, #292]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80027f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d0ee      	beq.n	80027d8 <HAL_RCC_OscConfig+0x334>
 80027fa:	e014      	b.n	8002826 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027fc:	f7fe fef8 	bl	80015f0 <HAL_GetTick>
 8002800:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002802:	e00a      	b.n	800281a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002804:	f7fe fef4 	bl	80015f0 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002812:	4293      	cmp	r3, r2
 8002814:	d901      	bls.n	800281a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002816:	2303      	movs	r3, #3
 8002818:	e0b5      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800281a:	4b3e      	ldr	r3, [pc, #248]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 800281c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281e:	f003 0302 	and.w	r3, r3, #2
 8002822:	2b00      	cmp	r3, #0
 8002824:	d1ee      	bne.n	8002804 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002826:	7dfb      	ldrb	r3, [r7, #23]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d105      	bne.n	8002838 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800282c:	4b39      	ldr	r3, [pc, #228]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 800282e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002830:	4a38      	ldr	r2, [pc, #224]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002832:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002836:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 80a1 	beq.w	8002984 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002842:	4b34      	ldr	r3, [pc, #208]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f003 030c 	and.w	r3, r3, #12
 800284a:	2b08      	cmp	r3, #8
 800284c:	d05c      	beq.n	8002908 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	2b02      	cmp	r3, #2
 8002854:	d141      	bne.n	80028da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002856:	4b31      	ldr	r3, [pc, #196]	; (800291c <HAL_RCC_OscConfig+0x478>)
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800285c:	f7fe fec8 	bl	80015f0 <HAL_GetTick>
 8002860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002862:	e008      	b.n	8002876 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002864:	f7fe fec4 	bl	80015f0 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e087      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002876:	4b27      	ldr	r3, [pc, #156]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f0      	bne.n	8002864 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	69da      	ldr	r2, [r3, #28]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a1b      	ldr	r3, [r3, #32]
 800288a:	431a      	orrs	r2, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002890:	019b      	lsls	r3, r3, #6
 8002892:	431a      	orrs	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002898:	085b      	lsrs	r3, r3, #1
 800289a:	3b01      	subs	r3, #1
 800289c:	041b      	lsls	r3, r3, #16
 800289e:	431a      	orrs	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a4:	061b      	lsls	r3, r3, #24
 80028a6:	491b      	ldr	r1, [pc, #108]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80028a8:	4313      	orrs	r3, r2
 80028aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028ac:	4b1b      	ldr	r3, [pc, #108]	; (800291c <HAL_RCC_OscConfig+0x478>)
 80028ae:	2201      	movs	r2, #1
 80028b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b2:	f7fe fe9d 	bl	80015f0 <HAL_GetTick>
 80028b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028ba:	f7fe fe99 	bl	80015f0 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e05c      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028cc:	4b11      	ldr	r3, [pc, #68]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d0f0      	beq.n	80028ba <HAL_RCC_OscConfig+0x416>
 80028d8:	e054      	b.n	8002984 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028da:	4b10      	ldr	r3, [pc, #64]	; (800291c <HAL_RCC_OscConfig+0x478>)
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e0:	f7fe fe86 	bl	80015f0 <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e8:	f7fe fe82 	bl	80015f0 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e045      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028fa:	4b06      	ldr	r3, [pc, #24]	; (8002914 <HAL_RCC_OscConfig+0x470>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x444>
 8002906:	e03d      	b.n	8002984 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d107      	bne.n	8002920 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e038      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
 8002914:	40023800 	.word	0x40023800
 8002918:	40007000 	.word	0x40007000
 800291c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002920:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <HAL_RCC_OscConfig+0x4ec>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	699b      	ldr	r3, [r3, #24]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d028      	beq.n	8002980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002938:	429a      	cmp	r2, r3
 800293a:	d121      	bne.n	8002980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002946:	429a      	cmp	r2, r3
 8002948:	d11a      	bne.n	8002980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800294a:	68fa      	ldr	r2, [r7, #12]
 800294c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002950:	4013      	ands	r3, r2
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002956:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002958:	4293      	cmp	r3, r2
 800295a:	d111      	bne.n	8002980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002966:	085b      	lsrs	r3, r3, #1
 8002968:	3b01      	subs	r3, #1
 800296a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800296c:	429a      	cmp	r2, r3
 800296e:	d107      	bne.n	8002980 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800297c:	429a      	cmp	r2, r3
 800297e:	d001      	beq.n	8002984 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e000      	b.n	8002986 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3718      	adds	r7, #24
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	40023800 	.word	0x40023800

08002994 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e0cc      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80029a8:	4b68      	ldr	r3, [pc, #416]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d90c      	bls.n	80029d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b6:	4b65      	ldr	r3, [pc, #404]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	b2d2      	uxtb	r2, r2
 80029bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029be:	4b63      	ldr	r3, [pc, #396]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	683a      	ldr	r2, [r7, #0]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d001      	beq.n	80029d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e0b8      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d020      	beq.n	8002a1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0304 	and.w	r3, r3, #4
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d005      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029e8:	4b59      	ldr	r3, [pc, #356]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	4a58      	ldr	r2, [pc, #352]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80029f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0308 	and.w	r3, r3, #8
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d005      	beq.n	8002a0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a00:	4b53      	ldr	r3, [pc, #332]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	4a52      	ldr	r2, [pc, #328]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002a0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a0c:	4b50      	ldr	r3, [pc, #320]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	494d      	ldr	r1, [pc, #308]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d044      	beq.n	8002ab4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d107      	bne.n	8002a42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a32:	4b47      	ldr	r3, [pc, #284]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d119      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e07f      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d003      	beq.n	8002a52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d107      	bne.n	8002a62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a52:	4b3f      	ldr	r3, [pc, #252]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e06f      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a62:	4b3b      	ldr	r3, [pc, #236]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e067      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a72:	4b37      	ldr	r3, [pc, #220]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f023 0203 	bic.w	r2, r3, #3
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	4934      	ldr	r1, [pc, #208]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	4313      	orrs	r3, r2
 8002a82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a84:	f7fe fdb4 	bl	80015f0 <HAL_GetTick>
 8002a88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a8a:	e00a      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a8c:	f7fe fdb0 	bl	80015f0 <HAL_GetTick>
 8002a90:	4602      	mov	r2, r0
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	1ad3      	subs	r3, r2, r3
 8002a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d901      	bls.n	8002aa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e04f      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aa2:	4b2b      	ldr	r3, [pc, #172]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 020c 	and.w	r2, r3, #12
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d1eb      	bne.n	8002a8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ab4:	4b25      	ldr	r3, [pc, #148]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d20c      	bcs.n	8002adc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ac2:	4b22      	ldr	r3, [pc, #136]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 8002ac4:	683a      	ldr	r2, [r7, #0]
 8002ac6:	b2d2      	uxtb	r2, r2
 8002ac8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aca:	4b20      	ldr	r3, [pc, #128]	; (8002b4c <HAL_RCC_ClockConfig+0x1b8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d001      	beq.n	8002adc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e032      	b.n	8002b42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f003 0304 	and.w	r3, r3, #4
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d008      	beq.n	8002afa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ae8:	4b19      	ldr	r3, [pc, #100]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	4916      	ldr	r1, [pc, #88]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0308 	and.w	r3, r3, #8
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d009      	beq.n	8002b1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b06:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	691b      	ldr	r3, [r3, #16]
 8002b12:	00db      	lsls	r3, r3, #3
 8002b14:	490e      	ldr	r1, [pc, #56]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b1a:	f000 f821 	bl	8002b60 <HAL_RCC_GetSysClockFreq>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	4b0b      	ldr	r3, [pc, #44]	; (8002b50 <HAL_RCC_ClockConfig+0x1bc>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	091b      	lsrs	r3, r3, #4
 8002b26:	f003 030f 	and.w	r3, r3, #15
 8002b2a:	490a      	ldr	r1, [pc, #40]	; (8002b54 <HAL_RCC_ClockConfig+0x1c0>)
 8002b2c:	5ccb      	ldrb	r3, [r1, r3]
 8002b2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002b32:	4a09      	ldr	r2, [pc, #36]	; (8002b58 <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002b36:	4b09      	ldr	r3, [pc, #36]	; (8002b5c <HAL_RCC_ClockConfig+0x1c8>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe fd14 	bl	8001568 <HAL_InitTick>

  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40023c00 	.word	0x40023c00
 8002b50:	40023800 	.word	0x40023800
 8002b54:	08005014 	.word	0x08005014
 8002b58:	20000000 	.word	0x20000000
 8002b5c:	20000004 	.word	0x20000004

08002b60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b64:	b094      	sub	sp, #80	; 0x50
 8002b66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	647b      	str	r3, [r7, #68]	; 0x44
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b70:	2300      	movs	r3, #0
 8002b72:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b78:	4b79      	ldr	r3, [pc, #484]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 030c 	and.w	r3, r3, #12
 8002b80:	2b08      	cmp	r3, #8
 8002b82:	d00d      	beq.n	8002ba0 <HAL_RCC_GetSysClockFreq+0x40>
 8002b84:	2b08      	cmp	r3, #8
 8002b86:	f200 80e1 	bhi.w	8002d4c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d002      	beq.n	8002b94 <HAL_RCC_GetSysClockFreq+0x34>
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	d003      	beq.n	8002b9a <HAL_RCC_GetSysClockFreq+0x3a>
 8002b92:	e0db      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b94:	4b73      	ldr	r3, [pc, #460]	; (8002d64 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b96:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002b98:	e0db      	b.n	8002d52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b9a:	4b73      	ldr	r3, [pc, #460]	; (8002d68 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b9c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b9e:	e0d8      	b.n	8002d52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ba0:	4b6f      	ldr	r3, [pc, #444]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ba8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002baa:	4b6d      	ldr	r3, [pc, #436]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d063      	beq.n	8002c7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb6:	4b6a      	ldr	r3, [pc, #424]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	099b      	lsrs	r3, r3, #6
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	63bb      	str	r3, [r7, #56]	; 0x38
 8002bc0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bc8:	633b      	str	r3, [r7, #48]	; 0x30
 8002bca:	2300      	movs	r3, #0
 8002bcc:	637b      	str	r3, [r7, #52]	; 0x34
 8002bce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002bd2:	4622      	mov	r2, r4
 8002bd4:	462b      	mov	r3, r5
 8002bd6:	f04f 0000 	mov.w	r0, #0
 8002bda:	f04f 0100 	mov.w	r1, #0
 8002bde:	0159      	lsls	r1, r3, #5
 8002be0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002be4:	0150      	lsls	r0, r2, #5
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	4621      	mov	r1, r4
 8002bec:	1a51      	subs	r1, r2, r1
 8002bee:	6139      	str	r1, [r7, #16]
 8002bf0:	4629      	mov	r1, r5
 8002bf2:	eb63 0301 	sbc.w	r3, r3, r1
 8002bf6:	617b      	str	r3, [r7, #20]
 8002bf8:	f04f 0200 	mov.w	r2, #0
 8002bfc:	f04f 0300 	mov.w	r3, #0
 8002c00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002c04:	4659      	mov	r1, fp
 8002c06:	018b      	lsls	r3, r1, #6
 8002c08:	4651      	mov	r1, sl
 8002c0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c0e:	4651      	mov	r1, sl
 8002c10:	018a      	lsls	r2, r1, #6
 8002c12:	4651      	mov	r1, sl
 8002c14:	ebb2 0801 	subs.w	r8, r2, r1
 8002c18:	4659      	mov	r1, fp
 8002c1a:	eb63 0901 	sbc.w	r9, r3, r1
 8002c1e:	f04f 0200 	mov.w	r2, #0
 8002c22:	f04f 0300 	mov.w	r3, #0
 8002c26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c32:	4690      	mov	r8, r2
 8002c34:	4699      	mov	r9, r3
 8002c36:	4623      	mov	r3, r4
 8002c38:	eb18 0303 	adds.w	r3, r8, r3
 8002c3c:	60bb      	str	r3, [r7, #8]
 8002c3e:	462b      	mov	r3, r5
 8002c40:	eb49 0303 	adc.w	r3, r9, r3
 8002c44:	60fb      	str	r3, [r7, #12]
 8002c46:	f04f 0200 	mov.w	r2, #0
 8002c4a:	f04f 0300 	mov.w	r3, #0
 8002c4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002c52:	4629      	mov	r1, r5
 8002c54:	024b      	lsls	r3, r1, #9
 8002c56:	4621      	mov	r1, r4
 8002c58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002c5c:	4621      	mov	r1, r4
 8002c5e:	024a      	lsls	r2, r1, #9
 8002c60:	4610      	mov	r0, r2
 8002c62:	4619      	mov	r1, r3
 8002c64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c66:	2200      	movs	r2, #0
 8002c68:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002c6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c70:	f7fd ff9a 	bl	8000ba8 <__aeabi_uldivmod>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4613      	mov	r3, r2
 8002c7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c7c:	e058      	b.n	8002d30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c7e:	4b38      	ldr	r3, [pc, #224]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	099b      	lsrs	r3, r3, #6
 8002c84:	2200      	movs	r2, #0
 8002c86:	4618      	mov	r0, r3
 8002c88:	4611      	mov	r1, r2
 8002c8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c8e:	623b      	str	r3, [r7, #32]
 8002c90:	2300      	movs	r3, #0
 8002c92:	627b      	str	r3, [r7, #36]	; 0x24
 8002c94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c98:	4642      	mov	r2, r8
 8002c9a:	464b      	mov	r3, r9
 8002c9c:	f04f 0000 	mov.w	r0, #0
 8002ca0:	f04f 0100 	mov.w	r1, #0
 8002ca4:	0159      	lsls	r1, r3, #5
 8002ca6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002caa:	0150      	lsls	r0, r2, #5
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4641      	mov	r1, r8
 8002cb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002cb6:	4649      	mov	r1, r9
 8002cb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	f04f 0300 	mov.w	r3, #0
 8002cc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002cc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ccc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002cd0:	ebb2 040a 	subs.w	r4, r2, sl
 8002cd4:	eb63 050b 	sbc.w	r5, r3, fp
 8002cd8:	f04f 0200 	mov.w	r2, #0
 8002cdc:	f04f 0300 	mov.w	r3, #0
 8002ce0:	00eb      	lsls	r3, r5, #3
 8002ce2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ce6:	00e2      	lsls	r2, r4, #3
 8002ce8:	4614      	mov	r4, r2
 8002cea:	461d      	mov	r5, r3
 8002cec:	4643      	mov	r3, r8
 8002cee:	18e3      	adds	r3, r4, r3
 8002cf0:	603b      	str	r3, [r7, #0]
 8002cf2:	464b      	mov	r3, r9
 8002cf4:	eb45 0303 	adc.w	r3, r5, r3
 8002cf8:	607b      	str	r3, [r7, #4]
 8002cfa:	f04f 0200 	mov.w	r2, #0
 8002cfe:	f04f 0300 	mov.w	r3, #0
 8002d02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d06:	4629      	mov	r1, r5
 8002d08:	028b      	lsls	r3, r1, #10
 8002d0a:	4621      	mov	r1, r4
 8002d0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d10:	4621      	mov	r1, r4
 8002d12:	028a      	lsls	r2, r1, #10
 8002d14:	4610      	mov	r0, r2
 8002d16:	4619      	mov	r1, r3
 8002d18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	61bb      	str	r3, [r7, #24]
 8002d1e:	61fa      	str	r2, [r7, #28]
 8002d20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d24:	f7fd ff40 	bl	8000ba8 <__aeabi_uldivmod>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002d30:	4b0b      	ldr	r3, [pc, #44]	; (8002d60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	0c1b      	lsrs	r3, r3, #16
 8002d36:	f003 0303 	and.w	r3, r3, #3
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	005b      	lsls	r3, r3, #1
 8002d3e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002d40:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d42:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d48:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d4a:	e002      	b.n	8002d52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d4c:	4b05      	ldr	r3, [pc, #20]	; (8002d64 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d4e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002d50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3750      	adds	r7, #80	; 0x50
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d5e:	bf00      	nop
 8002d60:	40023800 	.word	0x40023800
 8002d64:	00f42400 	.word	0x00f42400
 8002d68:	007a1200 	.word	0x007a1200

08002d6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d70:	4b03      	ldr	r3, [pc, #12]	; (8002d80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002d72:	681b      	ldr	r3, [r3, #0]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	20000000 	.word	0x20000000

08002d84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d88:	f7ff fff0 	bl	8002d6c <HAL_RCC_GetHCLKFreq>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	4b05      	ldr	r3, [pc, #20]	; (8002da4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	0a9b      	lsrs	r3, r3, #10
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	4903      	ldr	r1, [pc, #12]	; (8002da8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d9a:	5ccb      	ldrb	r3, [r1, r3]
 8002d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	bd80      	pop	{r7, pc}
 8002da4:	40023800 	.word	0x40023800
 8002da8:	08005024 	.word	0x08005024

08002dac <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly
extern
#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af02      	add	r7, sp, #8
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8002db6:	79fb      	ldrb	r3, [r7, #7]
 8002db8:	f023 030f 	bic.w	r3, r3, #15
 8002dbc:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	011b      	lsls	r3, r3, #4
 8002dc2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	f043 030c 	orr.w	r3, r3, #12
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8002dce:	7bfb      	ldrb	r3, [r7, #15]
 8002dd0:	f043 0308 	orr.w	r3, r3, #8
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8002dd8:	7bbb      	ldrb	r3, [r7, #14]
 8002dda:	f043 030c 	orr.w	r3, r3, #12
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8002de2:	7bbb      	ldrb	r3, [r7, #14]
 8002de4:	f043 0308 	orr.w	r3, r3, #8
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002dec:	f107 0208 	add.w	r2, r7, #8
 8002df0:	2364      	movs	r3, #100	; 0x64
 8002df2:	9300      	str	r3, [sp, #0]
 8002df4:	2304      	movs	r3, #4
 8002df6:	214e      	movs	r1, #78	; 0x4e
 8002df8:	4803      	ldr	r0, [pc, #12]	; (8002e08 <lcd_send_cmd+0x5c>)
 8002dfa:	f7ff f84b 	bl	8001e94 <HAL_I2C_Master_Transmit>
}
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	2000008c 	.word	0x2000008c

08002e0c <lcd_send_data>:

void lcd_send_data (char data)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af02      	add	r7, sp, #8
 8002e12:	4603      	mov	r3, r0
 8002e14:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8002e16:	79fb      	ldrb	r3, [r7, #7]
 8002e18:	f023 030f 	bic.w	r3, r3, #15
 8002e1c:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8002e1e:	79fb      	ldrb	r3, [r7, #7]
 8002e20:	011b      	lsls	r3, r3, #4
 8002e22:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
 8002e26:	f043 030d 	orr.w	r3, r3, #13
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8002e2e:	7bfb      	ldrb	r3, [r7, #15]
 8002e30:	f043 0309 	orr.w	r3, r3, #9
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8002e38:	7bbb      	ldrb	r3, [r7, #14]
 8002e3a:	f043 030d 	orr.w	r3, r3, #13
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8002e42:	7bbb      	ldrb	r3, [r7, #14]
 8002e44:	f043 0309 	orr.w	r3, r3, #9
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002e4c:	f107 0208 	add.w	r2, r7, #8
 8002e50:	2364      	movs	r3, #100	; 0x64
 8002e52:	9300      	str	r3, [sp, #0]
 8002e54:	2304      	movs	r3, #4
 8002e56:	214e      	movs	r1, #78	; 0x4e
 8002e58:	4803      	ldr	r0, [pc, #12]	; (8002e68 <lcd_send_data+0x5c>)
 8002e5a:	f7ff f81b 	bl	8001e94 <HAL_I2C_Master_Transmit>
}
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	2000008c 	.word	0x2000008c

08002e6c <lcd_init>:

void lcd_init (void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8002e70:	2033      	movs	r0, #51	; 0x33
 8002e72:	f7ff ff9b 	bl	8002dac <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8002e76:	2032      	movs	r0, #50	; 0x32
 8002e78:	f7ff ff98 	bl	8002dac <lcd_send_cmd>
	HAL_Delay(50);
 8002e7c:	2032      	movs	r0, #50	; 0x32
 8002e7e:	f7fe fbc3 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8002e82:	2028      	movs	r0, #40	; 0x28
 8002e84:	f7ff ff92 	bl	8002dac <lcd_send_cmd>
	HAL_Delay(50);
 8002e88:	2032      	movs	r0, #50	; 0x32
 8002e8a:	f7fe fbbd 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8002e8e:	2001      	movs	r0, #1
 8002e90:	f7ff ff8c 	bl	8002dac <lcd_send_cmd>
	HAL_Delay(50);
 8002e94:	2032      	movs	r0, #50	; 0x32
 8002e96:	f7fe fbb7 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8002e9a:	2006      	movs	r0, #6
 8002e9c:	f7ff ff86 	bl	8002dac <lcd_send_cmd>
	HAL_Delay(50);
 8002ea0:	2032      	movs	r0, #50	; 0x32
 8002ea2:	f7fe fbb1 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 8002ea6:	200c      	movs	r0, #12
 8002ea8:	f7ff ff80 	bl	8002dac <lcd_send_cmd>
	HAL_Delay(50);
 8002eac:	2032      	movs	r0, #50	; 0x32
 8002eae:	f7fe fbab 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8002eb2:	2002      	movs	r0, #2
 8002eb4:	f7ff ff7a 	bl	8002dac <lcd_send_cmd>
	HAL_Delay(50);
 8002eb8:	2032      	movs	r0, #50	; 0x32
 8002eba:	f7fe fba5 	bl	8001608 <HAL_Delay>
	lcd_send_cmd (0x80);
 8002ebe:	2080      	movs	r0, #128	; 0x80
 8002ec0:	f7ff ff74 	bl	8002dac <lcd_send_cmd>
}
 8002ec4:	bf00      	nop
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8002ed0:	e006      	b.n	8002ee0 <lcd_send_string+0x18>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	1c5a      	adds	r2, r3, #1
 8002ed6:	607a      	str	r2, [r7, #4]
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ff96 	bl	8002e0c <lcd_send_data>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1f4      	bne.n	8002ed2 <lcd_send_string+0xa>
}
 8002ee8:	bf00      	nop
 8002eea:	bf00      	nop
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <lcd_goto_XY>:
{
	lcd_send_cmd (0x01); //clear display
}

void lcd_goto_XY (int row, int col)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b084      	sub	sp, #16
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
 8002efa:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d108      	bne.n	8002f14 <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	4413      	add	r3, r2
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	337f      	adds	r3, #127	; 0x7f
 8002f10:	73fb      	strb	r3, [r7, #15]
 8002f12:	e008      	b.n	8002f26 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	3340      	adds	r3, #64	; 0x40
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	b25b      	sxtb	r3, r3
 8002f1e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f22:	b25b      	sxtb	r3, r3
 8002f24:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8002f26:	7bfb      	ldrb	r3, [r7, #15]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f7ff ff3f 	bl	8002dac <lcd_send_cmd>
}
 8002f2e:	bf00      	nop
 8002f30:	3710      	adds	r7, #16
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}

08002f36 <create>:
 */

#include "queue.h"


void create( struct queue *q, int size){
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b082      	sub	sp, #8
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	6078      	str	r0, [r7, #4]
 8002f3e:	6039      	str	r1, [r7, #0]
	q->size=size;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	683a      	ldr	r2, [r7, #0]
 8002f44:	601a      	str	r2, [r3, #0]
	q->front=q->rear=-1;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f04f 32ff 	mov.w	r2, #4294967295
 8002f4c:	609a      	str	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	605a      	str	r2, [r3, #4]
	q->p=(int*)malloc(q->size*sizeof(int));
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f000 f979 	bl	8003254 <malloc>
 8002f62:	4603      	mov	r3, r0
 8002f64:	461a      	mov	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	60da      	str	r2, [r3, #12]
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
	...

08002f74 <enqueue>:
void enqueue( struct queue *q, int x){
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]
	if(q->rear==q->size-1)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	3b01      	subs	r3, #1
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d103      	bne.n	8002f94 <enqueue+0x20>
		printf("Queue is FULL");
 8002f8c:	480a      	ldr	r0, [pc, #40]	; (8002fb8 <enqueue+0x44>)
 8002f8e:	f000 fa51 	bl	8003434 <iprintf>
	else{
		q->rear++;
		q->p[q->rear]=x;
	}
}
 8002f92:	e00c      	b.n	8002fae <enqueue+0x3a>
		q->rear++;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	1c5a      	adds	r2, r3, #1
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	609a      	str	r2, [r3, #8]
		q->p[q->rear]=x;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	68da      	ldr	r2, [r3, #12]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	683a      	ldr	r2, [r7, #0]
 8002fac:	601a      	str	r2, [r3, #0]
}
 8002fae:	bf00      	nop
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	08004fe4 	.word	0x08004fe4

08002fbc <Get_Sub_String>:
        }
    }
    return binary;
}
char *Get_Sub_String(char *str, int index, int count)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b088      	sub	sp, #32
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
    int strLen = strlen(str);
 8002fc8:	68f8      	ldr	r0, [r7, #12]
 8002fca:	f7fd f901 	bl	80001d0 <strlen>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	61bb      	str	r3, [r7, #24]
    int lastIndex = index + count;
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	4413      	add	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]

    if (index >= 0 && lastIndex > strLen)
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	db05      	blt.n	8002fec <Get_Sub_String+0x30>
 8002fe0:	697a      	ldr	r2, [r7, #20]
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	dd01      	ble.n	8002fec <Get_Sub_String+0x30>
        return "";
 8002fe8:	4b13      	ldr	r3, [pc, #76]	; (8003038 <Get_Sub_String+0x7c>)
 8002fea:	e021      	b.n	8003030 <Get_Sub_String+0x74>

    char *subStr = malloc(count + 1);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	3301      	adds	r3, #1
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f000 f92f 	bl	8003254 <malloc>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < count; i++)
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61fb      	str	r3, [r7, #28]
 8002ffe:	e00d      	b.n	800301c <Get_Sub_String+0x60>
    {
        subStr[i] = str[index + i];
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	4413      	add	r3, r2
 8003006:	461a      	mov	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	441a      	add	r2, r3
 800300c:	69fb      	ldr	r3, [r7, #28]
 800300e:	6939      	ldr	r1, [r7, #16]
 8003010:	440b      	add	r3, r1
 8003012:	7812      	ldrb	r2, [r2, #0]
 8003014:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < count; i++)
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	3301      	adds	r3, #1
 800301a:	61fb      	str	r3, [r7, #28]
 800301c:	69fa      	ldr	r2, [r7, #28]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	429a      	cmp	r2, r3
 8003022:	dbed      	blt.n	8003000 <Get_Sub_String+0x44>
    }

    subStr[count] = '\0';
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	4413      	add	r3, r2
 800302a:	2200      	movs	r2, #0
 800302c:	701a      	strb	r2, [r3, #0]

    return subStr;
 800302e:	693b      	ldr	r3, [r7, #16]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3720      	adds	r7, #32
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	08005010 	.word	0x08005010

0800303c <Append_String>:

char *Append_String(const char *str1, const char *str2)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b088      	sub	sp, #32
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
    int str1Len = strlen(str1);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7fd f8c2 	bl	80001d0 <strlen>
 800304c:	4603      	mov	r3, r0
 800304e:	617b      	str	r3, [r7, #20]
    int str2Len = strlen(str2);
 8003050:	6838      	ldr	r0, [r7, #0]
 8003052:	f7fd f8bd 	bl	80001d0 <strlen>
 8003056:	4603      	mov	r3, r0
 8003058:	613b      	str	r3, [r7, #16]
    int strLen = str1Len + str2Len + 1;
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	4413      	add	r3, r2
 8003060:	3301      	adds	r3, #1
 8003062:	60fb      	str	r3, [r7, #12]
    char *str = malloc(strLen);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	4618      	mov	r0, r3
 8003068:	f000 f8f4 	bl	8003254 <malloc>
 800306c:	4603      	mov	r3, r0
 800306e:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < str1Len; i++)
 8003070:	2300      	movs	r3, #0
 8003072:	61fb      	str	r3, [r7, #28]
 8003074:	e00a      	b.n	800308c <Append_String+0x50>
        str[i] = str1[i];
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	441a      	add	r2, r3
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	68b9      	ldr	r1, [r7, #8]
 8003080:	440b      	add	r3, r1
 8003082:	7812      	ldrb	r2, [r2, #0]
 8003084:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < str1Len; i++)
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	3301      	adds	r3, #1
 800308a:	61fb      	str	r3, [r7, #28]
 800308c:	69fa      	ldr	r2, [r7, #28]
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	429a      	cmp	r2, r3
 8003092:	dbf0      	blt.n	8003076 <Append_String+0x3a>

    for (int i = 0; i < str2Len; i++)
 8003094:	2300      	movs	r3, #0
 8003096:	61bb      	str	r3, [r7, #24]
 8003098:	e00d      	b.n	80030b6 <Append_String+0x7a>
        str[(str1Len + i)] = str2[i];
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	441a      	add	r2, r3
 80030a0:	6979      	ldr	r1, [r7, #20]
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	440b      	add	r3, r1
 80030a6:	4619      	mov	r1, r3
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	440b      	add	r3, r1
 80030ac:	7812      	ldrb	r2, [r2, #0]
 80030ae:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < str2Len; i++)
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	3301      	adds	r3, #1
 80030b4:	61bb      	str	r3, [r7, #24]
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	429a      	cmp	r2, r3
 80030bc:	dbed      	blt.n	800309a <Append_String+0x5e>

    str[strLen - 1] = '\0';
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	3b01      	subs	r3, #1
 80030c2:	68ba      	ldr	r2, [r7, #8]
 80030c4:	4413      	add	r3, r2
 80030c6:	2200      	movs	r2, #0
 80030c8:	701a      	strb	r2, [r3, #0]

    return str;
 80030ca:	68bb      	ldr	r3, [r7, #8]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3720      	adds	r7, #32
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <Char_To_String>:

char *Char_To_String(char c)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	4603      	mov	r3, r0
 80030dc:	71fb      	strb	r3, [r7, #7]
    char *str = malloc(2);
 80030de:	2002      	movs	r0, #2
 80030e0:	f000 f8b8 	bl	8003254 <malloc>
 80030e4:	4603      	mov	r3, r0
 80030e6:	60fb      	str	r3, [r7, #12]
    str[0] = c;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	79fa      	ldrb	r2, [r7, #7]
 80030ec:	701a      	strb	r2, [r3, #0]
    str[1] = '\0';
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	3301      	adds	r3, #1
 80030f2:	2200      	movs	r2, #0
 80030f4:	701a      	strb	r2, [r3, #0]

    return str;
 80030f6:	68fb      	ldr	r3, [r7, #12]
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <Binary_To_Decimal>:

int Binary_To_Decimal(char *bin)
{
 8003100:	b5b0      	push	{r4, r5, r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
    int binLength = strlen(bin);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7fd f861 	bl	80001d0 <strlen>
 800310e:	4603      	mov	r3, r0
 8003110:	60bb      	str	r3, [r7, #8]
    double dec = 0;
 8003112:	f04f 0200 	mov.w	r2, #0
 8003116:	f04f 0300 	mov.w	r3, #0
 800311a:	e9c7 2304 	strd	r2, r3, [r7, #16]

    for (int i = 0; i < binLength; ++i)
 800311e:	2300      	movs	r3, #0
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	e02b      	b.n	800317c <Binary_To_Decimal+0x7c>
    {
        dec += (bin[i] - 48) * pow(2, ((binLength - i) - 1));
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	687a      	ldr	r2, [r7, #4]
 8003128:	4413      	add	r3, r2
 800312a:	781b      	ldrb	r3, [r3, #0]
 800312c:	3b30      	subs	r3, #48	; 0x30
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd f9f8 	bl	8000524 <__aeabi_i2d>
 8003134:	4604      	mov	r4, r0
 8003136:	460d      	mov	r5, r1
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	3b01      	subs	r3, #1
 8003140:	4618      	mov	r0, r3
 8003142:	f7fd f9ef 	bl	8000524 <__aeabi_i2d>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	ec43 2b11 	vmov	d1, r2, r3
 800314e:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8003198 <Binary_To_Decimal+0x98>
 8003152:	f001 f81d 	bl	8004190 <pow>
 8003156:	ec53 2b10 	vmov	r2, r3, d0
 800315a:	4620      	mov	r0, r4
 800315c:	4629      	mov	r1, r5
 800315e:	f7fd fa4b 	bl	80005f8 <__aeabi_dmul>
 8003162:	4602      	mov	r2, r0
 8003164:	460b      	mov	r3, r1
 8003166:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800316a:	f7fd f88f 	bl	800028c <__adddf3>
 800316e:	4602      	mov	r2, r0
 8003170:	460b      	mov	r3, r1
 8003172:	e9c7 2304 	strd	r2, r3, [r7, #16]
    for (int i = 0; i < binLength; ++i)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	3301      	adds	r3, #1
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	68fa      	ldr	r2, [r7, #12]
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	429a      	cmp	r2, r3
 8003182:	dbcf      	blt.n	8003124 <Binary_To_Decimal+0x24>
    }

    return (int)dec;
 8003184:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003188:	f7fd fce6 	bl	8000b58 <__aeabi_d2iz>
 800318c:	4603      	mov	r3, r0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bdb0      	pop	{r4, r5, r7, pc}
 8003196:	bf00      	nop
 8003198:	00000000 	.word	0x00000000
 800319c:	40000000 	.word	0x40000000

080031a0 <Binary_To_ASCII>:

char *Binary_To_ASCII(char *bin)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
    char *ascii = "";
 80031a8:	4b14      	ldr	r3, [pc, #80]	; (80031fc <Binary_To_ASCII+0x5c>)
 80031aa:	617b      	str	r3, [r7, #20]
    int binLen = strlen(bin);
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7fd f80f 	bl	80001d0 <strlen>
 80031b2:	4603      	mov	r3, r0
 80031b4:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < binLen; i += 8)
 80031b6:	2300      	movs	r3, #0
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	e016      	b.n	80031ea <Binary_To_ASCII+0x4a>
    {
        ascii = Append_String(ascii, Char_To_String((char)Binary_To_Decimal(Get_Sub_String(bin, i, 8))));
 80031bc:	2208      	movs	r2, #8
 80031be:	6939      	ldr	r1, [r7, #16]
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f7ff fefb 	bl	8002fbc <Get_Sub_String>
 80031c6:	4603      	mov	r3, r0
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7ff ff99 	bl	8003100 <Binary_To_Decimal>
 80031ce:	4603      	mov	r3, r0
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff ff7e 	bl	80030d4 <Char_To_String>
 80031d8:	4603      	mov	r3, r0
 80031da:	4619      	mov	r1, r3
 80031dc:	6978      	ldr	r0, [r7, #20]
 80031de:	f7ff ff2d 	bl	800303c <Append_String>
 80031e2:	6178      	str	r0, [r7, #20]
    for (int i = 0; i < binLen; i += 8)
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	3308      	adds	r3, #8
 80031e8:	613b      	str	r3, [r7, #16]
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	429a      	cmp	r2, r3
 80031f0:	dbe4      	blt.n	80031bc <Binary_To_ASCII+0x1c>
    }

    return ascii;
 80031f2:	697b      	ldr	r3, [r7, #20]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3718      	adds	r7, #24
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	08005010 	.word	0x08005010

08003200 <__errno>:
 8003200:	4b01      	ldr	r3, [pc, #4]	; (8003208 <__errno+0x8>)
 8003202:	6818      	ldr	r0, [r3, #0]
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop
 8003208:	2000000c 	.word	0x2000000c

0800320c <__libc_init_array>:
 800320c:	b570      	push	{r4, r5, r6, lr}
 800320e:	4d0d      	ldr	r5, [pc, #52]	; (8003244 <__libc_init_array+0x38>)
 8003210:	4c0d      	ldr	r4, [pc, #52]	; (8003248 <__libc_init_array+0x3c>)
 8003212:	1b64      	subs	r4, r4, r5
 8003214:	10a4      	asrs	r4, r4, #2
 8003216:	2600      	movs	r6, #0
 8003218:	42a6      	cmp	r6, r4
 800321a:	d109      	bne.n	8003230 <__libc_init_array+0x24>
 800321c:	4d0b      	ldr	r5, [pc, #44]	; (800324c <__libc_init_array+0x40>)
 800321e:	4c0c      	ldr	r4, [pc, #48]	; (8003250 <__libc_init_array+0x44>)
 8003220:	f001 fed0 	bl	8004fc4 <_init>
 8003224:	1b64      	subs	r4, r4, r5
 8003226:	10a4      	asrs	r4, r4, #2
 8003228:	2600      	movs	r6, #0
 800322a:	42a6      	cmp	r6, r4
 800322c:	d105      	bne.n	800323a <__libc_init_array+0x2e>
 800322e:	bd70      	pop	{r4, r5, r6, pc}
 8003230:	f855 3b04 	ldr.w	r3, [r5], #4
 8003234:	4798      	blx	r3
 8003236:	3601      	adds	r6, #1
 8003238:	e7ee      	b.n	8003218 <__libc_init_array+0xc>
 800323a:	f855 3b04 	ldr.w	r3, [r5], #4
 800323e:	4798      	blx	r3
 8003240:	3601      	adds	r6, #1
 8003242:	e7f2      	b.n	800322a <__libc_init_array+0x1e>
 8003244:	08005100 	.word	0x08005100
 8003248:	08005100 	.word	0x08005100
 800324c:	08005100 	.word	0x08005100
 8003250:	08005104 	.word	0x08005104

08003254 <malloc>:
 8003254:	4b02      	ldr	r3, [pc, #8]	; (8003260 <malloc+0xc>)
 8003256:	4601      	mov	r1, r0
 8003258:	6818      	ldr	r0, [r3, #0]
 800325a:	f000 b877 	b.w	800334c <_malloc_r>
 800325e:	bf00      	nop
 8003260:	2000000c 	.word	0x2000000c

08003264 <memset>:
 8003264:	4402      	add	r2, r0
 8003266:	4603      	mov	r3, r0
 8003268:	4293      	cmp	r3, r2
 800326a:	d100      	bne.n	800326e <memset+0xa>
 800326c:	4770      	bx	lr
 800326e:	f803 1b01 	strb.w	r1, [r3], #1
 8003272:	e7f9      	b.n	8003268 <memset+0x4>

08003274 <_free_r>:
 8003274:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003276:	2900      	cmp	r1, #0
 8003278:	d044      	beq.n	8003304 <_free_r+0x90>
 800327a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800327e:	9001      	str	r0, [sp, #4]
 8003280:	2b00      	cmp	r3, #0
 8003282:	f1a1 0404 	sub.w	r4, r1, #4
 8003286:	bfb8      	it	lt
 8003288:	18e4      	addlt	r4, r4, r3
 800328a:	f000 f9f3 	bl	8003674 <__malloc_lock>
 800328e:	4a1e      	ldr	r2, [pc, #120]	; (8003308 <_free_r+0x94>)
 8003290:	9801      	ldr	r0, [sp, #4]
 8003292:	6813      	ldr	r3, [r2, #0]
 8003294:	b933      	cbnz	r3, 80032a4 <_free_r+0x30>
 8003296:	6063      	str	r3, [r4, #4]
 8003298:	6014      	str	r4, [r2, #0]
 800329a:	b003      	add	sp, #12
 800329c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80032a0:	f000 b9ee 	b.w	8003680 <__malloc_unlock>
 80032a4:	42a3      	cmp	r3, r4
 80032a6:	d908      	bls.n	80032ba <_free_r+0x46>
 80032a8:	6825      	ldr	r5, [r4, #0]
 80032aa:	1961      	adds	r1, r4, r5
 80032ac:	428b      	cmp	r3, r1
 80032ae:	bf01      	itttt	eq
 80032b0:	6819      	ldreq	r1, [r3, #0]
 80032b2:	685b      	ldreq	r3, [r3, #4]
 80032b4:	1949      	addeq	r1, r1, r5
 80032b6:	6021      	streq	r1, [r4, #0]
 80032b8:	e7ed      	b.n	8003296 <_free_r+0x22>
 80032ba:	461a      	mov	r2, r3
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	b10b      	cbz	r3, 80032c4 <_free_r+0x50>
 80032c0:	42a3      	cmp	r3, r4
 80032c2:	d9fa      	bls.n	80032ba <_free_r+0x46>
 80032c4:	6811      	ldr	r1, [r2, #0]
 80032c6:	1855      	adds	r5, r2, r1
 80032c8:	42a5      	cmp	r5, r4
 80032ca:	d10b      	bne.n	80032e4 <_free_r+0x70>
 80032cc:	6824      	ldr	r4, [r4, #0]
 80032ce:	4421      	add	r1, r4
 80032d0:	1854      	adds	r4, r2, r1
 80032d2:	42a3      	cmp	r3, r4
 80032d4:	6011      	str	r1, [r2, #0]
 80032d6:	d1e0      	bne.n	800329a <_free_r+0x26>
 80032d8:	681c      	ldr	r4, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	6053      	str	r3, [r2, #4]
 80032de:	4421      	add	r1, r4
 80032e0:	6011      	str	r1, [r2, #0]
 80032e2:	e7da      	b.n	800329a <_free_r+0x26>
 80032e4:	d902      	bls.n	80032ec <_free_r+0x78>
 80032e6:	230c      	movs	r3, #12
 80032e8:	6003      	str	r3, [r0, #0]
 80032ea:	e7d6      	b.n	800329a <_free_r+0x26>
 80032ec:	6825      	ldr	r5, [r4, #0]
 80032ee:	1961      	adds	r1, r4, r5
 80032f0:	428b      	cmp	r3, r1
 80032f2:	bf04      	itt	eq
 80032f4:	6819      	ldreq	r1, [r3, #0]
 80032f6:	685b      	ldreq	r3, [r3, #4]
 80032f8:	6063      	str	r3, [r4, #4]
 80032fa:	bf04      	itt	eq
 80032fc:	1949      	addeq	r1, r1, r5
 80032fe:	6021      	streq	r1, [r4, #0]
 8003300:	6054      	str	r4, [r2, #4]
 8003302:	e7ca      	b.n	800329a <_free_r+0x26>
 8003304:	b003      	add	sp, #12
 8003306:	bd30      	pop	{r4, r5, pc}
 8003308:	2000011c 	.word	0x2000011c

0800330c <sbrk_aligned>:
 800330c:	b570      	push	{r4, r5, r6, lr}
 800330e:	4e0e      	ldr	r6, [pc, #56]	; (8003348 <sbrk_aligned+0x3c>)
 8003310:	460c      	mov	r4, r1
 8003312:	6831      	ldr	r1, [r6, #0]
 8003314:	4605      	mov	r5, r0
 8003316:	b911      	cbnz	r1, 800331e <sbrk_aligned+0x12>
 8003318:	f000 f8a4 	bl	8003464 <_sbrk_r>
 800331c:	6030      	str	r0, [r6, #0]
 800331e:	4621      	mov	r1, r4
 8003320:	4628      	mov	r0, r5
 8003322:	f000 f89f 	bl	8003464 <_sbrk_r>
 8003326:	1c43      	adds	r3, r0, #1
 8003328:	d00a      	beq.n	8003340 <sbrk_aligned+0x34>
 800332a:	1cc4      	adds	r4, r0, #3
 800332c:	f024 0403 	bic.w	r4, r4, #3
 8003330:	42a0      	cmp	r0, r4
 8003332:	d007      	beq.n	8003344 <sbrk_aligned+0x38>
 8003334:	1a21      	subs	r1, r4, r0
 8003336:	4628      	mov	r0, r5
 8003338:	f000 f894 	bl	8003464 <_sbrk_r>
 800333c:	3001      	adds	r0, #1
 800333e:	d101      	bne.n	8003344 <sbrk_aligned+0x38>
 8003340:	f04f 34ff 	mov.w	r4, #4294967295
 8003344:	4620      	mov	r0, r4
 8003346:	bd70      	pop	{r4, r5, r6, pc}
 8003348:	20000120 	.word	0x20000120

0800334c <_malloc_r>:
 800334c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003350:	1ccd      	adds	r5, r1, #3
 8003352:	f025 0503 	bic.w	r5, r5, #3
 8003356:	3508      	adds	r5, #8
 8003358:	2d0c      	cmp	r5, #12
 800335a:	bf38      	it	cc
 800335c:	250c      	movcc	r5, #12
 800335e:	2d00      	cmp	r5, #0
 8003360:	4607      	mov	r7, r0
 8003362:	db01      	blt.n	8003368 <_malloc_r+0x1c>
 8003364:	42a9      	cmp	r1, r5
 8003366:	d905      	bls.n	8003374 <_malloc_r+0x28>
 8003368:	230c      	movs	r3, #12
 800336a:	603b      	str	r3, [r7, #0]
 800336c:	2600      	movs	r6, #0
 800336e:	4630      	mov	r0, r6
 8003370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003374:	4e2e      	ldr	r6, [pc, #184]	; (8003430 <_malloc_r+0xe4>)
 8003376:	f000 f97d 	bl	8003674 <__malloc_lock>
 800337a:	6833      	ldr	r3, [r6, #0]
 800337c:	461c      	mov	r4, r3
 800337e:	bb34      	cbnz	r4, 80033ce <_malloc_r+0x82>
 8003380:	4629      	mov	r1, r5
 8003382:	4638      	mov	r0, r7
 8003384:	f7ff ffc2 	bl	800330c <sbrk_aligned>
 8003388:	1c43      	adds	r3, r0, #1
 800338a:	4604      	mov	r4, r0
 800338c:	d14d      	bne.n	800342a <_malloc_r+0xde>
 800338e:	6834      	ldr	r4, [r6, #0]
 8003390:	4626      	mov	r6, r4
 8003392:	2e00      	cmp	r6, #0
 8003394:	d140      	bne.n	8003418 <_malloc_r+0xcc>
 8003396:	6823      	ldr	r3, [r4, #0]
 8003398:	4631      	mov	r1, r6
 800339a:	4638      	mov	r0, r7
 800339c:	eb04 0803 	add.w	r8, r4, r3
 80033a0:	f000 f860 	bl	8003464 <_sbrk_r>
 80033a4:	4580      	cmp	r8, r0
 80033a6:	d13a      	bne.n	800341e <_malloc_r+0xd2>
 80033a8:	6821      	ldr	r1, [r4, #0]
 80033aa:	3503      	adds	r5, #3
 80033ac:	1a6d      	subs	r5, r5, r1
 80033ae:	f025 0503 	bic.w	r5, r5, #3
 80033b2:	3508      	adds	r5, #8
 80033b4:	2d0c      	cmp	r5, #12
 80033b6:	bf38      	it	cc
 80033b8:	250c      	movcc	r5, #12
 80033ba:	4629      	mov	r1, r5
 80033bc:	4638      	mov	r0, r7
 80033be:	f7ff ffa5 	bl	800330c <sbrk_aligned>
 80033c2:	3001      	adds	r0, #1
 80033c4:	d02b      	beq.n	800341e <_malloc_r+0xd2>
 80033c6:	6823      	ldr	r3, [r4, #0]
 80033c8:	442b      	add	r3, r5
 80033ca:	6023      	str	r3, [r4, #0]
 80033cc:	e00e      	b.n	80033ec <_malloc_r+0xa0>
 80033ce:	6822      	ldr	r2, [r4, #0]
 80033d0:	1b52      	subs	r2, r2, r5
 80033d2:	d41e      	bmi.n	8003412 <_malloc_r+0xc6>
 80033d4:	2a0b      	cmp	r2, #11
 80033d6:	d916      	bls.n	8003406 <_malloc_r+0xba>
 80033d8:	1961      	adds	r1, r4, r5
 80033da:	42a3      	cmp	r3, r4
 80033dc:	6025      	str	r5, [r4, #0]
 80033de:	bf18      	it	ne
 80033e0:	6059      	strne	r1, [r3, #4]
 80033e2:	6863      	ldr	r3, [r4, #4]
 80033e4:	bf08      	it	eq
 80033e6:	6031      	streq	r1, [r6, #0]
 80033e8:	5162      	str	r2, [r4, r5]
 80033ea:	604b      	str	r3, [r1, #4]
 80033ec:	4638      	mov	r0, r7
 80033ee:	f104 060b 	add.w	r6, r4, #11
 80033f2:	f000 f945 	bl	8003680 <__malloc_unlock>
 80033f6:	f026 0607 	bic.w	r6, r6, #7
 80033fa:	1d23      	adds	r3, r4, #4
 80033fc:	1af2      	subs	r2, r6, r3
 80033fe:	d0b6      	beq.n	800336e <_malloc_r+0x22>
 8003400:	1b9b      	subs	r3, r3, r6
 8003402:	50a3      	str	r3, [r4, r2]
 8003404:	e7b3      	b.n	800336e <_malloc_r+0x22>
 8003406:	6862      	ldr	r2, [r4, #4]
 8003408:	42a3      	cmp	r3, r4
 800340a:	bf0c      	ite	eq
 800340c:	6032      	streq	r2, [r6, #0]
 800340e:	605a      	strne	r2, [r3, #4]
 8003410:	e7ec      	b.n	80033ec <_malloc_r+0xa0>
 8003412:	4623      	mov	r3, r4
 8003414:	6864      	ldr	r4, [r4, #4]
 8003416:	e7b2      	b.n	800337e <_malloc_r+0x32>
 8003418:	4634      	mov	r4, r6
 800341a:	6876      	ldr	r6, [r6, #4]
 800341c:	e7b9      	b.n	8003392 <_malloc_r+0x46>
 800341e:	230c      	movs	r3, #12
 8003420:	603b      	str	r3, [r7, #0]
 8003422:	4638      	mov	r0, r7
 8003424:	f000 f92c 	bl	8003680 <__malloc_unlock>
 8003428:	e7a1      	b.n	800336e <_malloc_r+0x22>
 800342a:	6025      	str	r5, [r4, #0]
 800342c:	e7de      	b.n	80033ec <_malloc_r+0xa0>
 800342e:	bf00      	nop
 8003430:	2000011c 	.word	0x2000011c

08003434 <iprintf>:
 8003434:	b40f      	push	{r0, r1, r2, r3}
 8003436:	4b0a      	ldr	r3, [pc, #40]	; (8003460 <iprintf+0x2c>)
 8003438:	b513      	push	{r0, r1, r4, lr}
 800343a:	681c      	ldr	r4, [r3, #0]
 800343c:	b124      	cbz	r4, 8003448 <iprintf+0x14>
 800343e:	69a3      	ldr	r3, [r4, #24]
 8003440:	b913      	cbnz	r3, 8003448 <iprintf+0x14>
 8003442:	4620      	mov	r0, r4
 8003444:	f000 f876 	bl	8003534 <__sinit>
 8003448:	ab05      	add	r3, sp, #20
 800344a:	9a04      	ldr	r2, [sp, #16]
 800344c:	68a1      	ldr	r1, [r4, #8]
 800344e:	9301      	str	r3, [sp, #4]
 8003450:	4620      	mov	r0, r4
 8003452:	f000 f945 	bl	80036e0 <_vfiprintf_r>
 8003456:	b002      	add	sp, #8
 8003458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800345c:	b004      	add	sp, #16
 800345e:	4770      	bx	lr
 8003460:	2000000c 	.word	0x2000000c

08003464 <_sbrk_r>:
 8003464:	b538      	push	{r3, r4, r5, lr}
 8003466:	4d06      	ldr	r5, [pc, #24]	; (8003480 <_sbrk_r+0x1c>)
 8003468:	2300      	movs	r3, #0
 800346a:	4604      	mov	r4, r0
 800346c:	4608      	mov	r0, r1
 800346e:	602b      	str	r3, [r5, #0]
 8003470:	f7fd ffe6 	bl	8001440 <_sbrk>
 8003474:	1c43      	adds	r3, r0, #1
 8003476:	d102      	bne.n	800347e <_sbrk_r+0x1a>
 8003478:	682b      	ldr	r3, [r5, #0]
 800347a:	b103      	cbz	r3, 800347e <_sbrk_r+0x1a>
 800347c:	6023      	str	r3, [r4, #0]
 800347e:	bd38      	pop	{r3, r4, r5, pc}
 8003480:	20000128 	.word	0x20000128

08003484 <std>:
 8003484:	2300      	movs	r3, #0
 8003486:	b510      	push	{r4, lr}
 8003488:	4604      	mov	r4, r0
 800348a:	e9c0 3300 	strd	r3, r3, [r0]
 800348e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003492:	6083      	str	r3, [r0, #8]
 8003494:	8181      	strh	r1, [r0, #12]
 8003496:	6643      	str	r3, [r0, #100]	; 0x64
 8003498:	81c2      	strh	r2, [r0, #14]
 800349a:	6183      	str	r3, [r0, #24]
 800349c:	4619      	mov	r1, r3
 800349e:	2208      	movs	r2, #8
 80034a0:	305c      	adds	r0, #92	; 0x5c
 80034a2:	f7ff fedf 	bl	8003264 <memset>
 80034a6:	4b05      	ldr	r3, [pc, #20]	; (80034bc <std+0x38>)
 80034a8:	6263      	str	r3, [r4, #36]	; 0x24
 80034aa:	4b05      	ldr	r3, [pc, #20]	; (80034c0 <std+0x3c>)
 80034ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80034ae:	4b05      	ldr	r3, [pc, #20]	; (80034c4 <std+0x40>)
 80034b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80034b2:	4b05      	ldr	r3, [pc, #20]	; (80034c8 <std+0x44>)
 80034b4:	6224      	str	r4, [r4, #32]
 80034b6:	6323      	str	r3, [r4, #48]	; 0x30
 80034b8:	bd10      	pop	{r4, pc}
 80034ba:	bf00      	nop
 80034bc:	08003c69 	.word	0x08003c69
 80034c0:	08003c8b 	.word	0x08003c8b
 80034c4:	08003cc3 	.word	0x08003cc3
 80034c8:	08003ce7 	.word	0x08003ce7

080034cc <_cleanup_r>:
 80034cc:	4901      	ldr	r1, [pc, #4]	; (80034d4 <_cleanup_r+0x8>)
 80034ce:	f000 b8af 	b.w	8003630 <_fwalk_reent>
 80034d2:	bf00      	nop
 80034d4:	08003fc1 	.word	0x08003fc1

080034d8 <__sfmoreglue>:
 80034d8:	b570      	push	{r4, r5, r6, lr}
 80034da:	2268      	movs	r2, #104	; 0x68
 80034dc:	1e4d      	subs	r5, r1, #1
 80034de:	4355      	muls	r5, r2
 80034e0:	460e      	mov	r6, r1
 80034e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80034e6:	f7ff ff31 	bl	800334c <_malloc_r>
 80034ea:	4604      	mov	r4, r0
 80034ec:	b140      	cbz	r0, 8003500 <__sfmoreglue+0x28>
 80034ee:	2100      	movs	r1, #0
 80034f0:	e9c0 1600 	strd	r1, r6, [r0]
 80034f4:	300c      	adds	r0, #12
 80034f6:	60a0      	str	r0, [r4, #8]
 80034f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80034fc:	f7ff feb2 	bl	8003264 <memset>
 8003500:	4620      	mov	r0, r4
 8003502:	bd70      	pop	{r4, r5, r6, pc}

08003504 <__sfp_lock_acquire>:
 8003504:	4801      	ldr	r0, [pc, #4]	; (800350c <__sfp_lock_acquire+0x8>)
 8003506:	f000 b8b3 	b.w	8003670 <__retarget_lock_acquire_recursive>
 800350a:	bf00      	nop
 800350c:	20000125 	.word	0x20000125

08003510 <__sfp_lock_release>:
 8003510:	4801      	ldr	r0, [pc, #4]	; (8003518 <__sfp_lock_release+0x8>)
 8003512:	f000 b8ae 	b.w	8003672 <__retarget_lock_release_recursive>
 8003516:	bf00      	nop
 8003518:	20000125 	.word	0x20000125

0800351c <__sinit_lock_acquire>:
 800351c:	4801      	ldr	r0, [pc, #4]	; (8003524 <__sinit_lock_acquire+0x8>)
 800351e:	f000 b8a7 	b.w	8003670 <__retarget_lock_acquire_recursive>
 8003522:	bf00      	nop
 8003524:	20000126 	.word	0x20000126

08003528 <__sinit_lock_release>:
 8003528:	4801      	ldr	r0, [pc, #4]	; (8003530 <__sinit_lock_release+0x8>)
 800352a:	f000 b8a2 	b.w	8003672 <__retarget_lock_release_recursive>
 800352e:	bf00      	nop
 8003530:	20000126 	.word	0x20000126

08003534 <__sinit>:
 8003534:	b510      	push	{r4, lr}
 8003536:	4604      	mov	r4, r0
 8003538:	f7ff fff0 	bl	800351c <__sinit_lock_acquire>
 800353c:	69a3      	ldr	r3, [r4, #24]
 800353e:	b11b      	cbz	r3, 8003548 <__sinit+0x14>
 8003540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003544:	f7ff bff0 	b.w	8003528 <__sinit_lock_release>
 8003548:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800354c:	6523      	str	r3, [r4, #80]	; 0x50
 800354e:	4b13      	ldr	r3, [pc, #76]	; (800359c <__sinit+0x68>)
 8003550:	4a13      	ldr	r2, [pc, #76]	; (80035a0 <__sinit+0x6c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	62a2      	str	r2, [r4, #40]	; 0x28
 8003556:	42a3      	cmp	r3, r4
 8003558:	bf04      	itt	eq
 800355a:	2301      	moveq	r3, #1
 800355c:	61a3      	streq	r3, [r4, #24]
 800355e:	4620      	mov	r0, r4
 8003560:	f000 f820 	bl	80035a4 <__sfp>
 8003564:	6060      	str	r0, [r4, #4]
 8003566:	4620      	mov	r0, r4
 8003568:	f000 f81c 	bl	80035a4 <__sfp>
 800356c:	60a0      	str	r0, [r4, #8]
 800356e:	4620      	mov	r0, r4
 8003570:	f000 f818 	bl	80035a4 <__sfp>
 8003574:	2200      	movs	r2, #0
 8003576:	60e0      	str	r0, [r4, #12]
 8003578:	2104      	movs	r1, #4
 800357a:	6860      	ldr	r0, [r4, #4]
 800357c:	f7ff ff82 	bl	8003484 <std>
 8003580:	68a0      	ldr	r0, [r4, #8]
 8003582:	2201      	movs	r2, #1
 8003584:	2109      	movs	r1, #9
 8003586:	f7ff ff7d 	bl	8003484 <std>
 800358a:	68e0      	ldr	r0, [r4, #12]
 800358c:	2202      	movs	r2, #2
 800358e:	2112      	movs	r1, #18
 8003590:	f7ff ff78 	bl	8003484 <std>
 8003594:	2301      	movs	r3, #1
 8003596:	61a3      	str	r3, [r4, #24]
 8003598:	e7d2      	b.n	8003540 <__sinit+0xc>
 800359a:	bf00      	nop
 800359c:	0800502c 	.word	0x0800502c
 80035a0:	080034cd 	.word	0x080034cd

080035a4 <__sfp>:
 80035a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035a6:	4607      	mov	r7, r0
 80035a8:	f7ff ffac 	bl	8003504 <__sfp_lock_acquire>
 80035ac:	4b1e      	ldr	r3, [pc, #120]	; (8003628 <__sfp+0x84>)
 80035ae:	681e      	ldr	r6, [r3, #0]
 80035b0:	69b3      	ldr	r3, [r6, #24]
 80035b2:	b913      	cbnz	r3, 80035ba <__sfp+0x16>
 80035b4:	4630      	mov	r0, r6
 80035b6:	f7ff ffbd 	bl	8003534 <__sinit>
 80035ba:	3648      	adds	r6, #72	; 0x48
 80035bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80035c0:	3b01      	subs	r3, #1
 80035c2:	d503      	bpl.n	80035cc <__sfp+0x28>
 80035c4:	6833      	ldr	r3, [r6, #0]
 80035c6:	b30b      	cbz	r3, 800360c <__sfp+0x68>
 80035c8:	6836      	ldr	r6, [r6, #0]
 80035ca:	e7f7      	b.n	80035bc <__sfp+0x18>
 80035cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80035d0:	b9d5      	cbnz	r5, 8003608 <__sfp+0x64>
 80035d2:	4b16      	ldr	r3, [pc, #88]	; (800362c <__sfp+0x88>)
 80035d4:	60e3      	str	r3, [r4, #12]
 80035d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80035da:	6665      	str	r5, [r4, #100]	; 0x64
 80035dc:	f000 f847 	bl	800366e <__retarget_lock_init_recursive>
 80035e0:	f7ff ff96 	bl	8003510 <__sfp_lock_release>
 80035e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80035e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80035ec:	6025      	str	r5, [r4, #0]
 80035ee:	61a5      	str	r5, [r4, #24]
 80035f0:	2208      	movs	r2, #8
 80035f2:	4629      	mov	r1, r5
 80035f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80035f8:	f7ff fe34 	bl	8003264 <memset>
 80035fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003600:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003604:	4620      	mov	r0, r4
 8003606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003608:	3468      	adds	r4, #104	; 0x68
 800360a:	e7d9      	b.n	80035c0 <__sfp+0x1c>
 800360c:	2104      	movs	r1, #4
 800360e:	4638      	mov	r0, r7
 8003610:	f7ff ff62 	bl	80034d8 <__sfmoreglue>
 8003614:	4604      	mov	r4, r0
 8003616:	6030      	str	r0, [r6, #0]
 8003618:	2800      	cmp	r0, #0
 800361a:	d1d5      	bne.n	80035c8 <__sfp+0x24>
 800361c:	f7ff ff78 	bl	8003510 <__sfp_lock_release>
 8003620:	230c      	movs	r3, #12
 8003622:	603b      	str	r3, [r7, #0]
 8003624:	e7ee      	b.n	8003604 <__sfp+0x60>
 8003626:	bf00      	nop
 8003628:	0800502c 	.word	0x0800502c
 800362c:	ffff0001 	.word	0xffff0001

08003630 <_fwalk_reent>:
 8003630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003634:	4606      	mov	r6, r0
 8003636:	4688      	mov	r8, r1
 8003638:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800363c:	2700      	movs	r7, #0
 800363e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003642:	f1b9 0901 	subs.w	r9, r9, #1
 8003646:	d505      	bpl.n	8003654 <_fwalk_reent+0x24>
 8003648:	6824      	ldr	r4, [r4, #0]
 800364a:	2c00      	cmp	r4, #0
 800364c:	d1f7      	bne.n	800363e <_fwalk_reent+0xe>
 800364e:	4638      	mov	r0, r7
 8003650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003654:	89ab      	ldrh	r3, [r5, #12]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d907      	bls.n	800366a <_fwalk_reent+0x3a>
 800365a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800365e:	3301      	adds	r3, #1
 8003660:	d003      	beq.n	800366a <_fwalk_reent+0x3a>
 8003662:	4629      	mov	r1, r5
 8003664:	4630      	mov	r0, r6
 8003666:	47c0      	blx	r8
 8003668:	4307      	orrs	r7, r0
 800366a:	3568      	adds	r5, #104	; 0x68
 800366c:	e7e9      	b.n	8003642 <_fwalk_reent+0x12>

0800366e <__retarget_lock_init_recursive>:
 800366e:	4770      	bx	lr

08003670 <__retarget_lock_acquire_recursive>:
 8003670:	4770      	bx	lr

08003672 <__retarget_lock_release_recursive>:
 8003672:	4770      	bx	lr

08003674 <__malloc_lock>:
 8003674:	4801      	ldr	r0, [pc, #4]	; (800367c <__malloc_lock+0x8>)
 8003676:	f7ff bffb 	b.w	8003670 <__retarget_lock_acquire_recursive>
 800367a:	bf00      	nop
 800367c:	20000124 	.word	0x20000124

08003680 <__malloc_unlock>:
 8003680:	4801      	ldr	r0, [pc, #4]	; (8003688 <__malloc_unlock+0x8>)
 8003682:	f7ff bff6 	b.w	8003672 <__retarget_lock_release_recursive>
 8003686:	bf00      	nop
 8003688:	20000124 	.word	0x20000124

0800368c <__sfputc_r>:
 800368c:	6893      	ldr	r3, [r2, #8]
 800368e:	3b01      	subs	r3, #1
 8003690:	2b00      	cmp	r3, #0
 8003692:	b410      	push	{r4}
 8003694:	6093      	str	r3, [r2, #8]
 8003696:	da08      	bge.n	80036aa <__sfputc_r+0x1e>
 8003698:	6994      	ldr	r4, [r2, #24]
 800369a:	42a3      	cmp	r3, r4
 800369c:	db01      	blt.n	80036a2 <__sfputc_r+0x16>
 800369e:	290a      	cmp	r1, #10
 80036a0:	d103      	bne.n	80036aa <__sfputc_r+0x1e>
 80036a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036a6:	f000 bb23 	b.w	8003cf0 <__swbuf_r>
 80036aa:	6813      	ldr	r3, [r2, #0]
 80036ac:	1c58      	adds	r0, r3, #1
 80036ae:	6010      	str	r0, [r2, #0]
 80036b0:	7019      	strb	r1, [r3, #0]
 80036b2:	4608      	mov	r0, r1
 80036b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036b8:	4770      	bx	lr

080036ba <__sfputs_r>:
 80036ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036bc:	4606      	mov	r6, r0
 80036be:	460f      	mov	r7, r1
 80036c0:	4614      	mov	r4, r2
 80036c2:	18d5      	adds	r5, r2, r3
 80036c4:	42ac      	cmp	r4, r5
 80036c6:	d101      	bne.n	80036cc <__sfputs_r+0x12>
 80036c8:	2000      	movs	r0, #0
 80036ca:	e007      	b.n	80036dc <__sfputs_r+0x22>
 80036cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036d0:	463a      	mov	r2, r7
 80036d2:	4630      	mov	r0, r6
 80036d4:	f7ff ffda 	bl	800368c <__sfputc_r>
 80036d8:	1c43      	adds	r3, r0, #1
 80036da:	d1f3      	bne.n	80036c4 <__sfputs_r+0xa>
 80036dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036e0 <_vfiprintf_r>:
 80036e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036e4:	460d      	mov	r5, r1
 80036e6:	b09d      	sub	sp, #116	; 0x74
 80036e8:	4614      	mov	r4, r2
 80036ea:	4698      	mov	r8, r3
 80036ec:	4606      	mov	r6, r0
 80036ee:	b118      	cbz	r0, 80036f8 <_vfiprintf_r+0x18>
 80036f0:	6983      	ldr	r3, [r0, #24]
 80036f2:	b90b      	cbnz	r3, 80036f8 <_vfiprintf_r+0x18>
 80036f4:	f7ff ff1e 	bl	8003534 <__sinit>
 80036f8:	4b89      	ldr	r3, [pc, #548]	; (8003920 <_vfiprintf_r+0x240>)
 80036fa:	429d      	cmp	r5, r3
 80036fc:	d11b      	bne.n	8003736 <_vfiprintf_r+0x56>
 80036fe:	6875      	ldr	r5, [r6, #4]
 8003700:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003702:	07d9      	lsls	r1, r3, #31
 8003704:	d405      	bmi.n	8003712 <_vfiprintf_r+0x32>
 8003706:	89ab      	ldrh	r3, [r5, #12]
 8003708:	059a      	lsls	r2, r3, #22
 800370a:	d402      	bmi.n	8003712 <_vfiprintf_r+0x32>
 800370c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800370e:	f7ff ffaf 	bl	8003670 <__retarget_lock_acquire_recursive>
 8003712:	89ab      	ldrh	r3, [r5, #12]
 8003714:	071b      	lsls	r3, r3, #28
 8003716:	d501      	bpl.n	800371c <_vfiprintf_r+0x3c>
 8003718:	692b      	ldr	r3, [r5, #16]
 800371a:	b9eb      	cbnz	r3, 8003758 <_vfiprintf_r+0x78>
 800371c:	4629      	mov	r1, r5
 800371e:	4630      	mov	r0, r6
 8003720:	f000 fb4a 	bl	8003db8 <__swsetup_r>
 8003724:	b1c0      	cbz	r0, 8003758 <_vfiprintf_r+0x78>
 8003726:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003728:	07dc      	lsls	r4, r3, #31
 800372a:	d50e      	bpl.n	800374a <_vfiprintf_r+0x6a>
 800372c:	f04f 30ff 	mov.w	r0, #4294967295
 8003730:	b01d      	add	sp, #116	; 0x74
 8003732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003736:	4b7b      	ldr	r3, [pc, #492]	; (8003924 <_vfiprintf_r+0x244>)
 8003738:	429d      	cmp	r5, r3
 800373a:	d101      	bne.n	8003740 <_vfiprintf_r+0x60>
 800373c:	68b5      	ldr	r5, [r6, #8]
 800373e:	e7df      	b.n	8003700 <_vfiprintf_r+0x20>
 8003740:	4b79      	ldr	r3, [pc, #484]	; (8003928 <_vfiprintf_r+0x248>)
 8003742:	429d      	cmp	r5, r3
 8003744:	bf08      	it	eq
 8003746:	68f5      	ldreq	r5, [r6, #12]
 8003748:	e7da      	b.n	8003700 <_vfiprintf_r+0x20>
 800374a:	89ab      	ldrh	r3, [r5, #12]
 800374c:	0598      	lsls	r0, r3, #22
 800374e:	d4ed      	bmi.n	800372c <_vfiprintf_r+0x4c>
 8003750:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003752:	f7ff ff8e 	bl	8003672 <__retarget_lock_release_recursive>
 8003756:	e7e9      	b.n	800372c <_vfiprintf_r+0x4c>
 8003758:	2300      	movs	r3, #0
 800375a:	9309      	str	r3, [sp, #36]	; 0x24
 800375c:	2320      	movs	r3, #32
 800375e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003762:	f8cd 800c 	str.w	r8, [sp, #12]
 8003766:	2330      	movs	r3, #48	; 0x30
 8003768:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800392c <_vfiprintf_r+0x24c>
 800376c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003770:	f04f 0901 	mov.w	r9, #1
 8003774:	4623      	mov	r3, r4
 8003776:	469a      	mov	sl, r3
 8003778:	f813 2b01 	ldrb.w	r2, [r3], #1
 800377c:	b10a      	cbz	r2, 8003782 <_vfiprintf_r+0xa2>
 800377e:	2a25      	cmp	r2, #37	; 0x25
 8003780:	d1f9      	bne.n	8003776 <_vfiprintf_r+0x96>
 8003782:	ebba 0b04 	subs.w	fp, sl, r4
 8003786:	d00b      	beq.n	80037a0 <_vfiprintf_r+0xc0>
 8003788:	465b      	mov	r3, fp
 800378a:	4622      	mov	r2, r4
 800378c:	4629      	mov	r1, r5
 800378e:	4630      	mov	r0, r6
 8003790:	f7ff ff93 	bl	80036ba <__sfputs_r>
 8003794:	3001      	adds	r0, #1
 8003796:	f000 80aa 	beq.w	80038ee <_vfiprintf_r+0x20e>
 800379a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800379c:	445a      	add	r2, fp
 800379e:	9209      	str	r2, [sp, #36]	; 0x24
 80037a0:	f89a 3000 	ldrb.w	r3, [sl]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f000 80a2 	beq.w	80038ee <_vfiprintf_r+0x20e>
 80037aa:	2300      	movs	r3, #0
 80037ac:	f04f 32ff 	mov.w	r2, #4294967295
 80037b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037b4:	f10a 0a01 	add.w	sl, sl, #1
 80037b8:	9304      	str	r3, [sp, #16]
 80037ba:	9307      	str	r3, [sp, #28]
 80037bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037c0:	931a      	str	r3, [sp, #104]	; 0x68
 80037c2:	4654      	mov	r4, sl
 80037c4:	2205      	movs	r2, #5
 80037c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037ca:	4858      	ldr	r0, [pc, #352]	; (800392c <_vfiprintf_r+0x24c>)
 80037cc:	f7fc fd08 	bl	80001e0 <memchr>
 80037d0:	9a04      	ldr	r2, [sp, #16]
 80037d2:	b9d8      	cbnz	r0, 800380c <_vfiprintf_r+0x12c>
 80037d4:	06d1      	lsls	r1, r2, #27
 80037d6:	bf44      	itt	mi
 80037d8:	2320      	movmi	r3, #32
 80037da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80037de:	0713      	lsls	r3, r2, #28
 80037e0:	bf44      	itt	mi
 80037e2:	232b      	movmi	r3, #43	; 0x2b
 80037e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80037e8:	f89a 3000 	ldrb.w	r3, [sl]
 80037ec:	2b2a      	cmp	r3, #42	; 0x2a
 80037ee:	d015      	beq.n	800381c <_vfiprintf_r+0x13c>
 80037f0:	9a07      	ldr	r2, [sp, #28]
 80037f2:	4654      	mov	r4, sl
 80037f4:	2000      	movs	r0, #0
 80037f6:	f04f 0c0a 	mov.w	ip, #10
 80037fa:	4621      	mov	r1, r4
 80037fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003800:	3b30      	subs	r3, #48	; 0x30
 8003802:	2b09      	cmp	r3, #9
 8003804:	d94e      	bls.n	80038a4 <_vfiprintf_r+0x1c4>
 8003806:	b1b0      	cbz	r0, 8003836 <_vfiprintf_r+0x156>
 8003808:	9207      	str	r2, [sp, #28]
 800380a:	e014      	b.n	8003836 <_vfiprintf_r+0x156>
 800380c:	eba0 0308 	sub.w	r3, r0, r8
 8003810:	fa09 f303 	lsl.w	r3, r9, r3
 8003814:	4313      	orrs	r3, r2
 8003816:	9304      	str	r3, [sp, #16]
 8003818:	46a2      	mov	sl, r4
 800381a:	e7d2      	b.n	80037c2 <_vfiprintf_r+0xe2>
 800381c:	9b03      	ldr	r3, [sp, #12]
 800381e:	1d19      	adds	r1, r3, #4
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	9103      	str	r1, [sp, #12]
 8003824:	2b00      	cmp	r3, #0
 8003826:	bfbb      	ittet	lt
 8003828:	425b      	neglt	r3, r3
 800382a:	f042 0202 	orrlt.w	r2, r2, #2
 800382e:	9307      	strge	r3, [sp, #28]
 8003830:	9307      	strlt	r3, [sp, #28]
 8003832:	bfb8      	it	lt
 8003834:	9204      	strlt	r2, [sp, #16]
 8003836:	7823      	ldrb	r3, [r4, #0]
 8003838:	2b2e      	cmp	r3, #46	; 0x2e
 800383a:	d10c      	bne.n	8003856 <_vfiprintf_r+0x176>
 800383c:	7863      	ldrb	r3, [r4, #1]
 800383e:	2b2a      	cmp	r3, #42	; 0x2a
 8003840:	d135      	bne.n	80038ae <_vfiprintf_r+0x1ce>
 8003842:	9b03      	ldr	r3, [sp, #12]
 8003844:	1d1a      	adds	r2, r3, #4
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	9203      	str	r2, [sp, #12]
 800384a:	2b00      	cmp	r3, #0
 800384c:	bfb8      	it	lt
 800384e:	f04f 33ff 	movlt.w	r3, #4294967295
 8003852:	3402      	adds	r4, #2
 8003854:	9305      	str	r3, [sp, #20]
 8003856:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800393c <_vfiprintf_r+0x25c>
 800385a:	7821      	ldrb	r1, [r4, #0]
 800385c:	2203      	movs	r2, #3
 800385e:	4650      	mov	r0, sl
 8003860:	f7fc fcbe 	bl	80001e0 <memchr>
 8003864:	b140      	cbz	r0, 8003878 <_vfiprintf_r+0x198>
 8003866:	2340      	movs	r3, #64	; 0x40
 8003868:	eba0 000a 	sub.w	r0, r0, sl
 800386c:	fa03 f000 	lsl.w	r0, r3, r0
 8003870:	9b04      	ldr	r3, [sp, #16]
 8003872:	4303      	orrs	r3, r0
 8003874:	3401      	adds	r4, #1
 8003876:	9304      	str	r3, [sp, #16]
 8003878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800387c:	482c      	ldr	r0, [pc, #176]	; (8003930 <_vfiprintf_r+0x250>)
 800387e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003882:	2206      	movs	r2, #6
 8003884:	f7fc fcac 	bl	80001e0 <memchr>
 8003888:	2800      	cmp	r0, #0
 800388a:	d03f      	beq.n	800390c <_vfiprintf_r+0x22c>
 800388c:	4b29      	ldr	r3, [pc, #164]	; (8003934 <_vfiprintf_r+0x254>)
 800388e:	bb1b      	cbnz	r3, 80038d8 <_vfiprintf_r+0x1f8>
 8003890:	9b03      	ldr	r3, [sp, #12]
 8003892:	3307      	adds	r3, #7
 8003894:	f023 0307 	bic.w	r3, r3, #7
 8003898:	3308      	adds	r3, #8
 800389a:	9303      	str	r3, [sp, #12]
 800389c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800389e:	443b      	add	r3, r7
 80038a0:	9309      	str	r3, [sp, #36]	; 0x24
 80038a2:	e767      	b.n	8003774 <_vfiprintf_r+0x94>
 80038a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80038a8:	460c      	mov	r4, r1
 80038aa:	2001      	movs	r0, #1
 80038ac:	e7a5      	b.n	80037fa <_vfiprintf_r+0x11a>
 80038ae:	2300      	movs	r3, #0
 80038b0:	3401      	adds	r4, #1
 80038b2:	9305      	str	r3, [sp, #20]
 80038b4:	4619      	mov	r1, r3
 80038b6:	f04f 0c0a 	mov.w	ip, #10
 80038ba:	4620      	mov	r0, r4
 80038bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038c0:	3a30      	subs	r2, #48	; 0x30
 80038c2:	2a09      	cmp	r2, #9
 80038c4:	d903      	bls.n	80038ce <_vfiprintf_r+0x1ee>
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0c5      	beq.n	8003856 <_vfiprintf_r+0x176>
 80038ca:	9105      	str	r1, [sp, #20]
 80038cc:	e7c3      	b.n	8003856 <_vfiprintf_r+0x176>
 80038ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80038d2:	4604      	mov	r4, r0
 80038d4:	2301      	movs	r3, #1
 80038d6:	e7f0      	b.n	80038ba <_vfiprintf_r+0x1da>
 80038d8:	ab03      	add	r3, sp, #12
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	462a      	mov	r2, r5
 80038de:	4b16      	ldr	r3, [pc, #88]	; (8003938 <_vfiprintf_r+0x258>)
 80038e0:	a904      	add	r1, sp, #16
 80038e2:	4630      	mov	r0, r6
 80038e4:	f3af 8000 	nop.w
 80038e8:	4607      	mov	r7, r0
 80038ea:	1c78      	adds	r0, r7, #1
 80038ec:	d1d6      	bne.n	800389c <_vfiprintf_r+0x1bc>
 80038ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80038f0:	07d9      	lsls	r1, r3, #31
 80038f2:	d405      	bmi.n	8003900 <_vfiprintf_r+0x220>
 80038f4:	89ab      	ldrh	r3, [r5, #12]
 80038f6:	059a      	lsls	r2, r3, #22
 80038f8:	d402      	bmi.n	8003900 <_vfiprintf_r+0x220>
 80038fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80038fc:	f7ff feb9 	bl	8003672 <__retarget_lock_release_recursive>
 8003900:	89ab      	ldrh	r3, [r5, #12]
 8003902:	065b      	lsls	r3, r3, #25
 8003904:	f53f af12 	bmi.w	800372c <_vfiprintf_r+0x4c>
 8003908:	9809      	ldr	r0, [sp, #36]	; 0x24
 800390a:	e711      	b.n	8003730 <_vfiprintf_r+0x50>
 800390c:	ab03      	add	r3, sp, #12
 800390e:	9300      	str	r3, [sp, #0]
 8003910:	462a      	mov	r2, r5
 8003912:	4b09      	ldr	r3, [pc, #36]	; (8003938 <_vfiprintf_r+0x258>)
 8003914:	a904      	add	r1, sp, #16
 8003916:	4630      	mov	r0, r6
 8003918:	f000 f880 	bl	8003a1c <_printf_i>
 800391c:	e7e4      	b.n	80038e8 <_vfiprintf_r+0x208>
 800391e:	bf00      	nop
 8003920:	08005050 	.word	0x08005050
 8003924:	08005070 	.word	0x08005070
 8003928:	08005030 	.word	0x08005030
 800392c:	08005090 	.word	0x08005090
 8003930:	0800509a 	.word	0x0800509a
 8003934:	00000000 	.word	0x00000000
 8003938:	080036bb 	.word	0x080036bb
 800393c:	08005096 	.word	0x08005096

08003940 <_printf_common>:
 8003940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003944:	4616      	mov	r6, r2
 8003946:	4699      	mov	r9, r3
 8003948:	688a      	ldr	r2, [r1, #8]
 800394a:	690b      	ldr	r3, [r1, #16]
 800394c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003950:	4293      	cmp	r3, r2
 8003952:	bfb8      	it	lt
 8003954:	4613      	movlt	r3, r2
 8003956:	6033      	str	r3, [r6, #0]
 8003958:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800395c:	4607      	mov	r7, r0
 800395e:	460c      	mov	r4, r1
 8003960:	b10a      	cbz	r2, 8003966 <_printf_common+0x26>
 8003962:	3301      	adds	r3, #1
 8003964:	6033      	str	r3, [r6, #0]
 8003966:	6823      	ldr	r3, [r4, #0]
 8003968:	0699      	lsls	r1, r3, #26
 800396a:	bf42      	ittt	mi
 800396c:	6833      	ldrmi	r3, [r6, #0]
 800396e:	3302      	addmi	r3, #2
 8003970:	6033      	strmi	r3, [r6, #0]
 8003972:	6825      	ldr	r5, [r4, #0]
 8003974:	f015 0506 	ands.w	r5, r5, #6
 8003978:	d106      	bne.n	8003988 <_printf_common+0x48>
 800397a:	f104 0a19 	add.w	sl, r4, #25
 800397e:	68e3      	ldr	r3, [r4, #12]
 8003980:	6832      	ldr	r2, [r6, #0]
 8003982:	1a9b      	subs	r3, r3, r2
 8003984:	42ab      	cmp	r3, r5
 8003986:	dc26      	bgt.n	80039d6 <_printf_common+0x96>
 8003988:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800398c:	1e13      	subs	r3, r2, #0
 800398e:	6822      	ldr	r2, [r4, #0]
 8003990:	bf18      	it	ne
 8003992:	2301      	movne	r3, #1
 8003994:	0692      	lsls	r2, r2, #26
 8003996:	d42b      	bmi.n	80039f0 <_printf_common+0xb0>
 8003998:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800399c:	4649      	mov	r1, r9
 800399e:	4638      	mov	r0, r7
 80039a0:	47c0      	blx	r8
 80039a2:	3001      	adds	r0, #1
 80039a4:	d01e      	beq.n	80039e4 <_printf_common+0xa4>
 80039a6:	6823      	ldr	r3, [r4, #0]
 80039a8:	68e5      	ldr	r5, [r4, #12]
 80039aa:	6832      	ldr	r2, [r6, #0]
 80039ac:	f003 0306 	and.w	r3, r3, #6
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	bf08      	it	eq
 80039b4:	1aad      	subeq	r5, r5, r2
 80039b6:	68a3      	ldr	r3, [r4, #8]
 80039b8:	6922      	ldr	r2, [r4, #16]
 80039ba:	bf0c      	ite	eq
 80039bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039c0:	2500      	movne	r5, #0
 80039c2:	4293      	cmp	r3, r2
 80039c4:	bfc4      	itt	gt
 80039c6:	1a9b      	subgt	r3, r3, r2
 80039c8:	18ed      	addgt	r5, r5, r3
 80039ca:	2600      	movs	r6, #0
 80039cc:	341a      	adds	r4, #26
 80039ce:	42b5      	cmp	r5, r6
 80039d0:	d11a      	bne.n	8003a08 <_printf_common+0xc8>
 80039d2:	2000      	movs	r0, #0
 80039d4:	e008      	b.n	80039e8 <_printf_common+0xa8>
 80039d6:	2301      	movs	r3, #1
 80039d8:	4652      	mov	r2, sl
 80039da:	4649      	mov	r1, r9
 80039dc:	4638      	mov	r0, r7
 80039de:	47c0      	blx	r8
 80039e0:	3001      	adds	r0, #1
 80039e2:	d103      	bne.n	80039ec <_printf_common+0xac>
 80039e4:	f04f 30ff 	mov.w	r0, #4294967295
 80039e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039ec:	3501      	adds	r5, #1
 80039ee:	e7c6      	b.n	800397e <_printf_common+0x3e>
 80039f0:	18e1      	adds	r1, r4, r3
 80039f2:	1c5a      	adds	r2, r3, #1
 80039f4:	2030      	movs	r0, #48	; 0x30
 80039f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039fa:	4422      	add	r2, r4
 80039fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a00:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a04:	3302      	adds	r3, #2
 8003a06:	e7c7      	b.n	8003998 <_printf_common+0x58>
 8003a08:	2301      	movs	r3, #1
 8003a0a:	4622      	mov	r2, r4
 8003a0c:	4649      	mov	r1, r9
 8003a0e:	4638      	mov	r0, r7
 8003a10:	47c0      	blx	r8
 8003a12:	3001      	adds	r0, #1
 8003a14:	d0e6      	beq.n	80039e4 <_printf_common+0xa4>
 8003a16:	3601      	adds	r6, #1
 8003a18:	e7d9      	b.n	80039ce <_printf_common+0x8e>
	...

08003a1c <_printf_i>:
 8003a1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a20:	7e0f      	ldrb	r7, [r1, #24]
 8003a22:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003a24:	2f78      	cmp	r7, #120	; 0x78
 8003a26:	4691      	mov	r9, r2
 8003a28:	4680      	mov	r8, r0
 8003a2a:	460c      	mov	r4, r1
 8003a2c:	469a      	mov	sl, r3
 8003a2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003a32:	d807      	bhi.n	8003a44 <_printf_i+0x28>
 8003a34:	2f62      	cmp	r7, #98	; 0x62
 8003a36:	d80a      	bhi.n	8003a4e <_printf_i+0x32>
 8003a38:	2f00      	cmp	r7, #0
 8003a3a:	f000 80d8 	beq.w	8003bee <_printf_i+0x1d2>
 8003a3e:	2f58      	cmp	r7, #88	; 0x58
 8003a40:	f000 80a3 	beq.w	8003b8a <_printf_i+0x16e>
 8003a44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a4c:	e03a      	b.n	8003ac4 <_printf_i+0xa8>
 8003a4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a52:	2b15      	cmp	r3, #21
 8003a54:	d8f6      	bhi.n	8003a44 <_printf_i+0x28>
 8003a56:	a101      	add	r1, pc, #4	; (adr r1, 8003a5c <_printf_i+0x40>)
 8003a58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a5c:	08003ab5 	.word	0x08003ab5
 8003a60:	08003ac9 	.word	0x08003ac9
 8003a64:	08003a45 	.word	0x08003a45
 8003a68:	08003a45 	.word	0x08003a45
 8003a6c:	08003a45 	.word	0x08003a45
 8003a70:	08003a45 	.word	0x08003a45
 8003a74:	08003ac9 	.word	0x08003ac9
 8003a78:	08003a45 	.word	0x08003a45
 8003a7c:	08003a45 	.word	0x08003a45
 8003a80:	08003a45 	.word	0x08003a45
 8003a84:	08003a45 	.word	0x08003a45
 8003a88:	08003bd5 	.word	0x08003bd5
 8003a8c:	08003af9 	.word	0x08003af9
 8003a90:	08003bb7 	.word	0x08003bb7
 8003a94:	08003a45 	.word	0x08003a45
 8003a98:	08003a45 	.word	0x08003a45
 8003a9c:	08003bf7 	.word	0x08003bf7
 8003aa0:	08003a45 	.word	0x08003a45
 8003aa4:	08003af9 	.word	0x08003af9
 8003aa8:	08003a45 	.word	0x08003a45
 8003aac:	08003a45 	.word	0x08003a45
 8003ab0:	08003bbf 	.word	0x08003bbf
 8003ab4:	682b      	ldr	r3, [r5, #0]
 8003ab6:	1d1a      	adds	r2, r3, #4
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	602a      	str	r2, [r5, #0]
 8003abc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ac0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e0a3      	b.n	8003c10 <_printf_i+0x1f4>
 8003ac8:	6820      	ldr	r0, [r4, #0]
 8003aca:	6829      	ldr	r1, [r5, #0]
 8003acc:	0606      	lsls	r6, r0, #24
 8003ace:	f101 0304 	add.w	r3, r1, #4
 8003ad2:	d50a      	bpl.n	8003aea <_printf_i+0xce>
 8003ad4:	680e      	ldr	r6, [r1, #0]
 8003ad6:	602b      	str	r3, [r5, #0]
 8003ad8:	2e00      	cmp	r6, #0
 8003ada:	da03      	bge.n	8003ae4 <_printf_i+0xc8>
 8003adc:	232d      	movs	r3, #45	; 0x2d
 8003ade:	4276      	negs	r6, r6
 8003ae0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ae4:	485e      	ldr	r0, [pc, #376]	; (8003c60 <_printf_i+0x244>)
 8003ae6:	230a      	movs	r3, #10
 8003ae8:	e019      	b.n	8003b1e <_printf_i+0x102>
 8003aea:	680e      	ldr	r6, [r1, #0]
 8003aec:	602b      	str	r3, [r5, #0]
 8003aee:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003af2:	bf18      	it	ne
 8003af4:	b236      	sxthne	r6, r6
 8003af6:	e7ef      	b.n	8003ad8 <_printf_i+0xbc>
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	6820      	ldr	r0, [r4, #0]
 8003afc:	1d19      	adds	r1, r3, #4
 8003afe:	6029      	str	r1, [r5, #0]
 8003b00:	0601      	lsls	r1, r0, #24
 8003b02:	d501      	bpl.n	8003b08 <_printf_i+0xec>
 8003b04:	681e      	ldr	r6, [r3, #0]
 8003b06:	e002      	b.n	8003b0e <_printf_i+0xf2>
 8003b08:	0646      	lsls	r6, r0, #25
 8003b0a:	d5fb      	bpl.n	8003b04 <_printf_i+0xe8>
 8003b0c:	881e      	ldrh	r6, [r3, #0]
 8003b0e:	4854      	ldr	r0, [pc, #336]	; (8003c60 <_printf_i+0x244>)
 8003b10:	2f6f      	cmp	r7, #111	; 0x6f
 8003b12:	bf0c      	ite	eq
 8003b14:	2308      	moveq	r3, #8
 8003b16:	230a      	movne	r3, #10
 8003b18:	2100      	movs	r1, #0
 8003b1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b1e:	6865      	ldr	r5, [r4, #4]
 8003b20:	60a5      	str	r5, [r4, #8]
 8003b22:	2d00      	cmp	r5, #0
 8003b24:	bfa2      	ittt	ge
 8003b26:	6821      	ldrge	r1, [r4, #0]
 8003b28:	f021 0104 	bicge.w	r1, r1, #4
 8003b2c:	6021      	strge	r1, [r4, #0]
 8003b2e:	b90e      	cbnz	r6, 8003b34 <_printf_i+0x118>
 8003b30:	2d00      	cmp	r5, #0
 8003b32:	d04d      	beq.n	8003bd0 <_printf_i+0x1b4>
 8003b34:	4615      	mov	r5, r2
 8003b36:	fbb6 f1f3 	udiv	r1, r6, r3
 8003b3a:	fb03 6711 	mls	r7, r3, r1, r6
 8003b3e:	5dc7      	ldrb	r7, [r0, r7]
 8003b40:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003b44:	4637      	mov	r7, r6
 8003b46:	42bb      	cmp	r3, r7
 8003b48:	460e      	mov	r6, r1
 8003b4a:	d9f4      	bls.n	8003b36 <_printf_i+0x11a>
 8003b4c:	2b08      	cmp	r3, #8
 8003b4e:	d10b      	bne.n	8003b68 <_printf_i+0x14c>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	07de      	lsls	r6, r3, #31
 8003b54:	d508      	bpl.n	8003b68 <_printf_i+0x14c>
 8003b56:	6923      	ldr	r3, [r4, #16]
 8003b58:	6861      	ldr	r1, [r4, #4]
 8003b5a:	4299      	cmp	r1, r3
 8003b5c:	bfde      	ittt	le
 8003b5e:	2330      	movle	r3, #48	; 0x30
 8003b60:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003b64:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003b68:	1b52      	subs	r2, r2, r5
 8003b6a:	6122      	str	r2, [r4, #16]
 8003b6c:	f8cd a000 	str.w	sl, [sp]
 8003b70:	464b      	mov	r3, r9
 8003b72:	aa03      	add	r2, sp, #12
 8003b74:	4621      	mov	r1, r4
 8003b76:	4640      	mov	r0, r8
 8003b78:	f7ff fee2 	bl	8003940 <_printf_common>
 8003b7c:	3001      	adds	r0, #1
 8003b7e:	d14c      	bne.n	8003c1a <_printf_i+0x1fe>
 8003b80:	f04f 30ff 	mov.w	r0, #4294967295
 8003b84:	b004      	add	sp, #16
 8003b86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b8a:	4835      	ldr	r0, [pc, #212]	; (8003c60 <_printf_i+0x244>)
 8003b8c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003b90:	6829      	ldr	r1, [r5, #0]
 8003b92:	6823      	ldr	r3, [r4, #0]
 8003b94:	f851 6b04 	ldr.w	r6, [r1], #4
 8003b98:	6029      	str	r1, [r5, #0]
 8003b9a:	061d      	lsls	r5, r3, #24
 8003b9c:	d514      	bpl.n	8003bc8 <_printf_i+0x1ac>
 8003b9e:	07df      	lsls	r7, r3, #31
 8003ba0:	bf44      	itt	mi
 8003ba2:	f043 0320 	orrmi.w	r3, r3, #32
 8003ba6:	6023      	strmi	r3, [r4, #0]
 8003ba8:	b91e      	cbnz	r6, 8003bb2 <_printf_i+0x196>
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	f023 0320 	bic.w	r3, r3, #32
 8003bb0:	6023      	str	r3, [r4, #0]
 8003bb2:	2310      	movs	r3, #16
 8003bb4:	e7b0      	b.n	8003b18 <_printf_i+0xfc>
 8003bb6:	6823      	ldr	r3, [r4, #0]
 8003bb8:	f043 0320 	orr.w	r3, r3, #32
 8003bbc:	6023      	str	r3, [r4, #0]
 8003bbe:	2378      	movs	r3, #120	; 0x78
 8003bc0:	4828      	ldr	r0, [pc, #160]	; (8003c64 <_printf_i+0x248>)
 8003bc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bc6:	e7e3      	b.n	8003b90 <_printf_i+0x174>
 8003bc8:	0659      	lsls	r1, r3, #25
 8003bca:	bf48      	it	mi
 8003bcc:	b2b6      	uxthmi	r6, r6
 8003bce:	e7e6      	b.n	8003b9e <_printf_i+0x182>
 8003bd0:	4615      	mov	r5, r2
 8003bd2:	e7bb      	b.n	8003b4c <_printf_i+0x130>
 8003bd4:	682b      	ldr	r3, [r5, #0]
 8003bd6:	6826      	ldr	r6, [r4, #0]
 8003bd8:	6961      	ldr	r1, [r4, #20]
 8003bda:	1d18      	adds	r0, r3, #4
 8003bdc:	6028      	str	r0, [r5, #0]
 8003bde:	0635      	lsls	r5, r6, #24
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	d501      	bpl.n	8003be8 <_printf_i+0x1cc>
 8003be4:	6019      	str	r1, [r3, #0]
 8003be6:	e002      	b.n	8003bee <_printf_i+0x1d2>
 8003be8:	0670      	lsls	r0, r6, #25
 8003bea:	d5fb      	bpl.n	8003be4 <_printf_i+0x1c8>
 8003bec:	8019      	strh	r1, [r3, #0]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	6123      	str	r3, [r4, #16]
 8003bf2:	4615      	mov	r5, r2
 8003bf4:	e7ba      	b.n	8003b6c <_printf_i+0x150>
 8003bf6:	682b      	ldr	r3, [r5, #0]
 8003bf8:	1d1a      	adds	r2, r3, #4
 8003bfa:	602a      	str	r2, [r5, #0]
 8003bfc:	681d      	ldr	r5, [r3, #0]
 8003bfe:	6862      	ldr	r2, [r4, #4]
 8003c00:	2100      	movs	r1, #0
 8003c02:	4628      	mov	r0, r5
 8003c04:	f7fc faec 	bl	80001e0 <memchr>
 8003c08:	b108      	cbz	r0, 8003c0e <_printf_i+0x1f2>
 8003c0a:	1b40      	subs	r0, r0, r5
 8003c0c:	6060      	str	r0, [r4, #4]
 8003c0e:	6863      	ldr	r3, [r4, #4]
 8003c10:	6123      	str	r3, [r4, #16]
 8003c12:	2300      	movs	r3, #0
 8003c14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c18:	e7a8      	b.n	8003b6c <_printf_i+0x150>
 8003c1a:	6923      	ldr	r3, [r4, #16]
 8003c1c:	462a      	mov	r2, r5
 8003c1e:	4649      	mov	r1, r9
 8003c20:	4640      	mov	r0, r8
 8003c22:	47d0      	blx	sl
 8003c24:	3001      	adds	r0, #1
 8003c26:	d0ab      	beq.n	8003b80 <_printf_i+0x164>
 8003c28:	6823      	ldr	r3, [r4, #0]
 8003c2a:	079b      	lsls	r3, r3, #30
 8003c2c:	d413      	bmi.n	8003c56 <_printf_i+0x23a>
 8003c2e:	68e0      	ldr	r0, [r4, #12]
 8003c30:	9b03      	ldr	r3, [sp, #12]
 8003c32:	4298      	cmp	r0, r3
 8003c34:	bfb8      	it	lt
 8003c36:	4618      	movlt	r0, r3
 8003c38:	e7a4      	b.n	8003b84 <_printf_i+0x168>
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	4632      	mov	r2, r6
 8003c3e:	4649      	mov	r1, r9
 8003c40:	4640      	mov	r0, r8
 8003c42:	47d0      	blx	sl
 8003c44:	3001      	adds	r0, #1
 8003c46:	d09b      	beq.n	8003b80 <_printf_i+0x164>
 8003c48:	3501      	adds	r5, #1
 8003c4a:	68e3      	ldr	r3, [r4, #12]
 8003c4c:	9903      	ldr	r1, [sp, #12]
 8003c4e:	1a5b      	subs	r3, r3, r1
 8003c50:	42ab      	cmp	r3, r5
 8003c52:	dcf2      	bgt.n	8003c3a <_printf_i+0x21e>
 8003c54:	e7eb      	b.n	8003c2e <_printf_i+0x212>
 8003c56:	2500      	movs	r5, #0
 8003c58:	f104 0619 	add.w	r6, r4, #25
 8003c5c:	e7f5      	b.n	8003c4a <_printf_i+0x22e>
 8003c5e:	bf00      	nop
 8003c60:	080050a1 	.word	0x080050a1
 8003c64:	080050b2 	.word	0x080050b2

08003c68 <__sread>:
 8003c68:	b510      	push	{r4, lr}
 8003c6a:	460c      	mov	r4, r1
 8003c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c70:	f000 fa5a 	bl	8004128 <_read_r>
 8003c74:	2800      	cmp	r0, #0
 8003c76:	bfab      	itete	ge
 8003c78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003c7a:	89a3      	ldrhlt	r3, [r4, #12]
 8003c7c:	181b      	addge	r3, r3, r0
 8003c7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003c82:	bfac      	ite	ge
 8003c84:	6563      	strge	r3, [r4, #84]	; 0x54
 8003c86:	81a3      	strhlt	r3, [r4, #12]
 8003c88:	bd10      	pop	{r4, pc}

08003c8a <__swrite>:
 8003c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c8e:	461f      	mov	r7, r3
 8003c90:	898b      	ldrh	r3, [r1, #12]
 8003c92:	05db      	lsls	r3, r3, #23
 8003c94:	4605      	mov	r5, r0
 8003c96:	460c      	mov	r4, r1
 8003c98:	4616      	mov	r6, r2
 8003c9a:	d505      	bpl.n	8003ca8 <__swrite+0x1e>
 8003c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ca0:	2302      	movs	r3, #2
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f000 f9c8 	bl	8004038 <_lseek_r>
 8003ca8:	89a3      	ldrh	r3, [r4, #12]
 8003caa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cb2:	81a3      	strh	r3, [r4, #12]
 8003cb4:	4632      	mov	r2, r6
 8003cb6:	463b      	mov	r3, r7
 8003cb8:	4628      	mov	r0, r5
 8003cba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cbe:	f000 b869 	b.w	8003d94 <_write_r>

08003cc2 <__sseek>:
 8003cc2:	b510      	push	{r4, lr}
 8003cc4:	460c      	mov	r4, r1
 8003cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cca:	f000 f9b5 	bl	8004038 <_lseek_r>
 8003cce:	1c43      	adds	r3, r0, #1
 8003cd0:	89a3      	ldrh	r3, [r4, #12]
 8003cd2:	bf15      	itete	ne
 8003cd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8003cd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003cda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003cde:	81a3      	strheq	r3, [r4, #12]
 8003ce0:	bf18      	it	ne
 8003ce2:	81a3      	strhne	r3, [r4, #12]
 8003ce4:	bd10      	pop	{r4, pc}

08003ce6 <__sclose>:
 8003ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cea:	f000 b8d3 	b.w	8003e94 <_close_r>
	...

08003cf0 <__swbuf_r>:
 8003cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cf2:	460e      	mov	r6, r1
 8003cf4:	4614      	mov	r4, r2
 8003cf6:	4605      	mov	r5, r0
 8003cf8:	b118      	cbz	r0, 8003d02 <__swbuf_r+0x12>
 8003cfa:	6983      	ldr	r3, [r0, #24]
 8003cfc:	b90b      	cbnz	r3, 8003d02 <__swbuf_r+0x12>
 8003cfe:	f7ff fc19 	bl	8003534 <__sinit>
 8003d02:	4b21      	ldr	r3, [pc, #132]	; (8003d88 <__swbuf_r+0x98>)
 8003d04:	429c      	cmp	r4, r3
 8003d06:	d12b      	bne.n	8003d60 <__swbuf_r+0x70>
 8003d08:	686c      	ldr	r4, [r5, #4]
 8003d0a:	69a3      	ldr	r3, [r4, #24]
 8003d0c:	60a3      	str	r3, [r4, #8]
 8003d0e:	89a3      	ldrh	r3, [r4, #12]
 8003d10:	071a      	lsls	r2, r3, #28
 8003d12:	d52f      	bpl.n	8003d74 <__swbuf_r+0x84>
 8003d14:	6923      	ldr	r3, [r4, #16]
 8003d16:	b36b      	cbz	r3, 8003d74 <__swbuf_r+0x84>
 8003d18:	6923      	ldr	r3, [r4, #16]
 8003d1a:	6820      	ldr	r0, [r4, #0]
 8003d1c:	1ac0      	subs	r0, r0, r3
 8003d1e:	6963      	ldr	r3, [r4, #20]
 8003d20:	b2f6      	uxtb	r6, r6
 8003d22:	4283      	cmp	r3, r0
 8003d24:	4637      	mov	r7, r6
 8003d26:	dc04      	bgt.n	8003d32 <__swbuf_r+0x42>
 8003d28:	4621      	mov	r1, r4
 8003d2a:	4628      	mov	r0, r5
 8003d2c:	f000 f948 	bl	8003fc0 <_fflush_r>
 8003d30:	bb30      	cbnz	r0, 8003d80 <__swbuf_r+0x90>
 8003d32:	68a3      	ldr	r3, [r4, #8]
 8003d34:	3b01      	subs	r3, #1
 8003d36:	60a3      	str	r3, [r4, #8]
 8003d38:	6823      	ldr	r3, [r4, #0]
 8003d3a:	1c5a      	adds	r2, r3, #1
 8003d3c:	6022      	str	r2, [r4, #0]
 8003d3e:	701e      	strb	r6, [r3, #0]
 8003d40:	6963      	ldr	r3, [r4, #20]
 8003d42:	3001      	adds	r0, #1
 8003d44:	4283      	cmp	r3, r0
 8003d46:	d004      	beq.n	8003d52 <__swbuf_r+0x62>
 8003d48:	89a3      	ldrh	r3, [r4, #12]
 8003d4a:	07db      	lsls	r3, r3, #31
 8003d4c:	d506      	bpl.n	8003d5c <__swbuf_r+0x6c>
 8003d4e:	2e0a      	cmp	r6, #10
 8003d50:	d104      	bne.n	8003d5c <__swbuf_r+0x6c>
 8003d52:	4621      	mov	r1, r4
 8003d54:	4628      	mov	r0, r5
 8003d56:	f000 f933 	bl	8003fc0 <_fflush_r>
 8003d5a:	b988      	cbnz	r0, 8003d80 <__swbuf_r+0x90>
 8003d5c:	4638      	mov	r0, r7
 8003d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d60:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <__swbuf_r+0x9c>)
 8003d62:	429c      	cmp	r4, r3
 8003d64:	d101      	bne.n	8003d6a <__swbuf_r+0x7a>
 8003d66:	68ac      	ldr	r4, [r5, #8]
 8003d68:	e7cf      	b.n	8003d0a <__swbuf_r+0x1a>
 8003d6a:	4b09      	ldr	r3, [pc, #36]	; (8003d90 <__swbuf_r+0xa0>)
 8003d6c:	429c      	cmp	r4, r3
 8003d6e:	bf08      	it	eq
 8003d70:	68ec      	ldreq	r4, [r5, #12]
 8003d72:	e7ca      	b.n	8003d0a <__swbuf_r+0x1a>
 8003d74:	4621      	mov	r1, r4
 8003d76:	4628      	mov	r0, r5
 8003d78:	f000 f81e 	bl	8003db8 <__swsetup_r>
 8003d7c:	2800      	cmp	r0, #0
 8003d7e:	d0cb      	beq.n	8003d18 <__swbuf_r+0x28>
 8003d80:	f04f 37ff 	mov.w	r7, #4294967295
 8003d84:	e7ea      	b.n	8003d5c <__swbuf_r+0x6c>
 8003d86:	bf00      	nop
 8003d88:	08005050 	.word	0x08005050
 8003d8c:	08005070 	.word	0x08005070
 8003d90:	08005030 	.word	0x08005030

08003d94 <_write_r>:
 8003d94:	b538      	push	{r3, r4, r5, lr}
 8003d96:	4d07      	ldr	r5, [pc, #28]	; (8003db4 <_write_r+0x20>)
 8003d98:	4604      	mov	r4, r0
 8003d9a:	4608      	mov	r0, r1
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	2200      	movs	r2, #0
 8003da0:	602a      	str	r2, [r5, #0]
 8003da2:	461a      	mov	r2, r3
 8003da4:	f7fd fafb 	bl	800139e <_write>
 8003da8:	1c43      	adds	r3, r0, #1
 8003daa:	d102      	bne.n	8003db2 <_write_r+0x1e>
 8003dac:	682b      	ldr	r3, [r5, #0]
 8003dae:	b103      	cbz	r3, 8003db2 <_write_r+0x1e>
 8003db0:	6023      	str	r3, [r4, #0]
 8003db2:	bd38      	pop	{r3, r4, r5, pc}
 8003db4:	20000128 	.word	0x20000128

08003db8 <__swsetup_r>:
 8003db8:	4b32      	ldr	r3, [pc, #200]	; (8003e84 <__swsetup_r+0xcc>)
 8003dba:	b570      	push	{r4, r5, r6, lr}
 8003dbc:	681d      	ldr	r5, [r3, #0]
 8003dbe:	4606      	mov	r6, r0
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	b125      	cbz	r5, 8003dce <__swsetup_r+0x16>
 8003dc4:	69ab      	ldr	r3, [r5, #24]
 8003dc6:	b913      	cbnz	r3, 8003dce <__swsetup_r+0x16>
 8003dc8:	4628      	mov	r0, r5
 8003dca:	f7ff fbb3 	bl	8003534 <__sinit>
 8003dce:	4b2e      	ldr	r3, [pc, #184]	; (8003e88 <__swsetup_r+0xd0>)
 8003dd0:	429c      	cmp	r4, r3
 8003dd2:	d10f      	bne.n	8003df4 <__swsetup_r+0x3c>
 8003dd4:	686c      	ldr	r4, [r5, #4]
 8003dd6:	89a3      	ldrh	r3, [r4, #12]
 8003dd8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ddc:	0719      	lsls	r1, r3, #28
 8003dde:	d42c      	bmi.n	8003e3a <__swsetup_r+0x82>
 8003de0:	06dd      	lsls	r5, r3, #27
 8003de2:	d411      	bmi.n	8003e08 <__swsetup_r+0x50>
 8003de4:	2309      	movs	r3, #9
 8003de6:	6033      	str	r3, [r6, #0]
 8003de8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003dec:	81a3      	strh	r3, [r4, #12]
 8003dee:	f04f 30ff 	mov.w	r0, #4294967295
 8003df2:	e03e      	b.n	8003e72 <__swsetup_r+0xba>
 8003df4:	4b25      	ldr	r3, [pc, #148]	; (8003e8c <__swsetup_r+0xd4>)
 8003df6:	429c      	cmp	r4, r3
 8003df8:	d101      	bne.n	8003dfe <__swsetup_r+0x46>
 8003dfa:	68ac      	ldr	r4, [r5, #8]
 8003dfc:	e7eb      	b.n	8003dd6 <__swsetup_r+0x1e>
 8003dfe:	4b24      	ldr	r3, [pc, #144]	; (8003e90 <__swsetup_r+0xd8>)
 8003e00:	429c      	cmp	r4, r3
 8003e02:	bf08      	it	eq
 8003e04:	68ec      	ldreq	r4, [r5, #12]
 8003e06:	e7e6      	b.n	8003dd6 <__swsetup_r+0x1e>
 8003e08:	0758      	lsls	r0, r3, #29
 8003e0a:	d512      	bpl.n	8003e32 <__swsetup_r+0x7a>
 8003e0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e0e:	b141      	cbz	r1, 8003e22 <__swsetup_r+0x6a>
 8003e10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e14:	4299      	cmp	r1, r3
 8003e16:	d002      	beq.n	8003e1e <__swsetup_r+0x66>
 8003e18:	4630      	mov	r0, r6
 8003e1a:	f7ff fa2b 	bl	8003274 <_free_r>
 8003e1e:	2300      	movs	r3, #0
 8003e20:	6363      	str	r3, [r4, #52]	; 0x34
 8003e22:	89a3      	ldrh	r3, [r4, #12]
 8003e24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e28:	81a3      	strh	r3, [r4, #12]
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	6063      	str	r3, [r4, #4]
 8003e2e:	6923      	ldr	r3, [r4, #16]
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	89a3      	ldrh	r3, [r4, #12]
 8003e34:	f043 0308 	orr.w	r3, r3, #8
 8003e38:	81a3      	strh	r3, [r4, #12]
 8003e3a:	6923      	ldr	r3, [r4, #16]
 8003e3c:	b94b      	cbnz	r3, 8003e52 <__swsetup_r+0x9a>
 8003e3e:	89a3      	ldrh	r3, [r4, #12]
 8003e40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003e44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e48:	d003      	beq.n	8003e52 <__swsetup_r+0x9a>
 8003e4a:	4621      	mov	r1, r4
 8003e4c:	4630      	mov	r0, r6
 8003e4e:	f000 f92b 	bl	80040a8 <__smakebuf_r>
 8003e52:	89a0      	ldrh	r0, [r4, #12]
 8003e54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e58:	f010 0301 	ands.w	r3, r0, #1
 8003e5c:	d00a      	beq.n	8003e74 <__swsetup_r+0xbc>
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60a3      	str	r3, [r4, #8]
 8003e62:	6963      	ldr	r3, [r4, #20]
 8003e64:	425b      	negs	r3, r3
 8003e66:	61a3      	str	r3, [r4, #24]
 8003e68:	6923      	ldr	r3, [r4, #16]
 8003e6a:	b943      	cbnz	r3, 8003e7e <__swsetup_r+0xc6>
 8003e6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003e70:	d1ba      	bne.n	8003de8 <__swsetup_r+0x30>
 8003e72:	bd70      	pop	{r4, r5, r6, pc}
 8003e74:	0781      	lsls	r1, r0, #30
 8003e76:	bf58      	it	pl
 8003e78:	6963      	ldrpl	r3, [r4, #20]
 8003e7a:	60a3      	str	r3, [r4, #8]
 8003e7c:	e7f4      	b.n	8003e68 <__swsetup_r+0xb0>
 8003e7e:	2000      	movs	r0, #0
 8003e80:	e7f7      	b.n	8003e72 <__swsetup_r+0xba>
 8003e82:	bf00      	nop
 8003e84:	2000000c 	.word	0x2000000c
 8003e88:	08005050 	.word	0x08005050
 8003e8c:	08005070 	.word	0x08005070
 8003e90:	08005030 	.word	0x08005030

08003e94 <_close_r>:
 8003e94:	b538      	push	{r3, r4, r5, lr}
 8003e96:	4d06      	ldr	r5, [pc, #24]	; (8003eb0 <_close_r+0x1c>)
 8003e98:	2300      	movs	r3, #0
 8003e9a:	4604      	mov	r4, r0
 8003e9c:	4608      	mov	r0, r1
 8003e9e:	602b      	str	r3, [r5, #0]
 8003ea0:	f7fd fa99 	bl	80013d6 <_close>
 8003ea4:	1c43      	adds	r3, r0, #1
 8003ea6:	d102      	bne.n	8003eae <_close_r+0x1a>
 8003ea8:	682b      	ldr	r3, [r5, #0]
 8003eaa:	b103      	cbz	r3, 8003eae <_close_r+0x1a>
 8003eac:	6023      	str	r3, [r4, #0]
 8003eae:	bd38      	pop	{r3, r4, r5, pc}
 8003eb0:	20000128 	.word	0x20000128

08003eb4 <__sflush_r>:
 8003eb4:	898a      	ldrh	r2, [r1, #12]
 8003eb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003eba:	4605      	mov	r5, r0
 8003ebc:	0710      	lsls	r0, r2, #28
 8003ebe:	460c      	mov	r4, r1
 8003ec0:	d458      	bmi.n	8003f74 <__sflush_r+0xc0>
 8003ec2:	684b      	ldr	r3, [r1, #4]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	dc05      	bgt.n	8003ed4 <__sflush_r+0x20>
 8003ec8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	dc02      	bgt.n	8003ed4 <__sflush_r+0x20>
 8003ece:	2000      	movs	r0, #0
 8003ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ed4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ed6:	2e00      	cmp	r6, #0
 8003ed8:	d0f9      	beq.n	8003ece <__sflush_r+0x1a>
 8003eda:	2300      	movs	r3, #0
 8003edc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ee0:	682f      	ldr	r7, [r5, #0]
 8003ee2:	602b      	str	r3, [r5, #0]
 8003ee4:	d032      	beq.n	8003f4c <__sflush_r+0x98>
 8003ee6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	075a      	lsls	r2, r3, #29
 8003eec:	d505      	bpl.n	8003efa <__sflush_r+0x46>
 8003eee:	6863      	ldr	r3, [r4, #4]
 8003ef0:	1ac0      	subs	r0, r0, r3
 8003ef2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ef4:	b10b      	cbz	r3, 8003efa <__sflush_r+0x46>
 8003ef6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ef8:	1ac0      	subs	r0, r0, r3
 8003efa:	2300      	movs	r3, #0
 8003efc:	4602      	mov	r2, r0
 8003efe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f00:	6a21      	ldr	r1, [r4, #32]
 8003f02:	4628      	mov	r0, r5
 8003f04:	47b0      	blx	r6
 8003f06:	1c43      	adds	r3, r0, #1
 8003f08:	89a3      	ldrh	r3, [r4, #12]
 8003f0a:	d106      	bne.n	8003f1a <__sflush_r+0x66>
 8003f0c:	6829      	ldr	r1, [r5, #0]
 8003f0e:	291d      	cmp	r1, #29
 8003f10:	d82c      	bhi.n	8003f6c <__sflush_r+0xb8>
 8003f12:	4a2a      	ldr	r2, [pc, #168]	; (8003fbc <__sflush_r+0x108>)
 8003f14:	40ca      	lsrs	r2, r1
 8003f16:	07d6      	lsls	r6, r2, #31
 8003f18:	d528      	bpl.n	8003f6c <__sflush_r+0xb8>
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	6062      	str	r2, [r4, #4]
 8003f1e:	04d9      	lsls	r1, r3, #19
 8003f20:	6922      	ldr	r2, [r4, #16]
 8003f22:	6022      	str	r2, [r4, #0]
 8003f24:	d504      	bpl.n	8003f30 <__sflush_r+0x7c>
 8003f26:	1c42      	adds	r2, r0, #1
 8003f28:	d101      	bne.n	8003f2e <__sflush_r+0x7a>
 8003f2a:	682b      	ldr	r3, [r5, #0]
 8003f2c:	b903      	cbnz	r3, 8003f30 <__sflush_r+0x7c>
 8003f2e:	6560      	str	r0, [r4, #84]	; 0x54
 8003f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f32:	602f      	str	r7, [r5, #0]
 8003f34:	2900      	cmp	r1, #0
 8003f36:	d0ca      	beq.n	8003ece <__sflush_r+0x1a>
 8003f38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f3c:	4299      	cmp	r1, r3
 8003f3e:	d002      	beq.n	8003f46 <__sflush_r+0x92>
 8003f40:	4628      	mov	r0, r5
 8003f42:	f7ff f997 	bl	8003274 <_free_r>
 8003f46:	2000      	movs	r0, #0
 8003f48:	6360      	str	r0, [r4, #52]	; 0x34
 8003f4a:	e7c1      	b.n	8003ed0 <__sflush_r+0x1c>
 8003f4c:	6a21      	ldr	r1, [r4, #32]
 8003f4e:	2301      	movs	r3, #1
 8003f50:	4628      	mov	r0, r5
 8003f52:	47b0      	blx	r6
 8003f54:	1c41      	adds	r1, r0, #1
 8003f56:	d1c7      	bne.n	8003ee8 <__sflush_r+0x34>
 8003f58:	682b      	ldr	r3, [r5, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0c4      	beq.n	8003ee8 <__sflush_r+0x34>
 8003f5e:	2b1d      	cmp	r3, #29
 8003f60:	d001      	beq.n	8003f66 <__sflush_r+0xb2>
 8003f62:	2b16      	cmp	r3, #22
 8003f64:	d101      	bne.n	8003f6a <__sflush_r+0xb6>
 8003f66:	602f      	str	r7, [r5, #0]
 8003f68:	e7b1      	b.n	8003ece <__sflush_r+0x1a>
 8003f6a:	89a3      	ldrh	r3, [r4, #12]
 8003f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f70:	81a3      	strh	r3, [r4, #12]
 8003f72:	e7ad      	b.n	8003ed0 <__sflush_r+0x1c>
 8003f74:	690f      	ldr	r7, [r1, #16]
 8003f76:	2f00      	cmp	r7, #0
 8003f78:	d0a9      	beq.n	8003ece <__sflush_r+0x1a>
 8003f7a:	0793      	lsls	r3, r2, #30
 8003f7c:	680e      	ldr	r6, [r1, #0]
 8003f7e:	bf08      	it	eq
 8003f80:	694b      	ldreq	r3, [r1, #20]
 8003f82:	600f      	str	r7, [r1, #0]
 8003f84:	bf18      	it	ne
 8003f86:	2300      	movne	r3, #0
 8003f88:	eba6 0807 	sub.w	r8, r6, r7
 8003f8c:	608b      	str	r3, [r1, #8]
 8003f8e:	f1b8 0f00 	cmp.w	r8, #0
 8003f92:	dd9c      	ble.n	8003ece <__sflush_r+0x1a>
 8003f94:	6a21      	ldr	r1, [r4, #32]
 8003f96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f98:	4643      	mov	r3, r8
 8003f9a:	463a      	mov	r2, r7
 8003f9c:	4628      	mov	r0, r5
 8003f9e:	47b0      	blx	r6
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	dc06      	bgt.n	8003fb2 <__sflush_r+0xfe>
 8003fa4:	89a3      	ldrh	r3, [r4, #12]
 8003fa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003faa:	81a3      	strh	r3, [r4, #12]
 8003fac:	f04f 30ff 	mov.w	r0, #4294967295
 8003fb0:	e78e      	b.n	8003ed0 <__sflush_r+0x1c>
 8003fb2:	4407      	add	r7, r0
 8003fb4:	eba8 0800 	sub.w	r8, r8, r0
 8003fb8:	e7e9      	b.n	8003f8e <__sflush_r+0xda>
 8003fba:	bf00      	nop
 8003fbc:	20400001 	.word	0x20400001

08003fc0 <_fflush_r>:
 8003fc0:	b538      	push	{r3, r4, r5, lr}
 8003fc2:	690b      	ldr	r3, [r1, #16]
 8003fc4:	4605      	mov	r5, r0
 8003fc6:	460c      	mov	r4, r1
 8003fc8:	b913      	cbnz	r3, 8003fd0 <_fflush_r+0x10>
 8003fca:	2500      	movs	r5, #0
 8003fcc:	4628      	mov	r0, r5
 8003fce:	bd38      	pop	{r3, r4, r5, pc}
 8003fd0:	b118      	cbz	r0, 8003fda <_fflush_r+0x1a>
 8003fd2:	6983      	ldr	r3, [r0, #24]
 8003fd4:	b90b      	cbnz	r3, 8003fda <_fflush_r+0x1a>
 8003fd6:	f7ff faad 	bl	8003534 <__sinit>
 8003fda:	4b14      	ldr	r3, [pc, #80]	; (800402c <_fflush_r+0x6c>)
 8003fdc:	429c      	cmp	r4, r3
 8003fde:	d11b      	bne.n	8004018 <_fflush_r+0x58>
 8003fe0:	686c      	ldr	r4, [r5, #4]
 8003fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0ef      	beq.n	8003fca <_fflush_r+0xa>
 8003fea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003fec:	07d0      	lsls	r0, r2, #31
 8003fee:	d404      	bmi.n	8003ffa <_fflush_r+0x3a>
 8003ff0:	0599      	lsls	r1, r3, #22
 8003ff2:	d402      	bmi.n	8003ffa <_fflush_r+0x3a>
 8003ff4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ff6:	f7ff fb3b 	bl	8003670 <__retarget_lock_acquire_recursive>
 8003ffa:	4628      	mov	r0, r5
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	f7ff ff59 	bl	8003eb4 <__sflush_r>
 8004002:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004004:	07da      	lsls	r2, r3, #31
 8004006:	4605      	mov	r5, r0
 8004008:	d4e0      	bmi.n	8003fcc <_fflush_r+0xc>
 800400a:	89a3      	ldrh	r3, [r4, #12]
 800400c:	059b      	lsls	r3, r3, #22
 800400e:	d4dd      	bmi.n	8003fcc <_fflush_r+0xc>
 8004010:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004012:	f7ff fb2e 	bl	8003672 <__retarget_lock_release_recursive>
 8004016:	e7d9      	b.n	8003fcc <_fflush_r+0xc>
 8004018:	4b05      	ldr	r3, [pc, #20]	; (8004030 <_fflush_r+0x70>)
 800401a:	429c      	cmp	r4, r3
 800401c:	d101      	bne.n	8004022 <_fflush_r+0x62>
 800401e:	68ac      	ldr	r4, [r5, #8]
 8004020:	e7df      	b.n	8003fe2 <_fflush_r+0x22>
 8004022:	4b04      	ldr	r3, [pc, #16]	; (8004034 <_fflush_r+0x74>)
 8004024:	429c      	cmp	r4, r3
 8004026:	bf08      	it	eq
 8004028:	68ec      	ldreq	r4, [r5, #12]
 800402a:	e7da      	b.n	8003fe2 <_fflush_r+0x22>
 800402c:	08005050 	.word	0x08005050
 8004030:	08005070 	.word	0x08005070
 8004034:	08005030 	.word	0x08005030

08004038 <_lseek_r>:
 8004038:	b538      	push	{r3, r4, r5, lr}
 800403a:	4d07      	ldr	r5, [pc, #28]	; (8004058 <_lseek_r+0x20>)
 800403c:	4604      	mov	r4, r0
 800403e:	4608      	mov	r0, r1
 8004040:	4611      	mov	r1, r2
 8004042:	2200      	movs	r2, #0
 8004044:	602a      	str	r2, [r5, #0]
 8004046:	461a      	mov	r2, r3
 8004048:	f7fd f9ec 	bl	8001424 <_lseek>
 800404c:	1c43      	adds	r3, r0, #1
 800404e:	d102      	bne.n	8004056 <_lseek_r+0x1e>
 8004050:	682b      	ldr	r3, [r5, #0]
 8004052:	b103      	cbz	r3, 8004056 <_lseek_r+0x1e>
 8004054:	6023      	str	r3, [r4, #0]
 8004056:	bd38      	pop	{r3, r4, r5, pc}
 8004058:	20000128 	.word	0x20000128

0800405c <__swhatbuf_r>:
 800405c:	b570      	push	{r4, r5, r6, lr}
 800405e:	460e      	mov	r6, r1
 8004060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004064:	2900      	cmp	r1, #0
 8004066:	b096      	sub	sp, #88	; 0x58
 8004068:	4614      	mov	r4, r2
 800406a:	461d      	mov	r5, r3
 800406c:	da08      	bge.n	8004080 <__swhatbuf_r+0x24>
 800406e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004072:	2200      	movs	r2, #0
 8004074:	602a      	str	r2, [r5, #0]
 8004076:	061a      	lsls	r2, r3, #24
 8004078:	d410      	bmi.n	800409c <__swhatbuf_r+0x40>
 800407a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800407e:	e00e      	b.n	800409e <__swhatbuf_r+0x42>
 8004080:	466a      	mov	r2, sp
 8004082:	f000 f863 	bl	800414c <_fstat_r>
 8004086:	2800      	cmp	r0, #0
 8004088:	dbf1      	blt.n	800406e <__swhatbuf_r+0x12>
 800408a:	9a01      	ldr	r2, [sp, #4]
 800408c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004090:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004094:	425a      	negs	r2, r3
 8004096:	415a      	adcs	r2, r3
 8004098:	602a      	str	r2, [r5, #0]
 800409a:	e7ee      	b.n	800407a <__swhatbuf_r+0x1e>
 800409c:	2340      	movs	r3, #64	; 0x40
 800409e:	2000      	movs	r0, #0
 80040a0:	6023      	str	r3, [r4, #0]
 80040a2:	b016      	add	sp, #88	; 0x58
 80040a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080040a8 <__smakebuf_r>:
 80040a8:	898b      	ldrh	r3, [r1, #12]
 80040aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80040ac:	079d      	lsls	r5, r3, #30
 80040ae:	4606      	mov	r6, r0
 80040b0:	460c      	mov	r4, r1
 80040b2:	d507      	bpl.n	80040c4 <__smakebuf_r+0x1c>
 80040b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80040b8:	6023      	str	r3, [r4, #0]
 80040ba:	6123      	str	r3, [r4, #16]
 80040bc:	2301      	movs	r3, #1
 80040be:	6163      	str	r3, [r4, #20]
 80040c0:	b002      	add	sp, #8
 80040c2:	bd70      	pop	{r4, r5, r6, pc}
 80040c4:	ab01      	add	r3, sp, #4
 80040c6:	466a      	mov	r2, sp
 80040c8:	f7ff ffc8 	bl	800405c <__swhatbuf_r>
 80040cc:	9900      	ldr	r1, [sp, #0]
 80040ce:	4605      	mov	r5, r0
 80040d0:	4630      	mov	r0, r6
 80040d2:	f7ff f93b 	bl	800334c <_malloc_r>
 80040d6:	b948      	cbnz	r0, 80040ec <__smakebuf_r+0x44>
 80040d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80040dc:	059a      	lsls	r2, r3, #22
 80040de:	d4ef      	bmi.n	80040c0 <__smakebuf_r+0x18>
 80040e0:	f023 0303 	bic.w	r3, r3, #3
 80040e4:	f043 0302 	orr.w	r3, r3, #2
 80040e8:	81a3      	strh	r3, [r4, #12]
 80040ea:	e7e3      	b.n	80040b4 <__smakebuf_r+0xc>
 80040ec:	4b0d      	ldr	r3, [pc, #52]	; (8004124 <__smakebuf_r+0x7c>)
 80040ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80040f0:	89a3      	ldrh	r3, [r4, #12]
 80040f2:	6020      	str	r0, [r4, #0]
 80040f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040f8:	81a3      	strh	r3, [r4, #12]
 80040fa:	9b00      	ldr	r3, [sp, #0]
 80040fc:	6163      	str	r3, [r4, #20]
 80040fe:	9b01      	ldr	r3, [sp, #4]
 8004100:	6120      	str	r0, [r4, #16]
 8004102:	b15b      	cbz	r3, 800411c <__smakebuf_r+0x74>
 8004104:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004108:	4630      	mov	r0, r6
 800410a:	f000 f831 	bl	8004170 <_isatty_r>
 800410e:	b128      	cbz	r0, 800411c <__smakebuf_r+0x74>
 8004110:	89a3      	ldrh	r3, [r4, #12]
 8004112:	f023 0303 	bic.w	r3, r3, #3
 8004116:	f043 0301 	orr.w	r3, r3, #1
 800411a:	81a3      	strh	r3, [r4, #12]
 800411c:	89a0      	ldrh	r0, [r4, #12]
 800411e:	4305      	orrs	r5, r0
 8004120:	81a5      	strh	r5, [r4, #12]
 8004122:	e7cd      	b.n	80040c0 <__smakebuf_r+0x18>
 8004124:	080034cd 	.word	0x080034cd

08004128 <_read_r>:
 8004128:	b538      	push	{r3, r4, r5, lr}
 800412a:	4d07      	ldr	r5, [pc, #28]	; (8004148 <_read_r+0x20>)
 800412c:	4604      	mov	r4, r0
 800412e:	4608      	mov	r0, r1
 8004130:	4611      	mov	r1, r2
 8004132:	2200      	movs	r2, #0
 8004134:	602a      	str	r2, [r5, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	f7fd f914 	bl	8001364 <_read>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d102      	bne.n	8004146 <_read_r+0x1e>
 8004140:	682b      	ldr	r3, [r5, #0]
 8004142:	b103      	cbz	r3, 8004146 <_read_r+0x1e>
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	bd38      	pop	{r3, r4, r5, pc}
 8004148:	20000128 	.word	0x20000128

0800414c <_fstat_r>:
 800414c:	b538      	push	{r3, r4, r5, lr}
 800414e:	4d07      	ldr	r5, [pc, #28]	; (800416c <_fstat_r+0x20>)
 8004150:	2300      	movs	r3, #0
 8004152:	4604      	mov	r4, r0
 8004154:	4608      	mov	r0, r1
 8004156:	4611      	mov	r1, r2
 8004158:	602b      	str	r3, [r5, #0]
 800415a:	f7fd f948 	bl	80013ee <_fstat>
 800415e:	1c43      	adds	r3, r0, #1
 8004160:	d102      	bne.n	8004168 <_fstat_r+0x1c>
 8004162:	682b      	ldr	r3, [r5, #0]
 8004164:	b103      	cbz	r3, 8004168 <_fstat_r+0x1c>
 8004166:	6023      	str	r3, [r4, #0]
 8004168:	bd38      	pop	{r3, r4, r5, pc}
 800416a:	bf00      	nop
 800416c:	20000128 	.word	0x20000128

08004170 <_isatty_r>:
 8004170:	b538      	push	{r3, r4, r5, lr}
 8004172:	4d06      	ldr	r5, [pc, #24]	; (800418c <_isatty_r+0x1c>)
 8004174:	2300      	movs	r3, #0
 8004176:	4604      	mov	r4, r0
 8004178:	4608      	mov	r0, r1
 800417a:	602b      	str	r3, [r5, #0]
 800417c:	f7fd f947 	bl	800140e <_isatty>
 8004180:	1c43      	adds	r3, r0, #1
 8004182:	d102      	bne.n	800418a <_isatty_r+0x1a>
 8004184:	682b      	ldr	r3, [r5, #0]
 8004186:	b103      	cbz	r3, 800418a <_isatty_r+0x1a>
 8004188:	6023      	str	r3, [r4, #0]
 800418a:	bd38      	pop	{r3, r4, r5, pc}
 800418c:	20000128 	.word	0x20000128

08004190 <pow>:
 8004190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004192:	ed2d 8b02 	vpush	{d8}
 8004196:	eeb0 8a40 	vmov.f32	s16, s0
 800419a:	eef0 8a60 	vmov.f32	s17, s1
 800419e:	ec55 4b11 	vmov	r4, r5, d1
 80041a2:	f000 f865 	bl	8004270 <__ieee754_pow>
 80041a6:	4622      	mov	r2, r4
 80041a8:	462b      	mov	r3, r5
 80041aa:	4620      	mov	r0, r4
 80041ac:	4629      	mov	r1, r5
 80041ae:	ec57 6b10 	vmov	r6, r7, d0
 80041b2:	f7fc fcbb 	bl	8000b2c <__aeabi_dcmpun>
 80041b6:	2800      	cmp	r0, #0
 80041b8:	d13b      	bne.n	8004232 <pow+0xa2>
 80041ba:	ec51 0b18 	vmov	r0, r1, d8
 80041be:	2200      	movs	r2, #0
 80041c0:	2300      	movs	r3, #0
 80041c2:	f7fc fc81 	bl	8000ac8 <__aeabi_dcmpeq>
 80041c6:	b1b8      	cbz	r0, 80041f8 <pow+0x68>
 80041c8:	2200      	movs	r2, #0
 80041ca:	2300      	movs	r3, #0
 80041cc:	4620      	mov	r0, r4
 80041ce:	4629      	mov	r1, r5
 80041d0:	f7fc fc7a 	bl	8000ac8 <__aeabi_dcmpeq>
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d146      	bne.n	8004266 <pow+0xd6>
 80041d8:	ec45 4b10 	vmov	d0, r4, r5
 80041dc:	f000 fe61 	bl	8004ea2 <finite>
 80041e0:	b338      	cbz	r0, 8004232 <pow+0xa2>
 80041e2:	2200      	movs	r2, #0
 80041e4:	2300      	movs	r3, #0
 80041e6:	4620      	mov	r0, r4
 80041e8:	4629      	mov	r1, r5
 80041ea:	f7fc fc77 	bl	8000adc <__aeabi_dcmplt>
 80041ee:	b300      	cbz	r0, 8004232 <pow+0xa2>
 80041f0:	f7ff f806 	bl	8003200 <__errno>
 80041f4:	2322      	movs	r3, #34	; 0x22
 80041f6:	e01b      	b.n	8004230 <pow+0xa0>
 80041f8:	ec47 6b10 	vmov	d0, r6, r7
 80041fc:	f000 fe51 	bl	8004ea2 <finite>
 8004200:	b9e0      	cbnz	r0, 800423c <pow+0xac>
 8004202:	eeb0 0a48 	vmov.f32	s0, s16
 8004206:	eef0 0a68 	vmov.f32	s1, s17
 800420a:	f000 fe4a 	bl	8004ea2 <finite>
 800420e:	b1a8      	cbz	r0, 800423c <pow+0xac>
 8004210:	ec45 4b10 	vmov	d0, r4, r5
 8004214:	f000 fe45 	bl	8004ea2 <finite>
 8004218:	b180      	cbz	r0, 800423c <pow+0xac>
 800421a:	4632      	mov	r2, r6
 800421c:	463b      	mov	r3, r7
 800421e:	4630      	mov	r0, r6
 8004220:	4639      	mov	r1, r7
 8004222:	f7fc fc83 	bl	8000b2c <__aeabi_dcmpun>
 8004226:	2800      	cmp	r0, #0
 8004228:	d0e2      	beq.n	80041f0 <pow+0x60>
 800422a:	f7fe ffe9 	bl	8003200 <__errno>
 800422e:	2321      	movs	r3, #33	; 0x21
 8004230:	6003      	str	r3, [r0, #0]
 8004232:	ecbd 8b02 	vpop	{d8}
 8004236:	ec47 6b10 	vmov	d0, r6, r7
 800423a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800423c:	2200      	movs	r2, #0
 800423e:	2300      	movs	r3, #0
 8004240:	4630      	mov	r0, r6
 8004242:	4639      	mov	r1, r7
 8004244:	f7fc fc40 	bl	8000ac8 <__aeabi_dcmpeq>
 8004248:	2800      	cmp	r0, #0
 800424a:	d0f2      	beq.n	8004232 <pow+0xa2>
 800424c:	eeb0 0a48 	vmov.f32	s0, s16
 8004250:	eef0 0a68 	vmov.f32	s1, s17
 8004254:	f000 fe25 	bl	8004ea2 <finite>
 8004258:	2800      	cmp	r0, #0
 800425a:	d0ea      	beq.n	8004232 <pow+0xa2>
 800425c:	ec45 4b10 	vmov	d0, r4, r5
 8004260:	f000 fe1f 	bl	8004ea2 <finite>
 8004264:	e7c3      	b.n	80041ee <pow+0x5e>
 8004266:	4f01      	ldr	r7, [pc, #4]	; (800426c <pow+0xdc>)
 8004268:	2600      	movs	r6, #0
 800426a:	e7e2      	b.n	8004232 <pow+0xa2>
 800426c:	3ff00000 	.word	0x3ff00000

08004270 <__ieee754_pow>:
 8004270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004274:	ed2d 8b06 	vpush	{d8-d10}
 8004278:	b089      	sub	sp, #36	; 0x24
 800427a:	ed8d 1b00 	vstr	d1, [sp]
 800427e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8004282:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8004286:	ea58 0102 	orrs.w	r1, r8, r2
 800428a:	ec57 6b10 	vmov	r6, r7, d0
 800428e:	d115      	bne.n	80042bc <__ieee754_pow+0x4c>
 8004290:	19b3      	adds	r3, r6, r6
 8004292:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8004296:	4152      	adcs	r2, r2
 8004298:	4299      	cmp	r1, r3
 800429a:	4b89      	ldr	r3, [pc, #548]	; (80044c0 <__ieee754_pow+0x250>)
 800429c:	4193      	sbcs	r3, r2
 800429e:	f080 84d2 	bcs.w	8004c46 <__ieee754_pow+0x9d6>
 80042a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80042a6:	4630      	mov	r0, r6
 80042a8:	4639      	mov	r1, r7
 80042aa:	f7fb ffef 	bl	800028c <__adddf3>
 80042ae:	ec41 0b10 	vmov	d0, r0, r1
 80042b2:	b009      	add	sp, #36	; 0x24
 80042b4:	ecbd 8b06 	vpop	{d8-d10}
 80042b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042bc:	4b81      	ldr	r3, [pc, #516]	; (80044c4 <__ieee754_pow+0x254>)
 80042be:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80042c2:	429c      	cmp	r4, r3
 80042c4:	ee10 aa10 	vmov	sl, s0
 80042c8:	463d      	mov	r5, r7
 80042ca:	dc06      	bgt.n	80042da <__ieee754_pow+0x6a>
 80042cc:	d101      	bne.n	80042d2 <__ieee754_pow+0x62>
 80042ce:	2e00      	cmp	r6, #0
 80042d0:	d1e7      	bne.n	80042a2 <__ieee754_pow+0x32>
 80042d2:	4598      	cmp	r8, r3
 80042d4:	dc01      	bgt.n	80042da <__ieee754_pow+0x6a>
 80042d6:	d10f      	bne.n	80042f8 <__ieee754_pow+0x88>
 80042d8:	b172      	cbz	r2, 80042f8 <__ieee754_pow+0x88>
 80042da:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80042de:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80042e2:	ea55 050a 	orrs.w	r5, r5, sl
 80042e6:	d1dc      	bne.n	80042a2 <__ieee754_pow+0x32>
 80042e8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80042ec:	18db      	adds	r3, r3, r3
 80042ee:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80042f2:	4152      	adcs	r2, r2
 80042f4:	429d      	cmp	r5, r3
 80042f6:	e7d0      	b.n	800429a <__ieee754_pow+0x2a>
 80042f8:	2d00      	cmp	r5, #0
 80042fa:	da3b      	bge.n	8004374 <__ieee754_pow+0x104>
 80042fc:	4b72      	ldr	r3, [pc, #456]	; (80044c8 <__ieee754_pow+0x258>)
 80042fe:	4598      	cmp	r8, r3
 8004300:	dc51      	bgt.n	80043a6 <__ieee754_pow+0x136>
 8004302:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004306:	4598      	cmp	r8, r3
 8004308:	f340 84ac 	ble.w	8004c64 <__ieee754_pow+0x9f4>
 800430c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004310:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004314:	2b14      	cmp	r3, #20
 8004316:	dd0f      	ble.n	8004338 <__ieee754_pow+0xc8>
 8004318:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800431c:	fa22 f103 	lsr.w	r1, r2, r3
 8004320:	fa01 f303 	lsl.w	r3, r1, r3
 8004324:	4293      	cmp	r3, r2
 8004326:	f040 849d 	bne.w	8004c64 <__ieee754_pow+0x9f4>
 800432a:	f001 0101 	and.w	r1, r1, #1
 800432e:	f1c1 0302 	rsb	r3, r1, #2
 8004332:	9304      	str	r3, [sp, #16]
 8004334:	b182      	cbz	r2, 8004358 <__ieee754_pow+0xe8>
 8004336:	e05f      	b.n	80043f8 <__ieee754_pow+0x188>
 8004338:	2a00      	cmp	r2, #0
 800433a:	d15b      	bne.n	80043f4 <__ieee754_pow+0x184>
 800433c:	f1c3 0314 	rsb	r3, r3, #20
 8004340:	fa48 f103 	asr.w	r1, r8, r3
 8004344:	fa01 f303 	lsl.w	r3, r1, r3
 8004348:	4543      	cmp	r3, r8
 800434a:	f040 8488 	bne.w	8004c5e <__ieee754_pow+0x9ee>
 800434e:	f001 0101 	and.w	r1, r1, #1
 8004352:	f1c1 0302 	rsb	r3, r1, #2
 8004356:	9304      	str	r3, [sp, #16]
 8004358:	4b5c      	ldr	r3, [pc, #368]	; (80044cc <__ieee754_pow+0x25c>)
 800435a:	4598      	cmp	r8, r3
 800435c:	d132      	bne.n	80043c4 <__ieee754_pow+0x154>
 800435e:	f1b9 0f00 	cmp.w	r9, #0
 8004362:	f280 8478 	bge.w	8004c56 <__ieee754_pow+0x9e6>
 8004366:	4959      	ldr	r1, [pc, #356]	; (80044cc <__ieee754_pow+0x25c>)
 8004368:	4632      	mov	r2, r6
 800436a:	463b      	mov	r3, r7
 800436c:	2000      	movs	r0, #0
 800436e:	f7fc fa6d 	bl	800084c <__aeabi_ddiv>
 8004372:	e79c      	b.n	80042ae <__ieee754_pow+0x3e>
 8004374:	2300      	movs	r3, #0
 8004376:	9304      	str	r3, [sp, #16]
 8004378:	2a00      	cmp	r2, #0
 800437a:	d13d      	bne.n	80043f8 <__ieee754_pow+0x188>
 800437c:	4b51      	ldr	r3, [pc, #324]	; (80044c4 <__ieee754_pow+0x254>)
 800437e:	4598      	cmp	r8, r3
 8004380:	d1ea      	bne.n	8004358 <__ieee754_pow+0xe8>
 8004382:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8004386:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800438a:	ea53 030a 	orrs.w	r3, r3, sl
 800438e:	f000 845a 	beq.w	8004c46 <__ieee754_pow+0x9d6>
 8004392:	4b4f      	ldr	r3, [pc, #316]	; (80044d0 <__ieee754_pow+0x260>)
 8004394:	429c      	cmp	r4, r3
 8004396:	dd08      	ble.n	80043aa <__ieee754_pow+0x13a>
 8004398:	f1b9 0f00 	cmp.w	r9, #0
 800439c:	f2c0 8457 	blt.w	8004c4e <__ieee754_pow+0x9de>
 80043a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043a4:	e783      	b.n	80042ae <__ieee754_pow+0x3e>
 80043a6:	2302      	movs	r3, #2
 80043a8:	e7e5      	b.n	8004376 <__ieee754_pow+0x106>
 80043aa:	f1b9 0f00 	cmp.w	r9, #0
 80043ae:	f04f 0000 	mov.w	r0, #0
 80043b2:	f04f 0100 	mov.w	r1, #0
 80043b6:	f6bf af7a 	bge.w	80042ae <__ieee754_pow+0x3e>
 80043ba:	e9dd 0300 	ldrd	r0, r3, [sp]
 80043be:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80043c2:	e774      	b.n	80042ae <__ieee754_pow+0x3e>
 80043c4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80043c8:	d106      	bne.n	80043d8 <__ieee754_pow+0x168>
 80043ca:	4632      	mov	r2, r6
 80043cc:	463b      	mov	r3, r7
 80043ce:	4630      	mov	r0, r6
 80043d0:	4639      	mov	r1, r7
 80043d2:	f7fc f911 	bl	80005f8 <__aeabi_dmul>
 80043d6:	e76a      	b.n	80042ae <__ieee754_pow+0x3e>
 80043d8:	4b3e      	ldr	r3, [pc, #248]	; (80044d4 <__ieee754_pow+0x264>)
 80043da:	4599      	cmp	r9, r3
 80043dc:	d10c      	bne.n	80043f8 <__ieee754_pow+0x188>
 80043de:	2d00      	cmp	r5, #0
 80043e0:	db0a      	blt.n	80043f8 <__ieee754_pow+0x188>
 80043e2:	ec47 6b10 	vmov	d0, r6, r7
 80043e6:	b009      	add	sp, #36	; 0x24
 80043e8:	ecbd 8b06 	vpop	{d8-d10}
 80043ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043f0:	f000 bc6c 	b.w	8004ccc <__ieee754_sqrt>
 80043f4:	2300      	movs	r3, #0
 80043f6:	9304      	str	r3, [sp, #16]
 80043f8:	ec47 6b10 	vmov	d0, r6, r7
 80043fc:	f000 fd48 	bl	8004e90 <fabs>
 8004400:	ec51 0b10 	vmov	r0, r1, d0
 8004404:	f1ba 0f00 	cmp.w	sl, #0
 8004408:	d129      	bne.n	800445e <__ieee754_pow+0x1ee>
 800440a:	b124      	cbz	r4, 8004416 <__ieee754_pow+0x1a6>
 800440c:	4b2f      	ldr	r3, [pc, #188]	; (80044cc <__ieee754_pow+0x25c>)
 800440e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8004412:	429a      	cmp	r2, r3
 8004414:	d123      	bne.n	800445e <__ieee754_pow+0x1ee>
 8004416:	f1b9 0f00 	cmp.w	r9, #0
 800441a:	da05      	bge.n	8004428 <__ieee754_pow+0x1b8>
 800441c:	4602      	mov	r2, r0
 800441e:	460b      	mov	r3, r1
 8004420:	2000      	movs	r0, #0
 8004422:	492a      	ldr	r1, [pc, #168]	; (80044cc <__ieee754_pow+0x25c>)
 8004424:	f7fc fa12 	bl	800084c <__aeabi_ddiv>
 8004428:	2d00      	cmp	r5, #0
 800442a:	f6bf af40 	bge.w	80042ae <__ieee754_pow+0x3e>
 800442e:	9b04      	ldr	r3, [sp, #16]
 8004430:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004434:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004438:	4323      	orrs	r3, r4
 800443a:	d108      	bne.n	800444e <__ieee754_pow+0x1de>
 800443c:	4602      	mov	r2, r0
 800443e:	460b      	mov	r3, r1
 8004440:	4610      	mov	r0, r2
 8004442:	4619      	mov	r1, r3
 8004444:	f7fb ff20 	bl	8000288 <__aeabi_dsub>
 8004448:	4602      	mov	r2, r0
 800444a:	460b      	mov	r3, r1
 800444c:	e78f      	b.n	800436e <__ieee754_pow+0xfe>
 800444e:	9b04      	ldr	r3, [sp, #16]
 8004450:	2b01      	cmp	r3, #1
 8004452:	f47f af2c 	bne.w	80042ae <__ieee754_pow+0x3e>
 8004456:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800445a:	4619      	mov	r1, r3
 800445c:	e727      	b.n	80042ae <__ieee754_pow+0x3e>
 800445e:	0feb      	lsrs	r3, r5, #31
 8004460:	3b01      	subs	r3, #1
 8004462:	9306      	str	r3, [sp, #24]
 8004464:	9a06      	ldr	r2, [sp, #24]
 8004466:	9b04      	ldr	r3, [sp, #16]
 8004468:	4313      	orrs	r3, r2
 800446a:	d102      	bne.n	8004472 <__ieee754_pow+0x202>
 800446c:	4632      	mov	r2, r6
 800446e:	463b      	mov	r3, r7
 8004470:	e7e6      	b.n	8004440 <__ieee754_pow+0x1d0>
 8004472:	4b19      	ldr	r3, [pc, #100]	; (80044d8 <__ieee754_pow+0x268>)
 8004474:	4598      	cmp	r8, r3
 8004476:	f340 80fb 	ble.w	8004670 <__ieee754_pow+0x400>
 800447a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800447e:	4598      	cmp	r8, r3
 8004480:	4b13      	ldr	r3, [pc, #76]	; (80044d0 <__ieee754_pow+0x260>)
 8004482:	dd0c      	ble.n	800449e <__ieee754_pow+0x22e>
 8004484:	429c      	cmp	r4, r3
 8004486:	dc0f      	bgt.n	80044a8 <__ieee754_pow+0x238>
 8004488:	f1b9 0f00 	cmp.w	r9, #0
 800448c:	da0f      	bge.n	80044ae <__ieee754_pow+0x23e>
 800448e:	2000      	movs	r0, #0
 8004490:	b009      	add	sp, #36	; 0x24
 8004492:	ecbd 8b06 	vpop	{d8-d10}
 8004496:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800449a:	f000 bcf0 	b.w	8004e7e <__math_oflow>
 800449e:	429c      	cmp	r4, r3
 80044a0:	dbf2      	blt.n	8004488 <__ieee754_pow+0x218>
 80044a2:	4b0a      	ldr	r3, [pc, #40]	; (80044cc <__ieee754_pow+0x25c>)
 80044a4:	429c      	cmp	r4, r3
 80044a6:	dd19      	ble.n	80044dc <__ieee754_pow+0x26c>
 80044a8:	f1b9 0f00 	cmp.w	r9, #0
 80044ac:	dcef      	bgt.n	800448e <__ieee754_pow+0x21e>
 80044ae:	2000      	movs	r0, #0
 80044b0:	b009      	add	sp, #36	; 0x24
 80044b2:	ecbd 8b06 	vpop	{d8-d10}
 80044b6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044ba:	f000 bcd7 	b.w	8004e6c <__math_uflow>
 80044be:	bf00      	nop
 80044c0:	fff00000 	.word	0xfff00000
 80044c4:	7ff00000 	.word	0x7ff00000
 80044c8:	433fffff 	.word	0x433fffff
 80044cc:	3ff00000 	.word	0x3ff00000
 80044d0:	3fefffff 	.word	0x3fefffff
 80044d4:	3fe00000 	.word	0x3fe00000
 80044d8:	41e00000 	.word	0x41e00000
 80044dc:	4b60      	ldr	r3, [pc, #384]	; (8004660 <__ieee754_pow+0x3f0>)
 80044de:	2200      	movs	r2, #0
 80044e0:	f7fb fed2 	bl	8000288 <__aeabi_dsub>
 80044e4:	a354      	add	r3, pc, #336	; (adr r3, 8004638 <__ieee754_pow+0x3c8>)
 80044e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ea:	4604      	mov	r4, r0
 80044ec:	460d      	mov	r5, r1
 80044ee:	f7fc f883 	bl	80005f8 <__aeabi_dmul>
 80044f2:	a353      	add	r3, pc, #332	; (adr r3, 8004640 <__ieee754_pow+0x3d0>)
 80044f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f8:	4606      	mov	r6, r0
 80044fa:	460f      	mov	r7, r1
 80044fc:	4620      	mov	r0, r4
 80044fe:	4629      	mov	r1, r5
 8004500:	f7fc f87a 	bl	80005f8 <__aeabi_dmul>
 8004504:	4b57      	ldr	r3, [pc, #348]	; (8004664 <__ieee754_pow+0x3f4>)
 8004506:	4682      	mov	sl, r0
 8004508:	468b      	mov	fp, r1
 800450a:	2200      	movs	r2, #0
 800450c:	4620      	mov	r0, r4
 800450e:	4629      	mov	r1, r5
 8004510:	f7fc f872 	bl	80005f8 <__aeabi_dmul>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	a14b      	add	r1, pc, #300	; (adr r1, 8004648 <__ieee754_pow+0x3d8>)
 800451a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800451e:	f7fb feb3 	bl	8000288 <__aeabi_dsub>
 8004522:	4622      	mov	r2, r4
 8004524:	462b      	mov	r3, r5
 8004526:	f7fc f867 	bl	80005f8 <__aeabi_dmul>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	2000      	movs	r0, #0
 8004530:	494d      	ldr	r1, [pc, #308]	; (8004668 <__ieee754_pow+0x3f8>)
 8004532:	f7fb fea9 	bl	8000288 <__aeabi_dsub>
 8004536:	4622      	mov	r2, r4
 8004538:	4680      	mov	r8, r0
 800453a:	4689      	mov	r9, r1
 800453c:	462b      	mov	r3, r5
 800453e:	4620      	mov	r0, r4
 8004540:	4629      	mov	r1, r5
 8004542:	f7fc f859 	bl	80005f8 <__aeabi_dmul>
 8004546:	4602      	mov	r2, r0
 8004548:	460b      	mov	r3, r1
 800454a:	4640      	mov	r0, r8
 800454c:	4649      	mov	r1, r9
 800454e:	f7fc f853 	bl	80005f8 <__aeabi_dmul>
 8004552:	a33f      	add	r3, pc, #252	; (adr r3, 8004650 <__ieee754_pow+0x3e0>)
 8004554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004558:	f7fc f84e 	bl	80005f8 <__aeabi_dmul>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	4650      	mov	r0, sl
 8004562:	4659      	mov	r1, fp
 8004564:	f7fb fe90 	bl	8000288 <__aeabi_dsub>
 8004568:	4602      	mov	r2, r0
 800456a:	460b      	mov	r3, r1
 800456c:	4680      	mov	r8, r0
 800456e:	4689      	mov	r9, r1
 8004570:	4630      	mov	r0, r6
 8004572:	4639      	mov	r1, r7
 8004574:	f7fb fe8a 	bl	800028c <__adddf3>
 8004578:	2000      	movs	r0, #0
 800457a:	4632      	mov	r2, r6
 800457c:	463b      	mov	r3, r7
 800457e:	4604      	mov	r4, r0
 8004580:	460d      	mov	r5, r1
 8004582:	f7fb fe81 	bl	8000288 <__aeabi_dsub>
 8004586:	4602      	mov	r2, r0
 8004588:	460b      	mov	r3, r1
 800458a:	4640      	mov	r0, r8
 800458c:	4649      	mov	r1, r9
 800458e:	f7fb fe7b 	bl	8000288 <__aeabi_dsub>
 8004592:	9b04      	ldr	r3, [sp, #16]
 8004594:	9a06      	ldr	r2, [sp, #24]
 8004596:	3b01      	subs	r3, #1
 8004598:	4313      	orrs	r3, r2
 800459a:	4682      	mov	sl, r0
 800459c:	468b      	mov	fp, r1
 800459e:	f040 81e7 	bne.w	8004970 <__ieee754_pow+0x700>
 80045a2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8004658 <__ieee754_pow+0x3e8>
 80045a6:	eeb0 8a47 	vmov.f32	s16, s14
 80045aa:	eef0 8a67 	vmov.f32	s17, s15
 80045ae:	e9dd 6700 	ldrd	r6, r7, [sp]
 80045b2:	2600      	movs	r6, #0
 80045b4:	4632      	mov	r2, r6
 80045b6:	463b      	mov	r3, r7
 80045b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80045bc:	f7fb fe64 	bl	8000288 <__aeabi_dsub>
 80045c0:	4622      	mov	r2, r4
 80045c2:	462b      	mov	r3, r5
 80045c4:	f7fc f818 	bl	80005f8 <__aeabi_dmul>
 80045c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80045cc:	4680      	mov	r8, r0
 80045ce:	4689      	mov	r9, r1
 80045d0:	4650      	mov	r0, sl
 80045d2:	4659      	mov	r1, fp
 80045d4:	f7fc f810 	bl	80005f8 <__aeabi_dmul>
 80045d8:	4602      	mov	r2, r0
 80045da:	460b      	mov	r3, r1
 80045dc:	4640      	mov	r0, r8
 80045de:	4649      	mov	r1, r9
 80045e0:	f7fb fe54 	bl	800028c <__adddf3>
 80045e4:	4632      	mov	r2, r6
 80045e6:	463b      	mov	r3, r7
 80045e8:	4680      	mov	r8, r0
 80045ea:	4689      	mov	r9, r1
 80045ec:	4620      	mov	r0, r4
 80045ee:	4629      	mov	r1, r5
 80045f0:	f7fc f802 	bl	80005f8 <__aeabi_dmul>
 80045f4:	460b      	mov	r3, r1
 80045f6:	4604      	mov	r4, r0
 80045f8:	460d      	mov	r5, r1
 80045fa:	4602      	mov	r2, r0
 80045fc:	4649      	mov	r1, r9
 80045fe:	4640      	mov	r0, r8
 8004600:	f7fb fe44 	bl	800028c <__adddf3>
 8004604:	4b19      	ldr	r3, [pc, #100]	; (800466c <__ieee754_pow+0x3fc>)
 8004606:	4299      	cmp	r1, r3
 8004608:	ec45 4b19 	vmov	d9, r4, r5
 800460c:	4606      	mov	r6, r0
 800460e:	460f      	mov	r7, r1
 8004610:	468b      	mov	fp, r1
 8004612:	f340 82f1 	ble.w	8004bf8 <__ieee754_pow+0x988>
 8004616:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800461a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800461e:	4303      	orrs	r3, r0
 8004620:	f000 81e4 	beq.w	80049ec <__ieee754_pow+0x77c>
 8004624:	ec51 0b18 	vmov	r0, r1, d8
 8004628:	2200      	movs	r2, #0
 800462a:	2300      	movs	r3, #0
 800462c:	f7fc fa56 	bl	8000adc <__aeabi_dcmplt>
 8004630:	3800      	subs	r0, #0
 8004632:	bf18      	it	ne
 8004634:	2001      	movne	r0, #1
 8004636:	e72b      	b.n	8004490 <__ieee754_pow+0x220>
 8004638:	60000000 	.word	0x60000000
 800463c:	3ff71547 	.word	0x3ff71547
 8004640:	f85ddf44 	.word	0xf85ddf44
 8004644:	3e54ae0b 	.word	0x3e54ae0b
 8004648:	55555555 	.word	0x55555555
 800464c:	3fd55555 	.word	0x3fd55555
 8004650:	652b82fe 	.word	0x652b82fe
 8004654:	3ff71547 	.word	0x3ff71547
 8004658:	00000000 	.word	0x00000000
 800465c:	bff00000 	.word	0xbff00000
 8004660:	3ff00000 	.word	0x3ff00000
 8004664:	3fd00000 	.word	0x3fd00000
 8004668:	3fe00000 	.word	0x3fe00000
 800466c:	408fffff 	.word	0x408fffff
 8004670:	4bd5      	ldr	r3, [pc, #852]	; (80049c8 <__ieee754_pow+0x758>)
 8004672:	402b      	ands	r3, r5
 8004674:	2200      	movs	r2, #0
 8004676:	b92b      	cbnz	r3, 8004684 <__ieee754_pow+0x414>
 8004678:	4bd4      	ldr	r3, [pc, #848]	; (80049cc <__ieee754_pow+0x75c>)
 800467a:	f7fb ffbd 	bl	80005f8 <__aeabi_dmul>
 800467e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004682:	460c      	mov	r4, r1
 8004684:	1523      	asrs	r3, r4, #20
 8004686:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800468a:	4413      	add	r3, r2
 800468c:	9305      	str	r3, [sp, #20]
 800468e:	4bd0      	ldr	r3, [pc, #832]	; (80049d0 <__ieee754_pow+0x760>)
 8004690:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004694:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004698:	429c      	cmp	r4, r3
 800469a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800469e:	dd08      	ble.n	80046b2 <__ieee754_pow+0x442>
 80046a0:	4bcc      	ldr	r3, [pc, #816]	; (80049d4 <__ieee754_pow+0x764>)
 80046a2:	429c      	cmp	r4, r3
 80046a4:	f340 8162 	ble.w	800496c <__ieee754_pow+0x6fc>
 80046a8:	9b05      	ldr	r3, [sp, #20]
 80046aa:	3301      	adds	r3, #1
 80046ac:	9305      	str	r3, [sp, #20]
 80046ae:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80046b2:	2400      	movs	r4, #0
 80046b4:	00e3      	lsls	r3, r4, #3
 80046b6:	9307      	str	r3, [sp, #28]
 80046b8:	4bc7      	ldr	r3, [pc, #796]	; (80049d8 <__ieee754_pow+0x768>)
 80046ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80046be:	ed93 7b00 	vldr	d7, [r3]
 80046c2:	4629      	mov	r1, r5
 80046c4:	ec53 2b17 	vmov	r2, r3, d7
 80046c8:	eeb0 9a47 	vmov.f32	s18, s14
 80046cc:	eef0 9a67 	vmov.f32	s19, s15
 80046d0:	4682      	mov	sl, r0
 80046d2:	f7fb fdd9 	bl	8000288 <__aeabi_dsub>
 80046d6:	4652      	mov	r2, sl
 80046d8:	4606      	mov	r6, r0
 80046da:	460f      	mov	r7, r1
 80046dc:	462b      	mov	r3, r5
 80046de:	ec51 0b19 	vmov	r0, r1, d9
 80046e2:	f7fb fdd3 	bl	800028c <__adddf3>
 80046e6:	4602      	mov	r2, r0
 80046e8:	460b      	mov	r3, r1
 80046ea:	2000      	movs	r0, #0
 80046ec:	49bb      	ldr	r1, [pc, #748]	; (80049dc <__ieee754_pow+0x76c>)
 80046ee:	f7fc f8ad 	bl	800084c <__aeabi_ddiv>
 80046f2:	ec41 0b1a 	vmov	d10, r0, r1
 80046f6:	4602      	mov	r2, r0
 80046f8:	460b      	mov	r3, r1
 80046fa:	4630      	mov	r0, r6
 80046fc:	4639      	mov	r1, r7
 80046fe:	f7fb ff7b 	bl	80005f8 <__aeabi_dmul>
 8004702:	2300      	movs	r3, #0
 8004704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004708:	9302      	str	r3, [sp, #8]
 800470a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800470e:	46ab      	mov	fp, r5
 8004710:	106d      	asrs	r5, r5, #1
 8004712:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004716:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800471a:	ec41 0b18 	vmov	d8, r0, r1
 800471e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8004722:	2200      	movs	r2, #0
 8004724:	4640      	mov	r0, r8
 8004726:	4649      	mov	r1, r9
 8004728:	4614      	mov	r4, r2
 800472a:	461d      	mov	r5, r3
 800472c:	f7fb ff64 	bl	80005f8 <__aeabi_dmul>
 8004730:	4602      	mov	r2, r0
 8004732:	460b      	mov	r3, r1
 8004734:	4630      	mov	r0, r6
 8004736:	4639      	mov	r1, r7
 8004738:	f7fb fda6 	bl	8000288 <__aeabi_dsub>
 800473c:	ec53 2b19 	vmov	r2, r3, d9
 8004740:	4606      	mov	r6, r0
 8004742:	460f      	mov	r7, r1
 8004744:	4620      	mov	r0, r4
 8004746:	4629      	mov	r1, r5
 8004748:	f7fb fd9e 	bl	8000288 <__aeabi_dsub>
 800474c:	4602      	mov	r2, r0
 800474e:	460b      	mov	r3, r1
 8004750:	4650      	mov	r0, sl
 8004752:	4659      	mov	r1, fp
 8004754:	f7fb fd98 	bl	8000288 <__aeabi_dsub>
 8004758:	4642      	mov	r2, r8
 800475a:	464b      	mov	r3, r9
 800475c:	f7fb ff4c 	bl	80005f8 <__aeabi_dmul>
 8004760:	4602      	mov	r2, r0
 8004762:	460b      	mov	r3, r1
 8004764:	4630      	mov	r0, r6
 8004766:	4639      	mov	r1, r7
 8004768:	f7fb fd8e 	bl	8000288 <__aeabi_dsub>
 800476c:	ec53 2b1a 	vmov	r2, r3, d10
 8004770:	f7fb ff42 	bl	80005f8 <__aeabi_dmul>
 8004774:	ec53 2b18 	vmov	r2, r3, d8
 8004778:	ec41 0b19 	vmov	d9, r0, r1
 800477c:	ec51 0b18 	vmov	r0, r1, d8
 8004780:	f7fb ff3a 	bl	80005f8 <__aeabi_dmul>
 8004784:	a37c      	add	r3, pc, #496	; (adr r3, 8004978 <__ieee754_pow+0x708>)
 8004786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800478a:	4604      	mov	r4, r0
 800478c:	460d      	mov	r5, r1
 800478e:	f7fb ff33 	bl	80005f8 <__aeabi_dmul>
 8004792:	a37b      	add	r3, pc, #492	; (adr r3, 8004980 <__ieee754_pow+0x710>)
 8004794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004798:	f7fb fd78 	bl	800028c <__adddf3>
 800479c:	4622      	mov	r2, r4
 800479e:	462b      	mov	r3, r5
 80047a0:	f7fb ff2a 	bl	80005f8 <__aeabi_dmul>
 80047a4:	a378      	add	r3, pc, #480	; (adr r3, 8004988 <__ieee754_pow+0x718>)
 80047a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047aa:	f7fb fd6f 	bl	800028c <__adddf3>
 80047ae:	4622      	mov	r2, r4
 80047b0:	462b      	mov	r3, r5
 80047b2:	f7fb ff21 	bl	80005f8 <__aeabi_dmul>
 80047b6:	a376      	add	r3, pc, #472	; (adr r3, 8004990 <__ieee754_pow+0x720>)
 80047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047bc:	f7fb fd66 	bl	800028c <__adddf3>
 80047c0:	4622      	mov	r2, r4
 80047c2:	462b      	mov	r3, r5
 80047c4:	f7fb ff18 	bl	80005f8 <__aeabi_dmul>
 80047c8:	a373      	add	r3, pc, #460	; (adr r3, 8004998 <__ieee754_pow+0x728>)
 80047ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ce:	f7fb fd5d 	bl	800028c <__adddf3>
 80047d2:	4622      	mov	r2, r4
 80047d4:	462b      	mov	r3, r5
 80047d6:	f7fb ff0f 	bl	80005f8 <__aeabi_dmul>
 80047da:	a371      	add	r3, pc, #452	; (adr r3, 80049a0 <__ieee754_pow+0x730>)
 80047dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e0:	f7fb fd54 	bl	800028c <__adddf3>
 80047e4:	4622      	mov	r2, r4
 80047e6:	4606      	mov	r6, r0
 80047e8:	460f      	mov	r7, r1
 80047ea:	462b      	mov	r3, r5
 80047ec:	4620      	mov	r0, r4
 80047ee:	4629      	mov	r1, r5
 80047f0:	f7fb ff02 	bl	80005f8 <__aeabi_dmul>
 80047f4:	4602      	mov	r2, r0
 80047f6:	460b      	mov	r3, r1
 80047f8:	4630      	mov	r0, r6
 80047fa:	4639      	mov	r1, r7
 80047fc:	f7fb fefc 	bl	80005f8 <__aeabi_dmul>
 8004800:	4642      	mov	r2, r8
 8004802:	4604      	mov	r4, r0
 8004804:	460d      	mov	r5, r1
 8004806:	464b      	mov	r3, r9
 8004808:	ec51 0b18 	vmov	r0, r1, d8
 800480c:	f7fb fd3e 	bl	800028c <__adddf3>
 8004810:	ec53 2b19 	vmov	r2, r3, d9
 8004814:	f7fb fef0 	bl	80005f8 <__aeabi_dmul>
 8004818:	4622      	mov	r2, r4
 800481a:	462b      	mov	r3, r5
 800481c:	f7fb fd36 	bl	800028c <__adddf3>
 8004820:	4642      	mov	r2, r8
 8004822:	4682      	mov	sl, r0
 8004824:	468b      	mov	fp, r1
 8004826:	464b      	mov	r3, r9
 8004828:	4640      	mov	r0, r8
 800482a:	4649      	mov	r1, r9
 800482c:	f7fb fee4 	bl	80005f8 <__aeabi_dmul>
 8004830:	4b6b      	ldr	r3, [pc, #428]	; (80049e0 <__ieee754_pow+0x770>)
 8004832:	2200      	movs	r2, #0
 8004834:	4606      	mov	r6, r0
 8004836:	460f      	mov	r7, r1
 8004838:	f7fb fd28 	bl	800028c <__adddf3>
 800483c:	4652      	mov	r2, sl
 800483e:	465b      	mov	r3, fp
 8004840:	f7fb fd24 	bl	800028c <__adddf3>
 8004844:	2000      	movs	r0, #0
 8004846:	4604      	mov	r4, r0
 8004848:	460d      	mov	r5, r1
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	4640      	mov	r0, r8
 8004850:	4649      	mov	r1, r9
 8004852:	f7fb fed1 	bl	80005f8 <__aeabi_dmul>
 8004856:	4b62      	ldr	r3, [pc, #392]	; (80049e0 <__ieee754_pow+0x770>)
 8004858:	4680      	mov	r8, r0
 800485a:	4689      	mov	r9, r1
 800485c:	2200      	movs	r2, #0
 800485e:	4620      	mov	r0, r4
 8004860:	4629      	mov	r1, r5
 8004862:	f7fb fd11 	bl	8000288 <__aeabi_dsub>
 8004866:	4632      	mov	r2, r6
 8004868:	463b      	mov	r3, r7
 800486a:	f7fb fd0d 	bl	8000288 <__aeabi_dsub>
 800486e:	4602      	mov	r2, r0
 8004870:	460b      	mov	r3, r1
 8004872:	4650      	mov	r0, sl
 8004874:	4659      	mov	r1, fp
 8004876:	f7fb fd07 	bl	8000288 <__aeabi_dsub>
 800487a:	ec53 2b18 	vmov	r2, r3, d8
 800487e:	f7fb febb 	bl	80005f8 <__aeabi_dmul>
 8004882:	4622      	mov	r2, r4
 8004884:	4606      	mov	r6, r0
 8004886:	460f      	mov	r7, r1
 8004888:	462b      	mov	r3, r5
 800488a:	ec51 0b19 	vmov	r0, r1, d9
 800488e:	f7fb feb3 	bl	80005f8 <__aeabi_dmul>
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	4630      	mov	r0, r6
 8004898:	4639      	mov	r1, r7
 800489a:	f7fb fcf7 	bl	800028c <__adddf3>
 800489e:	4606      	mov	r6, r0
 80048a0:	460f      	mov	r7, r1
 80048a2:	4602      	mov	r2, r0
 80048a4:	460b      	mov	r3, r1
 80048a6:	4640      	mov	r0, r8
 80048a8:	4649      	mov	r1, r9
 80048aa:	f7fb fcef 	bl	800028c <__adddf3>
 80048ae:	a33e      	add	r3, pc, #248	; (adr r3, 80049a8 <__ieee754_pow+0x738>)
 80048b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b4:	2000      	movs	r0, #0
 80048b6:	4604      	mov	r4, r0
 80048b8:	460d      	mov	r5, r1
 80048ba:	f7fb fe9d 	bl	80005f8 <__aeabi_dmul>
 80048be:	4642      	mov	r2, r8
 80048c0:	ec41 0b18 	vmov	d8, r0, r1
 80048c4:	464b      	mov	r3, r9
 80048c6:	4620      	mov	r0, r4
 80048c8:	4629      	mov	r1, r5
 80048ca:	f7fb fcdd 	bl	8000288 <__aeabi_dsub>
 80048ce:	4602      	mov	r2, r0
 80048d0:	460b      	mov	r3, r1
 80048d2:	4630      	mov	r0, r6
 80048d4:	4639      	mov	r1, r7
 80048d6:	f7fb fcd7 	bl	8000288 <__aeabi_dsub>
 80048da:	a335      	add	r3, pc, #212	; (adr r3, 80049b0 <__ieee754_pow+0x740>)
 80048dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e0:	f7fb fe8a 	bl	80005f8 <__aeabi_dmul>
 80048e4:	a334      	add	r3, pc, #208	; (adr r3, 80049b8 <__ieee754_pow+0x748>)
 80048e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ea:	4606      	mov	r6, r0
 80048ec:	460f      	mov	r7, r1
 80048ee:	4620      	mov	r0, r4
 80048f0:	4629      	mov	r1, r5
 80048f2:	f7fb fe81 	bl	80005f8 <__aeabi_dmul>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	4630      	mov	r0, r6
 80048fc:	4639      	mov	r1, r7
 80048fe:	f7fb fcc5 	bl	800028c <__adddf3>
 8004902:	9a07      	ldr	r2, [sp, #28]
 8004904:	4b37      	ldr	r3, [pc, #220]	; (80049e4 <__ieee754_pow+0x774>)
 8004906:	4413      	add	r3, r2
 8004908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490c:	f7fb fcbe 	bl	800028c <__adddf3>
 8004910:	4682      	mov	sl, r0
 8004912:	9805      	ldr	r0, [sp, #20]
 8004914:	468b      	mov	fp, r1
 8004916:	f7fb fe05 	bl	8000524 <__aeabi_i2d>
 800491a:	9a07      	ldr	r2, [sp, #28]
 800491c:	4b32      	ldr	r3, [pc, #200]	; (80049e8 <__ieee754_pow+0x778>)
 800491e:	4413      	add	r3, r2
 8004920:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004924:	4606      	mov	r6, r0
 8004926:	460f      	mov	r7, r1
 8004928:	4652      	mov	r2, sl
 800492a:	465b      	mov	r3, fp
 800492c:	ec51 0b18 	vmov	r0, r1, d8
 8004930:	f7fb fcac 	bl	800028c <__adddf3>
 8004934:	4642      	mov	r2, r8
 8004936:	464b      	mov	r3, r9
 8004938:	f7fb fca8 	bl	800028c <__adddf3>
 800493c:	4632      	mov	r2, r6
 800493e:	463b      	mov	r3, r7
 8004940:	f7fb fca4 	bl	800028c <__adddf3>
 8004944:	2000      	movs	r0, #0
 8004946:	4632      	mov	r2, r6
 8004948:	463b      	mov	r3, r7
 800494a:	4604      	mov	r4, r0
 800494c:	460d      	mov	r5, r1
 800494e:	f7fb fc9b 	bl	8000288 <__aeabi_dsub>
 8004952:	4642      	mov	r2, r8
 8004954:	464b      	mov	r3, r9
 8004956:	f7fb fc97 	bl	8000288 <__aeabi_dsub>
 800495a:	ec53 2b18 	vmov	r2, r3, d8
 800495e:	f7fb fc93 	bl	8000288 <__aeabi_dsub>
 8004962:	4602      	mov	r2, r0
 8004964:	460b      	mov	r3, r1
 8004966:	4650      	mov	r0, sl
 8004968:	4659      	mov	r1, fp
 800496a:	e610      	b.n	800458e <__ieee754_pow+0x31e>
 800496c:	2401      	movs	r4, #1
 800496e:	e6a1      	b.n	80046b4 <__ieee754_pow+0x444>
 8004970:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80049c0 <__ieee754_pow+0x750>
 8004974:	e617      	b.n	80045a6 <__ieee754_pow+0x336>
 8004976:	bf00      	nop
 8004978:	4a454eef 	.word	0x4a454eef
 800497c:	3fca7e28 	.word	0x3fca7e28
 8004980:	93c9db65 	.word	0x93c9db65
 8004984:	3fcd864a 	.word	0x3fcd864a
 8004988:	a91d4101 	.word	0xa91d4101
 800498c:	3fd17460 	.word	0x3fd17460
 8004990:	518f264d 	.word	0x518f264d
 8004994:	3fd55555 	.word	0x3fd55555
 8004998:	db6fabff 	.word	0xdb6fabff
 800499c:	3fdb6db6 	.word	0x3fdb6db6
 80049a0:	33333303 	.word	0x33333303
 80049a4:	3fe33333 	.word	0x3fe33333
 80049a8:	e0000000 	.word	0xe0000000
 80049ac:	3feec709 	.word	0x3feec709
 80049b0:	dc3a03fd 	.word	0xdc3a03fd
 80049b4:	3feec709 	.word	0x3feec709
 80049b8:	145b01f5 	.word	0x145b01f5
 80049bc:	be3e2fe0 	.word	0xbe3e2fe0
 80049c0:	00000000 	.word	0x00000000
 80049c4:	3ff00000 	.word	0x3ff00000
 80049c8:	7ff00000 	.word	0x7ff00000
 80049cc:	43400000 	.word	0x43400000
 80049d0:	0003988e 	.word	0x0003988e
 80049d4:	000bb679 	.word	0x000bb679
 80049d8:	080050c8 	.word	0x080050c8
 80049dc:	3ff00000 	.word	0x3ff00000
 80049e0:	40080000 	.word	0x40080000
 80049e4:	080050e8 	.word	0x080050e8
 80049e8:	080050d8 	.word	0x080050d8
 80049ec:	a3b5      	add	r3, pc, #724	; (adr r3, 8004cc4 <__ieee754_pow+0xa54>)
 80049ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f2:	4640      	mov	r0, r8
 80049f4:	4649      	mov	r1, r9
 80049f6:	f7fb fc49 	bl	800028c <__adddf3>
 80049fa:	4622      	mov	r2, r4
 80049fc:	ec41 0b1a 	vmov	d10, r0, r1
 8004a00:	462b      	mov	r3, r5
 8004a02:	4630      	mov	r0, r6
 8004a04:	4639      	mov	r1, r7
 8004a06:	f7fb fc3f 	bl	8000288 <__aeabi_dsub>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	ec51 0b1a 	vmov	r0, r1, d10
 8004a12:	f7fc f881 	bl	8000b18 <__aeabi_dcmpgt>
 8004a16:	2800      	cmp	r0, #0
 8004a18:	f47f ae04 	bne.w	8004624 <__ieee754_pow+0x3b4>
 8004a1c:	4aa4      	ldr	r2, [pc, #656]	; (8004cb0 <__ieee754_pow+0xa40>)
 8004a1e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004a22:	4293      	cmp	r3, r2
 8004a24:	f340 8108 	ble.w	8004c38 <__ieee754_pow+0x9c8>
 8004a28:	151b      	asrs	r3, r3, #20
 8004a2a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004a2e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004a32:	fa4a f303 	asr.w	r3, sl, r3
 8004a36:	445b      	add	r3, fp
 8004a38:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004a3c:	4e9d      	ldr	r6, [pc, #628]	; (8004cb4 <__ieee754_pow+0xa44>)
 8004a3e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004a42:	4116      	asrs	r6, r2
 8004a44:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8004a48:	2000      	movs	r0, #0
 8004a4a:	ea23 0106 	bic.w	r1, r3, r6
 8004a4e:	f1c2 0214 	rsb	r2, r2, #20
 8004a52:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004a56:	fa4a fa02 	asr.w	sl, sl, r2
 8004a5a:	f1bb 0f00 	cmp.w	fp, #0
 8004a5e:	4602      	mov	r2, r0
 8004a60:	460b      	mov	r3, r1
 8004a62:	4620      	mov	r0, r4
 8004a64:	4629      	mov	r1, r5
 8004a66:	bfb8      	it	lt
 8004a68:	f1ca 0a00 	rsblt	sl, sl, #0
 8004a6c:	f7fb fc0c 	bl	8000288 <__aeabi_dsub>
 8004a70:	ec41 0b19 	vmov	d9, r0, r1
 8004a74:	4642      	mov	r2, r8
 8004a76:	464b      	mov	r3, r9
 8004a78:	ec51 0b19 	vmov	r0, r1, d9
 8004a7c:	f7fb fc06 	bl	800028c <__adddf3>
 8004a80:	a37b      	add	r3, pc, #492	; (adr r3, 8004c70 <__ieee754_pow+0xa00>)
 8004a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a86:	2000      	movs	r0, #0
 8004a88:	4604      	mov	r4, r0
 8004a8a:	460d      	mov	r5, r1
 8004a8c:	f7fb fdb4 	bl	80005f8 <__aeabi_dmul>
 8004a90:	ec53 2b19 	vmov	r2, r3, d9
 8004a94:	4606      	mov	r6, r0
 8004a96:	460f      	mov	r7, r1
 8004a98:	4620      	mov	r0, r4
 8004a9a:	4629      	mov	r1, r5
 8004a9c:	f7fb fbf4 	bl	8000288 <__aeabi_dsub>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4640      	mov	r0, r8
 8004aa6:	4649      	mov	r1, r9
 8004aa8:	f7fb fbee 	bl	8000288 <__aeabi_dsub>
 8004aac:	a372      	add	r3, pc, #456	; (adr r3, 8004c78 <__ieee754_pow+0xa08>)
 8004aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab2:	f7fb fda1 	bl	80005f8 <__aeabi_dmul>
 8004ab6:	a372      	add	r3, pc, #456	; (adr r3, 8004c80 <__ieee754_pow+0xa10>)
 8004ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abc:	4680      	mov	r8, r0
 8004abe:	4689      	mov	r9, r1
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	f7fb fd98 	bl	80005f8 <__aeabi_dmul>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	460b      	mov	r3, r1
 8004acc:	4640      	mov	r0, r8
 8004ace:	4649      	mov	r1, r9
 8004ad0:	f7fb fbdc 	bl	800028c <__adddf3>
 8004ad4:	4604      	mov	r4, r0
 8004ad6:	460d      	mov	r5, r1
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	4630      	mov	r0, r6
 8004ade:	4639      	mov	r1, r7
 8004ae0:	f7fb fbd4 	bl	800028c <__adddf3>
 8004ae4:	4632      	mov	r2, r6
 8004ae6:	463b      	mov	r3, r7
 8004ae8:	4680      	mov	r8, r0
 8004aea:	4689      	mov	r9, r1
 8004aec:	f7fb fbcc 	bl	8000288 <__aeabi_dsub>
 8004af0:	4602      	mov	r2, r0
 8004af2:	460b      	mov	r3, r1
 8004af4:	4620      	mov	r0, r4
 8004af6:	4629      	mov	r1, r5
 8004af8:	f7fb fbc6 	bl	8000288 <__aeabi_dsub>
 8004afc:	4642      	mov	r2, r8
 8004afe:	4606      	mov	r6, r0
 8004b00:	460f      	mov	r7, r1
 8004b02:	464b      	mov	r3, r9
 8004b04:	4640      	mov	r0, r8
 8004b06:	4649      	mov	r1, r9
 8004b08:	f7fb fd76 	bl	80005f8 <__aeabi_dmul>
 8004b0c:	a35e      	add	r3, pc, #376	; (adr r3, 8004c88 <__ieee754_pow+0xa18>)
 8004b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b12:	4604      	mov	r4, r0
 8004b14:	460d      	mov	r5, r1
 8004b16:	f7fb fd6f 	bl	80005f8 <__aeabi_dmul>
 8004b1a:	a35d      	add	r3, pc, #372	; (adr r3, 8004c90 <__ieee754_pow+0xa20>)
 8004b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b20:	f7fb fbb2 	bl	8000288 <__aeabi_dsub>
 8004b24:	4622      	mov	r2, r4
 8004b26:	462b      	mov	r3, r5
 8004b28:	f7fb fd66 	bl	80005f8 <__aeabi_dmul>
 8004b2c:	a35a      	add	r3, pc, #360	; (adr r3, 8004c98 <__ieee754_pow+0xa28>)
 8004b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b32:	f7fb fbab 	bl	800028c <__adddf3>
 8004b36:	4622      	mov	r2, r4
 8004b38:	462b      	mov	r3, r5
 8004b3a:	f7fb fd5d 	bl	80005f8 <__aeabi_dmul>
 8004b3e:	a358      	add	r3, pc, #352	; (adr r3, 8004ca0 <__ieee754_pow+0xa30>)
 8004b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b44:	f7fb fba0 	bl	8000288 <__aeabi_dsub>
 8004b48:	4622      	mov	r2, r4
 8004b4a:	462b      	mov	r3, r5
 8004b4c:	f7fb fd54 	bl	80005f8 <__aeabi_dmul>
 8004b50:	a355      	add	r3, pc, #340	; (adr r3, 8004ca8 <__ieee754_pow+0xa38>)
 8004b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b56:	f7fb fb99 	bl	800028c <__adddf3>
 8004b5a:	4622      	mov	r2, r4
 8004b5c:	462b      	mov	r3, r5
 8004b5e:	f7fb fd4b 	bl	80005f8 <__aeabi_dmul>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	4640      	mov	r0, r8
 8004b68:	4649      	mov	r1, r9
 8004b6a:	f7fb fb8d 	bl	8000288 <__aeabi_dsub>
 8004b6e:	4604      	mov	r4, r0
 8004b70:	460d      	mov	r5, r1
 8004b72:	4602      	mov	r2, r0
 8004b74:	460b      	mov	r3, r1
 8004b76:	4640      	mov	r0, r8
 8004b78:	4649      	mov	r1, r9
 8004b7a:	f7fb fd3d 	bl	80005f8 <__aeabi_dmul>
 8004b7e:	2200      	movs	r2, #0
 8004b80:	ec41 0b19 	vmov	d9, r0, r1
 8004b84:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004b88:	4620      	mov	r0, r4
 8004b8a:	4629      	mov	r1, r5
 8004b8c:	f7fb fb7c 	bl	8000288 <__aeabi_dsub>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	ec51 0b19 	vmov	r0, r1, d9
 8004b98:	f7fb fe58 	bl	800084c <__aeabi_ddiv>
 8004b9c:	4632      	mov	r2, r6
 8004b9e:	4604      	mov	r4, r0
 8004ba0:	460d      	mov	r5, r1
 8004ba2:	463b      	mov	r3, r7
 8004ba4:	4640      	mov	r0, r8
 8004ba6:	4649      	mov	r1, r9
 8004ba8:	f7fb fd26 	bl	80005f8 <__aeabi_dmul>
 8004bac:	4632      	mov	r2, r6
 8004bae:	463b      	mov	r3, r7
 8004bb0:	f7fb fb6c 	bl	800028c <__adddf3>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	4620      	mov	r0, r4
 8004bba:	4629      	mov	r1, r5
 8004bbc:	f7fb fb64 	bl	8000288 <__aeabi_dsub>
 8004bc0:	4642      	mov	r2, r8
 8004bc2:	464b      	mov	r3, r9
 8004bc4:	f7fb fb60 	bl	8000288 <__aeabi_dsub>
 8004bc8:	460b      	mov	r3, r1
 8004bca:	4602      	mov	r2, r0
 8004bcc:	493a      	ldr	r1, [pc, #232]	; (8004cb8 <__ieee754_pow+0xa48>)
 8004bce:	2000      	movs	r0, #0
 8004bd0:	f7fb fb5a 	bl	8000288 <__aeabi_dsub>
 8004bd4:	ec41 0b10 	vmov	d0, r0, r1
 8004bd8:	ee10 3a90 	vmov	r3, s1
 8004bdc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8004be0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004be4:	da2b      	bge.n	8004c3e <__ieee754_pow+0x9ce>
 8004be6:	4650      	mov	r0, sl
 8004be8:	f000 f966 	bl	8004eb8 <scalbn>
 8004bec:	ec51 0b10 	vmov	r0, r1, d0
 8004bf0:	ec53 2b18 	vmov	r2, r3, d8
 8004bf4:	f7ff bbed 	b.w	80043d2 <__ieee754_pow+0x162>
 8004bf8:	4b30      	ldr	r3, [pc, #192]	; (8004cbc <__ieee754_pow+0xa4c>)
 8004bfa:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004bfe:	429e      	cmp	r6, r3
 8004c00:	f77f af0c 	ble.w	8004a1c <__ieee754_pow+0x7ac>
 8004c04:	4b2e      	ldr	r3, [pc, #184]	; (8004cc0 <__ieee754_pow+0xa50>)
 8004c06:	440b      	add	r3, r1
 8004c08:	4303      	orrs	r3, r0
 8004c0a:	d009      	beq.n	8004c20 <__ieee754_pow+0x9b0>
 8004c0c:	ec51 0b18 	vmov	r0, r1, d8
 8004c10:	2200      	movs	r2, #0
 8004c12:	2300      	movs	r3, #0
 8004c14:	f7fb ff62 	bl	8000adc <__aeabi_dcmplt>
 8004c18:	3800      	subs	r0, #0
 8004c1a:	bf18      	it	ne
 8004c1c:	2001      	movne	r0, #1
 8004c1e:	e447      	b.n	80044b0 <__ieee754_pow+0x240>
 8004c20:	4622      	mov	r2, r4
 8004c22:	462b      	mov	r3, r5
 8004c24:	f7fb fb30 	bl	8000288 <__aeabi_dsub>
 8004c28:	4642      	mov	r2, r8
 8004c2a:	464b      	mov	r3, r9
 8004c2c:	f7fb ff6a 	bl	8000b04 <__aeabi_dcmpge>
 8004c30:	2800      	cmp	r0, #0
 8004c32:	f43f aef3 	beq.w	8004a1c <__ieee754_pow+0x7ac>
 8004c36:	e7e9      	b.n	8004c0c <__ieee754_pow+0x99c>
 8004c38:	f04f 0a00 	mov.w	sl, #0
 8004c3c:	e71a      	b.n	8004a74 <__ieee754_pow+0x804>
 8004c3e:	ec51 0b10 	vmov	r0, r1, d0
 8004c42:	4619      	mov	r1, r3
 8004c44:	e7d4      	b.n	8004bf0 <__ieee754_pow+0x980>
 8004c46:	491c      	ldr	r1, [pc, #112]	; (8004cb8 <__ieee754_pow+0xa48>)
 8004c48:	2000      	movs	r0, #0
 8004c4a:	f7ff bb30 	b.w	80042ae <__ieee754_pow+0x3e>
 8004c4e:	2000      	movs	r0, #0
 8004c50:	2100      	movs	r1, #0
 8004c52:	f7ff bb2c 	b.w	80042ae <__ieee754_pow+0x3e>
 8004c56:	4630      	mov	r0, r6
 8004c58:	4639      	mov	r1, r7
 8004c5a:	f7ff bb28 	b.w	80042ae <__ieee754_pow+0x3e>
 8004c5e:	9204      	str	r2, [sp, #16]
 8004c60:	f7ff bb7a 	b.w	8004358 <__ieee754_pow+0xe8>
 8004c64:	2300      	movs	r3, #0
 8004c66:	f7ff bb64 	b.w	8004332 <__ieee754_pow+0xc2>
 8004c6a:	bf00      	nop
 8004c6c:	f3af 8000 	nop.w
 8004c70:	00000000 	.word	0x00000000
 8004c74:	3fe62e43 	.word	0x3fe62e43
 8004c78:	fefa39ef 	.word	0xfefa39ef
 8004c7c:	3fe62e42 	.word	0x3fe62e42
 8004c80:	0ca86c39 	.word	0x0ca86c39
 8004c84:	be205c61 	.word	0xbe205c61
 8004c88:	72bea4d0 	.word	0x72bea4d0
 8004c8c:	3e663769 	.word	0x3e663769
 8004c90:	c5d26bf1 	.word	0xc5d26bf1
 8004c94:	3ebbbd41 	.word	0x3ebbbd41
 8004c98:	af25de2c 	.word	0xaf25de2c
 8004c9c:	3f11566a 	.word	0x3f11566a
 8004ca0:	16bebd93 	.word	0x16bebd93
 8004ca4:	3f66c16c 	.word	0x3f66c16c
 8004ca8:	5555553e 	.word	0x5555553e
 8004cac:	3fc55555 	.word	0x3fc55555
 8004cb0:	3fe00000 	.word	0x3fe00000
 8004cb4:	000fffff 	.word	0x000fffff
 8004cb8:	3ff00000 	.word	0x3ff00000
 8004cbc:	4090cbff 	.word	0x4090cbff
 8004cc0:	3f6f3400 	.word	0x3f6f3400
 8004cc4:	652b82fe 	.word	0x652b82fe
 8004cc8:	3c971547 	.word	0x3c971547

08004ccc <__ieee754_sqrt>:
 8004ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cd0:	ec55 4b10 	vmov	r4, r5, d0
 8004cd4:	4e55      	ldr	r6, [pc, #340]	; (8004e2c <__ieee754_sqrt+0x160>)
 8004cd6:	43ae      	bics	r6, r5
 8004cd8:	ee10 0a10 	vmov	r0, s0
 8004cdc:	ee10 3a10 	vmov	r3, s0
 8004ce0:	462a      	mov	r2, r5
 8004ce2:	4629      	mov	r1, r5
 8004ce4:	d110      	bne.n	8004d08 <__ieee754_sqrt+0x3c>
 8004ce6:	ee10 2a10 	vmov	r2, s0
 8004cea:	462b      	mov	r3, r5
 8004cec:	f7fb fc84 	bl	80005f8 <__aeabi_dmul>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	f7fb fac8 	bl	800028c <__adddf3>
 8004cfc:	4604      	mov	r4, r0
 8004cfe:	460d      	mov	r5, r1
 8004d00:	ec45 4b10 	vmov	d0, r4, r5
 8004d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d08:	2d00      	cmp	r5, #0
 8004d0a:	dc10      	bgt.n	8004d2e <__ieee754_sqrt+0x62>
 8004d0c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8004d10:	4330      	orrs	r0, r6
 8004d12:	d0f5      	beq.n	8004d00 <__ieee754_sqrt+0x34>
 8004d14:	b15d      	cbz	r5, 8004d2e <__ieee754_sqrt+0x62>
 8004d16:	ee10 2a10 	vmov	r2, s0
 8004d1a:	462b      	mov	r3, r5
 8004d1c:	ee10 0a10 	vmov	r0, s0
 8004d20:	f7fb fab2 	bl	8000288 <__aeabi_dsub>
 8004d24:	4602      	mov	r2, r0
 8004d26:	460b      	mov	r3, r1
 8004d28:	f7fb fd90 	bl	800084c <__aeabi_ddiv>
 8004d2c:	e7e6      	b.n	8004cfc <__ieee754_sqrt+0x30>
 8004d2e:	1512      	asrs	r2, r2, #20
 8004d30:	d074      	beq.n	8004e1c <__ieee754_sqrt+0x150>
 8004d32:	07d4      	lsls	r4, r2, #31
 8004d34:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8004d38:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8004d3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004d40:	bf5e      	ittt	pl
 8004d42:	0fda      	lsrpl	r2, r3, #31
 8004d44:	005b      	lslpl	r3, r3, #1
 8004d46:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8004d4a:	2400      	movs	r4, #0
 8004d4c:	0fda      	lsrs	r2, r3, #31
 8004d4e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8004d52:	107f      	asrs	r7, r7, #1
 8004d54:	005b      	lsls	r3, r3, #1
 8004d56:	2516      	movs	r5, #22
 8004d58:	4620      	mov	r0, r4
 8004d5a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004d5e:	1886      	adds	r6, r0, r2
 8004d60:	428e      	cmp	r6, r1
 8004d62:	bfde      	ittt	le
 8004d64:	1b89      	suble	r1, r1, r6
 8004d66:	18b0      	addle	r0, r6, r2
 8004d68:	18a4      	addle	r4, r4, r2
 8004d6a:	0049      	lsls	r1, r1, #1
 8004d6c:	3d01      	subs	r5, #1
 8004d6e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8004d72:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8004d76:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004d7a:	d1f0      	bne.n	8004d5e <__ieee754_sqrt+0x92>
 8004d7c:	462a      	mov	r2, r5
 8004d7e:	f04f 0e20 	mov.w	lr, #32
 8004d82:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004d86:	4281      	cmp	r1, r0
 8004d88:	eb06 0c05 	add.w	ip, r6, r5
 8004d8c:	dc02      	bgt.n	8004d94 <__ieee754_sqrt+0xc8>
 8004d8e:	d113      	bne.n	8004db8 <__ieee754_sqrt+0xec>
 8004d90:	459c      	cmp	ip, r3
 8004d92:	d811      	bhi.n	8004db8 <__ieee754_sqrt+0xec>
 8004d94:	f1bc 0f00 	cmp.w	ip, #0
 8004d98:	eb0c 0506 	add.w	r5, ip, r6
 8004d9c:	da43      	bge.n	8004e26 <__ieee754_sqrt+0x15a>
 8004d9e:	2d00      	cmp	r5, #0
 8004da0:	db41      	blt.n	8004e26 <__ieee754_sqrt+0x15a>
 8004da2:	f100 0801 	add.w	r8, r0, #1
 8004da6:	1a09      	subs	r1, r1, r0
 8004da8:	459c      	cmp	ip, r3
 8004daa:	bf88      	it	hi
 8004dac:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8004db0:	eba3 030c 	sub.w	r3, r3, ip
 8004db4:	4432      	add	r2, r6
 8004db6:	4640      	mov	r0, r8
 8004db8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8004dbc:	f1be 0e01 	subs.w	lr, lr, #1
 8004dc0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8004dc4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8004dc8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8004dcc:	d1db      	bne.n	8004d86 <__ieee754_sqrt+0xba>
 8004dce:	430b      	orrs	r3, r1
 8004dd0:	d006      	beq.n	8004de0 <__ieee754_sqrt+0x114>
 8004dd2:	1c50      	adds	r0, r2, #1
 8004dd4:	bf13      	iteet	ne
 8004dd6:	3201      	addne	r2, #1
 8004dd8:	3401      	addeq	r4, #1
 8004dda:	4672      	moveq	r2, lr
 8004ddc:	f022 0201 	bicne.w	r2, r2, #1
 8004de0:	1063      	asrs	r3, r4, #1
 8004de2:	0852      	lsrs	r2, r2, #1
 8004de4:	07e1      	lsls	r1, r4, #31
 8004de6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8004dea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8004dee:	bf48      	it	mi
 8004df0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8004df4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8004df8:	4614      	mov	r4, r2
 8004dfa:	e781      	b.n	8004d00 <__ieee754_sqrt+0x34>
 8004dfc:	0ad9      	lsrs	r1, r3, #11
 8004dfe:	3815      	subs	r0, #21
 8004e00:	055b      	lsls	r3, r3, #21
 8004e02:	2900      	cmp	r1, #0
 8004e04:	d0fa      	beq.n	8004dfc <__ieee754_sqrt+0x130>
 8004e06:	02cd      	lsls	r5, r1, #11
 8004e08:	d50a      	bpl.n	8004e20 <__ieee754_sqrt+0x154>
 8004e0a:	f1c2 0420 	rsb	r4, r2, #32
 8004e0e:	fa23 f404 	lsr.w	r4, r3, r4
 8004e12:	1e55      	subs	r5, r2, #1
 8004e14:	4093      	lsls	r3, r2
 8004e16:	4321      	orrs	r1, r4
 8004e18:	1b42      	subs	r2, r0, r5
 8004e1a:	e78a      	b.n	8004d32 <__ieee754_sqrt+0x66>
 8004e1c:	4610      	mov	r0, r2
 8004e1e:	e7f0      	b.n	8004e02 <__ieee754_sqrt+0x136>
 8004e20:	0049      	lsls	r1, r1, #1
 8004e22:	3201      	adds	r2, #1
 8004e24:	e7ef      	b.n	8004e06 <__ieee754_sqrt+0x13a>
 8004e26:	4680      	mov	r8, r0
 8004e28:	e7bd      	b.n	8004da6 <__ieee754_sqrt+0xda>
 8004e2a:	bf00      	nop
 8004e2c:	7ff00000 	.word	0x7ff00000

08004e30 <with_errno>:
 8004e30:	b570      	push	{r4, r5, r6, lr}
 8004e32:	4604      	mov	r4, r0
 8004e34:	460d      	mov	r5, r1
 8004e36:	4616      	mov	r6, r2
 8004e38:	f7fe f9e2 	bl	8003200 <__errno>
 8004e3c:	4629      	mov	r1, r5
 8004e3e:	6006      	str	r6, [r0, #0]
 8004e40:	4620      	mov	r0, r4
 8004e42:	bd70      	pop	{r4, r5, r6, pc}

08004e44 <xflow>:
 8004e44:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e46:	4614      	mov	r4, r2
 8004e48:	461d      	mov	r5, r3
 8004e4a:	b108      	cbz	r0, 8004e50 <xflow+0xc>
 8004e4c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8004e50:	e9cd 2300 	strd	r2, r3, [sp]
 8004e54:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004e58:	4620      	mov	r0, r4
 8004e5a:	4629      	mov	r1, r5
 8004e5c:	f7fb fbcc 	bl	80005f8 <__aeabi_dmul>
 8004e60:	2222      	movs	r2, #34	; 0x22
 8004e62:	b003      	add	sp, #12
 8004e64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e68:	f7ff bfe2 	b.w	8004e30 <with_errno>

08004e6c <__math_uflow>:
 8004e6c:	b508      	push	{r3, lr}
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8004e74:	f7ff ffe6 	bl	8004e44 <xflow>
 8004e78:	ec41 0b10 	vmov	d0, r0, r1
 8004e7c:	bd08      	pop	{r3, pc}

08004e7e <__math_oflow>:
 8004e7e:	b508      	push	{r3, lr}
 8004e80:	2200      	movs	r2, #0
 8004e82:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8004e86:	f7ff ffdd 	bl	8004e44 <xflow>
 8004e8a:	ec41 0b10 	vmov	d0, r0, r1
 8004e8e:	bd08      	pop	{r3, pc}

08004e90 <fabs>:
 8004e90:	ec51 0b10 	vmov	r0, r1, d0
 8004e94:	ee10 2a10 	vmov	r2, s0
 8004e98:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004e9c:	ec43 2b10 	vmov	d0, r2, r3
 8004ea0:	4770      	bx	lr

08004ea2 <finite>:
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	ed8d 0b00 	vstr	d0, [sp]
 8004ea8:	9801      	ldr	r0, [sp, #4]
 8004eaa:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8004eae:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8004eb2:	0fc0      	lsrs	r0, r0, #31
 8004eb4:	b002      	add	sp, #8
 8004eb6:	4770      	bx	lr

08004eb8 <scalbn>:
 8004eb8:	b570      	push	{r4, r5, r6, lr}
 8004eba:	ec55 4b10 	vmov	r4, r5, d0
 8004ebe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8004ec2:	4606      	mov	r6, r0
 8004ec4:	462b      	mov	r3, r5
 8004ec6:	b99a      	cbnz	r2, 8004ef0 <scalbn+0x38>
 8004ec8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004ecc:	4323      	orrs	r3, r4
 8004ece:	d036      	beq.n	8004f3e <scalbn+0x86>
 8004ed0:	4b39      	ldr	r3, [pc, #228]	; (8004fb8 <scalbn+0x100>)
 8004ed2:	4629      	mov	r1, r5
 8004ed4:	ee10 0a10 	vmov	r0, s0
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f7fb fb8d 	bl	80005f8 <__aeabi_dmul>
 8004ede:	4b37      	ldr	r3, [pc, #220]	; (8004fbc <scalbn+0x104>)
 8004ee0:	429e      	cmp	r6, r3
 8004ee2:	4604      	mov	r4, r0
 8004ee4:	460d      	mov	r5, r1
 8004ee6:	da10      	bge.n	8004f0a <scalbn+0x52>
 8004ee8:	a32b      	add	r3, pc, #172	; (adr r3, 8004f98 <scalbn+0xe0>)
 8004eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eee:	e03a      	b.n	8004f66 <scalbn+0xae>
 8004ef0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8004ef4:	428a      	cmp	r2, r1
 8004ef6:	d10c      	bne.n	8004f12 <scalbn+0x5a>
 8004ef8:	ee10 2a10 	vmov	r2, s0
 8004efc:	4620      	mov	r0, r4
 8004efe:	4629      	mov	r1, r5
 8004f00:	f7fb f9c4 	bl	800028c <__adddf3>
 8004f04:	4604      	mov	r4, r0
 8004f06:	460d      	mov	r5, r1
 8004f08:	e019      	b.n	8004f3e <scalbn+0x86>
 8004f0a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004f0e:	460b      	mov	r3, r1
 8004f10:	3a36      	subs	r2, #54	; 0x36
 8004f12:	4432      	add	r2, r6
 8004f14:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004f18:	428a      	cmp	r2, r1
 8004f1a:	dd08      	ble.n	8004f2e <scalbn+0x76>
 8004f1c:	2d00      	cmp	r5, #0
 8004f1e:	a120      	add	r1, pc, #128	; (adr r1, 8004fa0 <scalbn+0xe8>)
 8004f20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f24:	da1c      	bge.n	8004f60 <scalbn+0xa8>
 8004f26:	a120      	add	r1, pc, #128	; (adr r1, 8004fa8 <scalbn+0xf0>)
 8004f28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f2c:	e018      	b.n	8004f60 <scalbn+0xa8>
 8004f2e:	2a00      	cmp	r2, #0
 8004f30:	dd08      	ble.n	8004f44 <scalbn+0x8c>
 8004f32:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004f36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f3a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004f3e:	ec45 4b10 	vmov	d0, r4, r5
 8004f42:	bd70      	pop	{r4, r5, r6, pc}
 8004f44:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004f48:	da19      	bge.n	8004f7e <scalbn+0xc6>
 8004f4a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004f4e:	429e      	cmp	r6, r3
 8004f50:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8004f54:	dd0a      	ble.n	8004f6c <scalbn+0xb4>
 8004f56:	a112      	add	r1, pc, #72	; (adr r1, 8004fa0 <scalbn+0xe8>)
 8004f58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1e2      	bne.n	8004f26 <scalbn+0x6e>
 8004f60:	a30f      	add	r3, pc, #60	; (adr r3, 8004fa0 <scalbn+0xe8>)
 8004f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f66:	f7fb fb47 	bl	80005f8 <__aeabi_dmul>
 8004f6a:	e7cb      	b.n	8004f04 <scalbn+0x4c>
 8004f6c:	a10a      	add	r1, pc, #40	; (adr r1, 8004f98 <scalbn+0xe0>)
 8004f6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d0b8      	beq.n	8004ee8 <scalbn+0x30>
 8004f76:	a10e      	add	r1, pc, #56	; (adr r1, 8004fb0 <scalbn+0xf8>)
 8004f78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f7c:	e7b4      	b.n	8004ee8 <scalbn+0x30>
 8004f7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004f82:	3236      	adds	r2, #54	; 0x36
 8004f84:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f88:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004f8c:	4620      	mov	r0, r4
 8004f8e:	4b0c      	ldr	r3, [pc, #48]	; (8004fc0 <scalbn+0x108>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	e7e8      	b.n	8004f66 <scalbn+0xae>
 8004f94:	f3af 8000 	nop.w
 8004f98:	c2f8f359 	.word	0xc2f8f359
 8004f9c:	01a56e1f 	.word	0x01a56e1f
 8004fa0:	8800759c 	.word	0x8800759c
 8004fa4:	7e37e43c 	.word	0x7e37e43c
 8004fa8:	8800759c 	.word	0x8800759c
 8004fac:	fe37e43c 	.word	0xfe37e43c
 8004fb0:	c2f8f359 	.word	0xc2f8f359
 8004fb4:	81a56e1f 	.word	0x81a56e1f
 8004fb8:	43500000 	.word	0x43500000
 8004fbc:	ffff3cb0 	.word	0xffff3cb0
 8004fc0:	3c900000 	.word	0x3c900000

08004fc4 <_init>:
 8004fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fc6:	bf00      	nop
 8004fc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fca:	bc08      	pop	{r3}
 8004fcc:	469e      	mov	lr, r3
 8004fce:	4770      	bx	lr

08004fd0 <_fini>:
 8004fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fd2:	bf00      	nop
 8004fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fd6:	bc08      	pop	{r3}
 8004fd8:	469e      	mov	lr, r3
 8004fda:	4770      	bx	lr
