module halfsub_tb;
  reg a;
  reg b;
  
  wire d;
  wire bo;
  
  half_sub_str uut(
    .d(d),
    .bo(bo),
    .a(a),
    .b(b)
  );
  
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
    
    a=0;
    b=0;
    
    #2 a=1'b0;b=1'b1;
    #2 a=1'b1;b=1'b0;
    #2 a=1'b1;b=1'b1;
    
  end
  
  initial $monitor("d=%b,bo=%b,a=%b,b=%b",d,bo,a,b);
  initial #5 $finish;
endmodule
  