$date
	Fri Sep 26 18:59:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 16 ! pc_out [15:0] $end
$var reg 16 " bus [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ pc_inc $end
$var reg 1 % pc_write $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 16 ' bus [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ pc_inc $end
$var wire 1 % pc_write $end
$var wire 1 & rst $end
$var reg 16 ( pc_out [15:0] $end
$var reg 16 ) pc_out_nxt [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx )
bx (
b0 '
0&
0%
0$
0#
b0 "
bx !
$end
#2000
1&
#5000
b0 )
b0 !
b0 (
1#
#7000
0&
#9000
b101 "
b101 '
#10000
0#
#12000
b101 )
1%
#15000
b101 !
b101 (
1#
#17000
0%
#19000
b110 )
1$
#20000
0#
#25000
b111 )
b110 !
b110 (
1#
#30000
0#
#35000
b1000 )
b111 !
b111 (
1#
#39000
b111 )
0$
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
