Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: minisculComputer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "minisculComputer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "minisculComputer"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : minisculComputer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/sevenSeg.vhf" in Library work.
Architecture behavioral of Entity sevenseg is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signConverter2.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_signconverter2 is up to date.
Architecture behavioral of Entity adsu8_mxilinx_signconverter2 is up to date.
Architecture behavioral of Entity signconverter2 is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Mem32xBank.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_mem32xbank is up to date.
Architecture behavioral of Entity mem32xbank is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Misc.vhf" in Library work.
Architecture behavioral of Entity nand8_mxilinx_cu_misc is up to date.
Architecture behavioral of Entity and8_mxilinx_cu_misc is up to date.
Architecture behavioral of Entity cu_misc is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MainMemory.vhf" in Library work.
Architecture behavioral of Entity mainmemory is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MM_signal_MUX.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mm_signal_mux is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_mm_signal_mux is up to date.
Architecture behavioral of Entity m16_1e_mxilinx_mm_signal_mux is up to date.
Architecture behavioral of Entity signalmux_32_muser_mm_signal_mux is up to date.
Architecture behavioral of Entity mm_signal_mux is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Registers.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_registers is up to date.
Architecture behavioral of Entity registers is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read.vhf" in Library work.
Architecture behavioral of Entity or6_mxilinx_cu_read is up to date.
Architecture behavioral of Entity and8_mxilinx_cu_read is up to date.
Architecture behavioral of Entity cu_read is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read_MUX.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_cu_read_mux is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_cu_read_mux is up to date.
Architecture behavioral of Entity cu_read_mux is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Write.vhf" in Library work.
Architecture behavioral of Entity d2_4e_mxilinx_cu_write is up to date.
Architecture behavioral of Entity or8_mxilinx_cu_write is up to date.
Architecture behavioral of Entity and8_mxilinx_cu_write is up to date.
Architecture behavioral of Entity cu_write is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/CRenc4bin.vhd" in Library work.
Architecture behavioral of Entity crenc4bin is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_ALU.vhf" in Library work.
Architecture behavioral of Entity m2_1e_mxilinx_cu_alu is up to date.
Architecture behavioral of Entity m4_1e_mxilinx_cu_alu is up to date.
Architecture behavioral of Entity cu_alu is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/ALU_component.vhf" in Library work.
Architecture behavioral of Entity adsu8_mxilinx_alu_component is up to date.
Architecture behavioral of Entity alu_component is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf" in Library work.
Architecture behavioral of Entity d4_16e_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity m2_1_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity m2_1b1_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity ftclex_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity cb2cled_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity fd4ce_mxilinx_inputprocessor is up to date.
Architecture behavioral of Entity inputprocessor is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" in Library work.
Entity <m2_1_mxilinx_programcounter> compiled.
Entity <m2_1_mxilinx_programcounter> (Architecture <behavioral>) compiled.
Entity <ftclex_mxilinx_programcounter> compiled.
Entity <ftclex_mxilinx_programcounter> (Architecture <behavioral>) compiled.
Entity <cb8cle_mxilinx_programcounter> compiled.
Entity <cb8cle_mxilinx_programcounter> (Architecture <behavioral>) compiled.
Entity <m2_1b1_mxilinx_programcounter> compiled.
Entity <m2_1b1_mxilinx_programcounter> (Architecture <behavioral>) compiled.
Entity <cb2cled_mxilinx_programcounter> compiled.
Entity <cb2cled_mxilinx_programcounter> (Architecture <behavioral>) compiled.
Entity <programcounter> compiled.
Entity <programcounter> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/DisplayModule.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_displaymodule is up to date.
Architecture behavioral of Entity displaymodule is up to date.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" in Library work.
Entity <fd8ce_mxilinx_minisculcomputer> compiled.
Entity <fd8ce_mxilinx_minisculcomputer> (Architecture <behavioral>) compiled.
Entity <minisculcomputer> compiled.
Entity <minisculcomputer> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signalMux_32.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_signalmux_32 is up to date.
Architecture behavioral of Entity m2_1e_mxilinx_signalmux_32 is up to date.
Architecture behavioral of Entity m16_1e_mxilinx_signalmux_32 is up to date.
Architecture behavioral of Entity signalmux_32 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <minisculComputer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU_Misc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MainMemory> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MM_signal_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD8CE_MXILINX_minisculComputer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU_Read> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU_Read_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU_Write> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRenc4bin> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <CU_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <programCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DisplayModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND8_MXILINX_CU_Misc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NAND8_MXILINX_CU_Misc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mem32xBank> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <signalMux_32_MUSER_MM_signal_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD8CE_MXILINX_Registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND8_MXILINX_CU_Read> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR6_MXILINX_CU_Read> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M4_1E_MXILINX_CU_Read_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND8_MXILINX_CU_Write> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <OR8_MXILINX_CU_Write> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D2_4E_MXILINX_CU_Write> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M4_1E_MXILINX_CU_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_CU_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <signConverter2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADSU8_MXILINX_ALU_component> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB2CLED_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <D4_16E_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB8CLE_MXILINX_programCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB2CLED_MXILINX_programCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <M2_1_MXILINX_DisplayModule> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sevenSeg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD8CE_MXILINX_Mem32xBank> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M16_1E_MXILINX_MM_signal_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_MM_signal_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_CU_Read_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADSU8_MXILINX_signConverter2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_signConverter2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_inputProcessor> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1B1_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FTCLEX_MXILINX_programCounter> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <M2_1_MXILINX_programCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1B1_MXILINX_programCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1E_MXILINX_MM_signal_MUX> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_inputProcessor> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <minisculComputer> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" line 359: Unconnected output port 'anO' of component 'mux4SSD'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" line 371: Unconnected output port 'RBout' of component 'bin2BCD3en'.
    Set user-defined property "HU_SET =  XLXI_13_18" for instance <XLXI_13> in unit <minisculComputer>.
    Set user-defined property "HU_SET =  XLXI_14_17" for instance <XLXI_14> in unit <minisculComputer>.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" line 462: Unconnected output port 'CLK1k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" line 462: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" line 482: Unconnected output port 'Overflow' of component 'ALU_component'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" line 482: Unconnected output port 'Carryout' of component 'ALU_component'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf" line 509: Unconnected output port 'lightOutput' of component 'DisplayModule'.
Entity <minisculComputer> analyzed. Unit <minisculComputer> generated.

Analyzing Entity <CU_Misc> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_11_106" for instance <XLXI_11> in unit <CU_Misc>.
    Set user-defined property "HU_SET =  XLXI_12_107" for instance <XLXI_12> in unit <CU_Misc>.
    Set user-defined property "HU_SET =  XLXI_15_108" for instance <XLXI_15> in unit <CU_Misc>.
    Set user-defined property "HU_SET =  XLXI_24_109" for instance <XLXI_24> in unit <CU_Misc>.
Entity <CU_Misc> analyzed. Unit <CU_Misc> generated.

Analyzing Entity <AND8_MXILINX_CU_Misc> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_CU_Misc>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_CU_Misc>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_CU_Misc>.
Entity <AND8_MXILINX_CU_Misc> analyzed. Unit <AND8_MXILINX_CU_Misc> generated.

Analyzing Entity <NAND8_MXILINX_CU_Misc> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <NAND8_MXILINX_CU_Misc>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <NAND8_MXILINX_CU_Misc>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_150> in unit <NAND8_MXILINX_CU_Misc>.
Entity <NAND8_MXILINX_CU_Misc> analyzed. Unit <NAND8_MXILINX_CU_Misc> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <MainMemory> in library <work> (Architecture <behavioral>).
Entity <MainMemory> analyzed. Unit <MainMemory> generated.

Analyzing Entity <Mem32xBank> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_152" for instance <XLXI_1> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_2_153" for instance <XLXI_2> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_3_154" for instance <XLXI_3> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_4_155" for instance <XLXI_4> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_5_156" for instance <XLXI_5> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_6_157" for instance <XLXI_6> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_7_158" for instance <XLXI_7> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_8_159" for instance <XLXI_8> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_33_162" for instance <XLXI_33> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_34_183" for instance <XLXI_34> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_35_182" for instance <XLXI_35> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_36_181" for instance <XLXI_36> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_37_180" for instance <XLXI_37> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_38_179" for instance <XLXI_38> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_39_178" for instance <XLXI_39> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_40_177" for instance <XLXI_40> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_41_160" for instance <XLXI_41> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_42_169" for instance <XLXI_42> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_43_168" for instance <XLXI_43> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_44_167" for instance <XLXI_44> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_45_166" for instance <XLXI_45> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_46_165" for instance <XLXI_46> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_47_164" for instance <XLXI_47> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_48_163" for instance <XLXI_48> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_49_161" for instance <XLXI_49> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_50_176" for instance <XLXI_50> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_51_175" for instance <XLXI_51> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_52_174" for instance <XLXI_52> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_53_173" for instance <XLXI_53> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_54_172" for instance <XLXI_54> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_55_171" for instance <XLXI_55> in unit <Mem32xBank>.
    Set user-defined property "HU_SET =  XLXI_56_170" for instance <XLXI_56> in unit <Mem32xBank>.
Entity <Mem32xBank> analyzed. Unit <Mem32xBank> generated.

Analyzing Entity <FD8CE_MXILINX_Mem32xBank> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_Mem32xBank>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_Mem32xBank>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_Mem32xBank>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_Mem32xBank>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_Mem32xBank>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_Mem32xBank>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_Mem32xBank>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_Mem32xBank>.
Entity <FD8CE_MXILINX_Mem32xBank> analyzed. Unit <FD8CE_MXILINX_Mem32xBank> generated.

Analyzing Entity <MM_signal_MUX> in library <work> (Architecture <behavioral>).
Entity <MM_signal_MUX> analyzed. Unit <MM_signal_MUX> generated.

Analyzing Entity <signalMux_32_MUSER_MM_signal_MUX> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_2_211" for instance <XLXI_2> in unit <signalMux_32_MUSER_MM_signal_MUX>.
    Set user-defined property "HU_SET =  XLXI_9_210" for instance <XLXI_9> in unit <signalMux_32_MUSER_MM_signal_MUX>.
    Set user-defined property "HU_SET =  XLXI_16_209" for instance <XLXI_16> in unit <signalMux_32_MUSER_MM_signal_MUX>.
Entity <signalMux_32_MUSER_MM_signal_MUX> analyzed. Unit <signalMux_32_MUSER_MM_signal_MUX> generated.

Analyzing Entity <M16_1E_MXILINX_MM_signal_MUX> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_MAB_203" for instance <I_MAB> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_MCD_202" for instance <I_MCD> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_MEF_201" for instance <I_MEF> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_M01_208" for instance <I_M01> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_M23_207" for instance <I_M23> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_M45_206" for instance <I_M45> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_M67_205" for instance <I_M67> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_M89_204" for instance <I_M89> in unit <M16_1E_MXILINX_MM_signal_MUX>.
    Set user-defined property "HU_SET =  I_O_200" for instance <I_O> in unit <M16_1E_MXILINX_MM_signal_MUX>.
Entity <M16_1E_MXILINX_MM_signal_MUX> analyzed. Unit <M16_1E_MXILINX_MM_signal_MUX> generated.

Analyzing Entity <M2_1E_MXILINX_MM_signal_MUX> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_MM_signal_MUX> analyzed. Unit <M2_1E_MXILINX_MM_signal_MUX> generated.

Analyzing Entity <M2_1_MXILINX_MM_signal_MUX> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_MM_signal_MUX> analyzed. Unit <M2_1_MXILINX_MM_signal_MUX> generated.

Analyzing Entity <FD8CE_MXILINX_minisculComputer> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_minisculComputer>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_minisculComputer>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_minisculComputer>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_minisculComputer>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_minisculComputer>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_minisculComputer>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_minisculComputer>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_minisculComputer>.
Entity <FD8CE_MXILINX_minisculComputer> analyzed. Unit <FD8CE_MXILINX_minisculComputer> generated.

Analyzing Entity <Registers> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_97" for instance <XLXI_1> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_4_98" for instance <XLXI_4> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_5_99" for instance <XLXI_5> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_7_100" for instance <XLXI_7> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_8_101" for instance <XLXI_8> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_13_102" for instance <XLXI_13> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_14_103" for instance <XLXI_14> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_34_104" for instance <XLXI_34> in unit <Registers>.
    Set user-defined property "HU_SET =  XLXI_35_105" for instance <XLXI_35> in unit <Registers>.
Entity <Registers> analyzed. Unit <Registers> generated.

Analyzing Entity <FD8CE_MXILINX_Registers> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_Registers>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_Registers>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_Registers>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_Registers>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_Registers>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_Registers>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_Registers>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_Registers>.
Entity <FD8CE_MXILINX_Registers> analyzed. Unit <FD8CE_MXILINX_Registers> generated.

Analyzing Entity <CU_Read> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_72" for instance <XLXI_1> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_7_71" for instance <XLXI_7> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_19_75" for instance <XLXI_19> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_25_76" for instance <XLXI_25> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_170_73" for instance <XLXI_170> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_178_74" for instance <XLXI_178> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_185_77" for instance <XLXI_185> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_198_78" for instance <XLXI_198> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_285_79" for instance <XLXI_285> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_293_80" for instance <XLXI_293> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_301_81" for instance <XLXI_301> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_309_82" for instance <XLXI_309> in unit <CU_Read>.
    Set user-defined property "HU_SET =  XLXI_340_83" for instance <XLXI_340> in unit <CU_Read>.
Entity <CU_Read> analyzed. Unit <CU_Read> generated.

Analyzing Entity <AND8_MXILINX_CU_Read> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_CU_Read>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_CU_Read>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_CU_Read>.
Entity <AND8_MXILINX_CU_Read> analyzed. Unit <AND8_MXILINX_CU_Read> generated.

Analyzing Entity <OR6_MXILINX_CU_Read> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_106> in unit <OR6_MXILINX_CU_Read>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_107> in unit <OR6_MXILINX_CU_Read>.
Entity <OR6_MXILINX_CU_Read> analyzed. Unit <OR6_MXILINX_CU_Read> generated.

Analyzing Entity <CU_Read_MUX> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_10_63" for instance <XLXI_10> in unit <CU_Read_MUX>.
    Set user-defined property "HU_SET =  XLXI_11_64" for instance <XLXI_11> in unit <CU_Read_MUX>.
    Set user-defined property "HU_SET =  XLXI_12_65" for instance <XLXI_12> in unit <CU_Read_MUX>.
    Set user-defined property "HU_SET =  XLXI_16_66" for instance <XLXI_16> in unit <CU_Read_MUX>.
    Set user-defined property "HU_SET =  XLXI_19_67" for instance <XLXI_19> in unit <CU_Read_MUX>.
    Set user-defined property "HU_SET =  XLXI_20_68" for instance <XLXI_20> in unit <CU_Read_MUX>.
    Set user-defined property "HU_SET =  XLXI_21_69" for instance <XLXI_21> in unit <CU_Read_MUX>.
    Set user-defined property "HU_SET =  XLXI_22_70" for instance <XLXI_22> in unit <CU_Read_MUX>.
Entity <CU_Read_MUX> analyzed. Unit <CU_Read_MUX> generated.

Analyzing Entity <M4_1E_MXILINX_CU_Read_MUX> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_62" for instance <I_M01> in unit <M4_1E_MXILINX_CU_Read_MUX>.
    Set user-defined property "HU_SET =  I_M23_61" for instance <I_M23> in unit <M4_1E_MXILINX_CU_Read_MUX>.
Entity <M4_1E_MXILINX_CU_Read_MUX> analyzed. Unit <M4_1E_MXILINX_CU_Read_MUX> generated.

Analyzing Entity <M2_1E_MXILINX_CU_Read_MUX> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_CU_Read_MUX> analyzed. Unit <M2_1E_MXILINX_CU_Read_MUX> generated.

Analyzing Entity <CU_Write> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_47" for instance <XLXI_4> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_23_46" for instance <XLXI_23> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_118_48" for instance <XLXI_118> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_125_49" for instance <XLXI_125> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_145_50" for instance <XLXI_145> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_153_51" for instance <XLXI_153> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_160_52" for instance <XLXI_160> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_177_53" for instance <XLXI_177> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_184_54" for instance <XLXI_184> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_224_55" for instance <XLXI_224> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_230_56" for instance <XLXI_230> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_236_57" for instance <XLXI_236> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_242_58" for instance <XLXI_242> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_254_59" for instance <XLXI_254> in unit <CU_Write>.
    Set user-defined property "HU_SET =  XLXI_261_60" for instance <XLXI_261> in unit <CU_Write>.
Entity <CU_Write> analyzed. Unit <CU_Write> generated.

Analyzing Entity <AND8_MXILINX_CU_Write> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_29> in unit <AND8_MXILINX_CU_Write>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_138> in unit <AND8_MXILINX_CU_Write>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_152> in unit <AND8_MXILINX_CU_Write>.
Entity <AND8_MXILINX_CU_Write> analyzed. Unit <AND8_MXILINX_CU_Write> generated.

Analyzing Entity <OR8_MXILINX_CU_Write> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_CU_Write>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_CU_Write>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_CU_Write>.
Entity <OR8_MXILINX_CU_Write> analyzed. Unit <OR8_MXILINX_CU_Write> generated.

Analyzing Entity <D2_4E_MXILINX_CU_Write> in library <work> (Architecture <behavioral>).
Entity <D2_4E_MXILINX_CU_Write> analyzed. Unit <D2_4E_MXILINX_CU_Write> generated.

Analyzing Entity <CRenc4bin> in library <work> (Architecture <behavioral>).
Entity <CRenc4bin> analyzed. Unit <CRenc4bin> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.

Analyzing Entity <CU_ALU> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_112" for instance <XLXI_4> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_5_113" for instance <XLXI_5> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_20_114" for instance <XLXI_20> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_21_115" for instance <XLXI_21> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_22_120" for instance <XLXI_22> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_23_121" for instance <XLXI_23> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_24_122" for instance <XLXI_24> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_25_123" for instance <XLXI_25> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_38_116" for instance <XLXI_38> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_39_117" for instance <XLXI_39> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_40_124" for instance <XLXI_40> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_41_125" for instance <XLXI_41> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_67_118" for instance <XLXI_67> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_68_119" for instance <XLXI_68> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_69_126" for instance <XLXI_69> in unit <CU_ALU>.
    Set user-defined property "HU_SET =  XLXI_70_127" for instance <XLXI_70> in unit <CU_ALU>.
Entity <CU_ALU> analyzed. Unit <CU_ALU> generated.

Analyzing Entity <M4_1E_MXILINX_CU_ALU> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_M01_111" for instance <I_M01> in unit <M4_1E_MXILINX_CU_ALU>.
    Set user-defined property "HU_SET =  I_M23_110" for instance <I_M23> in unit <M4_1E_MXILINX_CU_ALU>.
Entity <M4_1E_MXILINX_CU_ALU> analyzed. Unit <M4_1E_MXILINX_CU_ALU> generated.

Analyzing Entity <M2_1E_MXILINX_CU_ALU> in library <work> (Architecture <behavioral>).
Entity <M2_1E_MXILINX_CU_ALU> analyzed. Unit <M2_1E_MXILINX_CU_ALU> generated.

Analyzing Entity <ALU_component> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/ALU_component.vhf" line 422: Unconnected output port 'compliment' of component 'signConverter2'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/ALU_component.vhf" line 428: Unconnected output port 'compliment' of component 'signConverter2'.
    Set user-defined property "HU_SET =  XLXI_5_186" for instance <XLXI_5> in unit <ALU_component>.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/ALU_component.vhf" line 443: Unconnected output port 'compliment' of component 'signConverter2'.
Entity <ALU_component> analyzed. Unit <ALU_component> generated.

Analyzing Entity <signConverter2> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signConverter2.vhf" line 493: Unconnected output port 'CO' of component 'ADSU8_MXILINX_signConverter2'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signConverter2.vhf" line 493: Unconnected output port 'OFL' of component 'ADSU8_MXILINX_signConverter2'.
    Set user-defined property "HU_SET =  XLXI_2_36" for instance <XLXI_2> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_58_41" for instance <XLXI_58> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_59_42" for instance <XLXI_59> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_60_43" for instance <XLXI_60> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_61_44" for instance <XLXI_61> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_62_37" for instance <XLXI_62> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_63_38" for instance <XLXI_63> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_64_39" for instance <XLXI_64> in unit <signConverter2>.
    Set user-defined property "HU_SET =  XLXI_65_40" for instance <XLXI_65> in unit <signConverter2>.
Entity <signConverter2> analyzed. Unit <signConverter2> generated.

Analyzing Entity <ADSU8_MXILINX_signConverter2> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_16> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_17> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_18> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_19> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_20> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_21> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_22> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_23> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_55> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_58> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_62> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_63> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_64> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_107> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_110> in unit <ADSU8_MXILINX_signConverter2>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_111> in unit <ADSU8_MXILINX_signConverter2>.
Entity <ADSU8_MXILINX_signConverter2> analyzed. Unit <ADSU8_MXILINX_signConverter2> generated.

Analyzing Entity <M2_1_MXILINX_signConverter2> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_signConverter2> analyzed. Unit <M2_1_MXILINX_signConverter2> generated.

Analyzing Entity <ADSU8_MXILINX_ALU_component> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_16> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_17> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_18> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_19> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_20> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_21> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_22> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_23> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_55> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_58> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y1" for instance <I_36_62> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_63> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_64> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y3" for instance <I_36_107> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y2" for instance <I_36_110> in unit <ADSU8_MXILINX_ALU_component>.
    Set user-defined property "RLOC =  X1Y0" for instance <I_36_111> in unit <ADSU8_MXILINX_ALU_component>.
Entity <ADSU8_MXILINX_ALU_component> analyzed. Unit <ADSU8_MXILINX_ALU_component> generated.

Analyzing Entity <inputProcessor> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf" line 779: Unconnected output port 'CEO' of component 'CB2CLED_MXILINX_inputProcessor'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf" line 779: Unconnected output port 'TC' of component 'CB2CLED_MXILINX_inputProcessor'.
    Set user-defined property "HU_SET =  XLXI_5_10" for instance <XLXI_5> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_6_6" for instance <XLXI_6> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_7_7" for instance <XLXI_7> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_8_8" for instance <XLXI_8> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_9_9" for instance <XLXI_9> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_18_5" for instance <XLXI_18> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_158_11" for instance <XLXI_158> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_159_12" for instance <XLXI_159> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_160_13" for instance <XLXI_160> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_161_14" for instance <XLXI_161> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_162_18" for instance <XLXI_162> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_163_15" for instance <XLXI_163> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_164_16" for instance <XLXI_164> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_165_17" for instance <XLXI_165> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_306_20" for instance <XLXI_306> in unit <inputProcessor>.
    Set user-defined property "HU_SET =  XLXI_307_19" for instance <XLXI_307> in unit <inputProcessor>.
Entity <inputProcessor> analyzed. Unit <inputProcessor> generated.

Analyzing Entity <CB2CLED_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_2" for instance <I_Q0> in unit <CB2CLED_MXILINX_inputProcessor>.
    Set user-defined property "HU_SET =  I_Q1_1" for instance <I_Q1> in unit <CB2CLED_MXILINX_inputProcessor>.
    Set user-defined property "HU_SET =  I_TC_3" for instance <I_TC> in unit <CB2CLED_MXILINX_inputProcessor>.
    Set user-defined property "HU_SET =  I_T1_4" for instance <I_T1> in unit <CB2CLED_MXILINX_inputProcessor>.
Entity <CB2CLED_MXILINX_inputProcessor> analyzed. Unit <CB2CLED_MXILINX_inputProcessor> generated.

Analyzing generic Entity <FTCLEX_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_0" for instance <I_36_30> in unit <FTCLEX_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_inputProcessor>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_inputProcessor>.
Entity <FTCLEX_MXILINX_inputProcessor> analyzed. Unit <FTCLEX_MXILINX_inputProcessor> generated.

Analyzing Entity <M2_1B1_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_inputProcessor> analyzed. Unit <M2_1B1_MXILINX_inputProcessor> generated.

Analyzing Entity <FD4CE_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_inputProcessor>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_inputProcessor>.
Entity <FD4CE_MXILINX_inputProcessor> analyzed. Unit <FD4CE_MXILINX_inputProcessor> generated.

Analyzing Entity <M2_1_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_inputProcessor> analyzed. Unit <M2_1_MXILINX_inputProcessor> generated.

Analyzing Entity <D4_16E_MXILINX_inputProcessor> in library <work> (Architecture <behavioral>).
Entity <D4_16E_MXILINX_inputProcessor> analyzed. Unit <D4_16E_MXILINX_inputProcessor> generated.

Analyzing Entity <programCounter> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" line 689: Unconnected output port 'CEO' of component 'CB8CLE_MXILINX_programCounter'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" line 689: Unconnected output port 'TC' of component 'CB8CLE_MXILINX_programCounter'.
    Set user-defined property "HU_SET =  XLXI_3_14" for instance <XLXI_3> in unit <programCounter>.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" line 699: Unconnected output port 'CEO' of component 'CB2CLED_MXILINX_programCounter'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" line 699: Unconnected output port 'TC' of component 'CB2CLED_MXILINX_programCounter'.
    Set user-defined property "HU_SET =  XLXI_5_13" for instance <XLXI_5> in unit <programCounter>.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" line 756: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" line 756: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf" line 756: Unconnected output port 'CLK1k' of component 'DCM_50M'.
Entity <programCounter> analyzed. Unit <programCounter> generated.

Analyzing Entity <CB8CLE_MXILINX_programCounter> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_1" for instance <I_Q0> in unit <CB8CLE_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q1_2" for instance <I_Q1> in unit <CB8CLE_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q2_3" for instance <I_Q2> in unit <CB8CLE_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q3_4" for instance <I_Q3> in unit <CB8CLE_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q4_5" for instance <I_Q4> in unit <CB8CLE_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q5_6" for instance <I_Q5> in unit <CB8CLE_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q6_7" for instance <I_Q6> in unit <CB8CLE_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q7_8" for instance <I_Q7> in unit <CB8CLE_MXILINX_programCounter>.
Entity <CB8CLE_MXILINX_programCounter> analyzed. Unit <CB8CLE_MXILINX_programCounter> generated.

Analyzing generic Entity <FTCLEX_MXILINX_programCounter> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "HU_SET =  I_36_30_0" for instance <I_36_30> in unit <FTCLEX_MXILINX_programCounter>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCLEX_MXILINX_programCounter>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCLEX_MXILINX_programCounter>.
Entity <FTCLEX_MXILINX_programCounter> analyzed. Unit <FTCLEX_MXILINX_programCounter> generated.

Analyzing Entity <M2_1_MXILINX_programCounter> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_programCounter> analyzed. Unit <M2_1_MXILINX_programCounter> generated.

Analyzing Entity <CB2CLED_MXILINX_programCounter> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_10" for instance <I_Q0> in unit <CB2CLED_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_Q1_9" for instance <I_Q1> in unit <CB2CLED_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_TC_11" for instance <I_TC> in unit <CB2CLED_MXILINX_programCounter>.
    Set user-defined property "HU_SET =  I_T1_12" for instance <I_T1> in unit <CB2CLED_MXILINX_programCounter>.
Entity <CB2CLED_MXILINX_programCounter> analyzed. Unit <CB2CLED_MXILINX_programCounter> generated.

Analyzing Entity <M2_1B1_MXILINX_programCounter> in library <work> (Architecture <behavioral>).
Entity <M2_1B1_MXILINX_programCounter> analyzed. Unit <M2_1B1_MXILINX_programCounter> generated.

Analyzing Entity <DisplayModule> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_1_0" for instance <XLXI_1> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_2_1" for instance <XLXI_2> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_3_2" for instance <XLXI_3> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_4_3" for instance <XLXI_4> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_5_4" for instance <XLXI_5> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_6_5" for instance <XLXI_6> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_7_6" for instance <XLXI_7> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_8_7" for instance <XLXI_8> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_9_8" for instance <XLXI_9> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_10_9" for instance <XLXI_10> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_11_12" for instance <XLXI_11> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_12_10" for instance <XLXI_12> in unit <DisplayModule>.
    Set user-defined property "HU_SET =  XLXI_13_11" for instance <XLXI_13> in unit <DisplayModule>.
Entity <DisplayModule> analyzed. Unit <DisplayModule> generated.

Analyzing Entity <M2_1_MXILINX_DisplayModule> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_DisplayModule> analyzed. Unit <M2_1_MXILINX_DisplayModule> generated.

Analyzing Entity <sevenSeg> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/sevenSeg.vhf" line 104: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/sevenSeg.vhf" line 104: Unconnected output port 'CLK1k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/sevenSeg.vhf" line 104: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/sevenSeg.vhf" line 116: Unconnected output port 'RBout' of component 'bin2BCD3en'.
Entity <sevenSeg> analyzed. Unit <sevenSeg> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <CRenc4bin>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/CRenc4bin.vhd".
    Found 4-bit register for signal <colO>.
    Found 1-bit register for signal <keyO>.
    Found 4-bit register for signal <binO>.
    Found 4-bit register for signal <colI>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <CRenc4bin> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1>.
    Found 32-bit adder for signal <clk_1$add0000> created at line 121.
    Found 1-bit register for signal <clk_10k>.
    Found 1-bit register for signal <clk_1k>.
    Found 32-bit adder for signal <clk_1k$add0000> created at line 101.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit adder for signal <clk_1m$add0000> created at line 61.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greater for signal <cnt1$cmp_gt0000> created at line 122.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 81.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 82.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greater for signal <cnt1k$cmp_gt0000> created at line 102.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 62.
    Summary:
	inferred   4 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/downloads/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <FD8CE_MXILINX_minisculComputer>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf".
Unit <FD8CE_MXILINX_minisculComputer> synthesized.


Synthesizing Unit <AND8_MXILINX_CU_Misc>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Misc.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_CU_Misc> synthesized.


Synthesizing Unit <NAND8_MXILINX_CU_Misc>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Misc.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <NAND8_MXILINX_CU_Misc> synthesized.


Synthesizing Unit <FD8CE_MXILINX_Mem32xBank>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Mem32xBank.vhf".
Unit <FD8CE_MXILINX_Mem32xBank> synthesized.


Synthesizing Unit <M2_1_MXILINX_MM_signal_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MM_signal_MUX.vhf".
Unit <M2_1_MXILINX_MM_signal_MUX> synthesized.


Synthesizing Unit <M2_1E_MXILINX_MM_signal_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MM_signal_MUX.vhf".
Unit <M2_1E_MXILINX_MM_signal_MUX> synthesized.


Synthesizing Unit <FD8CE_MXILINX_Registers>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Registers.vhf".
Unit <FD8CE_MXILINX_Registers> synthesized.


Synthesizing Unit <AND8_MXILINX_CU_Read>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_CU_Read> synthesized.


Synthesizing Unit <OR6_MXILINX_CU_Read>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR6_MXILINX_CU_Read> synthesized.


Synthesizing Unit <M2_1E_MXILINX_CU_Read_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read_MUX.vhf".
Unit <M2_1E_MXILINX_CU_Read_MUX> synthesized.


Synthesizing Unit <AND8_MXILINX_CU_Write>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Write.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <AND8_MXILINX_CU_Write> synthesized.


Synthesizing Unit <OR8_MXILINX_CU_Write>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Write.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_CU_Write> synthesized.


Synthesizing Unit <D2_4E_MXILINX_CU_Write>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Write.vhf".
Unit <D2_4E_MXILINX_CU_Write> synthesized.


Synthesizing Unit <M2_1E_MXILINX_CU_ALU>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_ALU.vhf".
Unit <M2_1E_MXILINX_CU_ALU> synthesized.


Synthesizing Unit <ADSU8_MXILINX_ALU_component>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/ALU_component.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU8_MXILINX_ALU_component> synthesized.


Synthesizing Unit <ADSU8_MXILINX_signConverter2>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signConverter2.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ADSU8_MXILINX_signConverter2> synthesized.


Synthesizing Unit <M2_1_MXILINX_signConverter2>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signConverter2.vhf".
Unit <M2_1_MXILINX_signConverter2> synthesized.


Synthesizing Unit <FD4CE_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf".
Unit <FD4CE_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <M2_1_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf".
Unit <M2_1_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <D4_16E_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf".
Unit <D4_16E_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf".
Unit <M2_1B1_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <M2_1_MXILINX_programCounter>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf".
Unit <M2_1_MXILINX_programCounter> synthesized.


Synthesizing Unit <M2_1B1_MXILINX_programCounter>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf".
Unit <M2_1B1_MXILINX_programCounter> synthesized.


Synthesizing Unit <M2_1_MXILINX_DisplayModule>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/DisplayModule.vhf".
Unit <M2_1_MXILINX_DisplayModule> synthesized.


Synthesizing Unit <sevenSeg>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/sevenSeg.vhf".
Unit <sevenSeg> synthesized.


Synthesizing Unit <CU_Misc>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Misc.vhf".
Unit <CU_Misc> synthesized.


Synthesizing Unit <Registers>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Registers.vhf".
WARNING:Xst:653 - Signal <XLXI_8_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_7_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_4_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_35_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_34_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_14_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <Registers> synthesized.


Synthesizing Unit <CU_Read>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read.vhf".
WARNING:Xst:646 - Signal <opCode0x17> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <opCode0x14> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <CU_Read> synthesized.


Synthesizing Unit <CU_Write>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Write.vhf".
WARNING:Xst:647 - Input <DR<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <Reg_WRITE<8>> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <NOP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <CU_Write> synthesized.


Synthesizing Unit <DisplayModule>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/DisplayModule.vhf".
WARNING:Xst:653 - Signal <XLXN_44> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_41> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_38> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_35> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_20> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <DisplayModule> synthesized.


Synthesizing Unit <Mem32xBank>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/Mem32xBank.vhf".
Unit <Mem32xBank> synthesized.


Synthesizing Unit <M16_1E_MXILINX_MM_signal_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MM_signal_MUX.vhf".
Unit <M16_1E_MXILINX_MM_signal_MUX> synthesized.


Synthesizing Unit <M4_1E_MXILINX_CU_Read_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read_MUX.vhf".
Unit <M4_1E_MXILINX_CU_Read_MUX> synthesized.


Synthesizing Unit <M4_1E_MXILINX_CU_ALU>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_ALU.vhf".
Unit <M4_1E_MXILINX_CU_ALU> synthesized.


Synthesizing Unit <signConverter2>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/signConverter2.vhf".
WARNING:Xst:653 - Signal <XLXI_2_B_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_2_ADD_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <signConverter2> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf".
Unit <FTCLEX_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <FTCLEX_MXILINX_programCounter>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf".
Unit <FTCLEX_MXILINX_programCounter> synthesized.


Synthesizing Unit <MainMemory>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MainMemory.vhf".
Unit <MainMemory> synthesized.


Synthesizing Unit <CU_Read_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_Read_MUX.vhf".
WARNING:Xst:647 - Input <readSignal<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_71> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <CU_Read_MUX> synthesized.


Synthesizing Unit <CU_ALU>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/CU_ALU.vhf".
Unit <CU_ALU> synthesized.


Synthesizing Unit <ALU_component>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/ALU_component.vhf".
WARNING:Xst:653 - Signal <XLXI_5_CI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <ALU_component> synthesized.


Synthesizing Unit <signalMux_32_MUSER_MM_signal_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MM_signal_MUX.vhf".
Unit <signalMux_32_MUSER_MM_signal_MUX> synthesized.


Synthesizing Unit <CB2CLED_MXILINX_inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf".
Unit <CB2CLED_MXILINX_inputProcessor> synthesized.


Synthesizing Unit <CB8CLE_MXILINX_programCounter>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf".
Unit <CB8CLE_MXILINX_programCounter> synthesized.


Synthesizing Unit <CB2CLED_MXILINX_programCounter>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf".
Unit <CB2CLED_MXILINX_programCounter> synthesized.


Synthesizing Unit <MM_signal_MUX>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/MM_signal_MUX.vhf".
WARNING:Xst:653 - Signal <XLXN_84> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_51> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_249> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_216> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_183> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_150> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_117> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <E> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <MM_signal_MUX> synthesized.


Synthesizing Unit <inputProcessor>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/inputProcessor.vhf".
WARNING:Xst:647 - Input <writeToMM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_87> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_80> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_79> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_78> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_77> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_L_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <inputProcessor> synthesized.


Synthesizing Unit <programCounter>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/programCounter.vhf".
WARNING:Xst:653 - Signal <XLXN_9> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXN_8> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_42_RST_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_3_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_3_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <programCounter> synthesized.


Synthesizing Unit <minisculComputer>.
    Related source file is "C:/Users/Big D/Documents/GitHub/Physics-But-actually-CS-final/minisculeComputer/minisculComputer.vhf".
WARNING:Xst:646 - Signal <inputDisplay<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <binO<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_8_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_4_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <XLXI_14_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_13_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <Reg<71:56>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Reg<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RESET_PC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DISABLE_PC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <minisculComputer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 19
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 2
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 12
 32-bit adder                                          : 12
# Counters                                             : 12
 32-bit up counter                                     : 12
# Registers                                            : 40
 1-bit register                                        : 29
 2-bit register                                        : 4
 4-bit register                                        : 7
# Comparators                                          : 12
 32-bit comparator greatequal                          : 3
 32-bit comparator greater                             : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_5> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_84> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_84>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 19
 16x4-bit ROM                                          : 14
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 2
 8x4-bit ROM                                           : 2
# Adders/Subtractors                                   : 12
 32-bit adder                                          : 12
# Counters                                             : 12
 32-bit up counter                                     : 12
# Registers                                            : 693
 Flip-Flops                                            : 693
# Comparators                                          : 12
 32-bit comparator greatequal                          : 3
 32-bit comparator greater                             : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <minisculComputer> ...

Optimizing unit <CRenc4bin> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <FD8CE_MXILINX_minisculComputer> ...

Optimizing unit <AND8_MXILINX_CU_Misc> ...

Optimizing unit <NAND8_MXILINX_CU_Misc> ...

Optimizing unit <FD8CE_MXILINX_Mem32xBank> ...

Optimizing unit <M2_1_MXILINX_MM_signal_MUX> ...

Optimizing unit <M2_1E_MXILINX_MM_signal_MUX> ...

Optimizing unit <FD8CE_MXILINX_Registers> ...

Optimizing unit <AND8_MXILINX_CU_Read> ...

Optimizing unit <OR6_MXILINX_CU_Read> ...

Optimizing unit <M2_1E_MXILINX_CU_Read_MUX> ...

Optimizing unit <AND8_MXILINX_CU_Write> ...

Optimizing unit <OR8_MXILINX_CU_Write> ...

Optimizing unit <D2_4E_MXILINX_CU_Write> ...

Optimizing unit <M2_1E_MXILINX_CU_ALU> ...

Optimizing unit <ADSU8_MXILINX_ALU_component> ...

Optimizing unit <ADSU8_MXILINX_signConverter2> ...

Optimizing unit <M2_1_MXILINX_signConverter2> ...

Optimizing unit <FD4CE_MXILINX_inputProcessor> ...

Optimizing unit <M2_1_MXILINX_inputProcessor> ...

Optimizing unit <D4_16E_MXILINX_inputProcessor> ...

Optimizing unit <M2_1B1_MXILINX_inputProcessor> ...

Optimizing unit <M2_1_MXILINX_programCounter> ...

Optimizing unit <M2_1B1_MXILINX_programCounter> ...

Optimizing unit <M2_1_MXILINX_DisplayModule> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <CU_Misc> ...

Optimizing unit <Registers> ...

Optimizing unit <CU_Read> ...

Optimizing unit <CU_Write> ...

Optimizing unit <Mem32xBank> ...

Optimizing unit <M16_1E_MXILINX_MM_signal_MUX> ...

Optimizing unit <M4_1E_MXILINX_CU_Read_MUX> ...

Optimizing unit <M4_1E_MXILINX_CU_ALU> ...

Optimizing unit <signConverter2> ...

Optimizing unit <FTCLEX_MXILINX_inputProcessor> ...

Optimizing unit <FTCLEX_MXILINX_programCounter> ...

Optimizing unit <CU_Read_MUX> ...

Optimizing unit <CU_ALU> ...

Optimizing unit <CB2CLED_MXILINX_inputProcessor> ...

Optimizing unit <CB8CLE_MXILINX_programCounter> ...

Optimizing unit <CB2CLED_MXILINX_programCounter> ...

Optimizing unit <DisplayModule> ...

Optimizing unit <MM_signal_MUX> ...

Optimizing unit <inputProcessor> ...

Optimizing unit <programCounter> ...
WARNING:Xst:1710 - FF/Latch <XLXI_5/Dout2_1> (without init value) has a constant value of 0 in block <minisculComputer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/Dout2_0> (without init value) has a constant value of 0 in block <minisculComputer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/Dout1_1> (without init value) has a constant value of 0 in block <minisculComputer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/Dout1_2> (without init value) has a constant value of 0 in block <minisculComputer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_5/Dout1_3> (without init value) has a constant value of 0 in block <minisculComputer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_31> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_30> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_29> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_28> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_27> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_26> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_25> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_24> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_23> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_22> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_21> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_20> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_19> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_18> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_17> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_16> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_15> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_14> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_13> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_12> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_11> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_10> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_9> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_8> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_7> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_6> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_5> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_4> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_3> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_2> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_1> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1k_0> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_31> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_30> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_29> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_28> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_27> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_26> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_25> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_24> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_23> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_22> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_21> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_20> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_19> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_18> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_17> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_16> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_15> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_14> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_13> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_12> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_11> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_10> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_9> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_8> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_7> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_6> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_5> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_4> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_3> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_2> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_1> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/cnt1_0> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/clk_1> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_106/clk_1k> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_5/RBout_2> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_84/RBout_2> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/clk_1k> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/clk_1> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_0> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_1> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_2> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_3> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_4> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_5> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_6> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_7> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_8> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_9> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_10> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_11> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_12> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_13> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_14> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_15> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_16> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_17> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_18> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_19> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_20> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_21> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_22> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_23> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_24> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_25> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_26> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_27> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_28> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_29> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_30> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1_31> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_0> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_1> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_2> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_3> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_4> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_5> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_6> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_7> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_8> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_9> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_10> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_11> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_12> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_13> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_14> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_15> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_16> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_17> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_18> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_19> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_20> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_21> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_22> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_23> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_24> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_25> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_26> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_27> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_28> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_29> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_30> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_163/XLXI_15/XLXI_82/cnt1k_31> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/clk_10k> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_0> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_1> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_2> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_3> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_4> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_5> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_6> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_7> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_8> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_9> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_10> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_11> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_12> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_13> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_14> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_15> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_16> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_17> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_18> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_19> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_20> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_21> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_22> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_23> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_24> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_25> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_26> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_27> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_28> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_29> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_30> of sequential type is unconnected in block <minisculComputer>.
WARNING:Xst:2677 - Node <XLXI_162/XLXI_42/cnt10k_31> of sequential type is unconnected in block <minisculComputer>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block minisculComputer, actual ratio is 93.
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_5/I7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_3/XLXI_2/I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_3/XLXI_2/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_3/XLXI_2/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_3/XLXI_2/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_3/XLXI_2/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_3/XLXI_2/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <XLXI_158/XLXI_6/XLXI_2/I7> may hinder timing optimization.
   You may achieve better results by removing this property

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 899
 Flip-Flops                                            : 899

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : minisculComputer.ngr
Top Level Output File Name         : minisculComputer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 3589
#      AND2                        : 386
#      AND2B1                      : 331
#      AND2B2                      : 4
#      AND3                        : 75
#      AND3B1                      : 74
#      AND3B2                      : 1
#      AND4                        : 60
#      AND5                        : 4
#      AND5B1                      : 8
#      AND5B2                      : 12
#      AND5B3                      : 8
#      AND5B4                      : 2
#      BUF                         : 3
#      GND                         : 37
#      INV                         : 256
#      LUT1                        : 226
#      LUT2                        : 173
#      LUT3                        : 119
#      LUT4                        : 94
#      MUXCY                       : 519
#      MUXCY_D                     : 4
#      MUXCY_L                     : 24
#      MUXF5                       : 21
#      MUXF5_L                     : 128
#      MUXF6                       : 64
#      OR2                         : 416
#      OR3                         : 4
#      OR4                         : 4
#      VCC                         : 4
#      XOR2                        : 16
#      XOR3                        : 32
#      XORCY                       : 480
# FlipFlops/Latches                : 899
#      FD                          : 10
#      FDC                         : 2
#      FDCE                        : 632
#      FDCP                        : 13
#      FDE                         : 231
#      FDR                         : 6
#      FDRS                        : 1
#      FDS                         : 4
# Clock Buffers                    : 8
#      BUFG                        : 6
#      BUFGP                       : 2
# IO Buffers                       : 43
#      IBUF                        : 10
#      OBUF                        : 33
# Logical                          : 2
#      NAND2                       : 2
# Others                           : 129
#      FMAP                        : 124
#      PULLDOWN                    : 4
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      450  out of    960    46%  
 Number of Slice Flip Flops:            899  out of   1920    46%  
 Number of 4 input LUTs:                868  out of   1920    45%  
 Number of IOs:                          47
 Number of bonded IOBs:                  45  out of     83    54%  
 Number of GCLKs:                         8  out of     24    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+---------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)                 | Load  |
------------------------------------+---------------------------------------+-------+
XLXI_106/clk_1m1                    | BUFG                                  | 37    |
XLXI_106/clk_10k                    | NONE(XLXI_103/colI_3)                 | 18    |
SYS_CLK                             | BUFGP                                 | 103   |
pc_timer_2_OBUF(XLXI_162/XLXI_20:O) | NONE(*)(XLXI_14/I_Q0)                 | 16    |
pc_timer_3_OBUF1(XLXI_162/XLXI_21:O)| BUFG(*)(XLXI_84/XLXI_1/I_Q0)          | 80    |
pc_timer_1_OBUF1(XLXI_162/XLXI_19:O)| BUFG(*)(XLXI_8/XLXI_1/XLXI_1/I_Q0)    | 512   |
XLXI_163/XLXI_15/XLXI_82/clk_10k    | NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_0)| 14    |
XLXI_163/XLXI_15/XLXI_82/clk_1m1    | BUFG                                  | 33    |
writeToTemp                         | BUFGP                                 | 18    |
XLXI_162/XLXI_42/clk_1              | NONE(XLXI_162/XLXI_5/I_Q1/I_36_35)    | 2     |
XLXI_162/XLXI_42/clk_1m1            | BUFG                                  | 33    |
XLXI_162/XLXI_42/clk_1k1            | BUFG                                  | 33    |
------------------------------------+---------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------+---------------------------------------+-------+
Control Signal                                                                       | Buffer(FF name)                       | Load  |
-------------------------------------------------------------------------------------+---------------------------------------+-------+
N0(XST_GND:G)                                                                        | NONE(XLXI_13/I_Q0)                    | 633   |
MODE                                                                                 | IBUF                                  | 3     |
XLXI_163/XLXI_15/XLXI_84/Dout0_0_and0000(XLXI_163/XLXI_15/XLXI_84/Dout0_0_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_0)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout0_0_and0001(XLXI_163/XLXI_15/XLXI_84/Dout0_0_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_0)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout0_1_and0000(XLXI_163/XLXI_15/XLXI_84/Dout0_1_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_1)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout0_1_and0001(XLXI_163/XLXI_15/XLXI_84/Dout0_1_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_1)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout0_2_and0000(XLXI_163/XLXI_15/XLXI_84/Dout0_2_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_2)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout0_2_and0001(XLXI_163/XLXI_15/XLXI_84/Dout0_2_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_2)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout0_3_and0000(XLXI_163/XLXI_15/XLXI_84/Dout0_3_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_3)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout0_3_and0001(XLXI_163/XLXI_15/XLXI_84/Dout0_3_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout0_3)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_0_and0000(XLXI_163/XLXI_15/XLXI_84/Dout1_0_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_0)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_0_and0001(XLXI_163/XLXI_15/XLXI_84/Dout1_0_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_0)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_1_and0000(XLXI_163/XLXI_15/XLXI_84/Dout1_1_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_1)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_1_and0001(XLXI_163/XLXI_15/XLXI_84/Dout1_1_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_1)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_2_and0000(XLXI_163/XLXI_15/XLXI_84/Dout1_2_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_2)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_2_and0001(XLXI_163/XLXI_15/XLXI_84/Dout1_2_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_2)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_3_and0000(XLXI_163/XLXI_15/XLXI_84/Dout1_3_and00001:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_3)| 1     |
XLXI_163/XLXI_15/XLXI_84/Dout1_3_and0001(XLXI_163/XLXI_15/XLXI_84/Dout1_3_and00011:O)| NONE(XLXI_163/XLXI_15/XLXI_84/Dout1_3)| 1     |
XLXI_5/Dout0_0_and0000(XLXI_5/Dout0_0_and00001:O)                                    | NONE(XLXI_5/Dout0_0)                  | 1     |
XLXI_5/Dout0_0_and0001(XLXI_5/Dout0_0_and00011:O)                                    | NONE(XLXI_5/Dout0_0)                  | 1     |
XLXI_5/Dout0_1_and0000(XLXI_5/Dout0_1_and00001:O)                                    | NONE(XLXI_5/Dout0_1)                  | 1     |
XLXI_5/Dout0_1_and0001(XLXI_5/Dout0_1_and00011:O)                                    | NONE(XLXI_5/Dout0_1)                  | 1     |
XLXI_5/Dout0_2_and0000(XLXI_5/Dout0_2_and00001:O)                                    | NONE(XLXI_5/Dout0_2)                  | 1     |
XLXI_5/Dout0_2_and0001(XLXI_5/Dout0_2_and00011:O)                                    | NONE(XLXI_5/Dout0_2)                  | 1     |
XLXI_5/Dout0_3_and0000(XLXI_5/Dout0_3_and00001:O)                                    | NONE(XLXI_5/Dout0_3)                  | 1     |
XLXI_5/Dout0_3_and0001(XLXI_5/Dout0_3_and00011:O)                                    | NONE(XLXI_5/Dout0_3)                  | 1     |
-------------------------------------------------------------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 22.895ns (Maximum Frequency: 43.678MHz)
   Minimum input arrival time before clock: 24.394ns
   Maximum output required time after clock: 8.721ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_106/clk_1m1'
  Clock period: 11.976ns (frequency: 83.501MHz)
  Total number of paths / destination ports: 314694 / 38
-------------------------------------------------------------------------
Delay:               11.976ns (Levels of Logic = 67)
  Source:            XLXI_106/cnt10k_1 (FF)
  Destination:       XLXI_106/cnt10k_31 (FF)
  Source Clock:      XLXI_106/clk_1m1 rising
  Destination Clock: XLXI_106/clk_1m1 rising

  Data Path: XLXI_106/cnt10k_1 to XLXI_106/cnt10k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_106/cnt10k_1 (XLXI_106/cnt10k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_106/Madd_cnt10k_add0000_cy<1>_rt (XLXI_106/Madd_cnt10k_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_106/Madd_cnt10k_add0000_cy<1> (XLXI_106/Madd_cnt10k_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<2> (XLXI_106/Madd_cnt10k_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<3> (XLXI_106/Madd_cnt10k_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<4> (XLXI_106/Madd_cnt10k_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<5> (XLXI_106/Madd_cnt10k_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<6> (XLXI_106/Madd_cnt10k_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<7> (XLXI_106/Madd_cnt10k_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<8> (XLXI_106/Madd_cnt10k_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<9> (XLXI_106/Madd_cnt10k_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<10> (XLXI_106/Madd_cnt10k_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<11> (XLXI_106/Madd_cnt10k_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<12> (XLXI_106/Madd_cnt10k_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<13> (XLXI_106/Madd_cnt10k_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<14> (XLXI_106/Madd_cnt10k_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<15> (XLXI_106/Madd_cnt10k_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<16> (XLXI_106/Madd_cnt10k_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<17> (XLXI_106/Madd_cnt10k_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<18> (XLXI_106/Madd_cnt10k_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<19> (XLXI_106/Madd_cnt10k_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<20> (XLXI_106/Madd_cnt10k_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<21> (XLXI_106/Madd_cnt10k_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<22> (XLXI_106/Madd_cnt10k_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<23> (XLXI_106/Madd_cnt10k_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<24> (XLXI_106/Madd_cnt10k_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<25> (XLXI_106/Madd_cnt10k_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<26> (XLXI_106/Madd_cnt10k_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<27> (XLXI_106/Madd_cnt10k_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_cnt10k_add0000_cy<28> (XLXI_106/Madd_cnt10k_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.424  XLXI_106/Madd_cnt10k_add0000_xor<29> (XLXI_106/cnt10k_add0000<29>)
     LUT4:I3->O            1   0.704   0.000  XLXI_106/Mcompar_cnt10k_cmp_gt0000_lut<9> (XLXI_106/Mcompar_cnt10k_cmp_gt0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_106/Mcompar_cnt10k_cmp_gt0000_cy<9> (XLXI_106/Mcompar_cnt10k_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcompar_cnt10k_cmp_gt0000_cy<10> (XLXI_106/Mcompar_cnt10k_cmp_gt0000_cy<10>)
     MUXCY:CI->O          34   0.059   1.438  XLXI_106/Mcompar_cnt10k_cmp_gt0000_cy<11> (XLXI_106/Mcompar_cnt10k_cmp_gt0000_cy<11>)
     LUT2:I0->O            1   0.704   0.000  XLXI_106/Mcount_cnt10k_lut<0> (XLXI_106/Mcount_cnt10k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_106/Mcount_cnt10k_cy<0> (XLXI_106/Mcount_cnt10k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<1> (XLXI_106/Mcount_cnt10k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<2> (XLXI_106/Mcount_cnt10k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<3> (XLXI_106/Mcount_cnt10k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<4> (XLXI_106/Mcount_cnt10k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<5> (XLXI_106/Mcount_cnt10k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<6> (XLXI_106/Mcount_cnt10k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<7> (XLXI_106/Mcount_cnt10k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<8> (XLXI_106/Mcount_cnt10k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<9> (XLXI_106/Mcount_cnt10k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<10> (XLXI_106/Mcount_cnt10k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<11> (XLXI_106/Mcount_cnt10k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<12> (XLXI_106/Mcount_cnt10k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<13> (XLXI_106/Mcount_cnt10k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<14> (XLXI_106/Mcount_cnt10k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<15> (XLXI_106/Mcount_cnt10k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<16> (XLXI_106/Mcount_cnt10k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<17> (XLXI_106/Mcount_cnt10k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<18> (XLXI_106/Mcount_cnt10k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<19> (XLXI_106/Mcount_cnt10k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<20> (XLXI_106/Mcount_cnt10k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<21> (XLXI_106/Mcount_cnt10k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<22> (XLXI_106/Mcount_cnt10k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<23> (XLXI_106/Mcount_cnt10k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<24> (XLXI_106/Mcount_cnt10k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<25> (XLXI_106/Mcount_cnt10k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<26> (XLXI_106/Mcount_cnt10k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<27> (XLXI_106/Mcount_cnt10k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<28> (XLXI_106/Mcount_cnt10k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<29> (XLXI_106/Mcount_cnt10k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_106/Mcount_cnt10k_cy<30> (XLXI_106/Mcount_cnt10k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_106/Mcount_cnt10k_xor<31> (XLXI_106/Mcount_cnt10k31)
     FDE:D                     0.308          XLXI_106/cnt10k_31
    ----------------------------------------
    Total                     11.976ns (9.492ns logic, 2.484ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_106/clk_10k'
  Clock period: 6.139ns (frequency: 162.893MHz)
  Total number of paths / destination ports: 104 / 26
-------------------------------------------------------------------------
Delay:               6.139ns (Levels of Logic = 3)
  Source:            XLXI_103/colO_0 (FF)
  Destination:       XLXI_103/binO_2 (FF)
  Source Clock:      XLXI_106/clk_10k rising
  Destination Clock: XLXI_106/clk_10k rising

  Data Path: XLXI_103/colO_0 to XLXI_103/binO_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.591   1.057  XLXI_103/colO_0 (XLXI_103/colO_0)
     LUT4:I0->O            3   0.704   0.531  XLXI_103/binO_cmp_eq00021 (XLXI_103/binO_cmp_eq0002)
     MUXF5:S->O            2   0.739   0.482  XLXI_103/binO_mux0002<1>3_f5 (XLXI_103/N6)
     LUT3:I2->O            1   0.704   0.420  XLXI_103/binO_mux0002<3>2 (XLXI_103/binO_mux0002<3>2)
     FDS:S                     0.911          XLXI_103/binO_0
    ----------------------------------------
    Total                      6.139ns (3.649ns logic, 2.490ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 12.360ns (frequency: 80.907MHz)
  Total number of paths / destination ports: 890211 / 102
-------------------------------------------------------------------------
Delay:               12.360ns (Levels of Logic = 66)
  Source:            XLXI_106/cnt1M_1 (FF)
  Destination:       XLXI_106/cnt1M_31 (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: XLXI_106/cnt1M_1 to XLXI_106/cnt1M_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_106/cnt1M_1 (XLXI_106/cnt1M_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_106/Madd_clk_1m_add0000_cy<1>_rt (XLXI_106/Madd_clk_1m_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_106/Madd_clk_1m_add0000_cy<1> (XLXI_106/Madd_clk_1m_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<2> (XLXI_106/Madd_clk_1m_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<3> (XLXI_106/Madd_clk_1m_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<4> (XLXI_106/Madd_clk_1m_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<5> (XLXI_106/Madd_clk_1m_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<6> (XLXI_106/Madd_clk_1m_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<7> (XLXI_106/Madd_clk_1m_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<8> (XLXI_106/Madd_clk_1m_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<9> (XLXI_106/Madd_clk_1m_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<10> (XLXI_106/Madd_clk_1m_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<11> (XLXI_106/Madd_clk_1m_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<12> (XLXI_106/Madd_clk_1m_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<13> (XLXI_106/Madd_clk_1m_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<14> (XLXI_106/Madd_clk_1m_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<15> (XLXI_106/Madd_clk_1m_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<16> (XLXI_106/Madd_clk_1m_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<17> (XLXI_106/Madd_clk_1m_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<18> (XLXI_106/Madd_clk_1m_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<19> (XLXI_106/Madd_clk_1m_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<20> (XLXI_106/Madd_clk_1m_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<21> (XLXI_106/Madd_clk_1m_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<22> (XLXI_106/Madd_clk_1m_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<23> (XLXI_106/Madd_clk_1m_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<24> (XLXI_106/Madd_clk_1m_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<25> (XLXI_106/Madd_clk_1m_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<26> (XLXI_106/Madd_clk_1m_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<27> (XLXI_106/Madd_clk_1m_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Madd_clk_1m_add0000_cy<28> (XLXI_106/Madd_clk_1m_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_106/Madd_clk_1m_add0000_xor<29> (XLXI_106/clk_1m_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_106/Mcompar_cnt1M_cmp_ge0000_lut<9> (XLXI_106/Mcompar_cnt1M_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_106/Mcompar_cnt1M_cmp_ge0000_cy<9> (XLXI_106/Mcompar_cnt1M_cmp_ge0000_cy<9>)
     MUXCY:CI->O          34   0.331   1.438  XLXI_106/Mcompar_cnt1M_cmp_ge0000_cy<10> (XLXI_106/clk_1m_and0000)
     LUT3:I0->O            1   0.704   0.000  XLXI_106/Mcount_cnt1M_lut<0> (XLXI_106/Mcount_cnt1M_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_106/Mcount_cnt1M_cy<0> (XLXI_106/Mcount_cnt1M_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<1> (XLXI_106/Mcount_cnt1M_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<2> (XLXI_106/Mcount_cnt1M_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<3> (XLXI_106/Mcount_cnt1M_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<4> (XLXI_106/Mcount_cnt1M_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<5> (XLXI_106/Mcount_cnt1M_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<6> (XLXI_106/Mcount_cnt1M_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<7> (XLXI_106/Mcount_cnt1M_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<8> (XLXI_106/Mcount_cnt1M_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<9> (XLXI_106/Mcount_cnt1M_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<10> (XLXI_106/Mcount_cnt1M_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<11> (XLXI_106/Mcount_cnt1M_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<12> (XLXI_106/Mcount_cnt1M_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<13> (XLXI_106/Mcount_cnt1M_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<14> (XLXI_106/Mcount_cnt1M_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<15> (XLXI_106/Mcount_cnt1M_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<16> (XLXI_106/Mcount_cnt1M_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<17> (XLXI_106/Mcount_cnt1M_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<18> (XLXI_106/Mcount_cnt1M_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<19> (XLXI_106/Mcount_cnt1M_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<20> (XLXI_106/Mcount_cnt1M_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<21> (XLXI_106/Mcount_cnt1M_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<22> (XLXI_106/Mcount_cnt1M_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<23> (XLXI_106/Mcount_cnt1M_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<24> (XLXI_106/Mcount_cnt1M_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<25> (XLXI_106/Mcount_cnt1M_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<26> (XLXI_106/Mcount_cnt1M_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<27> (XLXI_106/Mcount_cnt1M_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<28> (XLXI_106/Mcount_cnt1M_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<29> (XLXI_106/Mcount_cnt1M_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_106/Mcount_cnt1M_cy<30> (XLXI_106/Mcount_cnt1M_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_106/Mcount_cnt1M_xor<31> (XLXI_106/Mcount_cnt1M31)
     FDE:D                     0.308          XLXI_106/cnt1M_31
    ----------------------------------------
    Total                     12.360ns (9.705ns logic, 2.655ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'pc_timer_3_OBUF1'
  Clock period: 22.895ns (frequency: 43.678MHz)
  Total number of paths / destination ports: 88248 / 88
-------------------------------------------------------------------------
Delay:               22.895ns (Levels of Logic = 38)
  Source:            XLXI_84/XLXI_8/I_Q0 (FF)
  Destination:       XLXI_84/XLXI_1/I_Q7 (FF)
  Source Clock:      pc_timer_3_OBUF1 rising
  Destination Clock: pc_timer_3_OBUF1 rising

  Data Path: XLXI_84/XLXI_8/I_Q0 to XLXI_84/XLXI_1/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  I_Q0 (Q<0>)
     end scope: 'XLXI_84/XLXI_8'
     begin scope: 'XLXI_156/XLXI_4'
     begin scope: 'I_M01'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M01'
     MUXF5:I0->O           1   0.321   0.420  I_O (O)
     end scope: 'XLXI_156/XLXI_4'
     begin scope: 'XLXI_156/XLXI_5'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             2   0.704   0.447  I_36_38 (O)
     end scope: 'XLXI_156/XLXI_5'
     INV:I->O              1   0.704   0.420  XLXI_158/XLXI_3/XLXI_11 (XLXI_158/XLXI_3/numberInv<0>)
     begin scope: 'XLXI_158/XLXI_3/XLXI_2'
     XOR3:I0->O            1   0.704   0.000  I_36_50 (I0)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_111 (C0)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_55 (C1)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_62 (C2)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_58 (C3)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_63 (C4)
     XORCY:CI->O           1   0.804   0.420  I_36_77 (S<5>)
     end scope: 'XLXI_158/XLXI_3/XLXI_2'
     begin scope: 'XLXI_158/XLXI_3/XLXI_63'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_158/XLXI_3/XLXI_63'
     begin scope: 'XLXI_158/XLXI_5'
     XOR3:I1->O            1   0.704   0.000  I_36_109 (I5)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_110 (C5)
     XORCY:CI->O           2   0.804   0.447  I_36_81 (S<6>)
     end scope: 'XLXI_158/XLXI_5'
     INV:I->O              1   0.704   0.420  XLXI_158/XLXI_6/XLXI_12 (XLXI_158/XLXI_6/numberInv<6>)
     begin scope: 'XLXI_158/XLXI_6/XLXI_2'
     XOR3:I0->O            1   0.704   0.000  I_36_59 (I6)
     MUXCY_D:S->LO         1   0.864   0.000  I_36_107 (C6)
     XORCY:CI->O           1   0.804   0.420  I_36_80 (S<7>)
     end scope: 'XLXI_158/XLXI_6/XLXI_2'
     begin scope: 'XLXI_158/XLXI_6/XLXI_65'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_158/XLXI_6/XLXI_65'
     begin scope: 'XLXI_87/XLXI_19'
     begin scope: 'I_M23'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           9   0.321   0.000  I_O (O)
     end scope: 'XLXI_87/XLXI_19'
     begin scope: 'XLXI_84/XLXI_35'
     FDCE:D                    0.308          I_Q7
    ----------------------------------------
    Total                     22.895ns (16.541ns logic, 6.354ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_163/XLXI_15/XLXI_82/clk_1m1'
  Clock period: 11.976ns (frequency: 83.501MHz)
  Total number of paths / destination ports: 314689 / 34
-------------------------------------------------------------------------
Delay:               11.976ns (Levels of Logic = 67)
  Source:            XLXI_163/XLXI_15/XLXI_82/cnt10k_1 (FF)
  Destination:       XLXI_163/XLXI_15/XLXI_82/cnt10k_31 (FF)
  Source Clock:      XLXI_163/XLXI_15/XLXI_82/clk_1m1 rising
  Destination Clock: XLXI_163/XLXI_15/XLXI_82/clk_1m1 rising

  Data Path: XLXI_163/XLXI_15/XLXI_82/cnt10k_1 to XLXI_163/XLXI_15/XLXI_82/cnt10k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_163/XLXI_15/XLXI_82/cnt10k_1 (XLXI_163/XLXI_15/XLXI_82/cnt10k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<1>_rt (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<1> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<2> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<3> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<4> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<5> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<6> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<7> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<8> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<9> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<10> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<11> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<12> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<13> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<14> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<15> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<16> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<17> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<18> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<19> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<20> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<21> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<22> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<23> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<24> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<25> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<26> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<27> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<28> (XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.424  XLXI_163/XLXI_15/XLXI_82/Madd_cnt10k_add0000_xor<29> (XLXI_163/XLXI_15/XLXI_82/cnt10k_add0000<29>)
     LUT4:I3->O            1   0.704   0.000  XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_lut<9> (XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_cy<9> (XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_cy<10> (XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_cy<10>)
     MUXCY:CI->O          34   0.059   1.438  XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_cy<11> (XLXI_163/XLXI_15/XLXI_82/Mcompar_cnt10k_cmp_gt0000_cy<11>)
     LUT2:I0->O            1   0.704   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_lut<0> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<0> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<1> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<2> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<3> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<4> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<5> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<6> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<7> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<8> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<9> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<10> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<11> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<12> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<13> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<14> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<15> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<16> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<17> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<18> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<19> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<20> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<21> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<22> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<23> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<24> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<25> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<26> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<27> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<28> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<29> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<30> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k_xor<31> (XLXI_163/XLXI_15/XLXI_82/Mcount_cnt10k31)
     FDE:D                     0.308          XLXI_163/XLXI_15/XLXI_82/cnt10k_31
    ----------------------------------------
    Total                     11.976ns (9.492ns logic, 2.484ns route)
                                       (79.3% logic, 20.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_163/XLXI_15/XLXI_82/clk_10k'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_163/XLXI_15/XLXI_83/selx_1 (FF)
  Destination:       XLXI_163/XLXI_15/XLXI_83/sel_0 (FF)
  Source Clock:      XLXI_163/XLXI_15/XLXI_82/clk_10k rising
  Destination Clock: XLXI_163/XLXI_15/XLXI_82/clk_10k rising

  Data Path: XLXI_163/XLXI_15/XLXI_83/selx_1 to XLXI_163/XLXI_15/XLXI_83/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_163/XLXI_15/XLXI_83/selx_1 (XLXI_163/XLXI_15/XLXI_83/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_163/XLXI_15/XLXI_83/Mrom_sel_mux0001111 (XLXI_163/XLXI_15/XLXI_83/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_163/XLXI_15/XLXI_83/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'writeToTemp'
  Clock period: 7.779ns (frequency: 128.546MHz)
  Total number of paths / destination ports: 36 / 18
-------------------------------------------------------------------------
Delay:               7.779ns (Levels of Logic = 8)
  Source:            XLXI_161/XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       XLXI_161/XLXI_5/I_Q1/I_36_35 (FF)
  Source Clock:      writeToTemp rising
  Destination Clock: writeToTemp rising

  Data Path: XLXI_161/XLXI_5/I_Q0/I_36_35 to XLXI_161/XLXI_5/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.591   1.260  I_36_35 (Q)
     end scope: 'I_Q0'
     begin scope: 'I_T1'
     AND2B2:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T1'
     begin scope: 'I_Q1'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      7.779ns (4.419ns logic, 3.360ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_162/XLXI_42/clk_1'
  Clock period: 7.339ns (frequency: 136.258MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               7.339ns (Levels of Logic = 8)
  Source:            XLXI_162/XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       XLXI_162/XLXI_5/I_Q1/I_36_35 (FF)
  Source Clock:      XLXI_162/XLXI_42/clk_1 rising
  Destination Clock: XLXI_162/XLXI_42/clk_1 rising

  Data Path: XLXI_162/XLXI_5/I_Q0/I_36_35 to XLXI_162/XLXI_5/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.820  I_36_35 (Q)
     end scope: 'I_Q0'
     begin scope: 'I_T1'
     AND2B2:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_T1'
     begin scope: 'I_Q1'
     XOR2:I0->O            1   0.704   0.420  I_36_32 (TQ)
     begin scope: 'I_36_30'
     AND2B1:I1->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'I_36_30'
     FDCE:D                    0.308          I_36_35
    ----------------------------------------
    Total                      7.339ns (4.419ns logic, 2.920ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_162/XLXI_42/clk_1m1'
  Clock period: 12.088ns (frequency: 82.728MHz)
  Total number of paths / destination ports: 314689 / 34
-------------------------------------------------------------------------
Delay:               12.088ns (Levels of Logic = 66)
  Source:            XLXI_162/XLXI_42/cnt1k_1 (FF)
  Destination:       XLXI_162/XLXI_42/cnt1k_31 (FF)
  Source Clock:      XLXI_162/XLXI_42/clk_1m1 rising
  Destination Clock: XLXI_162/XLXI_42/clk_1m1 rising

  Data Path: XLXI_162/XLXI_42/cnt1k_1 to XLXI_162/XLXI_42/cnt1k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_162/XLXI_42/cnt1k_1 (XLXI_162/XLXI_42/cnt1k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<1>_rt (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<1> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<2> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<3> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<4> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<5> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<6> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<7> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<8> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<9> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<10> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<11> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<12> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<13> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<14> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<15> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<16> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<17> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<18> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<19> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<20> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<21> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<22> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<23> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<24> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<25> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<26> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<27> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<28> (XLXI_162/XLXI_42/Madd_clk_1k_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_162/XLXI_42/Madd_clk_1k_add0000_xor<29> (XLXI_162/XLXI_42/clk_1k_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_162/XLXI_42/Mcompar_cnt1k_cmp_gt0000_lut<10> (XLXI_162/XLXI_42/Mcompar_cnt1k_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_162/XLXI_42/Mcompar_cnt1k_cmp_gt0000_cy<10> (XLXI_162/XLXI_42/Mcompar_cnt1k_cmp_gt0000_cy<10>)
     MUXCY:CI->O          34   0.059   1.438  XLXI_162/XLXI_42/Mcompar_cnt1k_cmp_gt0000_cy<11> (XLXI_162/XLXI_42/Mcompar_cnt1k_cmp_gt0000_cy<11>)
     LUT2:I0->O            1   0.704   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_lut<0> (XLXI_162/XLXI_42/Mcount_cnt1k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<0> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<1> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<2> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<3> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<4> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<5> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<6> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<7> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<8> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<9> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<10> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<11> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<12> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<13> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<14> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<15> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<16> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<17> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<18> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<19> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<20> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<21> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<22> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<23> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<24> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<25> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<26> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<27> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<28> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<29> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_cy<30> (XLXI_162/XLXI_42/Mcount_cnt1k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_162/XLXI_42/Mcount_cnt1k_xor<31> (XLXI_162/XLXI_42/Mcount_cnt1k31)
     FDE:D                     0.308          XLXI_162/XLXI_42/cnt1k_31
    ----------------------------------------
    Total                     12.088ns (9.433ns logic, 2.655ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_162/XLXI_42/clk_1k1'
  Clock period: 12.088ns (frequency: 82.728MHz)
  Total number of paths / destination ports: 314689 / 34
-------------------------------------------------------------------------
Delay:               12.088ns (Levels of Logic = 66)
  Source:            XLXI_162/XLXI_42/cnt1_1 (FF)
  Destination:       XLXI_162/XLXI_42/cnt1_31 (FF)
  Source Clock:      XLXI_162/XLXI_42/clk_1k1 rising
  Destination Clock: XLXI_162/XLXI_42/clk_1k1 rising

  Data Path: XLXI_162/XLXI_42/cnt1_1 to XLXI_162/XLXI_42/cnt1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_162/XLXI_42/cnt1_1 (XLXI_162/XLXI_42/cnt1_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<1>_rt (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<1> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<2> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<3> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<4> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<5> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<6> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<7> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<8> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<9> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<10> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<11> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<12> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<13> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<14> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<15> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<16> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<17> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<18> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<19> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<20> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<21> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<22> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<23> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<24> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<25> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<26> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<27> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<28> (XLXI_162/XLXI_42/Madd_clk_1_add0000_cy<28>)
     XORCY:CI->O           1   0.804   0.595  XLXI_162/XLXI_42/Madd_clk_1_add0000_xor<29> (XLXI_162/XLXI_42/clk_1_add0000<29>)
     LUT2:I0->O            1   0.704   0.000  XLXI_162/XLXI_42/Mcompar_cnt1_cmp_gt0000_lut<10> (XLXI_162/XLXI_42/Mcompar_cnt1_cmp_gt0000_lut<10>)
     MUXCY:S->O            1   0.464   0.000  XLXI_162/XLXI_42/Mcompar_cnt1_cmp_gt0000_cy<10> (XLXI_162/XLXI_42/Mcompar_cnt1_cmp_gt0000_cy<10>)
     MUXCY:CI->O          34   0.059   1.438  XLXI_162/XLXI_42/Mcompar_cnt1_cmp_gt0000_cy<11> (XLXI_162/XLXI_42/Mcompar_cnt1_cmp_gt0000_cy<11>)
     LUT2:I0->O            1   0.704   0.000  XLXI_162/XLXI_42/Mcount_cnt1_lut<0> (XLXI_162/XLXI_42/Mcount_cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<0> (XLXI_162/XLXI_42/Mcount_cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<1> (XLXI_162/XLXI_42/Mcount_cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<2> (XLXI_162/XLXI_42/Mcount_cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<3> (XLXI_162/XLXI_42/Mcount_cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<4> (XLXI_162/XLXI_42/Mcount_cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<5> (XLXI_162/XLXI_42/Mcount_cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<6> (XLXI_162/XLXI_42/Mcount_cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<7> (XLXI_162/XLXI_42/Mcount_cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<8> (XLXI_162/XLXI_42/Mcount_cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<9> (XLXI_162/XLXI_42/Mcount_cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<10> (XLXI_162/XLXI_42/Mcount_cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<11> (XLXI_162/XLXI_42/Mcount_cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<12> (XLXI_162/XLXI_42/Mcount_cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<13> (XLXI_162/XLXI_42/Mcount_cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<14> (XLXI_162/XLXI_42/Mcount_cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<15> (XLXI_162/XLXI_42/Mcount_cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<16> (XLXI_162/XLXI_42/Mcount_cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<17> (XLXI_162/XLXI_42/Mcount_cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<18> (XLXI_162/XLXI_42/Mcount_cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<19> (XLXI_162/XLXI_42/Mcount_cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<20> (XLXI_162/XLXI_42/Mcount_cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<21> (XLXI_162/XLXI_42/Mcount_cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<22> (XLXI_162/XLXI_42/Mcount_cnt1_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<23> (XLXI_162/XLXI_42/Mcount_cnt1_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<24> (XLXI_162/XLXI_42/Mcount_cnt1_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<25> (XLXI_162/XLXI_42/Mcount_cnt1_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<26> (XLXI_162/XLXI_42/Mcount_cnt1_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<27> (XLXI_162/XLXI_42/Mcount_cnt1_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<28> (XLXI_162/XLXI_42/Mcount_cnt1_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<29> (XLXI_162/XLXI_42/Mcount_cnt1_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_162/XLXI_42/Mcount_cnt1_cy<30> (XLXI_162/XLXI_42/Mcount_cnt1_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_162/XLXI_42/Mcount_cnt1_xor<31> (XLXI_162/XLXI_42/Mcount_cnt131)
     FDE:D                     0.308          XLXI_162/XLXI_42/cnt1_31
    ----------------------------------------
    Total                     12.088ns (9.433ns logic, 2.655ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pc_timer_2_OBUF'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.065ns (Levels of Logic = 2)
  Source:            MODE (PAD)
  Destination:       XLXI_14/I_Q0 (FF)
  Destination Clock: pc_timer_2_OBUF rising

  Data Path: MODE to XLXI_14/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           127   1.218   1.292  MODE_IBUF (MODE_IBUF)
     begin scope: 'XLXI_14'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      3.065ns (1.773ns logic, 1.292ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pc_timer_3_OBUF1'
  Total number of paths / destination ports: 94096 / 144
-------------------------------------------------------------------------
Offset:              24.394ns (Levels of Logic = 39)
  Source:            MODE (PAD)
  Destination:       XLXI_84/XLXI_1/I_Q7 (FF)
  Destination Clock: pc_timer_3_OBUF1 rising

  Data Path: MODE to XLXI_84/XLXI_1/I_Q7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           127   1.218   1.292  MODE_IBUF (MODE_IBUF)
     begin scope: 'XLXI_156/XLXI_4'
     begin scope: 'I_M23'
     AND3:I1->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           1   0.321   0.420  I_O (O)
     end scope: 'XLXI_156/XLXI_4'
     begin scope: 'XLXI_156/XLXI_5'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             2   0.704   0.447  I_36_38 (O)
     end scope: 'XLXI_156/XLXI_5'
     INV:I->O              1   0.704   0.420  XLXI_158/XLXI_3/XLXI_11 (XLXI_158/XLXI_3/numberInv<0>)
     begin scope: 'XLXI_158/XLXI_3/XLXI_2'
     XOR3:I0->O            1   0.704   0.000  I_36_50 (I0)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_111 (C0)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_55 (C1)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_62 (C2)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_58 (C3)
     MUXCY_L:CI->LO        1   0.059   0.000  I_36_63 (C4)
     XORCY:CI->O           1   0.804   0.420  I_36_77 (S<5>)
     end scope: 'XLXI_158/XLXI_3/XLXI_2'
     begin scope: 'XLXI_158/XLXI_3/XLXI_63'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_158/XLXI_3/XLXI_63'
     begin scope: 'XLXI_158/XLXI_5'
     XOR3:I1->O            1   0.704   0.000  I_36_109 (I5)
     MUXCY_L:S->LO         1   0.464   0.000  I_36_110 (C5)
     XORCY:CI->O           2   0.804   0.447  I_36_81 (S<6>)
     end scope: 'XLXI_158/XLXI_5'
     INV:I->O              1   0.704   0.420  XLXI_158/XLXI_6/XLXI_12 (XLXI_158/XLXI_6/numberInv<6>)
     begin scope: 'XLXI_158/XLXI_6/XLXI_2'
     XOR3:I0->O            1   0.704   0.000  I_36_59 (I6)
     MUXCY_D:S->LO         1   0.864   0.000  I_36_107 (C6)
     XORCY:CI->O           1   0.804   0.420  I_36_80 (S<7>)
     end scope: 'XLXI_158/XLXI_6/XLXI_2'
     begin scope: 'XLXI_158/XLXI_6/XLXI_65'
     AND2:I0->O            1   0.704   0.420  I_36_9 (M1)
     OR2:I0->O             1   0.704   0.420  I_36_8 (O)
     end scope: 'XLXI_158/XLXI_6/XLXI_65'
     begin scope: 'XLXI_87/XLXI_19'
     begin scope: 'I_M23'
     AND3:I0->O            1   0.704   0.420  I_36_30 (M1)
     OR2:I0->O             1   0.704   0.000  I_36_38 (O)
     end scope: 'I_M23'
     MUXF5:I1->O           9   0.321   0.000  I_O (O)
     end scope: 'XLXI_87/XLXI_19'
     begin scope: 'XLXI_84/XLXI_35'
     FDCE:D                    0.308          I_Q7
    ----------------------------------------
    Total                     24.394ns (17.168ns logic, 7.226ns route)
                                       (70.4% logic, 29.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'pc_timer_1_OBUF1'
  Total number of paths / destination ports: 2560 / 512
-------------------------------------------------------------------------
Offset:              6.317ns (Levels of Logic = 5)
  Source:            switchAddr<4> (PAD)
  Destination:       XLXI_8/XLXI_1/XLXI_1/I_Q0 (FF)
  Destination Clock: pc_timer_1_OBUF1 rising

  Data Path: switchAddr<4> to XLXI_8/XLXI_1/XLXI_1/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.068  switchAddr_4_IBUF (switchAddr_4_IBUF)
     INV:I->O             16   0.704   1.034  XLXI_161/XLXI_309 (XLXI_161/XLXN_957)
     begin scope: 'XLXI_161/XLXI_306'
     AND5B3:I4->O         16   0.704   1.034  I_36_53 (D8)
     end scope: 'XLXI_161/XLXI_306'
     begin scope: 'XLXI_8/XLXI_1/XLXI_33'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      6.317ns (3.181ns logic, 3.136ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_163/XLXI_15/XLXI_82/clk_10k'
  Total number of paths / destination ports: 1490 / 10
-------------------------------------------------------------------------
Offset:              10.496ns (Levels of Logic = 8)
  Source:            MODE (PAD)
  Destination:       XLXI_163/XLXI_15/XLXI_84/Dout1_3 (FF)
  Destination Clock: XLXI_163/XLXI_15/XLXI_82/clk_10k rising

  Data Path: MODE to XLXI_163/XLXI_15/XLXI_84/Dout1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           127   1.218   1.292  MODE_IBUF (MODE_IBUF)
     begin scope: 'XLXI_163/XLXI_5'
     AND2B1:I0->O          1   0.704   0.420  I_36_7 (M0)
     OR2:I1->O             6   0.704   0.844  I_36_8 (O)
     end scope: 'XLXI_163/XLXI_5'
     LUT4:I0->O            4   0.704   0.762  XLXI_163/XLXI_15/XLXI_84/Mrom_b4_mux000011 (XLXI_163/XLXI_15/XLXI_84/Mrom_b4_mux0000)
     LUT4:I0->O            4   0.704   0.666  XLXI_163/XLXI_15/XLXI_84/Mrom_b6_mux000021 (XLXI_163/XLXI_15/XLXI_84/Mrom_b6_mux00002)
     LUT4:I1->O            4   0.704   0.762  XLXI_163/XLXI_15/XLXI_84/Mrom_b8_mux000031 (XLXI_163/XLXI_15/XLXI_84/Mrom_b8_mux00003)
     LUT4:I0->O            1   0.704   0.000  XLXI_163/XLXI_15/XLXI_84/Mrom_b11_mux000021 (XLXI_163/XLXI_15/XLXI_84/Mrom_b11_mux00002)
     FDCP:D                    0.308          XLXI_163/XLXI_15/XLXI_84/Dout1_3
    ----------------------------------------
    Total                     10.496ns (5.750ns logic, 4.746ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'writeToTemp'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.367ns (Levels of Logic = 4)
  Source:            MODE (PAD)
  Destination:       XLXI_161/XLXI_5/I_Q1/I_36_35 (FF)
  Destination Clock: writeToTemp rising

  Data Path: MODE to XLXI_161/XLXI_5/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           127   1.218   1.292  MODE_IBUF (MODE_IBUF)
     INV:I->O              2   0.704   0.447  XLXI_161/XLXI_72 (XLXI_161/XLXN_368)
     begin scope: 'XLXI_161/XLXI_5'
     OR2:I0->O             2   0.704   0.447  I_36_47 (OR_CE_L)
     begin scope: 'I_Q1'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                      5.367ns (3.181ns logic, 2.186ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYS_CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.356ns (Levels of Logic = 3)
  Source:            MODE (PAD)
  Destination:       XLXI_161/XLXI_18/I_Q0 (FF)
  Destination Clock: SYS_CLK rising

  Data Path: MODE to XLXI_161/XLXI_18/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           127   1.218   1.292  MODE_IBUF (MODE_IBUF)
     INV:I->O              4   0.704   0.587  XLXI_161/XLXI_73 (XLXI_161/XLXN_369)
     begin scope: 'XLXI_161/XLXI_18'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      4.356ns (2.477ns logic, 1.879ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_162/XLXI_42/clk_1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.216ns (Levels of Logic = 3)
  Source:            MODE (PAD)
  Destination:       XLXI_162/XLXI_5/I_Q1/I_36_35 (FF)
  Destination Clock: XLXI_162/XLXI_42/clk_1 rising

  Data Path: MODE to XLXI_162/XLXI_5/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           127   1.218   1.292  MODE_IBUF (MODE_IBUF)
     begin scope: 'XLXI_162/XLXI_5'
     OR2:I0->O             2   0.704   0.447  I_36_47 (OR_CE_L)
     begin scope: 'I_Q1'
     FDCE:CE                   0.555          I_36_35
    ----------------------------------------
    Total                      4.216ns (2.477ns logic, 1.739ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_106/clk_10k'
  Total number of paths / destination ports: 80 / 10
-------------------------------------------------------------------------
Offset:              5.839ns (Levels of Logic = 4)
  Source:            row<3> (PAD)
  Destination:       XLXI_103/binO_2 (FF)
  Destination Clock: XLXI_106/clk_10k rising

  Data Path: row<3> to XLXI_103/binO_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  row_3_IBUF (row_3_IBUF)
     LUT4:I0->O            4   0.704   0.762  XLXI_103/binO_mux0002<0>41 (XLXI_103/keyO_cmp_eq0001)
     LUT4:I0->O            1   0.704   0.595  XLXI_103/binO_mux0002<1>701_SW1 (N26)
     LUT4:I0->O            1   0.704   0.000  XLXI_103/binO_mux0002<1>701 (XLXI_103/binO_mux0002<1>70)
     FDS:D                     0.308          XLXI_103/binO_2
    ----------------------------------------
    Total                      5.839ns (3.638ns logic, 2.201ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_106/clk_10k'
  Total number of paths / destination ports: 16 / 10
-------------------------------------------------------------------------
Offset:              6.122ns (Levels of Logic = 3)
  Source:            XLXI_103/keyO (FF)
  Destination:       binDisplay<0> (PAD)
  Source Clock:      XLXI_106/clk_10k rising

  Data Path: XLXI_103/keyO to binDisplay<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             7   0.591   0.787  XLXI_103/keyO (XLXI_103/keyO)
     LUT3:I1->O            1   0.704   0.000  XLXI_4/hexO<0>1 (XLXI_4/hexO<0>)
     MUXF5:I1->O           2   0.321   0.447  XLXI_4/hexO<0>_f5 (binDisplay_0_OBUF)
     OBUF:I->O                 3.272          binDisplay_0_OBUF (binDisplay<0>)
    ----------------------------------------
    Total                      6.122ns (4.888ns logic, 1.234ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_162/XLXI_42/clk_1'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              7.562ns (Levels of Logic = 4)
  Source:            XLXI_162/XLXI_5/I_Q0/I_36_35 (FF)
  Destination:       pc_timer<2> (PAD)
  Source Clock:      XLXI_162/XLXI_42/clk_1 rising

  Data Path: XLXI_162/XLXI_5/I_Q0/I_36_35 to pc_timer<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.820  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_162/XLXI_5'
     INV:I->O              1   0.704   0.420  XLXI_162/XLXI_37 (XLXI_162/XLXN_86)
     AND2:I1->O           17   0.704   1.051  XLXI_162/XLXI_20 (pc_timer_2_OBUF)
     OBUF:I->O                 3.272          pc_timer_2_OBUF (pc_timer<2>)
    ----------------------------------------
    Total                      7.562ns (5.271ns logic, 2.291ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'pc_timer_3_OBUF1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              7.685ns (Levels of Logic = 4)
  Source:            XLXI_162/XLXI_3/I_Q0/I_36_35 (FF)
  Destination:       pc_counter<0> (PAD)
  Source Clock:      pc_timer_3_OBUF1 rising

  Data Path: XLXI_162/XLXI_3/I_Q0/I_36_35 to pc_counter<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  I_36_35 (Q_DUMMY)
     BUF:I->O              5   0.704   0.633  I_36_35_1 (I_36_35_1)
     end scope: 'I_Q0'
     BUF:I->O            259   0.704   1.334  I_Q0_Q_1 (I_Q0_Q_1)
     end scope: 'XLXI_162/XLXI_3'
     OBUF:I->O                 3.272          pc_counter_0_OBUF (pc_counter<0>)
    ----------------------------------------
    Total                      7.685ns (5.271ns logic, 2.414ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_163/XLXI_15/XLXI_82/clk_10k'
  Total number of paths / destination ports: 148 / 11
-------------------------------------------------------------------------
Offset:              8.721ns (Levels of Logic = 4)
  Source:            XLXI_163/XLXI_15/XLXI_83/sel_0 (FF)
  Destination:       sseg<5> (PAD)
  Source Clock:      XLXI_163/XLXI_15/XLXI_82/clk_10k rising

  Data Path: XLXI_163/XLXI_15/XLXI_83/sel_0 to sseg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.591   0.961  XLXI_163/XLXI_15/XLXI_83/sel_0 (XLXI_163/XLXI_15/XLXI_83/sel_0)
     LUT2:I1->O            2   0.704   0.482  XLXI_163/XLXI_15/XLXI_86/hexO<3>_SW0 (N6)
     LUT4:I2->O            7   0.704   0.883  XLXI_163/XLXI_15/XLXI_86/hexO<3> (XLXI_163/XLXI_15/XLXN_185<3>)
     LUT4:I0->O            1   0.704   0.420  XLXI_163/XLXI_15/XLXI_85/Mrom_hexD_rom000041 (sseg_2_OBUF)
     OBUF:I->O                 3.272          sseg_2_OBUF (sseg<2>)
    ----------------------------------------
    Total                      8.721ns (5.975ns logic, 2.746ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_106/clk_1m1'
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Offset:              6.039ns (Levels of Logic = 3)
  Source:            XLXI_6/sel_0 (FF)
  Destination:       binDisplay<0> (PAD)
  Source Clock:      XLXI_106/clk_1m1 rising

  Data Path: XLXI_6/sel_0 to binDisplay<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.704  XLXI_6/sel_0 (XLXI_6/sel_0)
     LUT3:I2->O            1   0.704   0.000  XLXI_4/hexO<0>1 (XLXI_4/hexO<0>)
     MUXF5:I1->O           2   0.321   0.447  XLXI_4/hexO<0>_f5 (binDisplay_0_OBUF)
     OBUF:I->O                 3.272          binDisplay_0_OBUF (binDisplay<0>)
    ----------------------------------------
    Total                      6.039ns (4.888ns logic, 1.151ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.45 secs
 
--> 

Total memory usage is 326192 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  290 (   0 filtered)
Number of infos    :    8 (   0 filtered)

