/*

Xilinx Vivado v2019.2 (64-bit) [Major: 2019, Minor: 2]
SW Build: 2708876 on Wed Nov  6 21:39:14 MST 2019
IP Build: 2700528 on Thu Nov  7 00:09:20 MST 2019

Process ID (PID): 3736
License: Customer

Current time: 	Wed Apr 08 12:42:17 CEST 2020
Time zone: 	Central European Standard Time (Europe/Rome)

OS: Ubuntu
OS Version: 5.3.0-40-generic
OS Architecture: amd64
Available processors (cores): 2

Display: :0
Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 1
Available disk space: 11 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	9.0.4 64-bit
Java home: 	/tools/Xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4
Java executable location: 	/tools/Xilinx/Vivado/2019.2/tps/lnx64/jre9.0.4/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	sashalag
User home directory: /home/sashalag
User working directory: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado
User country: 	GB
User language: 	en
User locale: 	en_GB

RDI_BASEROOT: /tools/Xilinx/Vivado
HDI_APPROOT: /tools/Xilinx/Vivado/2019.2
RDI_DATADIR: /tools/Xilinx/Vivado/2019.2/data
RDI_BINDIR: /tools/Xilinx/Vivado/2019.2/bin

Vivado preferences file location: /home/sashalag/.Xilinx/Vivado/2019.2/vivado.xml
Vivado preferences directory: /home/sashalag/.Xilinx/Vivado/2019.2/
Vivado layouts directory: /home/sashalag/.Xilinx/Vivado/2019.2/layouts
PlanAhead jar file location: 	/tools/Xilinx/Vivado/2019.2/lib/classes/planAhead.jar
Vivado log file location: 	/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.log
Vivado journal file location: 	/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-3736-ubuntu

Xilinx Environment Variables
----------------------------
XILINX: /tools/Xilinx/Vivado/2019.2/ids_lite/ISE
XILINX_DSP: /tools/Xilinx/Vivado/2019.2/ids_lite/ISE
XILINX_PLANAHEAD: /tools/Xilinx/Vivado/2019.2
XILINX_VITIS: 
XILINX_VIVADO: /tools/Xilinx/Vivado/2019.2
XILINX_VIVADO_HLS: /tools/Xilinx/Vivado/2019.2


GUI allocated memory:	478 MB
GUI max memory:		3,072 MB
Engine allocated memory: 1,115 MB

Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// HMemoryUtils.trashcanNow. Engine heap size: 785 MB. GUI used memory: 47 MB. Current time: 4/8/20, 12:42:19 PM CEST
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr", 0); // r (O, cr)
// bB (cr):  Open Project : addNotify
// Opening Vivado Project: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr. Version: Vivado v2019.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 70 MB (+70855kb) [00:00:24]
// [Engine Memory]: 807 MB (+694282kb) [00:00:24]
// [GUI Memory]: 87 MB (+14133kb) [00:00:25]
// [GUI Memory]: 91 MB (+80kb) [00:00:27]
// WARNING: HEventQueue.dispatchEvent() is taking  3843 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'. 
// Tcl Message: open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6428.098 ; gain = 32.031 ; free physical = 126 ; free virtual = 2807 
// Project name: BenchRV32; location: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado; part: xc7a50tcsg324-1
dismissDialog("Open Project"); // bB (cr)
// [Engine Memory]: 874 MB (+28894kb) [00:00:30]
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 2); // B (F, cr)
// PAPropertyPanels.initPanels (CacheCTRL.v) elapsed time: 0.2s
// [GUI Memory]: 109 MB (+13872kb) [00:00:40]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, CacheCTRL.v]", 3, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, CacheCTRL.v]", 3, false, false, false, false, false, true); // B (F, cr) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 7); // B (F, cr)
// [Engine Memory]: 918 MB (+221kb) [00:00:44]
selectCodeEditor("CacheCTRL.v", 6, 191); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 100, 81); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 100, 81, false, false, false, false, true); // ch (w, cr) - Double Click
selectCodeEditor("CacheCTRL.v", 100, 81); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 102, 80); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 102, 80); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 102, 80); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 115, 79); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 119, 80); // ch (w, cr)
typeControlKey((HResource) null, "CacheCTRL.v", 'c'); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 109, 127); // ch (w, cr)
typeControlKey((HResource) null, "CacheCTRL.v", 'v'); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 72, 206); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 80, 203); // ch (w, cr)
typeControlKey((HResource) null, "CacheCTRL.v", 'v'); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 74, 322); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 71, 323); // ch (w, cr)
typeControlKey((HResource) null, "CacheCTRL.v", 'v'); // ch (w, cr)
selectCodeEditor("CacheCTRL.v", 72, 335); // ch (w, cr)
typeControlKey((HResource) null, "CacheCTRL.v", 'v'); // ch (w, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP_RV32 (TOP_RV32.v)]", 2); // B (F, cr)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cr)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cr)
// A (cr): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bB (cr):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (cr)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a50tcsg324-1 Top: TOP_RV32 
// HMemoryUtils.trashcanNow. Engine heap size: 1,154 MB. GUI used memory: 56 MB. Current time: 4/8/20, 12:43:45 PM CEST
// TclEventType: ELABORATE_START
// [Engine Memory]: 1,328 MB (+381159kb) [00:01:50]
// HMemoryUtils.trashcanNow. Engine heap size: 1,412 MB. GUI used memory: 56 MB. Current time: 4/8/20, 12:44:00 PM CEST
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,527 MB. GUI used memory: 57 MB. Current time: 4/8/20, 12:44:05 PM CEST
// [Engine Memory]: 1,527 MB (+139630kb) [00:02:02]
// Xgd.load filename: /tools/Xilinx/Vivado/2019.2/data/parts/xilinx/artix7/devint/artix7/xc7a50t/xc7a50t.xgd; ZipEntry: xc7a50t_floorplan.xgd elapsed time: 0.7s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 2.1s
// TclEventType: DESIGN_NEW
// Xgd.load filename: /tools/Xilinx/Vivado/2019.2/data/parts/xilinx/artix7/devint/artix7/xc7a50t/xc7a50t.xgd; ZipEntry: xc7a50t_detail.xgd elapsed time: 2.8s
// [GUI Memory]: 123 MB (+9196kb) [00:02:08]
// [GUI Memory]: 137 MB (+7661kb) [00:02:08]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  4650 ms.
// TclEventType: CURR_DESIGN_SET
// WARNING: HEventQueue.dispatchEvent() is taking  1004 ms.
// Tcl Message: INFO: [Device 21-403] Loading part xc7a50tcsg324-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6919.289 ; gain = 205.109 ; free physical = 86 ; free virtual = 2336 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6958.164 ; gain = 243.984 ; free physical = 171 ; free virtual = 2374 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 6973.008 ; gain = 258.828 ; free physical = 166 ; free virtual = 2371 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 6973.008 ; gain = 258.828 ; free physical = 166 ; free virtual = 2371 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6973.008 ; gain = 0.000 ; free physical = 149 ; free virtual = 2363 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7087.797 ; gain = 0.000 ; free physical = 80 ; free virtual = 2286 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 7108.434 ; gain = 394.254 ; free physical = 68 ; free virtual = 2228 
// Tcl Message: 25 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 7108.434 ; gain = 601.355 ; free physical = 68 ; free virtual = 2229 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1180 ms.
// Elapsed time: 39 seconds
dismissDialog("Open Elaborated Design"); // bB (cr)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 591, 83, 1129, 653, false, false, false, true, false); // f (i, cr) - Popup Trigger
// HMemoryUtils.trashcanNow. Engine heap size: 1,587 MB. GUI used memory: 81 MB. Current time: 4/8/20, 12:44:25 PM CEST
// Elapsed time: 103 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 819, 281, 1129, 653, false, false, false, true, false); // f (i, cr) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // af (ao, cr)
selectMenuItem(PAResourceCommand.PACommandNames_UNHIGHLIGHT_SELECTION, "Unhighlight"); // ai (ao, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 1,617 MB (+13704kb) [00:06:12]
// HMemoryUtils.trashcanNow. Engine heap size: 1,617 MB. GUI used memory: 82 MB. Current time: 4/8/20, 12:48:20 PM CEST
// Elapsed time: 249 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 756, 148, 1129, 626, false, false, false, true, false); // f (i, cr) - Popup Trigger
// WARNING: HEventQueue.dispatchEvent() is taking  1731 ms.
floatFrame(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic (2)"); // aA (aL, cr)
// PAResourceOtoP.PAViews_SCHEMATIC: Schematic: float view
// WARNING: HEventQueue.dispatchEvent() is taking  2721 ms.
// PAResourceOtoP.PAViews_SCHEMATIC: Schematic: close view
closeFrame(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic (2)"); // aA (aL, aN)
dockFrame(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic (2)"); // aA (aL, aN)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // i (h, cr)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 674, 168, 1129, 626, false, false, false, true, false); // f (i, cr) - Popup Trigger
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 558ms to process. Increasing delay to 3000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,638 MB. GUI used memory: 82 MB. Current time: 4/8/20, 12:51:45 PM CEST
// Elapsed time: 155 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7256.805 ; gain = 2.961 ; free physical = 69 ; free virtual = 2039 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7320.742 ; gain = 66.898 ; free physical = 148 ; free virtual = 2018 
// Tcl Message: --------------------------------------------------------------------------------- 
// HMemoryUtils.trashcanNow. Engine heap size: 1,720 MB. GUI used memory: 83 MB. Current time: 4/8/20, 12:53:21 PM CEST
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 1,720 MB (+23501kb) [00:11:19]
// HMemoryUtils.trashcanNow. Engine heap size: 1,720 MB. GUI used memory: 81 MB. Current time: 4/8/20, 12:53:23 PM CEST
// Engine heap size: 1,720 MB. GUI used memory: 82 MB. Current time: 4/8/20, 12:53:23 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  2088 ms.
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7335.586 ; gain = 81.742 ; free physical = 149 ; free virtual = 2022 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 7335.586 ; gain = 81.742 ; free physical = 149 ; free virtual = 2022 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,779 MB. GUI used memory: 61 MB. Current time: 4/8/20, 12:53:25 PM CEST
// Xgd.load filename: /tools/Xilinx/Vivado/2019.2/data/parts/xilinx/artix7/devint/artix7/xc7a50t/xc7a50t.xgd; ZipEntry: xc7a50t_detail.xgd elapsed time: 0.6s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3871 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 7337.586 ; gain = 0.000 ; free physical = 230 ; free virtual = 2161 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 7425.402 ; gain = 171.559 ; free physical = 146 ; free virtual = 2121 
// [Engine Memory]: 1,831 MB (+25987kb) [00:11:26]
// Elapsed time: 21 seconds
dismissDialog("Reloading"); // bB (cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 44 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7433.414 ; gain = 0.000 ; free physical = 84 ; free virtual = 2015 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'iINSTADDR' does not exist for instance 'CacheI' of module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:63] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] ERROR: [Synth 8-6156] failed synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7433.414 ; gain = 0.000 ; free physical = 177 ; free virtual = 2059 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7433.414 ; gain = 0.000 ; free physical = 177 ; free virtual = 2059 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
dismissDialog("Reloading"); // bB (cr)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,858 MB. GUI used memory: 84 MB. Current time: 4/8/20, 12:55:10 PM CEST
// Elapsed time: 41 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7449.422 ; gain = 0.000 ; free physical = 122 ; free virtual = 2012 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'oCacheADDR' does not exist for instance 'CacheI' of module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:62] ERROR: [Synth 8-448] named port connection 'iINSTADDR' does not exist for instance 'CacheI' of module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:63] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] ERROR: [Synth 8-6156] failed synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7449.422 ; gain = 0.000 ; free physical = 163 ; free virtual = 2052 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7449.422 ; gain = 0.000 ; free physical = 163 ; free virtual = 2052 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
dismissDialog("Reloading"); // bB (cr)
// Elapsed time: 11 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
// [GUI Memory]: 144 MB (+139kb) [00:13:57]
// Elapsed time: 28 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,891 MB. GUI used memory: 84 MB. Current time: 4/8/20, 12:57:15 PM CEST
// Elapsed time: 87 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-1031] oINSTADDR is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:37] ERROR: [Synth 8-1031] oINSTADDR is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:46] ERROR: [Synth 8-1031] iPCADDR is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:46] 
// Tcl Message: INFO: [Synth 8-2350] module CacheI_RV32 ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: Failed to read verilog '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v' 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7481.438 ; gain = 0.000 ; free physical = 149 ; free virtual = 2054 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
dismissDialog("Reloading"); // bB (cr)
// Elapsed time: 10 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// HMemoryUtils.trashcanNow. Engine heap size: 1,916 MB. GUI used memory: 84 MB. Current time: 4/8/20, 12:58:15 PM CEST
// Elapsed time: 33 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-1031] oINSTADDR is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:37] ERROR: [Synth 8-1031] oINSTADDR is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:46] ERROR: [Synth 8-1031] iPCADDR is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:46] 
// Tcl Message: INFO: [Synth 8-2350] module CacheI_RV32 ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: Failed to read verilog '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v' 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7505.449 ; gain = 0.000 ; free physical = 140 ; free virtual = 2047 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
dismissDialog("Reloading"); // bB (cr)
// Elapsed time: 12 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 1,933 MB (+10490kb) [00:17:08]
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 57 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// Tcl Message: refresh_design 
// HMemoryUtils.trashcanNow. Engine heap size: 1,949 MB. GUI used memory: 84 MB. Current time: 4/8/20, 12:59:40 PM CEST
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 7537.465 ; gain = 0.000 ; free physical = 97 ; free virtual = 2005 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,943 MB. GUI used memory: 71 MB. Current time: 4/8/20, 12:59:52 PM CEST
// Engine heap size: 1,943 MB. GUI used memory: 72 MB. Current time: 4/8/20, 12:59:52 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1150 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 7537.465 ; gain = 0.000 ; free physical = 160 ; free virtual = 2039 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7537.465 ; gain = 0.000 ; free physical = 164 ; free virtual = 2043 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 7537.465 ; gain = 0.000 ; free physical = 164 ; free virtual = 2043 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,935 MB. GUI used memory: 62 MB. Current time: 4/8/20, 12:59:54 PM CEST
// Xgd.load filename: /tools/Xilinx/Vivado/2019.2/data/parts/xilinx/artix7/devint/artix7/xc7a50t/xc7a50t.xgd; ZipEntry: xc7a50t_detail.xgd elapsed time: 0.5s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3277 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7537.465 ; gain = 0.000 ; free physical = 248 ; free virtual = 2127 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 7569.379 ; gain = 31.918 ; free physical = 135 ; free virtual = 2027 
// Elapsed time: 19 seconds
dismissDialog("Reloading"); // bB (cr)
// [Engine Memory]: 2,040 MB (+11427kb) [00:17:57]
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 13410 ms. Increasing delay to 40230 ms.
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 84 ms. Decreasing delay to 2084 ms.
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,043 MB. GUI used memory: 85 MB. Current time: 4/8/20, 1:02:18 PM CEST
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 148 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7606.402 ; gain = 0.000 ; free physical = 91 ; free virtual = 1957 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,048 MB. GUI used memory: 82 MB. Current time: 4/8/20, 1:02:36 PM CEST
// Engine heap size: 2,048 MB. GUI used memory: 83 MB. Current time: 4/8/20, 1:02:36 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1066 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7606.402 ; gain = 0.000 ; free physical = 170 ; free virtual = 1998 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7606.402 ; gain = 0.000 ; free physical = 170 ; free virtual = 1998 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7606.402 ; gain = 0.000 ; free physical = 170 ; free virtual = 1998 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,979 MB. GUI used memory: 64 MB. Current time: 4/8/20, 1:02:38 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2184 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7606.402 ; gain = 0.000 ; free physical = 238 ; free virtual = 2066 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 7609.395 ; gain = 2.992 ; free physical = 192 ; free virtual = 2021 
// Elapsed time: 14 seconds
dismissDialog("Reloading"); // bB (cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,091 MB. GUI used memory: 86 MB. Current time: 4/8/20, 1:03:38 PM CEST
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 81 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_FAIL
// Tcl Message: ERROR: [Synth 8-1031] iCacheDATA is not declared [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:40] 
// Tcl Message: INFO: [Synth 8-2350] module pipID_RV32 ignored due to previous errors [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v:23] 
// Tcl Message: Failed to read verilog '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipID_RV32.v' 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7665.430 ; gain = 0.000 ; free physical = 182 ; free virtual = 2032 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
dismissDialog("Reloading"); // bB (cr)
// Elapsed time: 212 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 32 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7681.438 ; gain = 0.000 ; free physical = 140 ; free virtual = 1990 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,128 MB. GUI used memory: 83 MB. Current time: 4/8/20, 1:08:25 PM CEST
// Engine heap size: 2,128 MB. GUI used memory: 84 MB. Current time: 4/8/20, 1:08:25 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1069 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7681.438 ; gain = 0.000 ; free physical = 177 ; free virtual = 2028 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7681.438 ; gain = 0.000 ; free physical = 177 ; free virtual = 2028 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7681.438 ; gain = 0.000 ; free physical = 177 ; free virtual = 2028 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,071 MB. GUI used memory: 65 MB. Current time: 4/8/20, 1:08:26 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2411 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7681.438 ; gain = 0.000 ; free physical = 256 ; free virtual = 2107 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 7695.371 ; gain = 13.938 ; free physical = 208 ; free virtual = 2059 
// Elapsed time: 14 seconds
dismissDialog("Reloading"); // bB (cr)
// [Engine Memory]: 2,182 MB (+42173kb) [00:26:33]
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 126 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7703.383 ; gain = 0.000 ; free physical = 112 ; free virtual = 1963 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,094 MB. GUI used memory: 66 MB. Current time: 4/8/20, 1:10:44 PM CEST
// Engine heap size: 2,094 MB. GUI used memory: 66 MB. Current time: 4/8/20, 1:10:44 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1244 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7703.383 ; gain = 0.000 ; free physical = 165 ; free virtual = 1998 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7703.383 ; gain = 0.000 ; free physical = 165 ; free virtual = 1998 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7703.383 ; gain = 0.000 ; free physical = 165 ; free virtual = 1998 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,096 MB. GUI used memory: 66 MB. Current time: 4/8/20, 1:10:46 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2012 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7703.383 ; gain = 0.000 ; free physical = 313 ; free virtual = 2146 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 7714.348 ; gain = 10.965 ; free physical = 205 ; free virtual = 2041 
// Elapsed time: 12 seconds
dismissDialog("Reloading"); // bB (cr)
// PAPropertyPanels.initPanels (Core (Core_RV32)) elapsed time: 0.3s
// Elapsed time: 31 seconds
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // E (f, cr)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // E (f, cr)
// Elapsed time: 593 seconds
collapseTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[TOP_RV32, Core (Core_RV32)]", 5); // bD (O, cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 9); // B (F, cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 8); // B (F, cr)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 8); // B (F, cr)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 9); // B (F, cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 7); // B (F, cr)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 7); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 9, true, false, false, false, true, false); // B (F, cr) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cr)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // af (ao, cr)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // af (ao, cr)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cr)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// Elapsed time: 13 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "clock"); // OverlayTextField (ay, cr)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Clocking Wizard ; AXI4 ; Production ; Included ; xilinx.com:ip:clk_wiz:6.0", 16, "Clocking Wizard", 0, false); // L (O, cr)
selectTreeTable(PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE, "Clocking Wizard ; AXI4 ; Production ; Included ; xilinx.com:ip:clk_wiz:6.0", 16, "Clocking Wizard", 0, false, false, false, false, false, true); // L (O, cr) - Double Click
// Run Command: PAResourceCommand.PACommandNames_CUSTOMIZE_CORE
// l (cr):  Customize IP : addNotify
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// r (cr): Customize IP: addNotify
// [GUI Memory]: 153 MB (+1920kb) [00:39:51]
// WARNING: HEventQueue.dispatchEvent() is taking  2155 ms.
dismissDialog("Customize IP"); // l (cr)
selectCheckBox((HResource) null, "Minimize Power", true); // g (bM, r): TRUE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Minimize Power", false); // g (bM, r): FALSE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Minimize Power", true); // g (bM, r): TRUE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// Elapsed time: 25 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Customize IP"); // r (cr)
// TclEventType: CREATE_IP_CORE
// bB (cr):  Customize IP : addNotify
// Tcl Message: create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.USE_MIN_POWER {true} CONFIG.JITTER_SEL {No_Jitter} CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.125} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.CLKOUT1_JITTER {149.849} CONFIG.CLKOUT1_PHASE_ERROR {130.058}] [get_ips clk_wiz_0] 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target {instantiation_template} [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'... 
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 162 MB (+1517kb) [00:40:30]
// TclEventType: FILE_SET_CHANGE
// aI (cr): Generate Output Products: addNotify
dismissDialog("Customize IP"); // bB (cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bB (cr):  Managing Output Products : addNotify
// TclEventType: FILE_SET_CHANGE
// Tcl Message: generate_target all [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'... 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all clk_wiz_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs  clk_wiz_0_synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Wed Apr  8 13:22:43 2020] Launched clk_wiz_0_synth_1... Run output will be captured here: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.runs/clk_wiz_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 18 seconds
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 2); // i (h, cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 2,208 MB. GUI used memory: 104 MB. Current time: 4/8/20, 1:23:10 PM CEST
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 1442ms to process. Increasing delay to 2000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1442 ms.
// Elapsed time: 11 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 7778.719 ; gain = 0.000 ; free physical = 78 ; free virtual = 1692 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (6#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,209 MB. GUI used memory: 100 MB. Current time: 4/8/20, 1:23:27 PM CEST
// Engine heap size: 2,209 MB. GUI used memory: 101 MB. Current time: 4/8/20, 1:23:27 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  2140 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 7778.719 ; gain = 0.000 ; free physical = 132 ; free virtual = 1661 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 7778.719 ; gain = 0.000 ; free physical = 106 ; free virtual = 1638 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 7778.719 ; gain = 0.000 ; free physical = 105 ; free virtual = 1638 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,239 MB. GUI used memory: 80 MB. Current time: 4/8/20, 1:23:29 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1s
// Schematic: addNotify
// [Engine Memory]: 2,304 MB (+13038kb) [00:41:31]
// WARNING: HEventQueue.dispatchEvent() is taking  7280 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7778.719 ; gain = 0.000 ; free physical = 137 ; free virtual = 1653 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 7816.535 ; gain = 37.816 ; free physical = 106 ; free virtual = 1382 
// Elapsed time: 27 seconds
dismissDialog("Reloading"); // bB (cr)
// [Engine Memory]: 2,488 MB (+72249kb) [00:41:41]
// PAPropertyPanels.initPanels (clk_wiz_0.xci) elapsed time: 0.3s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 7, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 7, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 7, false, false, false, false, false, true); // B (F, cr) - Double Click
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (cr):  Re-customize IP : addNotify
// r (cr): Re-customize IP: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2932 ms.
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 7); // B (F, cr)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
dismissDialog("Re-customize IP"); // O (cr)
selectButton("OptionPane.button", "OK"); // JButton (A, G)
dismissDialog("Re-customize IP"); // r (cr)
// [GUI Memory]: 182 MB (+12447kb) [00:41:59]
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3); // B (F, cr)
// A (cr): Show IP Hierarchy: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DG_GRAPH_STALE
dismissDialog("Show IP Hierarchy"); // A (cr)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci), clk_wiz_0 (clk_wiz_0.v)]", 4); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci), clk_wiz_0 (clk_wiz_0.v), inst : clk_wiz_0_clk_wiz (clk_wiz_0_clk_wiz.v)]", 5, false); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci), clk_wiz_0 (clk_wiz_0.v), inst : clk_wiz_0_clk_wiz (clk_wiz_0_clk_wiz.v)]", 5, false, false, false, false, false, true); // B (F, cr) - Double Click
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 19 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci), clk_wiz_0 (clk_wiz_0.v)]", 4); // B (F, cr)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3); // B (F, cr)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // W
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3, true); // B (F, cr) - Node
// Elapsed time: 19 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP_RV32 (TOP_RV32.v)]", 2); // B (F, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP_RV32 (TOP_RV32.v)]", 2, true); // B (F, cr) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP_RV32 (TOP_RV32.v)]", 2, true, false, false, false, false, true); // B (F, cr) - Double Click - Node
selectCodeEditor("TOP_RV32.v", 189, 220); // ch (w, cr)
// Elapsed time: 131 seconds
selectCodeEditor("TOP_RV32.v", 612, 115); // ch (w, cr)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3, true); // B (F, cr) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3, true, false, false, false, false, true); // B (F, cr) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// O (cr):  Re-customize IP : addNotify
// r (cr): Re-customize IP: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1514 ms.
dismissDialog("Re-customize IP"); // O (cr)
selectCheckBox((HResource) null, "Phase Alignment", false); // g (bM, r): FALSE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Phase Alignment", true); // g (bM, r): TRUE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Frequency Synthesis", false); // g (bM, r): FALSE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Frequency Synthesis", true); // g (bM, r): TRUE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Minimize Power", false); // g (bM, r): FALSE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectCheckBox((HResource) null, "Minimize Power", true); // g (bM, r): TRUE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Output Clocks", 1); // cU (E, r)
selectCheckBox((HResource) null, "locked", false); // g (bM, r): FALSE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Port Renaming", 2); // cU (E, r)
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "MMCM Settings", 3); // cU (E, r)
// Elapsed time: 10 seconds
selectTab(PAResourceTtoZ.XPG_TabbedPane_TABBED_PANE, (HResource) null, "Port Renaming", 2); // cU (E, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PACKAGER_OBJECT_ADD
// TclEventType: PACKAGER_OBJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// r (cr): Re-customize IP: addNotify
// bB (r):  Re-customize IP : addNotify
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.USE_FREQ_SYNTH {true} CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_MIN_POWER {true} CONFIG.USE_LOCKED {false} CONFIG.JITTER_SEL {No_Jitter} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_CLKFBOUT_MULT_F {6.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.125} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.5} CONFIG.CLKOUT1_JITTER {149.849} CONFIG.CLKOUT1_PHASE_ERROR {130.058}] [get_ips clk_wiz_0] 
// [GUI Memory]: 214 MB (+23730kb) [00:46:30]
// aI (cr): Generate Output Products: addNotify
dismissDialog("Re-customize IP"); // bB (r)
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceQtoS.SimpleOutputProductDialog_GENERATE_OUTPUT_PRODUCTS_IMMEDIATELY, "Generate"); // a (aI)
// bB (cr):  Managing Output Products : addNotify
// Tcl Message: generate_target all [get_files  /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'... 
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'... 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// HMemoryUtils.trashcanNow. Engine heap size: 2,469 MB. GUI used memory: 134 MB. Current time: 4/8/20, 1:28:39 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1004 ms.
// TclEventType: DG_GRAPH_STALE
// Tcl Message: INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'... INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'... 
// Tcl Message: catch { config_ip_cache -export [get_ips -all clk_wiz_0] } 
// Tcl Message: export_ip_user_files -of_objects [get_files /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet 
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run clk_wiz_0_synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_runs  clk_wiz_0_synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Wed Apr  8 13:28:42 2020] Launched clk_wiz_0_synth_1... Run output will be captured here: /mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.runs/clk_wiz_0_synth_1/runme.log 
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Elapsed time: 21 seconds
selectButton("OptionPane.button", "OK"); // JButton (A, G)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3); // B (F, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3, true); // B (F, cr) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clk_wiz_0 (clk_wiz_0.xci)]", 3, true, false, false, false, true, false); // B (F, cr) - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_DOCUMENTATION, "IP Documentation"); // af (ao, cr)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // af (ao, cr)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // af (ao, cr)
selectCodeEditor("TOP_RV32.v", 294, 250); // ch (w, cr)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9); // u (O, cr)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9); // u (O, cr)
// Elapsed time: 17 seconds
selectCodeEditor("TOP_RV32.v", 134, 346); // ch (w, cr)
selectCodeEditor("TOP_RV32.v", 77, 366); // ch (w, cr)
typeControlKey((HResource) null, "TOP_RV32.v", 'v'); // ch (w, cr)
selectCodeEditor("TOP_RV32.v", 137, 369); // ch (w, cr)
// Elapsed time: 16 seconds
typeControlKey((HResource) null, "TOP_RV32.v", 'c'); // ch (w, cr)
typeControlKey((HResource) null, "TOP_RV32.v", 'v'); // ch (w, cr)
// Elapsed time: 28 seconds
typeControlKey((HResource) null, "TOP_RV32.v", 'c'); // ch (w, cr)
typeControlKey((HResource) null, "TOP_RV32.v", 'v'); // ch (w, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 21 seconds
selectCodeEditor("TOP_RV32.v", 45, 173); // ch (w, cr)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 7903.586 ; gain = 0.000 ; free physical = 553 ; free virtual = 1768 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: ERROR: [Synth 8-439] module 'clk_wiz_0' not found [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:45] ERROR: [Synth 8-6156] failed synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 7903.586 ; gain = 0.000 ; free physical = 574 ; free virtual = 1792 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 7903.586 ; gain = 0.000 ; free physical = 574 ; free virtual = 1792 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
// S (cr): Critical Messages: addNotify
// Elapsed time: 16 seconds
dismissDialog("Reloading"); // bB (cr)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 2,534 MB. GUI used memory: 132 MB. Current time: 4/8/20, 1:31:39 PM CEST
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, TOP_RV32 (TOP_RV32.v)]", 2); // B (F, cr)
// Elapsed time: 12 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 7919.590 ; gain = 0.000 ; free physical = 534 ; free virtual = 1765 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-3736-ubuntu/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-3736-ubuntu/realtime/clk_wiz_0_stub.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7919.590 ; gain = 0.000 ; free physical = 557 ; free virtual = 1792 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 7919.590 ; gain = 0.000 ; free physical = 561 ; free virtual = 1796 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 7919.590 ; gain = 0.000 ; free physical = 561 ; free virtual = 1796 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,528 MB. GUI used memory: 130 MB. Current time: 4/8/20, 1:32:07 PM CEST
// Engine heap size: 2,528 MB. GUI used memory: 130 MB. Current time: 4/8/20, 1:32:07 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  2389 ms.
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLKWiz' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,479 MB. GUI used memory: 108 MB. Current time: 4/8/20, 1:32:11 PM CEST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3233 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7919.590 ; gain = 0.000 ; free physical = 583 ; free virtual = 1850 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLKWiz/inst' Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLKWiz/inst' Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLKWiz/inst' Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLKWiz/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 7953.398 ; gain = 33.809 ; free physical = 525 ; free virtual = 1814 
// Elapsed time: 21 seconds
dismissDialog("Reloading"); // bB (cr)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 2); // i (h, cr)
// Elapsed time: 26 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, IP Catalog]", 4, false); // u (O, cr)
// Run Command: PAResourceCommand.PACommandNames_CORE_GEN
// Elapsed time: 16 seconds
setText("PAResourceAtoD.CoreTreeTablePanel_CORE_TREE_TABLE_SEARCH_FIELD", "uart"); // OverlayTextField (ay, cr)
closeView(PAResourceOtoP.PAViews_IP_CATALOG, "IP Catalog"); // W
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 2); // i (h, cr)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "TOP_RV32.v", 3); // i (h, cr)
selectCodeEditor("TOP_RV32.v", 91, 160); // ch (w, cr)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (ds, cr)
// bB (cr):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 7961.410 ; gain = 0.000 ; free physical = 396 ; free virtual = 1697 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'TOP_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-3736-ubuntu/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/.Xil/Vivado-3736-ubuntu/realtime/clk_wiz_0_stub.v:5] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CacheCTRL' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] 
// Tcl Message: 	Parameter Nbit bound to: 128 - type: integer  	Parameter CLK_DIV bound to: 100 - type: integer  	Parameter ST_RESET bound to: 2'b11  	Parameter ST_TX_RX bound to: 2'b01  	Parameter ST_END bound to: 2'b10  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheCTRL' (2#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheCTRL.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheI_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CacheI_RV32' (3#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheI_RV32.v:22] INFO: [Synth 8-6157] synthesizing module 'CacheD_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/CacheD_RV32.v:22] 
// Tcl Message: 	Parameter MEMSIZE bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipEX_RV32' (7#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipEX_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipMA_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] INFO: [Synth 8-6155] done synthesizing module 'pipMA_RV32' (8#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipMA_RV32.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipWB_RV32' [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'pipWB_RV32' (9#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/pipWB_RV32.v:22] INFO: [Synth 8-6155] done synthesizing module 'Core_RV32' (10#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/Core_RV32.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'TOP_RV32' (11#1) [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/rtl/TOP_RV32.v:22] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 7961.410 ; gain = 0.000 ; free physical = 432 ; free virtual = 1733 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 7961.410 ; gain = 0.000 ; free physical = 433 ; free virtual = 1734 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 7961.410 ; gain = 0.000 ; free physical = 433 ; free virtual = 1734 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,506 MB. GUI used memory: 111 MB. Current time: 4/8/20, 1:33:57 PM CEST
// Engine heap size: 2,506 MB. GUI used memory: 111 MB. Current time: 4/8/20, 1:33:57 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  2562 ms.
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint '/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'CLK' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,507 MB. GUI used memory: 110 MB. Current time: 4/8/20, 1:33:59 PM CEST
// Xgd.load filename: /tools/Xilinx/Vivado/2019.2/data/parts/xilinx/artix7/devint/artix7/xc7a50t/xc7a50t.xgd; ZipEntry: xc7a50t_detail.xgd elapsed time: 0.6s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 2,633 MB (+21623kb) [00:52:00]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  5515 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7961.410 ; gain = 0.000 ; free physical = 532 ; free virtual = 1834 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2019.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst' Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'CLK/inst' Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst' Finished Parsing XDC File [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'CLK/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/hgfs/RISC-V/1_Cores/Verilog_BenchRV32I/vivado/BenchRV32.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RV32_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RV32_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 7973.375 ; gain = 11.965 ; free physical = 437 ; free virtual = 1740 
// Elapsed time: 26 seconds
dismissDialog("Reloading"); // bB (cr)
// HMemoryUtils.trashcanNow. Engine heap size: 2,633 MB. GUI used memory: 153 MB. Current time: 4/8/20, 2:04:03 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,581 MB. GUI used memory: 129 MB. Current time: 4/8/20, 2:34:05 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1330 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1045 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 2,578 MB. GUI used memory: 128 MB. Current time: 4/8/20, 3:04:05 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,577 MB. GUI used memory: 128 MB. Current time: 4/8/20, 3:34:05 PM CEST
// WARNING: HEventQueue.dispatchEvent() is taking  1005 ms.
