# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_redo.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" \
"../../../../final_redo.srcs/sources_1/new/button_control.vhd" \
"../../../../final_redo.srcs/sources_1/new/vga_working.vhd" \
"../../../../final_redo.srcs/sources_1/new/topshell1.vhd" \

# Do not sort compile order
nosort
