[INF:CM0023] Creating log file ../../../../build/regression/YosysBigSimPong/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PP0103] sim/bench.v:5: Undefining an unknown macro "WRITE_FRAMES_PPM".

[WRN:PA0205] rtl/data.v:1:1: No timescale set for "font_rom".

[WRN:PA0205] rtl/text_graph.v:1:1: No timescale set for "text_graph".

[WRN:PA0205] rtl/vga_sync.v:1:1: No timescale set for "vga_sync".

[WRN:PA0205] sim/bench.v:8:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/debounce.v:2:1: Compile module "work@debounce".

[INF:CP0303] rtl/data.v:1:1: Compile module "work@font_rom".

[INF:CP0303] rtl/pong_graph.v:2:1: Compile module "work@pong_graph".

[INF:CP0303] sim/bench.v:8:1: Compile module "work@testbench".

[INF:CP0303] rtl/text_graph.v:1:1: Compile module "work@text_graph".

[INF:CP0303] rtl/top.v:2:1: Compile module "work@top".

[INF:CP0303] rtl/vga_sync.v:1:1: Compile module "work@vga_sync".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] sim/bench.v:8:1: Top level module "work@testbench".

[WRN:EL0505] rtl/front_rom.v:1:1: Multiply defined module "work@font_rom",
             rtl/data.v:1:1: previous definition.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 10.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/regression/YosysBigSimPong/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/data.v       | ${SURELOG_DIR}/build/regression/YosysBigSimPong/roundtrip/data_000.v       | 972 | 2192 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/debounce.v   | ${SURELOG_DIR}/build/regression/YosysBigSimPong/roundtrip/debounce_000.v   | 6 | 32 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/pong_graph.v | ${SURELOG_DIR}/build/regression/YosysBigSimPong/roundtrip/pong_graph_000.v | 48 | 248 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/text_graph.v | ${SURELOG_DIR}/build/regression/YosysBigSimPong/roundtrip/text_graph_000.v | 17 | 51 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/top.v        | ${SURELOG_DIR}/build/regression/YosysBigSimPong/roundtrip/top_000.v        | 42 | 118 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/rtl/vga_sync.v   | ${SURELOG_DIR}/build/regression/YosysBigSimPong/roundtrip/vga_sync_000.v   | 21 | 84 | 
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysBigSim/verilog-pong/sim/bench.v      | ${SURELOG_DIR}/build/regression/YosysBigSimPong/roundtrip/bench_000.v      | 38 | 122 | 

