---
title: "Noise Margin Analysis of 6T SRAM Cell in Latest UMC28nm Technology Node"
excerpt: "IIT Gandhinagar<br/><img src='/images/SRAM_umc28.png' style='width: 400px;'>"
collection: portfolio
---

UMC's 28nm technology node features high performance, leveraging a high-k/metal gate stack for enhanced transistor performance and power efficiency.

<div style="display: flex; justify-content: center;">
    <figure style="margin-right: 20px;">
        <img src='/images/read_curve_Si.png' style="width: 100%;">
        <figcaption style="text-align: center;">Read Noise Margin Calculation</figcaption>
    </figure>
    <figure>
        <img src='/images/write_curve_Si.png' style="width: 100%;">
        <figcaption style="text-align: center;">Write Noise Margin Calculation</figcaption>
    </figure>
</div>
