Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May 30 15:39:20 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.206        0.000                      0                   26        0.191        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.206        0.000                      0                   26        0.191        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.206ns  (required time - arrival time)
  Source:                 k/keys_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.704ns (25.434%)  route 2.064ns (74.566%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  k/keys_reg[10]/Q
                         net (fo=3, routed)           1.138     6.902    k/sel0[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     7.026 f  k/LED4_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.926     7.952    k/LED4_OBUF_inst_i_2_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.076 r  k/key[0]_i_1/O
                         net (fo=1, routed)           0.000     8.076    k_n_8
    SLICE_X0Y75          FDRE                                         r  key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.031    15.281    key_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  7.206    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 k/column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keys_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.801ns (37.220%)  route 1.351ns (62.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.478     5.788 f  k/column_reg[1]/Q
                         net (fo=5, routed)           0.871     6.659    k/column[1]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.323     6.982 r  k/keys[12]_i_1/O
                         net (fo=4, routed)           0.480     7.462    k/keys[12]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.586    15.009    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.429    14.803    k/keys_reg[0]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 k/column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keys_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.801ns (37.220%)  route 1.351ns (62.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.478     5.788 f  k/column_reg[1]/Q
                         net (fo=5, routed)           0.871     6.659    k/column[1]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.323     6.982 r  k/keys[12]_i_1/O
                         net (fo=4, routed)           0.480     7.462    k/keys[12]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.586    15.009    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[12]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.429    14.803    k/keys_reg[12]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 k/column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keys_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.801ns (37.220%)  route 1.351ns (62.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.478     5.788 f  k/column_reg[1]/Q
                         net (fo=5, routed)           0.871     6.659    k/column[1]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.323     6.982 r  k/keys[12]_i_1/O
                         net (fo=4, routed)           0.480     7.462    k/keys[12]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.586    15.009    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.429    14.803    k/keys_reg[4]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 k/column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keys_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.801ns (37.220%)  route 1.351ns (62.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.478     5.788 f  k/column_reg[1]/Q
                         net (fo=5, routed)           0.871     6.659    k/column[1]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.323     6.982 r  k/keys[12]_i_1/O
                         net (fo=4, routed)           0.480     7.462    k/keys[12]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.586    15.009    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[8]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y75          FDRE (Setup_fdre_C_CE)      -0.429    14.803    k/keys_reg[8]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 k/keys_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.704ns (27.928%)  route 1.817ns (72.072%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  k/keys_reg[10]/Q
                         net (fo=3, routed)           1.138     6.902    k/sel0[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     7.026 f  k/LED4_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.679     7.704    k/LED4_OBUF_inst_i_2_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I2_O)        0.124     7.828 r  k/key[1]_i_1/O
                         net (fo=1, routed)           0.000     7.828    k_n_7
    SLICE_X0Y75          FDRE                                         r  key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.029    15.279    key_reg[1]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 k/keys_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.732ns (28.719%)  route 1.817ns (71.281%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  k/keys_reg[10]/Q
                         net (fo=3, routed)           1.138     6.902    k/sel0[8]
    SLICE_X1Y75          LUT6 (Prop_lut6_I4_O)        0.124     7.026 r  k/LED4_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.679     7.704    k/LED4_OBUF_inst_i_2_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I2_O)        0.152     7.856 r  k/key[3]_i_1/O
                         net (fo=1, routed)           0.000     7.856    k_n_5
    SLICE_X0Y75          FDRE                                         r  key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.075    15.325    key_reg[3]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 k/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keys_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.642ns (29.533%)  route 1.532ns (70.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  k/column_reg[0]/Q
                         net (fo=6, routed)           0.817     6.645    k/column[0]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  k/keys[13]_i_1/O
                         net (fo=4, routed)           0.715     7.484    k/keys[13]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205    15.045    k/keys_reg[13]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 k/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keys_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.642ns (29.533%)  route 1.532ns (70.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  k/column_reg[0]/Q
                         net (fo=6, routed)           0.817     6.645    k/column[0]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  k/keys[13]_i_1/O
                         net (fo=4, routed)           0.715     7.484    k/keys[13]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205    15.045    k/keys_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 k/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keys_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.642ns (29.533%)  route 1.532ns (70.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  k/column_reg[0]/Q
                         net (fo=6, routed)           0.817     6.645    k/column[0]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.769 r  k/keys[13]_i_1/O
                         net (fo=4, routed)           0.715     7.484    k/keys[13]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588    15.011    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[5]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y75          FDRE (Setup_fdre_C_CE)      -0.205    15.045    k/keys_reg[5]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 k/keys_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  k/keys_reg[10]/Q
                         net (fo=3, routed)           0.110     1.761    k/sel0[8]
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  k/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    k_n_6
    SLICE_X0Y75          FDRE                                         r  key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[2]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.092     1.615    key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 k/column_pins_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/column_pins_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.076%)  route 0.135ns (48.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[3]/Q
                         net (fo=2, routed)           0.135     1.787    k/Q[3]
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070     1.581    k/column_pins_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 k/keys_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.894%)  route 0.194ns (51.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.509    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  k/keys_reg[8]/Q
                         net (fo=5, routed)           0.194     1.845    k/sel0[6]
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.045     1.890 r  k/key[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    k_n_8
    SLICE_X0Y75          FDRE                                         r  key_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.092     1.638    key_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 k/column_pins_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/column_pins_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.058%)  route 0.186ns (56.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[1]/Q
                         net (fo=2, routed)           0.186     1.839    k/Q[1]
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.070     1.581    k/column_pins_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 k/column_pins_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/column_pins_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.829%)  route 0.188ns (57.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[0]/Q
                         net (fo=2, routed)           0.188     1.841    k/Q[0]
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.066     1.577    k/column_pins_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 k/keys_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.185ns (36.201%)  route 0.326ns (63.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.509    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  k/keys_reg[8]/Q
                         net (fo=5, routed)           0.326     1.976    k/sel0[6]
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.044     2.020 r  k/key[3]_i_1/O
                         net (fo=1, routed)           0.000     2.020    k_n_5
    SLICE_X0Y75          FDRE                                         r  key_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[3]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.107     1.653    key_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 k/keys_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.326%)  route 0.326ns (63.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.590     1.509    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  k/keys_reg[8]/Q
                         net (fo=5, routed)           0.326     1.976    k/sel0[6]
    SLICE_X0Y75          LUT5 (Prop_lut5_I3_O)        0.045     2.021 r  k/key[1]_i_1/O
                         net (fo=1, routed)           0.000     2.021    k_n_7
    SLICE_X0Y75          FDRE                                         r  key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.091     1.637    key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 k/column_pins_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/column_pins_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.560%)  route 0.353ns (71.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[2]/Q
                         net (fo=2, routed)           0.353     2.005    k/Q[2]
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.072     1.583    k/column_pins_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 k/column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/column_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.245ns (43.969%)  route 0.312ns (56.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     1.659 r  k/column_reg[1]/Q
                         net (fo=5, routed)           0.312     1.972    k/column[1]
    SLICE_X2Y76          LUT2 (Prop_lut2_I1_O)        0.097     2.069 r  k/column[1]_i_1/O
                         net (fo=1, routed)           0.000     2.069    k/p_0_in[1]
    SLICE_X2Y76          FDRE                                         r  k/column_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[1]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.131     1.642    k/column_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 k/column_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/column_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.670%)  route 0.361ns (63.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 f  k/column_reg[0]/Q
                         net (fo=6, routed)           0.361     2.036    k/column[0]
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     2.081 r  k/column[0]_i_1/O
                         net (fo=1, routed)           0.000     2.081    k/p_0_in[0]
    SLICE_X2Y76          FDRE                                         r  k/column_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.027    k/CLK
    SLICE_X2Y76          FDRE                                         r  k/column_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.631    k/column_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.450    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     key_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     key_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     key_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     key_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     k/column_pins_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     k/column_pins_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     k/column_pins_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     k/column_pins_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     k/column_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     k/column_pins_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     k/column_pins_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     key_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     k/column_pins_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     k/column_pins_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 k/keys_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.433ns  (logic 4.536ns (39.677%)  route 6.896ns (60.323%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    k/CLK
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.518     5.826 f  k/keys_reg[7]/Q
                         net (fo=3, routed)           0.861     6.687    k/sel0[5]
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.146     6.833 r  k/LED4_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.720     7.553    k/LED4_OBUF_inst_i_4_n_0
    SLICE_X3Y75          LUT5 (Prop_lut5_I4_O)        0.328     7.881 r  k/LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.315    13.196    LED4_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    16.740 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    16.740    LED4
    E1                                                                r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.071ns  (logic 4.124ns (45.459%)  route 4.947ns (54.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.419     5.727 r  key_reg[3]/Q
                         net (fo=1, routed)           4.947    10.674    o_led1_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.705    14.379 r  o_led1_OBUF_inst/O
                         net (fo=0)                   0.000    14.379    o_led1
    H5                                                                r  o_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 3.967ns (45.389%)  route 4.772ns (54.611%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  key_reg[2]/Q
                         net (fo=1, routed)           4.772    10.536    o_led2_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    14.047 r  o_led2_OBUF_inst/O
                         net (fo=0)                   0.000    14.047    o_led2
    J5                                                                r  o_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 4.030ns (61.393%)  route 2.535ns (38.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  key_reg[1]/Q
                         net (fo=1, routed)           2.535     8.298    o_led3_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.574    11.873 r  o_led3_OBUF_inst/O
                         net (fo=0)                   0.000    11.873    o_led3
    T9                                                                r  o_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.551ns  (logic 4.033ns (61.559%)  route 2.518ns (38.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.705     5.308    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 r  key_reg[0]/Q
                         net (fo=1, routed)           2.518     8.282    o_led4_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.859 r  o_led4_OBUF_inst/O
                         net (fo=0)                   0.000    11.859    o_led4
    T10                                                               r  o_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/column_pins_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.313ns  (logic 4.023ns (63.737%)  route 2.289ns (36.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  k/column_pins_reg[0]/Q
                         net (fo=2, routed)           2.289     8.055    o_keypad_row1_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567    11.622 r  o_keypad_row1_OBUF_inst/O
                         net (fo=0)                   0.000    11.622    o_keypad_row1
    R12                                                               r  o_keypad_row1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/column_pins_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.237ns  (logic 4.006ns (64.224%)  route 2.231ns (35.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  k/column_pins_reg[2]/Q
                         net (fo=2, routed)           2.231     7.997    o_keypad_row3_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.550    11.547 r  o_keypad_row3_OBUF_inst/O
                         net (fo=0)                   0.000    11.547    o_keypad_row3
    P14                                                               r  o_keypad_row3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/column_pins_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 4.011ns (65.812%)  route 2.084ns (34.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  k/column_pins_reg[3]/Q
                         net (fo=2, routed)           2.084     7.849    o_keypad_row4_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.405 r  o_keypad_row4_OBUF_inst/O
                         net (fo=0)                   0.000    11.405    o_keypad_row4
    U16                                                               r  o_keypad_row4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/column_pins_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.949ns  (logic 4.017ns (67.516%)  route 1.933ns (32.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.310    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  k/column_pins_reg[1]/Q
                         net (fo=2, routed)           1.933     7.698    o_keypad_row2_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.259 r  o_keypad_row2_OBUF_inst/O
                         net (fo=0)                   0.000    11.259    o_keypad_row2
    T11                                                               r  o_keypad_row2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 k/column_pins_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.402ns (75.399%)  route 0.458ns (24.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[1]/Q
                         net (fo=2, routed)           0.458     2.110    o_keypad_row2_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.371 r  o_keypad_row2_OBUF_inst/O
                         net (fo=0)                   0.000     3.371    o_keypad_row2
    T11                                                               r  o_keypad_row2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/column_pins_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.397ns (73.342%)  route 0.508ns (26.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[3]/Q
                         net (fo=2, routed)           0.508     2.160    o_keypad_row4_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.416 r  o_keypad_row4_OBUF_inst/O
                         net (fo=0)                   0.000     3.416    o_keypad_row4
    U16                                                               r  o_keypad_row4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/column_pins_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.392ns (70.637%)  route 0.578ns (29.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[2]/Q
                         net (fo=2, routed)           0.578     2.231    o_keypad_row3_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.481 r  o_keypad_row3_OBUF_inst/O
                         net (fo=0)                   0.000     3.481    o_keypad_row3
    P14                                                               r  o_keypad_row3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/column_pins_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_keypad_row1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.409ns (69.474%)  route 0.619ns (30.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.511    k/CLK
    SLICE_X0Y73          FDRE                                         r  k/column_pins_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  k/column_pins_reg[0]/Q
                         net (fo=2, routed)           0.619     2.271    o_keypad_row1_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.539 r  o_keypad_row1_OBUF_inst/O
                         net (fo=0)                   0.000     3.539    o_keypad_row1
    R12                                                               r  o_keypad_row1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.416ns (66.679%)  route 0.708ns (33.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  key_reg[1]/Q
                         net (fo=1, routed)           0.708     2.359    o_led3_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.634 r  o_led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.634    o_led3
    T9                                                                r  o_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.130ns  (logic 1.418ns (66.597%)  route 0.711ns (33.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  key_reg[0]/Q
                         net (fo=1, routed)           0.711     2.363    o_led4_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.640 r  o_led4_OBUF_inst/O
                         net (fo=0)                   0.000     3.640    o_led4
    T10                                                               r  o_led4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.212ns  (logic 1.353ns (42.111%)  route 1.859ns (57.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  key_reg[2]/Q
                         net (fo=1, routed)           1.859     3.511    o_led2_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     4.722 r  o_led2_OBUF_inst/O
                         net (fo=0)                   0.000     4.722    o_led2
    J5                                                                r  o_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.378ns  (logic 1.413ns (41.816%)  route 1.965ns (58.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    i_clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  key_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  key_reg[3]/Q
                         net (fo=1, routed)           1.965     3.604    o_led1_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.285     4.888 r  o_led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.888    o_led1
    H5                                                                r  o_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 k/keys_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.746ns  (logic 1.431ns (38.193%)  route 2.316ns (61.807%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.591     1.510    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  k/keys_reg[9]/Q
                         net (fo=5, routed)           0.203     1.855    k/sel0[7]
    SLICE_X3Y75          LUT5 (Prop_lut5_I0_O)        0.045     1.900 r  k/LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.112     4.012    LED4_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.245     5.257 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000     5.257    LED4
    E1                                                                r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_keypad_col2
                            (input port)
  Destination:            k/keys_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.601ns (39.999%)  route 2.401ns (60.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  i_keypad_col2 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col2
    T16                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_keypad_col2_IBUF_inst/O
                         net (fo=1, routed)           1.519     2.995    k/i_keypad_col2_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.124     3.119 r  k/keys[11]_i_1/O
                         net (fo=4, routed)           0.882     4.001    k/keys[11]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[11]/C

Slack:                    inf
  Source:                 i_keypad_col4
                            (input port)
  Destination:            k/keys_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.942ns  (logic 1.621ns (41.119%)  route 2.321ns (58.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  i_keypad_col4 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col4
    T14                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  i_keypad_col4_IBUF_inst/O
                         net (fo=1, routed)           1.456     2.953    k/i_keypad_col4_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.124     3.077 r  k/keys[3]_i_1/O
                         net (fo=4, routed)           0.865     3.942    k/keys[3]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[3]/C

Slack:                    inf
  Source:                 i_keypad_col2
                            (input port)
  Destination:            k/keys_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.601ns (41.202%)  route 2.284ns (58.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  i_keypad_col2 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col2
    T16                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_keypad_col2_IBUF_inst/O
                         net (fo=1, routed)           1.519     2.995    k/i_keypad_col2_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.124     3.119 r  k/keys[11]_i_1/O
                         net (fo=4, routed)           0.765     3.885    k/keys[11]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[10]/C

Slack:                    inf
  Source:                 i_keypad_col1
                            (input port)
  Destination:            k/keys_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.850ns  (logic 1.612ns (41.865%)  route 2.238ns (58.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  i_keypad_col1 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  i_keypad_col1_IBUF_inst/O
                         net (fo=1, routed)           1.485     2.948    k/i_keypad_col1_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.149     3.097 r  k/keys[15]_i_2/O
                         net (fo=4, routed)           0.753     3.850    k/keys1
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[13]/C

Slack:                    inf
  Source:                 i_keypad_col4
                            (input port)
  Destination:            k/keys_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.640ns  (logic 1.621ns (44.528%)  route 2.019ns (55.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  i_keypad_col4 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col4
    T14                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  i_keypad_col4_IBUF_inst/O
                         net (fo=1, routed)           1.456     2.953    k/i_keypad_col4_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.124     3.077 r  k/keys[3]_i_1/O
                         net (fo=4, routed)           0.563     3.640    k/keys[3]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.586     5.009    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[0]/C

Slack:                    inf
  Source:                 i_keypad_col2
                            (input port)
  Destination:            k/keys_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.635ns  (logic 1.601ns (44.035%)  route 2.034ns (55.965%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  i_keypad_col2 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col2
    T16                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_keypad_col2_IBUF_inst/O
                         net (fo=1, routed)           1.519     2.995    k/i_keypad_col2_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.124     3.119 r  k/keys[11]_i_1/O
                         net (fo=4, routed)           0.515     3.635    k/keys[11]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[9]/C

Slack:                    inf
  Source:                 i_keypad_col4
                            (input port)
  Destination:            k/keys_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.620ns  (logic 1.621ns (44.779%)  route 1.999ns (55.221%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  i_keypad_col4 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col4
    T14                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  i_keypad_col4_IBUF_inst/O
                         net (fo=1, routed)           1.456     2.953    k/i_keypad_col4_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.124     3.077 r  k/keys[3]_i_1/O
                         net (fo=4, routed)           0.543     3.620    k/keys[3]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[2]/C

Slack:                    inf
  Source:                 i_keypad_col1
                            (input port)
  Destination:            k/keys_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.616ns  (logic 1.612ns (44.565%)  route 2.005ns (55.435%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  i_keypad_col1 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col1
    N15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  i_keypad_col1_IBUF_inst/O
                         net (fo=1, routed)           1.485     2.948    k/i_keypad_col1_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.149     3.097 r  k/keys[15]_i_2/O
                         net (fo=4, routed)           0.520     3.616    k/keys1
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[15]/C

Slack:                    inf
  Source:                 i_keypad_col3
                            (input port)
  Destination:            k/keys_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.578ns  (logic 1.648ns (46.076%)  route 1.929ns (53.924%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  i_keypad_col3 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col3
    T15                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  i_keypad_col3_IBUF_inst/O
                         net (fo=1, routed)           1.218     2.717    k/i_keypad_col3_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.149     2.866 r  k/keys[7]_i_1/O
                         net (fo=4, routed)           0.711     3.578    k/keys[7]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[7]/C

Slack:                    inf
  Source:                 i_keypad_col4
                            (input port)
  Destination:            k/keys_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.563ns  (logic 1.621ns (45.487%)  route 1.942ns (54.513%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  i_keypad_col4 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col4
    T14                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  i_keypad_col4_IBUF_inst/O
                         net (fo=1, routed)           1.456     2.953    k/i_keypad_col4_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.124     3.077 r  k/keys[3]_i_1/O
                         net (fo=4, routed)           0.487     3.563    k/keys[3]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.588     5.011    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_keypad_col3
                            (input port)
  Destination:            k/keys_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.795ns  (logic 0.311ns (39.138%)  route 0.484ns (60.862%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  i_keypad_col3 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col3
    T15                  IBUF (Prop_ibuf_I_O)         0.267     0.267 f  i_keypad_col3_IBUF_inst/O
                         net (fo=1, routed)           0.484     0.751    k/i_keypad_col3_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.044     0.795 r  k/keys[7]_i_1/O
                         net (fo=4, routed)           0.000     0.795    k/keys[7]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[6]/C

Slack:                    inf
  Source:                 i_keypad_col3
                            (input port)
  Destination:            k/keys_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.311ns (33.606%)  route 0.615ns (66.394%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  i_keypad_col3 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col3
    T15                  IBUF (Prop_ibuf_I_O)         0.267     0.267 f  i_keypad_col3_IBUF_inst/O
                         net (fo=1, routed)           0.484     0.751    k/i_keypad_col3_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.044     0.795 r  k/keys[7]_i_1/O
                         net (fo=4, routed)           0.131     0.926    k/keys[7]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[5]/C

Slack:                    inf
  Source:                 i_keypad_col1
                            (input port)
  Destination:            k/keys_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.275ns (28.385%)  route 0.693ns (71.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  i_keypad_col1 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  i_keypad_col1_IBUF_inst/O
                         net (fo=1, routed)           0.600     0.831    k/i_keypad_col1_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.044     0.875 r  k/keys[15]_i_2/O
                         net (fo=4, routed)           0.093     0.968    k/keys1
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[14]/C

Slack:                    inf
  Source:                 i_keypad_col1
                            (input port)
  Destination:            k/keys_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.027ns  (logic 0.275ns (26.752%)  route 0.752ns (73.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  i_keypad_col1 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  i_keypad_col1_IBUF_inst/O
                         net (fo=1, routed)           0.600     0.831    k/i_keypad_col1_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.044     0.875 r  k/keys[15]_i_2/O
                         net (fo=4, routed)           0.152     1.027    k/keys1
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.023    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[12]/C

Slack:                    inf
  Source:                 i_keypad_col3
                            (input port)
  Destination:            k/keys_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.311ns (30.214%)  route 0.719ns (69.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  i_keypad_col3 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col3
    T15                  IBUF (Prop_ibuf_I_O)         0.267     0.267 f  i_keypad_col3_IBUF_inst/O
                         net (fo=1, routed)           0.484     0.751    k/i_keypad_col3_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.044     0.795 r  k/keys[7]_i_1/O
                         net (fo=4, routed)           0.235     1.030    k/keys[7]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.023    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[4]/C

Slack:                    inf
  Source:                 i_keypad_col4
                            (input port)
  Destination:            k/keys_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.310ns (29.256%)  route 0.748ns (70.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  i_keypad_col4 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col4
    T14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  i_keypad_col4_IBUF_inst/O
                         net (fo=1, routed)           0.570     0.834    k/i_keypad_col4_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.879 r  k/keys[3]_i_1/O
                         net (fo=4, routed)           0.179     1.058    k/keys[3]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    k/CLK
    SLICE_X3Y75          FDRE                                         r  k/keys_reg[1]/C

Slack:                    inf
  Source:                 i_keypad_col2
                            (input port)
  Destination:            k/keys_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.289ns (27.065%)  route 0.780ns (72.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  i_keypad_col2 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col2
    T16                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  i_keypad_col2_IBUF_inst/O
                         net (fo=1, routed)           0.639     0.883    k/i_keypad_col2_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.928 r  k/keys[11]_i_1/O
                         net (fo=4, routed)           0.141     1.069    k/keys[11]_i_1_n_0
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.858     2.023    k/CLK
    SLICE_X4Y75          FDRE                                         r  k/keys_reg[8]/C

Slack:                    inf
  Source:                 i_keypad_col1
                            (input port)
  Destination:            k/keys_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.275ns (25.611%)  route 0.798ns (74.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  i_keypad_col1 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col1
    N15                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  i_keypad_col1_IBUF_inst/O
                         net (fo=1, routed)           0.600     0.831    k/i_keypad_col1_IBUF
    SLICE_X0Y75          LUT1 (Prop_lut1_I0_O)        0.044     0.875 r  k/keys[15]_i_2/O
                         net (fo=4, routed)           0.198     1.072    k/keys1
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    k/CLK
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[15]/C

Slack:                    inf
  Source:                 i_keypad_col4
                            (input port)
  Destination:            k/keys_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.310ns (28.837%)  route 0.764ns (71.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  i_keypad_col4 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col4
    T14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 f  i_keypad_col4_IBUF_inst/O
                         net (fo=1, routed)           0.570     0.834    k/i_keypad_col4_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.045     0.879 r  k/keys[3]_i_1/O
                         net (fo=4, routed)           0.194     1.073    k/keys[3]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    k/CLK
    SLICE_X1Y75          FDRE                                         r  k/keys_reg[2]/C

Slack:                    inf
  Source:                 i_keypad_col3
                            (input port)
  Destination:            k/keys_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.311ns (28.070%)  route 0.797ns (71.930%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  i_keypad_col3 (IN)
                         net (fo=0)                   0.000     0.000    i_keypad_col3
    T15                  IBUF (Prop_ibuf_I_O)         0.267     0.267 f  i_keypad_col3_IBUF_inst/O
                         net (fo=1, routed)           0.484     0.751    k/i_keypad_col3_IBUF
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.044     0.795 r  k/keys[7]_i_1/O
                         net (fo=4, routed)           0.313     1.108    k/keys[7]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.861     2.026    k/CLK
    SLICE_X2Y75          FDRE                                         r  k/keys_reg[7]/C





