## A Harvard-structure CPU which supports 31 Mips instructions