Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Nov 28 18:58:53 2022
| Host         : brian-desktopPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file l5_top_timing_summary_routed.rpt -pb l5_top_timing_summary_routed.pb -rpx l5_top_timing_summary_routed.rpx -warn_on_violation
| Design       : l5_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    1           
TIMING-18  Warning   Missing input or output delay   11          
TIMING-20  Warning   Non-clocked latch               5           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: filter/D_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: filter/N_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: filter/Q_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: filter/R_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: register/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: register/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: register/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: register/state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw_b/z_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw_d/z_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw_n/z_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw_q/z_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sw_r/z_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.398        0.000                      0                  189        0.168        0.000                      0                  189        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.398        0.000                      0                  189        0.168        0.000                      0                  189        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.398ns  (required time - arrival time)
  Source:                 motorPulse/count_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorPulse/count_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@15.000ns - clk fall@5.000ns)
  Data Path Delay:        3.631ns  (logic 1.888ns (51.992%)  route 1.743ns (48.008%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 19.854 - 15.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.631    10.152    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.611 f  motorPulse/count_reg[26]/Q
                         net (fo=29, routed)          1.743    12.355    motorPulse/p_0_in
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.124    12.479 r  motorPulse/count[0]_i_5__4/O
                         net (fo=1, routed)           0.000    12.479    motorPulse/count[0]_i_5__4_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.880 r  motorPulse/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.880    motorPulse/count_reg[0]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  motorPulse/count_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.994    motorPulse/count_reg[4]_i_1__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  motorPulse/count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.108    motorPulse/count_reg[8]_i_1__4_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  motorPulse/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.222    motorPulse/count_reg[12]_i_1__4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  motorPulse/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.336    motorPulse/count_reg[16]_i_1__4_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  motorPulse/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.450    motorPulse/count_reg[20]_i_1__4_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.784 r  motorPulse/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.784    motorPulse/count_reg[24]_i_1_n_6
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.513    19.854    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.298    20.152    
                         clock uncertainty           -0.035    20.117    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.065    20.182    motorPulse/count_reg[25]
  -------------------------------------------------------------------
                         required time                         20.182    
                         arrival time                         -13.784    
  -------------------------------------------------------------------
                         slack                                  6.398    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 sw_n/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_n/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.920ns (53.923%)  route 1.641ns (46.077%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_n/CLK
    SLICE_X3Y18          FDRE                                         r  sw_n/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sw_n/count_reg[22]/Q
                         net (fo=26, routed)          1.641     7.245    sw_n/count_reg[22]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124     7.369 r  sw_n/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.369    sw_n/count[0]_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 r  sw_n/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.919    sw_n/count_reg[0]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  sw_n/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.033    sw_n/count_reg[4]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  sw_n/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.147    sw_n/count_reg[8]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  sw_n/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.261    sw_n/count_reg[12]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  sw_n/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.375    sw_n/count_reg[16]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.709 r  sw_n/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.709    sw_n/count_reg[20]_i_1_n_6
    SLICE_X3Y18          FDRE                                         r  sw_n/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.509    14.850    sw_n/CLK
    SLICE_X3Y18          FDRE                                         r  sw_n/count_reg[21]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.062    15.175    sw_n/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 sw_n/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_n/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 1.899ns (53.650%)  route 1.641ns (46.350%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_n/CLK
    SLICE_X3Y18          FDRE                                         r  sw_n/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sw_n/count_reg[22]/Q
                         net (fo=26, routed)          1.641     7.245    sw_n/count_reg[22]
    SLICE_X3Y13          LUT5 (Prop_lut5_I2_O)        0.124     7.369 r  sw_n/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.369    sw_n/count[0]_i_5_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.919 r  sw_n/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.919    sw_n/count_reg[0]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.033 r  sw_n/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.033    sw_n/count_reg[4]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.147 r  sw_n/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.147    sw_n/count_reg[8]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.261 r  sw_n/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.261    sw_n/count_reg[12]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.375 r  sw_n/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.375    sw_n/count_reg[16]_i_1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.688 r  sw_n/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.688    sw_n/count_reg[20]_i_1_n_4
    SLICE_X3Y18          FDRE                                         r  sw_n/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.509    14.850    sw_n/CLK
    SLICE_X3Y18          FDRE                                         r  sw_n/count_reg[23]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDRE (Setup_fdre_C_D)        0.062    15.175    sw_n/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 motorPulse/count_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorPulse/count_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@15.000ns - clk fall@5.000ns)
  Data Path Delay:        3.517ns  (logic 1.774ns (50.436%)  route 1.743ns (49.564%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 19.853 - 15.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.631    10.152    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.611 f  motorPulse/count_reg[26]/Q
                         net (fo=29, routed)          1.743    12.355    motorPulse/p_0_in
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.124    12.479 r  motorPulse/count[0]_i_5__4/O
                         net (fo=1, routed)           0.000    12.479    motorPulse/count[0]_i_5__4_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.880 r  motorPulse/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.880    motorPulse/count_reg[0]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  motorPulse/count_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.994    motorPulse/count_reg[4]_i_1__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  motorPulse/count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.108    motorPulse/count_reg[8]_i_1__4_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  motorPulse/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.222    motorPulse/count_reg[12]_i_1__4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  motorPulse/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.336    motorPulse/count_reg[16]_i_1__4_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.670 r  motorPulse/count_reg[20]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    13.670    motorPulse/count_reg[20]_i_1__4_n_6
    SLICE_X1Y33          FDRE                                         r  motorPulse/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.512    19.853    motorPulse/count_reg[0]_0
    SLICE_X1Y33          FDRE                                         r  motorPulse/count_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.127    
                         clock uncertainty           -0.035    20.092    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.065    20.157    motorPulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                         20.157    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 motorPulse/count_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorPulse/count_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@15.000ns - clk fall@5.000ns)
  Data Path Delay:        3.525ns  (logic 1.782ns (50.548%)  route 1.743ns (49.452%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 19.854 - 15.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.631    10.152    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.611 f  motorPulse/count_reg[26]/Q
                         net (fo=29, routed)          1.743    12.355    motorPulse/p_0_in
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.124    12.479 r  motorPulse/count[0]_i_5__4/O
                         net (fo=1, routed)           0.000    12.479    motorPulse/count[0]_i_5__4_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.880 r  motorPulse/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.880    motorPulse/count_reg[0]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  motorPulse/count_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.994    motorPulse/count_reg[4]_i_1__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  motorPulse/count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.108    motorPulse/count_reg[8]_i_1__4_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  motorPulse/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.222    motorPulse/count_reg[12]_i_1__4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  motorPulse/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.336    motorPulse/count_reg[16]_i_1__4_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  motorPulse/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.450    motorPulse/count_reg[20]_i_1__4_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.678 r  motorPulse/count_reg[24]_i_1/CO[2]
                         net (fo=1, routed)           0.000    13.678    motorPulse/count_reg[24]_i_1_n_1
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.513    19.854    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.298    20.152    
                         clock uncertainty           -0.035    20.117    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.049    20.166    motorPulse/count_reg[26]
  -------------------------------------------------------------------
                         required time                         20.166    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.504ns  (required time - arrival time)
  Source:                 sw_q/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_q/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.920ns (54.510%)  route 1.602ns (45.490%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_q/CLK
    SLICE_X0Y18          FDRE                                         r  sw_q/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sw_q/count_reg[21]/Q
                         net (fo=26, routed)          1.602     7.207    sw_q/count_reg[21]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.331 r  sw_q/count[0]_i_5__1/O
                         net (fo=1, routed)           0.000     7.331    sw_q/count[0]_i_5__1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.881 r  sw_q/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.881    sw_q/count_reg[0]_i_1__1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  sw_q/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.995    sw_q/count_reg[4]_i_1__1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  sw_q/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.109    sw_q/count_reg[8]_i_1__1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  sw_q/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.223    sw_q/count_reg[12]_i_1__1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  sw_q/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.337    sw_q/count_reg[16]_i_1__1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.671 r  sw_q/count_reg[20]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     8.671    sw_q/count_reg[20]_i_1__1_n_6
    SLICE_X0Y18          FDRE                                         r  sw_q/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.509    14.850    sw_q/CLK
    SLICE_X0Y18          FDRE                                         r  sw_q/count_reg[21]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.175    sw_q/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  6.504    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 motorPulse/count_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorPulse/count_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@15.000ns - clk fall@5.000ns)
  Data Path Delay:        3.496ns  (logic 1.753ns (50.138%)  route 1.743ns (49.862%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 19.853 - 15.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.631    10.152    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.611 f  motorPulse/count_reg[26]/Q
                         net (fo=29, routed)          1.743    12.355    motorPulse/p_0_in
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.124    12.479 r  motorPulse/count[0]_i_5__4/O
                         net (fo=1, routed)           0.000    12.479    motorPulse/count[0]_i_5__4_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.880 r  motorPulse/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.880    motorPulse/count_reg[0]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  motorPulse/count_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.994    motorPulse/count_reg[4]_i_1__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  motorPulse/count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.108    motorPulse/count_reg[8]_i_1__4_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  motorPulse/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.222    motorPulse/count_reg[12]_i_1__4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  motorPulse/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.336    motorPulse/count_reg[16]_i_1__4_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.649 r  motorPulse/count_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    13.649    motorPulse/count_reg[20]_i_1__4_n_4
    SLICE_X1Y33          FDRE                                         r  motorPulse/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.512    19.853    motorPulse/count_reg[0]_0
    SLICE_X1Y33          FDRE                                         r  motorPulse/count_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.274    20.127    
                         clock uncertainty           -0.035    20.092    
    SLICE_X1Y33          FDRE (Setup_fdre_C_D)        0.065    20.157    motorPulse/count_reg[23]
  -------------------------------------------------------------------
                         required time                         20.157    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 motorPulse/count_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motorPulse/count_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk fall@15.000ns - clk fall@5.000ns)
  Data Path Delay:        3.520ns  (logic 1.777ns (50.478%)  route 1.743ns (49.522%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 19.854 - 15.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.631    10.152    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.459    10.611 f  motorPulse/count_reg[26]/Q
                         net (fo=29, routed)          1.743    12.355    motorPulse/p_0_in
    SLICE_X1Y28          LUT2 (Prop_lut2_I1_O)        0.124    12.479 r  motorPulse/count[0]_i_5__4/O
                         net (fo=1, routed)           0.000    12.479    motorPulse/count[0]_i_5__4_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.880 r  motorPulse/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.880    motorPulse/count_reg[0]_i_2_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.994 r  motorPulse/count_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    12.994    motorPulse/count_reg[4]_i_1__4_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.108 r  motorPulse/count_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.108    motorPulse/count_reg[8]_i_1__4_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.222 r  motorPulse/count_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.222    motorPulse/count_reg[12]_i_1__4_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.336 r  motorPulse/count_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.336    motorPulse/count_reg[16]_i_1__4_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.450 r  motorPulse/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    13.450    motorPulse/count_reg[20]_i_1__4_n_0
    SLICE_X1Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.673 r  motorPulse/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.673    motorPulse/count_reg[24]_i_1_n_7
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk fall edge)       15.000    15.000 f  
    W5                                                0.000    15.000 f  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    18.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.513    19.854    motorPulse/count_reg[0]_0
    SLICE_X1Y34          FDRE                                         r  motorPulse/count_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.298    20.152    
                         clock uncertainty           -0.035    20.117    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)        0.065    20.182    motorPulse/count_reg[24]
  -------------------------------------------------------------------
                         required time                         20.182    
                         arrival time                         -13.673    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 sw_q/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_q/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.899ns (54.238%)  route 1.602ns (45.762%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_q/CLK
    SLICE_X0Y18          FDRE                                         r  sw_q/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     5.604 f  sw_q/count_reg[21]/Q
                         net (fo=26, routed)          1.602     7.207    sw_q/count_reg[21]
    SLICE_X0Y13          LUT5 (Prop_lut5_I1_O)        0.124     7.331 r  sw_q/count[0]_i_5__1/O
                         net (fo=1, routed)           0.000     7.331    sw_q/count[0]_i_5__1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.881 r  sw_q/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.881    sw_q/count_reg[0]_i_1__1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.995 r  sw_q/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.995    sw_q/count_reg[4]_i_1__1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.109 r  sw_q/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.109    sw_q/count_reg[8]_i_1__1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.223 r  sw_q/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.223    sw_q/count_reg[12]_i_1__1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.337 r  sw_q/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.337    sw_q/count_reg[16]_i_1__1_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.650 r  sw_q/count_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     8.650    sw_q/count_reg[20]_i_1__1_n_4
    SLICE_X0Y18          FDRE                                         r  sw_q/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.509    14.850    sw_q/CLK
    SLICE_X0Y18          FDRE                                         r  sw_q/count_reg[23]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.062    15.175    sw_q/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 sw_r/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.966ns (55.418%)  route 1.582ns (44.582%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.626     5.147    sw_r/CLK
    SLICE_X6Y17          FDRE                                         r  sw_r/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y17          FDRE (Prop_fdre_C_Q)         0.518     5.665 f  sw_r/count_reg[23]/Q
                         net (fo=27, routed)          1.582     7.247    sw_r/count_reg[23]
    SLICE_X6Y12          LUT5 (Prop_lut5_I3_O)        0.124     7.371 r  sw_r/count[0]_i_5__2/O
                         net (fo=1, routed)           0.000     7.371    sw_r/count[0]_i_5__2_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.904 r  sw_r/count_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.904    sw_r/count_reg[0]_i_1__2_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.021 r  sw_r/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.021    sw_r/count_reg[4]_i_1__2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.138 r  sw_r/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.138    sw_r/count_reg[8]_i_1__2_n_0
    SLICE_X6Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.255 r  sw_r/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.255    sw_r/count_reg[12]_i_1__2_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.372 r  sw_r/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.372    sw_r/count_reg[16]_i_1__2_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.695 r  sw_r/count_reg[20]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     8.695    sw_r/count_reg[20]_i_1__2_n_6
    SLICE_X6Y17          FDRE                                         r  sw_r/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.509    14.850    sw_r/CLK
    SLICE_X6Y17          FDRE                                         r  sw_r/count_reg[21]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X6Y17          FDRE (Setup_fdre_C_D)        0.109    15.221    sw_r/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sw_n/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_n/z_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.839%)  route 0.115ns (38.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    sw_n/CLK
    SLICE_X3Y18          FDRE                                         r  sw_n/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  sw_n/count_reg[22]/Q
                         net (fo=26, routed)          0.115     1.727    sw_n/count_reg[22]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.045     1.772 r  sw_n/z_i_1/O
                         net (fo=1, routed)           0.000     1.772    sw_n/z_i_1_n_0
    SLICE_X2Y18          FDRE                                         r  sw_n/z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    sw_n/CLK
    SLICE_X2Y18          FDRE                                         r  sw_n/z_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.120     1.604    sw_n/z_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_r/held_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.168%)  route 0.156ns (37.832%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    sw_r/CLK
    SLICE_X7Y14          FDRE                                         r  sw_r/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  sw_r/held_reg/Q
                         net (fo=27, routed)          0.156     1.769    sw_r/held
    SLICE_X6Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  sw_r/count[8]_i_5__2/O
                         net (fo=1, routed)           0.000     1.814    sw_r/count[8]_i_5__2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.884 r  sw_r/count_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.884    sw_r/count_reg[8]_i_1__2_n_7
    SLICE_X6Y14          FDRE                                         r  sw_r/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.859     1.986    sw_r/CLK
    SLICE_X6Y14          FDRE                                         r  sw_r/count_reg[8]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.134     1.619    sw_r/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sw_r/held_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.252ns (61.196%)  route 0.160ns (38.804%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    sw_r/CLK
    SLICE_X7Y14          FDRE                                         r  sw_r/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 f  sw_r/held_reg/Q
                         net (fo=27, routed)          0.160     1.773    sw_r/held
    SLICE_X6Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  sw_r/count[8]_i_4__2/O
                         net (fo=1, routed)           0.000     1.818    sw_r/count[8]_i_4__2_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.884 r  sw_r/count_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.884    sw_r/count_reg[8]_i_1__2_n_6
    SLICE_X6Y14          FDRE                                         r  sw_r/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.859     1.986    sw_r/CLK
    SLICE_X6Y14          FDRE                                         r  sw_r/count_reg[9]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X6Y14          FDRE (Hold_fdre_C_D)         0.134     1.619    sw_r/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sw_d/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_d/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.592     1.475    sw_d/CLK
    SLICE_X2Y12          FDRE                                         r  sw_d/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  sw_d/count_reg[11]/Q
                         net (fo=1, routed)           0.137     1.776    sw_d/count_reg_n_0_[11]
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  sw_d/count[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.821    sw_d/count[8]_i_2__0_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.885 r  sw_d/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    sw_d/count_reg[8]_i_1__0_n_4
    SLICE_X2Y12          FDRE                                         r  sw_d/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.862     1.989    sw_d/CLK
    SLICE_X2Y12          FDRE                                         r  sw_d/count_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.134     1.609    sw_d/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sw_d/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_d/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.591     1.474    sw_d/CLK
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sw_d/count_reg[15]/Q
                         net (fo=1, routed)           0.137     1.775    sw_d/count_reg_n_0_[15]
    SLICE_X2Y13          LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  sw_d/count[12]_i_2__0/O
                         net (fo=1, routed)           0.000     1.820    sw_d/count[12]_i_2__0_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  sw_d/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    sw_d/count_reg[12]_i_1__0_n_4
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.861     1.988    sw_d/CLK
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.134     1.608    sw_d/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sw_d/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_d/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.591     1.474    sw_d/CLK
    SLICE_X2Y14          FDRE                                         r  sw_d/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  sw_d/count_reg[19]/Q
                         net (fo=1, routed)           0.137     1.775    sw_d/count_reg_n_0_[19]
    SLICE_X2Y14          LUT5 (Prop_lut5_I4_O)        0.045     1.820 r  sw_d/count[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.820    sw_d/count[16]_i_2__0_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.884 r  sw_d/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    sw_d/count_reg[16]_i_1__0_n_4
    SLICE_X2Y14          FDRE                                         r  sw_d/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.861     1.988    sw_d/CLK
    SLICE_X2Y14          FDRE                                         r  sw_d/count_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    sw_d/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sw_d/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_d/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.593     1.476    sw_d/CLK
    SLICE_X2Y10          FDRE                                         r  sw_d/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  sw_d/count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.777    sw_d/count_reg_n_0_[3]
    SLICE_X2Y10          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  sw_d/count[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.822    sw_d/count[0]_i_3__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  sw_d/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    sw_d/count_reg[0]_i_1__0_n_4
    SLICE_X2Y10          FDRE                                         r  sw_d/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.864     1.991    sw_d/CLK
    SLICE_X2Y10          FDRE                                         r  sw_d/count_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.610    sw_d/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sw_d/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_d/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.593     1.476    sw_d/CLK
    SLICE_X2Y11          FDRE                                         r  sw_d/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  sw_d/count_reg[7]/Q
                         net (fo=1, routed)           0.137     1.777    sw_d/count_reg_n_0_[7]
    SLICE_X2Y11          LUT5 (Prop_lut5_I4_O)        0.045     1.822 r  sw_d/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.822    sw_d/count[4]_i_2__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.886 r  sw_d/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    sw_d/count_reg[4]_i_1__0_n_4
    SLICE_X2Y11          FDRE                                         r  sw_d/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.864     1.991    sw_d/CLK
    SLICE_X2Y11          FDRE                                         r  sw_d/count_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.134     1.610    sw_d/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sw_r/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    sw_r/CLK
    SLICE_X6Y16          FDRE                                         r  sw_r/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  sw_r/count_reg[19]/Q
                         net (fo=1, routed)           0.137     1.772    sw_r/count_reg_n_0_[19]
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.045     1.817 r  sw_r/count[16]_i_2__2/O
                         net (fo=1, routed)           0.000     1.817    sw_r/count[16]_i_2__2_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.881 r  sw_r/count_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.881    sw_r/count_reg[16]_i_1__2_n_4
    SLICE_X6Y16          FDRE                                         r  sw_r/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    sw_r/CLK
    SLICE_X6Y16          FDRE                                         r  sw_r/count_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X6Y16          FDRE (Hold_fdre_C_D)         0.134     1.605    sw_r/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sw_r/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_r/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.590     1.473    sw_r/CLK
    SLICE_X6Y12          FDRE                                         r  sw_r/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  sw_r/count_reg[3]/Q
                         net (fo=1, routed)           0.137     1.774    sw_r/count_reg_n_0_[3]
    SLICE_X6Y12          LUT5 (Prop_lut5_I4_O)        0.045     1.819 r  sw_r/count[0]_i_3__2/O
                         net (fo=1, routed)           0.000     1.819    sw_r/count[0]_i_3__2_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.883 r  sw_r/count_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.883    sw_r/count_reg[0]_i_1__2_n_4
    SLICE_X6Y12          FDRE                                         r  sw_r/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.860     1.987    sw_r/CLK
    SLICE_X6Y12          FDRE                                         r  sw_r/count_reg[3]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X6Y12          FDRE (Hold_fdre_C_D)         0.134     1.607    sw_r/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y28    motorPulse/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    motorPulse/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    motorPulse/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    motorPulse/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    motorPulse/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    motorPulse/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y31    motorPulse/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    motorPulse/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y32    motorPulse/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    motorPulse/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    motorPulse/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    motorPulse/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y28    motorPulse/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    motorPulse/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y31    motorPulse/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/R_out_reg/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.312ns (52.889%)  route 3.841ns (47.111%))
  Logic Levels:           4  (LDPE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          LDPE                         0.000     0.000 r  filter/R_out_reg/G
    SLICE_X4Y16          LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 f  filter/R_out_reg/Q
                         net (fo=17, routed)          1.174     1.733    register/r_filtered
    SLICE_X1Y16          LUT6 (Prop_lut6_I1_O)        0.124     1.857 r  register/LED_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.587     2.444    register/LED_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I2_O)        0.124     2.568 r  register/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.080     4.648    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.153 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.153    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/N_out_reg/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.409ns (61.159%)  route 0.895ns (38.841%))
  Logic Levels:           3  (LDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          LDCE                         0.000     0.000 r  filter/N_out_reg/G
    SLICE_X4Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  filter/N_out_reg/Q
                         net (fo=6, routed)           0.383     0.541    register/n_filtered
    SLICE_X1Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.586 r  register/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.512     1.098    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.304 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.304    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motorPulse/m_pulse_reg/C
                            (falling edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 3.989ns (65.789%)  route 2.074ns (34.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.629    10.150    motorPulse/count_reg[0]_0
    SLICE_X0Y32          FDRE                                         r  motorPulse/m_pulse_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.459    10.609 r  motorPulse/m_pulse_reg/Q
                         net (fo=3, routed)           2.074    12.683    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    16.213 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.213    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 4.442ns (52.966%)  route 3.944ns (47.034%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    register/CLK
    SLICE_X5Y16          FDCE                                         r  register/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  register/state_reg[2]/Q
                         net (fo=15, routed)          1.190     6.794    register/Q[2]
    SLICE_X1Y15          LUT4 (Prop_lut4_I3_O)        0.154     6.948 r  register/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.674     7.622    register/LED_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.327     7.949 r  register/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.080    10.030    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.534 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.534    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.098ns  (logic 3.970ns (65.110%)  route 2.128ns (34.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.631     5.152    register/CLK
    SLICE_X1Y15          FDCE                                         r  register/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  register/state_reg[3]/Q
                         net (fo=11, routed)          2.128     7.736    C_LED_OBUF[3]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.250 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.250    C_LED[3]
    U15                                                               r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.027ns  (logic 3.957ns (65.651%)  route 2.070ns (34.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.630     5.151    register/CLK
    SLICE_X1Y16          FDCE                                         r  register/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  register/state_reg[0]/Q
                         net (fo=17, routed)          2.070     7.678    C_LED_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.179 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.179    C_LED[0]
    U19                                                               r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.026ns  (logic 3.965ns (65.797%)  route 2.061ns (34.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    register/CLK
    SLICE_X5Y16          FDCE                                         r  register/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  register/state_reg[2]/Q
                         net (fo=15, routed)          2.061     7.665    C_LED_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.174 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.174    C_LED[2]
    W18                                                               r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 3.965ns (69.390%)  route 1.749ns (30.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.630     5.151    register/CLK
    SLICE_X1Y16          FDCE                                         r  register/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  register/state_reg[1]/Q
                         net (fo=16, routed)          1.749     7.356    C_LED_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.509    10.865 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.865    C_LED[1]
    V19                                                               r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_n/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/D_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.670ns (29.520%)  route 1.600ns (70.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_n/CLK
    SLICE_X2Y18          FDRE                                         r  sw_n/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sw_n/z_reg/Q
                         net (fo=3, routed)           0.970     6.636    filter/n_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.788 f  filter/R_out1/O
                         net (fo=4, routed)           0.630     7.418    filter/R_out1_n_0
    SLICE_X4Y16          LDCE                                         f  filter/D_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_n/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/N_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.670ns (29.520%)  route 1.600ns (70.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_n/CLK
    SLICE_X2Y18          FDRE                                         r  sw_n/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sw_n/z_reg/Q
                         net (fo=3, routed)           0.970     6.636    filter/n_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.788 f  filter/R_out1/O
                         net (fo=4, routed)           0.630     7.418    filter/R_out1_n_0
    SLICE_X4Y16          LDCE                                         f  filter/N_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_n/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/Q_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.670ns (29.520%)  route 1.600ns (70.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_n/CLK
    SLICE_X2Y18          FDRE                                         r  sw_n/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sw_n/z_reg/Q
                         net (fo=3, routed)           0.970     6.636    filter/n_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.788 f  filter/R_out1/O
                         net (fo=4, routed)           0.630     7.418    filter/R_out1_n_0
    SLICE_X4Y16          LDCE                                         f  filter/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_n/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/R_out_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.670ns (29.520%)  route 1.600ns (70.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.627     5.148    sw_n/CLK
    SLICE_X2Y18          FDRE                                         r  sw_n/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sw_n/z_reg/Q
                         net (fo=3, routed)           0.970     6.636    filter/n_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I1_O)        0.152     6.788 f  filter/R_out1/O
                         net (fo=4, routed)           0.630     7.418    filter/R_out1_n_0
    SLICE_X4Y16          LDPE                                         f  filter/R_out_reg/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_d/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/D_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.589     1.472    sw_d/CLK
    SLICE_X4Y15          FDRE                                         r  sw_d/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_d/z_reg/Q
                         net (fo=3, routed)           0.130     1.744    filter/d_db
    SLICE_X4Y16          LDCE                                         r  filter/D_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_q/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/Q_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.859%)  route 0.188ns (57.141%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    sw_q/CLK
    SLICE_X4Y17          FDRE                                         r  sw_q/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sw_q/z_reg/Q
                         net (fo=3, routed)           0.188     1.799    filter/q_db
    SLICE_X4Y16          LDCE                                         r  filter/Q_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_b/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outputLog/m_signal_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.189ns (49.327%)  route 0.194ns (50.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    sw_b/CLK
    SLICE_X1Y19          FDRE                                         r  sw_b/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sw_b/z_reg/Q
                         net (fo=6, routed)           0.194     1.805    register/b_db
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.048     1.853 r  register/m_signal_reg_i_1/O
                         net (fo=1, routed)           0.000     1.853    outputLog/m_pulse_reg
    SLICE_X2Y17          LDCE                                         r  outputLog/m_signal_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_n/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/N_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    sw_n/CLK
    SLICE_X2Y18          FDRE                                         r  sw_n/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  sw_n/z_reg/Q
                         net (fo=3, routed)           0.232     1.867    filter/n_db
    SLICE_X4Y16          LDCE                                         r  filter/N_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_q/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/D_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.189ns (31.808%)  route 0.405ns (68.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    sw_q/CLK
    SLICE_X4Y17          FDRE                                         r  sw_q/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  sw_q/z_reg/Q
                         net (fo=3, routed)           0.167     1.778    filter/q_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.048     1.826 f  filter/R_out1/O
                         net (fo=4, routed)           0.239     2.064    filter/R_out1_n_0
    SLICE_X4Y16          LDCE                                         f  filter/D_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_q/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/N_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.189ns (31.808%)  route 0.405ns (68.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    sw_q/CLK
    SLICE_X4Y17          FDRE                                         r  sw_q/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  sw_q/z_reg/Q
                         net (fo=3, routed)           0.167     1.778    filter/q_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.048     1.826 f  filter/R_out1/O
                         net (fo=4, routed)           0.239     2.064    filter/R_out1_n_0
    SLICE_X4Y16          LDCE                                         f  filter/N_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_q/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/Q_out_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.189ns (31.808%)  route 0.405ns (68.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    sw_q/CLK
    SLICE_X4Y17          FDRE                                         r  sw_q/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  sw_q/z_reg/Q
                         net (fo=3, routed)           0.167     1.778    filter/q_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.048     1.826 f  filter/R_out1/O
                         net (fo=4, routed)           0.239     2.064    filter/R_out1_n_0
    SLICE_X4Y16          LDCE                                         f  filter/Q_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_q/z_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/R_out_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.189ns (31.808%)  route 0.405ns (68.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.587     1.470    sw_q/CLK
    SLICE_X4Y17          FDRE                                         r  sw_q/z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  sw_q/z_reg/Q
                         net (fo=3, routed)           0.167     1.778    filter/q_db
    SLICE_X4Y16          LUT4 (Prop_lut4_I3_O)        0.048     1.826 f  filter/R_out1/O
                         net (fo=4, routed)           0.239     2.064    filter/R_out1_n_0
    SLICE_X4Y16          LDPE                                         f  filter/R_out_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.351ns (77.419%)  route 0.394ns (22.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.590     1.473    register/CLK
    SLICE_X1Y16          FDCE                                         r  register/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  register/state_reg[1]/Q
                         net (fo=16, routed)          0.394     2.008    C_LED_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.218 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.218    C_LED[1]
    V19                                                               r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.351ns (72.283%)  route 0.518ns (27.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.588     1.471    register/CLK
    SLICE_X5Y16          FDCE                                         r  register/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  register/state_reg[2]/Q
                         net (fo=15, routed)          0.518     2.130    C_LED_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.340 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.340    C_LED[2]
    W18                                                               r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/held_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.578ns (41.559%)  route 2.219ns (58.441%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  B_IBUF_inst/O
                         net (fo=27, routed)          1.699     3.153    sw_b/B_IBUF
    SLICE_X1Y20          LUT5 (Prop_lut5_I0_O)        0.124     3.277 r  sw_b/held_i_1__3/O
                         net (fo=1, routed)           0.519     3.796    sw_b/held_i_1__3_n_0
    SLICE_X1Y20          FDRE                                         r  sw_b/held_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.508     4.849    sw_b/CLK
    SLICE_X1Y20          FDRE                                         r  sw_b/held_reg/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            sw_r/held_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.480ns  (logic 1.576ns (45.306%)  route 1.903ns (54.694%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  R_IBUF_inst/O
                         net (fo=27, routed)          1.384     2.836    sw_r/R_IBUF
    SLICE_X7Y14          LUT5 (Prop_lut5_I0_O)        0.124     2.960 r  sw_r/held_i_1__2/O
                         net (fo=1, routed)           0.519     3.480    sw_r/held_i_1__2_n_0
    SLICE_X7Y14          FDRE                                         r  sw_r/held_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.512     4.853    sw_r/CLK
    SLICE_X7Y14          FDRE                                         r  sw_r/held_reg/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/count_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.454ns (44.075%)  route 1.845ns (55.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF_inst/O
                         net (fo=27, routed)          1.845     3.298    sw_b/B_IBUF
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502     4.843    sw_b/CLK
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[20]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.454ns (44.075%)  route 1.845ns (55.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF_inst/O
                         net (fo=27, routed)          1.845     3.298    sw_b/B_IBUF
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502     4.843    sw_b/CLK
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[21]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.454ns (44.075%)  route 1.845ns (55.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF_inst/O
                         net (fo=27, routed)          1.845     3.298    sw_b/B_IBUF
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502     4.843    sw_b/CLK
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[22]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.454ns (44.075%)  route 1.845ns (55.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF_inst/O
                         net (fo=27, routed)          1.845     3.298    sw_b/B_IBUF
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.502     4.843    sw_b/CLK
    SLICE_X0Y24          FDRE                                         r  sw_b/count_reg[23]/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            sw_d/held_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.280ns  (logic 1.565ns (47.723%)  route 1.715ns (52.277%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  D_IBUF_inst/O
                         net (fo=27, routed)          1.313     2.754    sw_d/D_IBUF
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124     2.878 r  sw_d/held_i_1__0/O
                         net (fo=1, routed)           0.402     3.280    sw_d/held_i_1__0_n_0
    SLICE_X4Y12          FDRE                                         r  sw_d/held_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.513     4.854    sw_d/CLK
    SLICE_X4Y12          FDRE                                         r  sw_d/held_reg/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.454ns (46.027%)  route 1.705ns (53.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF_inst/O
                         net (fo=27, routed)          1.705     3.158    sw_b/B_IBUF
    SLICE_X0Y23          FDRE                                         r  sw_b/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504     4.845    sw_b/CLK
    SLICE_X0Y23          FDRE                                         r  sw_b/count_reg[16]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/count_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.454ns (46.027%)  route 1.705ns (53.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF_inst/O
                         net (fo=27, routed)          1.705     3.158    sw_b/B_IBUF
    SLICE_X0Y23          FDRE                                         r  sw_b/count_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504     4.845    sw_b/CLK
    SLICE_X0Y23          FDRE                                         r  sw_b/count_reg[17]/C

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            sw_b/count_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.158ns  (logic 1.454ns (46.027%)  route 1.705ns (53.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  B_IBUF_inst/O
                         net (fo=27, routed)          1.705     3.158    sw_b/B_IBUF
    SLICE_X0Y23          FDRE                                         r  sw_b/count_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         1.504     4.845    sw_b/CLK
    SLICE_X0Y23          FDRE                                         r  sw_b/count_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter/N_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.375ns  (logic 0.203ns (54.081%)  route 0.172ns (45.919%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          LDCE                         0.000     0.000 r  filter/N_out_reg/G
    SLICE_X4Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  filter/N_out_reg/Q
                         net (fo=6, routed)           0.172     0.330    register/n_filtered
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.045     0.375 r  register/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.375    register/nextState[2]
    SLICE_X5Y16          FDCE                                         r  register/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.857     1.984    register/CLK
    SLICE_X5Y16          FDCE                                         r  register/state_reg[2]/C

Slack:                    inf
  Source:                 filter/R_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.158ns (36.330%)  route 0.277ns (63.670%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          LDPE                         0.000     0.000 r  filter/R_out_reg/G
    SLICE_X4Y16          LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 f  filter/R_out_reg/Q
                         net (fo=17, routed)          0.277     0.435    register/r_filtered
    SLICE_X1Y15          FDCE                                         f  register/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.860     1.987    register/CLK
    SLICE_X1Y15          FDCE                                         r  register/state_reg[3]/C

Slack:                    inf
  Source:                 filter/N_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.243ns (55.454%)  route 0.195ns (44.546%))
  Logic Levels:           2  (LDCE=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          LDCE                         0.000     0.000 r  filter/N_out_reg/G
    SLICE_X4Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  filter/N_out_reg/Q
                         net (fo=6, routed)           0.195     0.353    register/n_filtered
    SLICE_X1Y15          MUXF7 (Prop_muxf7_S_O)       0.085     0.438 r  register/state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.438    register/nextState[3]
    SLICE_X1Y15          FDCE                                         r  register/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.860     1.987    register/CLK
    SLICE_X1Y15          FDCE                                         r  register/state_reg[3]/C

Slack:                    inf
  Source:                 filter/N_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.079%)  route 0.360ns (63.921%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          LDCE                         0.000     0.000 r  filter/N_out_reg/G
    SLICE_X4Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  filter/N_out_reg/Q
                         net (fo=6, routed)           0.360     0.518    register/n_filtered
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.045     0.563 r  register/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.563    register/nextState[0]
    SLICE_X1Y16          FDCE                                         r  register/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.859     1.986    register/CLK
    SLICE_X1Y16          FDCE                                         r  register/state_reg[0]/C

Slack:                    inf
  Source:                 filter/N_out_reg/G
                            (positive level-sensitive latch)
  Destination:            register/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.203ns (36.079%)  route 0.360ns (63.921%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          LDCE                         0.000     0.000 r  filter/N_out_reg/G
    SLICE_X4Y16          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  filter/N_out_reg/Q
                         net (fo=6, routed)           0.360     0.518    register/n_filtered
    SLICE_X1Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.563 r  register/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.563    register/nextState[1]
    SLICE_X1Y16          FDCE                                         r  register/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.859     1.986    register/CLK
    SLICE_X1Y16          FDCE                                         r  register/state_reg[1]/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            sw_d/count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.210ns (36.547%)  route 0.364ns (63.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  D_IBUF_inst/O
                         net (fo=27, routed)          0.364     0.573    sw_d/D_IBUF
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.861     1.988    sw_d/CLK
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[12]/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            sw_d/count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.210ns (36.547%)  route 0.364ns (63.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  D_IBUF_inst/O
                         net (fo=27, routed)          0.364     0.573    sw_d/D_IBUF
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.861     1.988    sw_d/CLK
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[13]/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            sw_d/count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.210ns (36.547%)  route 0.364ns (63.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  D_IBUF_inst/O
                         net (fo=27, routed)          0.364     0.573    sw_d/D_IBUF
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.861     1.988    sw_d/CLK
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[14]/C

Slack:                    inf
  Source:                 D
                            (input port)
  Destination:            sw_d/count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.210ns (36.547%)  route 0.364ns (63.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  D (IN)
                         net (fo=0)                   0.000     0.000    D
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  D_IBUF_inst/O
                         net (fo=27, routed)          0.364     0.573    sw_d/D_IBUF
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.861     1.988    sw_d/CLK
    SLICE_X2Y13          FDRE                                         r  sw_d/count_reg[15]/C

Slack:                    inf
  Source:                 N
                            (input port)
  Destination:            sw_n/count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.219ns (37.880%)  route 0.360ns (62.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  N (IN)
                         net (fo=0)                   0.000     0.000    N
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  N_IBUF_inst/O
                         net (fo=27, routed)          0.360     0.579    sw_n/N_IBUF
    SLICE_X3Y17          FDRE                                         r  sw_n/count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=162, routed)         0.858     1.985    sw_n/CLK
    SLICE_X3Y17          FDRE                                         r  sw_n/count_reg[16]/C





