// Seed: 1752059607
module module_0;
  always @(posedge id_1 or posedge 1'b0) #1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wand id_11,
    output tri0 id_12
);
  assign id_9 = id_11 == 1;
  always @(posedge 1) begin
    if (id_7) disable id_14;
    else id_9 = id_7 >= id_0;
  end
  module_0();
endmodule
