// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FPU,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=8.602750,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=5,HLS_SYN_FF=3041,HLS_SYN_LUT=4164,HLS_VERSION=2018_2}" *)

module FPU (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_rd_i,
        agg_result_rd_i_ap_vld,
        agg_result_rd_f,
        agg_result_rd_f_ap_vld,
        agg_result_b1,
        agg_result_b1_ap_vld,
        agg_result_f,
        agg_result_f_ap_vld,
        val_rs1,
        val_rs2,
        val_i,
        val_funct7,
        val_funct3
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] agg_result_rd_i;
output   agg_result_rd_i_ap_vld;
output  [31:0] agg_result_rd_f;
output   agg_result_rd_f_ap_vld;
output  [0:0] agg_result_b1;
output   agg_result_b1_ap_vld;
output  [0:0] agg_result_f;
output   agg_result_f_ap_vld;
input  [31:0] val_rs1;
input  [31:0] val_rs2;
input  [31:0] val_i;
input  [31:0] val_funct7;
input  [31:0] val_funct3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg agg_result_rd_i_ap_vld;
reg agg_result_rd_f_ap_vld;
reg agg_result_b1_ap_vld;
reg agg_result_f_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_293_p2;
reg   [31:0] reg_334;
reg   [0:0] tmp_reg_1730;
reg   [0:0] tmp_reg_1730_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_1739;
reg   [0:0] tmp_s_reg_1739_pp0_iter3_reg;
reg   [0:0] tmp_2_reg_1743;
reg   [0:0] tmp_2_reg_1743_pp0_iter3_reg;
reg   [31:0] reg_334_pp0_iter5_reg;
reg   [31:0] val_rs2_read_reg_1695;
reg   [31:0] val_rs2_read_reg_1695_pp0_iter1_reg;
reg   [31:0] val_rs2_read_reg_1695_pp0_iter2_reg;
reg   [31:0] val_rs2_read_reg_1695_pp0_iter3_reg;
reg   [31:0] val_rs2_read_reg_1695_pp0_iter4_reg;
reg   [31:0] val_rs1_read_reg_1713;
reg   [31:0] val_rs1_read_reg_1713_pp0_iter1_reg;
reg   [31:0] val_rs1_read_reg_1713_pp0_iter2_reg;
reg   [31:0] val_rs1_read_reg_1713_pp0_iter3_reg;
reg   [31:0] val_rs1_read_reg_1713_pp0_iter4_reg;
wire   [0:0] tmp_fu_340_p2;
reg   [0:0] tmp_reg_1730_pp0_iter1_reg;
reg   [0:0] tmp_reg_1730_pp0_iter2_reg;
reg   [0:0] tmp_reg_1730_pp0_iter4_reg;
reg   [0:0] tmp_reg_1730_pp0_iter5_reg;
reg   [0:0] tmp_reg_1730_pp0_iter6_reg;
wire   [0:0] tmp_s_fu_346_p2;
reg   [0:0] tmp_s_reg_1739_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_1739_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_1739_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_1739_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_1739_pp0_iter6_reg;
wire   [0:0] tmp_2_fu_352_p2;
reg   [0:0] tmp_2_reg_1743_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_1743_pp0_iter2_reg;
reg   [0:0] tmp_2_reg_1743_pp0_iter4_reg;
reg   [0:0] tmp_2_reg_1743_pp0_iter5_reg;
reg   [0:0] tmp_2_reg_1743_pp0_iter6_reg;
wire   [0:0] tmp_3_fu_358_p2;
reg   [0:0] tmp_3_reg_1747;
reg   [0:0] tmp_3_reg_1747_pp0_iter1_reg;
reg   [0:0] tmp_3_reg_1747_pp0_iter2_reg;
reg   [0:0] tmp_3_reg_1747_pp0_iter3_reg;
reg   [0:0] tmp_3_reg_1747_pp0_iter4_reg;
reg   [0:0] tmp_3_reg_1747_pp0_iter5_reg;
reg   [0:0] tmp_3_reg_1747_pp0_iter6_reg;
wire   [0:0] tmp_4_fu_364_p2;
reg   [0:0] tmp_4_reg_1751;
reg   [0:0] tmp_4_reg_1751_pp0_iter1_reg;
reg   [0:0] tmp_4_reg_1751_pp0_iter2_reg;
reg   [0:0] tmp_4_reg_1751_pp0_iter3_reg;
reg   [0:0] tmp_4_reg_1751_pp0_iter4_reg;
reg   [0:0] tmp_4_reg_1751_pp0_iter5_reg;
reg   [0:0] tmp_4_reg_1751_pp0_iter6_reg;
wire   [0:0] or_cond_40_fu_376_p2;
reg   [0:0] or_cond_40_reg_1755;
reg   [0:0] or_cond_40_reg_1755_pp0_iter1_reg;
reg   [0:0] or_cond_40_reg_1755_pp0_iter2_reg;
reg   [0:0] or_cond_40_reg_1755_pp0_iter3_reg;
reg   [0:0] or_cond_40_reg_1755_pp0_iter4_reg;
reg   [0:0] or_cond_40_reg_1755_pp0_iter5_reg;
reg   [0:0] or_cond_40_reg_1755_pp0_iter6_reg;
wire   [0:0] or_cond5_fu_382_p2;
reg   [0:0] or_cond5_reg_1759;
reg   [0:0] or_cond5_reg_1759_pp0_iter1_reg;
reg   [0:0] or_cond5_reg_1759_pp0_iter2_reg;
reg   [0:0] or_cond5_reg_1759_pp0_iter3_reg;
reg   [0:0] or_cond5_reg_1759_pp0_iter4_reg;
reg   [0:0] or_cond5_reg_1759_pp0_iter5_reg;
reg   [0:0] or_cond5_reg_1759_pp0_iter6_reg;
wire   [0:0] or_cond6_fu_394_p2;
reg   [0:0] or_cond6_reg_1763;
reg   [0:0] or_cond6_reg_1763_pp0_iter1_reg;
reg   [0:0] or_cond6_reg_1763_pp0_iter2_reg;
reg   [0:0] or_cond6_reg_1763_pp0_iter3_reg;
reg   [0:0] or_cond6_reg_1763_pp0_iter4_reg;
reg   [0:0] or_cond6_reg_1763_pp0_iter5_reg;
reg   [0:0] or_cond6_reg_1763_pp0_iter6_reg;
wire   [0:0] or_cond7_fu_400_p2;
reg   [0:0] or_cond7_reg_1767;
reg   [0:0] or_cond7_reg_1767_pp0_iter1_reg;
reg   [0:0] or_cond7_reg_1767_pp0_iter2_reg;
reg   [0:0] or_cond7_reg_1767_pp0_iter3_reg;
reg   [0:0] or_cond7_reg_1767_pp0_iter4_reg;
reg   [0:0] or_cond7_reg_1767_pp0_iter5_reg;
reg   [0:0] or_cond7_reg_1767_pp0_iter6_reg;
wire   [0:0] or_cond8_fu_406_p2;
reg   [0:0] or_cond8_reg_1771;
reg   [0:0] or_cond8_reg_1771_pp0_iter1_reg;
reg   [0:0] or_cond8_reg_1771_pp0_iter2_reg;
reg   [0:0] or_cond8_reg_1771_pp0_iter3_reg;
reg   [0:0] or_cond8_reg_1771_pp0_iter4_reg;
reg   [0:0] or_cond8_reg_1771_pp0_iter5_reg;
reg   [0:0] or_cond8_reg_1771_pp0_iter6_reg;
wire   [0:0] tmp_11_fu_412_p2;
reg   [0:0] tmp_11_reg_1775;
reg   [0:0] tmp_11_reg_1775_pp0_iter1_reg;
reg   [0:0] tmp_11_reg_1775_pp0_iter2_reg;
reg   [0:0] tmp_11_reg_1775_pp0_iter3_reg;
reg   [0:0] tmp_11_reg_1775_pp0_iter4_reg;
reg   [0:0] tmp_11_reg_1775_pp0_iter5_reg;
reg   [0:0] tmp_11_reg_1775_pp0_iter6_reg;
wire   [0:0] or_cond9_fu_424_p2;
reg   [0:0] or_cond9_reg_1779;
reg   [0:0] or_cond9_reg_1779_pp0_iter1_reg;
reg   [0:0] or_cond9_reg_1779_pp0_iter2_reg;
reg   [0:0] or_cond9_reg_1779_pp0_iter3_reg;
reg   [0:0] or_cond9_reg_1779_pp0_iter4_reg;
reg   [0:0] or_cond9_reg_1779_pp0_iter5_reg;
wire   [0:0] or_cond_i_fu_472_p2;
reg   [0:0] or_cond_i_reg_1783;
reg   [0:0] or_cond_i_reg_1783_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_1783_pp0_iter2_reg;
reg   [0:0] or_cond_i_reg_1783_pp0_iter3_reg;
reg   [0:0] or_cond_i_reg_1783_pp0_iter4_reg;
reg   [0:0] or_cond_i_reg_1783_pp0_iter5_reg;
wire   [31:0] storemerge_in_i_fu_498_p3;
reg   [31:0] storemerge_in_i_reg_1789;
wire   [0:0] sel_tmp6_i3_fu_512_p2;
reg   [0:0] sel_tmp6_i3_reg_1794;
reg   [0:0] sel_tmp6_i3_reg_1794_pp0_iter1_reg;
reg   [0:0] sel_tmp6_i3_reg_1794_pp0_iter2_reg;
reg   [0:0] sel_tmp6_i3_reg_1794_pp0_iter3_reg;
reg   [0:0] sel_tmp6_i3_reg_1794_pp0_iter4_reg;
reg   [0:0] sel_tmp6_i3_reg_1794_pp0_iter5_reg;
wire   [0:0] grp_fu_306_p2;
reg   [0:0] tmp_31_reg_1800;
reg   [0:0] tmp_31_reg_1800_pp0_iter1_reg;
reg   [0:0] tmp_31_reg_1800_pp0_iter2_reg;
reg   [0:0] tmp_31_reg_1800_pp0_iter3_reg;
reg   [0:0] tmp_31_reg_1800_pp0_iter4_reg;
reg   [0:0] tmp_24_reg_1805;
reg   [0:0] tmp_24_reg_1805_pp0_iter1_reg;
reg   [0:0] tmp_24_reg_1805_pp0_iter2_reg;
reg   [0:0] tmp_24_reg_1805_pp0_iter3_reg;
reg   [0:0] tmp_24_reg_1805_pp0_iter4_reg;
wire   [0:0] tmp_51_i_fu_602_p2;
reg   [0:0] tmp_51_i_reg_1810;
reg   [0:0] tmp_51_i_reg_1810_pp0_iter1_reg;
reg   [0:0] tmp_51_i_reg_1810_pp0_iter2_reg;
reg   [0:0] tmp_51_i_reg_1810_pp0_iter3_reg;
reg   [0:0] tmp_51_i_reg_1810_pp0_iter4_reg;
reg   [0:0] tmp_51_i_reg_1810_pp0_iter5_reg;
wire   [0:0] grp_fu_322_p2;
reg   [0:0] tmp_i1_reg_1815;
reg   [0:0] tmp_i1_reg_1815_pp0_iter1_reg;
reg   [0:0] tmp_i1_reg_1815_pp0_iter2_reg;
reg   [0:0] tmp_i1_reg_1815_pp0_iter3_reg;
reg   [0:0] tmp_i1_reg_1815_pp0_iter4_reg;
wire   [0:0] grp_fu_328_p2;
reg   [0:0] tmp_1_i_reg_1821;
reg   [0:0] tmp_1_i_reg_1821_pp0_iter1_reg;
reg   [0:0] tmp_1_i_reg_1821_pp0_iter2_reg;
reg   [0:0] tmp_1_i_reg_1821_pp0_iter3_reg;
reg   [0:0] tmp_1_i_reg_1821_pp0_iter4_reg;
wire   [8:0] val_out_rd_i_4_FCLASS_fu_287_ap_return;
reg   [8:0] val_out_rd_i_4_reg_1827;
wire   [31:0] p_Val2_38_fu_608_p1;
reg   [31:0] p_Val2_38_reg_1832;
wire   [31:0] p_Val2_37_fu_721_p3;
reg   [31:0] p_Val2_37_reg_1837;
wire   [0:0] tmp_32_fu_805_p2;
reg   [0:0] tmp_32_reg_1844;
wire   [0:0] tmp_25_fu_886_p2;
reg   [0:0] tmp_25_reg_1849;
wire   [31:0] res_13_fu_1153_p3;
reg   [31:0] res_13_reg_1854;
wire   [31:0] res_12_fu_1422_p3;
reg   [31:0] res_12_reg_1859;
wire   [0:0] val_out_f_fu_1571_p2;
reg   [0:0] val_out_f_reg_1864;
wire   [31:0] val_out_rd_f_3_fu_1576_p3;
reg   [31:0] val_out_rd_f_3_reg_1869;
wire   [31:0] val_out_rd_i_9_trunc_fu_1584_p1;
wire   [31:0] val_out_rd_i_3_fu_1635_p3;
reg   [31:0] val_out_rd_i_3_reg_1879;
wire   [31:0] val_out_rd_f_6_fu_1642_p3;
reg   [31:0] val_out_rd_f_6_reg_1884;
wire   [31:0] val_out_rd_i_2_fu_1649_p1;
wire   [31:0] val_out_rd_i_fu_1652_p1;
wire   [31:0] val_out_rd_i_1_fu_1655_p1;
wire   [31:0] grp_fu_299_p2;
reg    ap_block_pp0_stage0_subdone;
wire    val_out_rd_i_4_FCLASS_fu_287_ap_ready;
reg   [0:0] ap_phi_mux_val_out_f_8_phi_fu_175_p24;
wire   [0:0] ap_phi_reg_pp0_iter0_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter1_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter2_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter3_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter4_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter5_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter6_val_out_f_8_reg_170;
reg   [0:0] ap_phi_reg_pp0_iter7_val_out_f_8_reg_170;
wire    ap_block_pp0_stage0;
reg   [31:0] ap_phi_mux_x_assign_phi_fu_217_p24;
wire   [31:0] ap_phi_reg_pp0_iter0_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter1_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter2_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter3_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter4_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter5_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter6_x_assign_reg_213;
reg   [31:0] ap_phi_reg_pp0_iter7_x_assign_reg_213;
reg   [31:0] ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24;
wire   [31:0] ap_phi_reg_pp0_iter0_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter2_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter3_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter4_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter5_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter6_val_out_rd_i_9_reg_249;
reg   [31:0] ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] grp_fu_306_p0;
reg   [31:0] grp_fu_306_p1;
reg   [31:0] grp_fu_312_p0;
reg   [31:0] grp_fu_312_p1;
wire   [0:0] tmp_5_fu_370_p2;
wire   [0:0] tmp_8_fu_388_p2;
wire   [0:0] tmp_12_fu_418_p2;
wire   [31:0] val_rs2_to_int4_fu_430_p1;
wire   [7:0] tmp_33_fu_434_p4;
wire   [22:0] tmp_59_fu_444_p1;
wire   [0:0] notrhs_fu_454_p2;
wire   [0:0] notlhs_fu_448_p2;
wire   [0:0] tmp_34_fu_460_p2;
wire   [0:0] tmp_36_fu_466_p2;
wire   [0:0] grp_fu_312_p2;
wire   [0:0] abscond_i_fu_484_p2;
wire   [31:0] neg_i_fu_478_p2;
wire   [31:0] abs_i_fu_490_p3;
wire   [0:0] sel_tmp5_i_fu_506_p2;
wire   [31:0] val_rs1_to_int_fu_518_p1;
wire   [31:0] val_rs2_to_int_fu_536_p1;
wire   [7:0] tmp_9_fu_522_p4;
wire   [22:0] tmp_53_fu_532_p1;
wire   [0:0] notrhs1_fu_560_p2;
wire   [0:0] notlhs1_fu_554_p2;
wire   [7:0] tmp_1_fu_540_p4;
wire   [22:0] tmp_54_fu_550_p1;
wire   [0:0] notrhs2_fu_578_p2;
wire   [0:0] notlhs2_fu_572_p2;
wire   [0:0] tmp_13_fu_566_p2;
wire   [0:0] tmp_14_fu_584_p2;
wire   [0:0] tmp_15_fu_590_p2;
wire   [0:0] tmp_17_fu_596_p2;
wire   [22:0] loc_V_9_fu_621_p1;
wire   [24:0] tmp_14_i_i_i_i_fu_625_p4;
wire   [7:0] loc_V_8_fu_611_p4;
wire   [8:0] tmp_i_i_i_i_i_cast_fu_639_p1;
wire   [8:0] sh_assign_fu_643_p2;
wire   [7:0] tmp_15_i_i_i_i_fu_657_p2;
wire   [0:0] isNeg_fu_649_p3;
wire  signed [8:0] tmp_15_i_i_i_i_cast_fu_663_p1;
wire  signed [8:0] sh_assign_1_fu_667_p3;
wire  signed [31:0] sh_assign_1_i_cast_fu_675_p1;
wire  signed [24:0] sh_assign_1_i_cast_c_fu_679_p1;
wire   [78:0] tmp_14_i_i_i_i_cast1_fu_635_p1;
wire   [78:0] tmp_16_i_i_i_i_fu_683_p1;
wire   [24:0] tmp_17_i_i_i_i_fu_687_p2;
wire   [0:0] tmp_62_fu_699_p3;
wire   [78:0] tmp_18_i_i_i_i_fu_693_p2;
wire   [31:0] tmp_38_fu_707_p1;
wire   [31:0] tmp_39_fu_711_p4;
wire   [31:0] val_rs1_to_int3_fu_729_p1;
wire   [31:0] val_rs2_to_int3_fu_746_p1;
wire   [7:0] tmp_26_fu_732_p4;
wire   [22:0] tmp_57_fu_742_p1;
wire   [0:0] notrhs7_fu_769_p2;
wire   [0:0] notlhs7_fu_763_p2;
wire   [7:0] tmp_27_fu_749_p4;
wire   [22:0] tmp_58_fu_759_p1;
wire   [0:0] notrhs8_fu_787_p2;
wire   [0:0] notlhs8_fu_781_p2;
wire   [0:0] tmp_28_fu_775_p2;
wire   [0:0] tmp_29_fu_793_p2;
wire   [0:0] tmp_30_fu_799_p2;
wire   [31:0] val_rs1_to_int2_fu_810_p1;
wire   [31:0] val_rs2_to_int2_fu_827_p1;
wire   [7:0] tmp_19_fu_813_p4;
wire   [22:0] tmp_55_fu_823_p1;
wire   [0:0] notrhs5_fu_850_p2;
wire   [0:0] notlhs5_fu_844_p2;
wire   [7:0] tmp_20_fu_830_p4;
wire   [22:0] tmp_56_fu_840_p1;
wire   [0:0] notrhs6_fu_868_p2;
wire   [0:0] notlhs6_fu_862_p2;
wire   [0:0] tmp_21_fu_856_p2;
wire   [0:0] tmp_22_fu_874_p2;
wire   [0:0] tmp_23_fu_880_p2;
wire   [31:0] t_V_8_fu_891_p1;
wire   [31:0] t_V_9_fu_916_p1;
wire   [7:0] loc_V_4_fu_902_p4;
wire   [22:0] loc_V_5_fu_912_p1;
wire   [7:0] loc_V_6_fu_927_p4;
wire   [22:0] loc_V_7_fu_937_p1;
wire   [0:0] tmp_i_fu_947_p2;
wire   [0:0] tmp_6_i_fu_953_p2;
wire   [0:0] tmp_i1_41_fu_941_p2;
wire   [0:0] tmp_7_i_fu_959_p2;
wire   [0:0] tmp6_fu_971_p2;
wire   [0:0] tmp5_fu_965_p2;
wire   [0:0] tmp_i_i1_fu_983_p2;
wire   [0:0] tmp_1_i_i1_fu_989_p2;
wire   [0:0] tmp_i2_i_fu_1001_p2;
wire   [0:0] tmp_1_i2_i_fu_1007_p2;
wire   [0:0] p_Result_36_fu_894_p3;
reg   [22:0] p_Result_67_fu_1019_p4;
wire   [31:0] p_Result_68_fu_1029_p4;
wire   [0:0] ymaggreater_2_fu_1043_p2;
wire   [0:0] ymaggreater_3_fu_1049_p2;
wire   [0:0] p_Result_40_fu_919_p3;
wire   [0:0] p_i1_fu_1055_p3;
wire   [0:0] ymaggreater4_i_fu_1063_p3;
wire   [0:0] or_cond4_i_fu_977_p2;
wire   [0:0] tmp_9_demorgan_i_fu_995_p2;
wire   [0:0] sel_tmp_i1_fu_1077_p2;
wire   [0:0] sel_tmp1_i1_fu_1083_p2;
wire   [0:0] tmp_11_demorgan_i_fu_1013_p2;
wire   [0:0] sel_tmp2_i1_fu_1089_p2;
wire   [31:0] res_6_fu_1039_p1;
wire   [31:0] res_7_fu_1071_p3;
wire   [0:0] sel_tmp6_i2_demorgan_fu_1103_p2;
wire   [0:0] sel_tmp6_i2_fu_1109_p2;
wire   [0:0] sel_tmp7_i1_fu_1115_p2;
wire   [31:0] res_8_fu_1095_p3;
wire   [0:0] sel_tmp11_demorgan_i_1_fu_1128_p2;
wire   [0:0] sel_tmp11_i1_fu_1134_p2;
wire   [0:0] sel_tmp12_i1_fu_1140_p2;
wire   [31:0] res_9_fu_1121_p3;
wire   [31:0] res_10_fu_1146_p3;
wire   [31:0] t_V_5_fu_1160_p1;
wire   [31:0] t_V_6_fu_1185_p1;
wire   [7:0] loc_V_fu_1171_p4;
wire   [22:0] loc_V_1_fu_1181_p1;
wire   [7:0] loc_V_2_fu_1196_p4;
wire   [22:0] loc_V_3_fu_1206_p1;
wire   [0:0] tmp_8_i_fu_1216_p2;
wire   [0:0] tmp_9_i_fu_1222_p2;
wire   [0:0] tmp_i4_fu_1210_p2;
wire   [0:0] tmp_i5_fu_1228_p2;
wire   [0:0] tmp4_fu_1240_p2;
wire   [0:0] tmp3_fu_1234_p2;
wire   [0:0] tmp_i_i6_fu_1252_p2;
wire   [0:0] tmp_1_i_i7_fu_1258_p2;
wire   [0:0] tmp_i1_i_fu_1270_p2;
wire   [0:0] tmp_1_i1_i_fu_1276_p2;
wire   [0:0] p_Result_s_fu_1163_p3;
reg   [22:0] p_Result_65_fu_1288_p4;
wire   [31:0] p_Result_66_fu_1298_p4;
wire   [0:0] ymaggreater_fu_1312_p2;
wire   [0:0] ymaggreater_1_fu_1318_p2;
wire   [0:0] p_Result_17_fu_1188_p3;
wire   [0:0] p_i_fu_1324_p3;
wire   [0:0] ymaggreater2_i_fu_1332_p3;
wire   [0:0] or_cond2_i_fu_1246_p2;
wire   [0:0] tmp_2_demorgan_i_fu_1264_p2;
wire   [0:0] sel_tmp_i_fu_1346_p2;
wire   [0:0] sel_tmp1_i8_fu_1352_p2;
wire   [0:0] tmp_4_demorgan_i_fu_1282_p2;
wire   [0:0] sel_tmp2_i9_fu_1358_p2;
wire   [31:0] res_fu_1308_p1;
wire   [31:0] res_1_fu_1340_p3;
wire   [0:0] sel_tmp6_i1_demorgan_fu_1372_p2;
wire   [0:0] sel_tmp6_i1_fu_1378_p2;
wire   [0:0] sel_tmp7_i_fu_1384_p2;
wire   [31:0] res_2_fu_1364_p3;
wire   [0:0] sel_tmp11_demorgan_i_fu_1397_p2;
wire   [0:0] sel_tmp11_i_fu_1403_p2;
wire   [0:0] sel_tmp12_i_fu_1409_p2;
wire   [31:0] res_3_fu_1390_p3;
wire   [31:0] res_4_fu_1415_p3;
wire   [31:0] p_Val2_5_fu_1432_p1;
wire   [31:0] p_Val2_s_fu_1429_p1;
wire   [0:0] p_Result_59_fu_1435_p3;
wire   [30:0] tmp_10_fu_1443_p1;
wire   [31:0] p_Val2_3_fu_1455_p2;
wire   [0:0] p_Result_3_fu_1461_p3;
wire   [0:0] p_Result_62_fu_1477_p3;
wire   [0:0] sel_tmp1_i_fu_1507_p2;
wire   [0:0] sel_tmp6_demorgan_i_fu_1517_p2;
wire   [0:0] tmp_28tmp_i_fu_1485_p2;
wire   [0:0] sel_tmp6_i_fu_1521_p2;
wire   [0:0] tmp2_fu_1527_p2;
wire   [0:0] sel_tmp8_i_fu_1533_p2;
wire   [31:0] p_Result_63_fu_1491_p3;
wire   [31:0] p_Result_61_fu_1469_p3;
wire   [0:0] sel_tmp2_i_fu_1512_p2;
wire   [31:0] p_Result_60_fu_1447_p3;
wire   [31:0] p_Result_64_fu_1499_p3;
wire   [0:0] or_cond_fu_1546_p2;
wire   [31:0] newSel_fu_1538_p3;
wire   [31:0] newSel1_fu_1552_p3;
wire   [31:0] newSel2_fu_1559_p3;
wire   [31:0] sel_tmp9_i_fu_1567_p1;
wire   [0:0] p_Result_69_fu_1587_p3;
wire   [31:0] p_Val2_6_i_i_i1_i_fu_1594_p2;
wire   [0:0] sel_tmp_i2_fu_1606_p2;
wire   [0:0] sel_tmp2_i2_fu_1617_p2;
wire   [0:0] sel_tmp3_i_fu_1622_p2;
wire   [31:0] p_Val2_41_fu_1599_p3;
wire   [31:0] sel_tmp1_i2_fu_1610_p3;
wire   [31:0] sel_tmp4_i_fu_1627_p3;
wire   [31:0] grp_fu_303_p1;
wire   [31:0] p_Val2_42_fu_1658_p1;
wire   [7:0] loc_V_10_fu_1662_p4;
wire   [22:0] loc_V_11_fu_1672_p1;
wire   [0:0] tmp_i_i_fu_1676_p2;
wire   [0:0] tmp_1_i_i_fu_1682_p2;
reg   [1:0] grp_fu_293_opcode;
reg    ap_block_pp0_stage0_00001;
reg   [4:0] grp_fu_306_opcode;
reg   [4:0] grp_fu_312_opcode;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_630;
reg    ap_condition_62;
reg    ap_condition_1665;
reg    ap_condition_278;
reg    ap_condition_330;
reg    ap_condition_1367;
reg    ap_condition_668;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
end

FCLASS val_out_rd_i_4_FCLASS_fu_287(
    .ap_ready(val_out_rd_i_4_FCLASS_fu_287_ap_ready),
    .val_rs1(val_rs1_read_reg_1713_pp0_iter4_reg),
    .val_rs2(val_rs2_read_reg_1695_pp0_iter4_reg),
    .ap_return(val_out_rd_i_4_FCLASS_fu_287_ap_return)
);

FPU_faddfsub_32nsbkb #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FPU_faddfsub_32nsbkb_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(val_rs1),
    .din1(val_rs2),
    .opcode(grp_fu_293_opcode),
    .ce(1'b1),
    .dout(grp_fu_293_p2)
);

FPU_fmul_32ns_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FPU_fmul_32ns_32ncud_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(val_rs1_read_reg_1713_pp0_iter2_reg),
    .din1(val_rs2_read_reg_1695_pp0_iter2_reg),
    .ce(1'b1),
    .dout(grp_fu_299_p2)
);

FPU_sitofp_32ns_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FPU_sitofp_32ns_3dEe_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(storemerge_in_i_reg_1789),
    .ce(1'b1),
    .dout(grp_fu_303_p1)
);

FPU_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
FPU_fcmp_32ns_32neOg_U6(
    .din0(grp_fu_306_p0),
    .din1(grp_fu_306_p1),
    .opcode(grp_fu_306_opcode),
    .dout(grp_fu_306_p2)
);

FPU_fcmp_32ns_32neOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
FPU_fcmp_32ns_32neOg_U7(
    .din0(grp_fu_312_p0),
    .din1(grp_fu_312_p1),
    .opcode(grp_fu_312_opcode),
    .dout(grp_fu_312_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_62)) begin
        if ((1'b1 == ap_condition_630)) begin
            ap_phi_reg_pp0_iter1_val_out_f_8_reg_170 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter0_val_out_f_8_reg_170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_62)) begin
        if ((1'b1 == ap_condition_630)) begin
            ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter0_val_out_rd_i_9_reg_249;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_62)) begin
        if ((1'b1 == ap_condition_630)) begin
            ap_phi_reg_pp0_iter1_x_assign_reg_213 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_x_assign_reg_213 <= ap_phi_reg_pp0_iter0_x_assign_reg_213;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd1)) | ((tmp_reg_1730_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_val_out_f_8_reg_170 <= val_out_f_reg_1864;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd1)) | ((or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd1)) | ((tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd1)))) | ((tmp_s_reg_1739_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd1)) | ((or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd1)) | ((or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd1)) | ((or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_11_reg_1775_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter5_reg == 1'd1)) | ((tmp_11_reg_1775_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter5_reg == 1'd1)))) | ((tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_val_out_f_8_reg_170 <= 1'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter6_val_out_f_8_reg_170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_11_reg_1775_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter5_reg == 1'd1)) | ((tmp_11_reg_1775_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249 <= val_out_rd_i_9_trunc_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd1)) | ((or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249 <= val_out_rd_i_2_fu_1649_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd1)) | ((or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249 <= val_out_rd_i_fu_1652_p1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd1)) | ((or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249 <= val_out_rd_i_1_fu_1655_p1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd1)) | ((or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd1)) | ((tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd1)) | ((tmp_reg_1730_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd1)))) | ((tmp_s_reg_1739_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter6_val_out_rd_i_9_reg_249;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd1)) | ((or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd1)) | ((or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd1)) | ((or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_11_reg_1775_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter5_reg == 1'd1)) | ((tmp_11_reg_1775_pp0_iter5_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter5_reg == 1'd1)))))) begin
        ap_phi_reg_pp0_iter7_x_assign_reg_213 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd1)) | ((or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_x_assign_reg_213 <= res_13_reg_1854;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd1)) | ((tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_x_assign_reg_213 <= res_12_reg_1859;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (((tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd1)) | ((tmp_reg_1730_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd1))))) begin
        ap_phi_reg_pp0_iter7_x_assign_reg_213 <= val_out_rd_f_3_reg_1869;
    end else if (((tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_x_assign_reg_213 <= grp_fu_299_p2;
    end else if ((((tmp_s_reg_1739_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd1) & (tmp_reg_1730_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_phi_reg_pp0_iter7_x_assign_reg_213 <= reg_334_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_x_assign_reg_213 <= ap_phi_reg_pp0_iter6_x_assign_reg_213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter1_val_out_f_8_reg_170;
        ap_phi_reg_pp0_iter2_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter1_val_out_rd_i_9_reg_249;
        ap_phi_reg_pp0_iter2_x_assign_reg_213 <= ap_phi_reg_pp0_iter1_x_assign_reg_213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter2_val_out_f_8_reg_170;
        ap_phi_reg_pp0_iter3_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter2_val_out_rd_i_9_reg_249;
        ap_phi_reg_pp0_iter3_x_assign_reg_213 <= ap_phi_reg_pp0_iter2_x_assign_reg_213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter3_val_out_f_8_reg_170;
        ap_phi_reg_pp0_iter4_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter3_val_out_rd_i_9_reg_249;
        ap_phi_reg_pp0_iter4_x_assign_reg_213 <= ap_phi_reg_pp0_iter3_x_assign_reg_213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter4_val_out_f_8_reg_170;
        ap_phi_reg_pp0_iter5_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter4_val_out_rd_i_9_reg_249;
        ap_phi_reg_pp0_iter5_x_assign_reg_213 <= ap_phi_reg_pp0_iter4_x_assign_reg_213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_val_out_f_8_reg_170 <= ap_phi_reg_pp0_iter5_val_out_f_8_reg_170;
        ap_phi_reg_pp0_iter6_val_out_rd_i_9_reg_249 <= ap_phi_reg_pp0_iter5_val_out_rd_i_9_reg_249;
        ap_phi_reg_pp0_iter6_x_assign_reg_213 <= ap_phi_reg_pp0_iter5_x_assign_reg_213;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        or_cond5_reg_1759 <= or_cond5_fu_382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_cond5_reg_1759_pp0_iter1_reg <= or_cond5_reg_1759;
        or_cond6_reg_1763_pp0_iter1_reg <= or_cond6_reg_1763;
        or_cond7_reg_1767_pp0_iter1_reg <= or_cond7_reg_1767;
        or_cond8_reg_1771_pp0_iter1_reg <= or_cond8_reg_1771;
        or_cond9_reg_1779_pp0_iter1_reg <= or_cond9_reg_1779;
        or_cond_40_reg_1755_pp0_iter1_reg <= or_cond_40_reg_1755;
        or_cond_i_reg_1783_pp0_iter1_reg <= or_cond_i_reg_1783;
        sel_tmp6_i3_reg_1794_pp0_iter1_reg <= sel_tmp6_i3_reg_1794;
        tmp_11_reg_1775_pp0_iter1_reg <= tmp_11_reg_1775;
        tmp_1_i_reg_1821_pp0_iter1_reg <= tmp_1_i_reg_1821;
        tmp_24_reg_1805_pp0_iter1_reg <= tmp_24_reg_1805;
        tmp_2_reg_1743_pp0_iter1_reg <= tmp_2_reg_1743;
        tmp_31_reg_1800_pp0_iter1_reg <= tmp_31_reg_1800;
        tmp_3_reg_1747_pp0_iter1_reg <= tmp_3_reg_1747;
        tmp_4_reg_1751_pp0_iter1_reg <= tmp_4_reg_1751;
        tmp_51_i_reg_1810_pp0_iter1_reg <= tmp_51_i_reg_1810;
        tmp_i1_reg_1815_pp0_iter1_reg <= tmp_i1_reg_1815;
        tmp_reg_1730 <= tmp_fu_340_p2;
        tmp_reg_1730_pp0_iter1_reg <= tmp_reg_1730;
        tmp_s_reg_1739_pp0_iter1_reg <= tmp_s_reg_1739;
        val_rs1_read_reg_1713 <= val_rs1;
        val_rs1_read_reg_1713_pp0_iter1_reg <= val_rs1_read_reg_1713;
        val_rs2_read_reg_1695 <= val_rs2;
        val_rs2_read_reg_1695_pp0_iter1_reg <= val_rs2_read_reg_1695;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        or_cond5_reg_1759_pp0_iter2_reg <= or_cond5_reg_1759_pp0_iter1_reg;
        or_cond5_reg_1759_pp0_iter3_reg <= or_cond5_reg_1759_pp0_iter2_reg;
        or_cond5_reg_1759_pp0_iter4_reg <= or_cond5_reg_1759_pp0_iter3_reg;
        or_cond5_reg_1759_pp0_iter5_reg <= or_cond5_reg_1759_pp0_iter4_reg;
        or_cond5_reg_1759_pp0_iter6_reg <= or_cond5_reg_1759_pp0_iter5_reg;
        or_cond6_reg_1763_pp0_iter2_reg <= or_cond6_reg_1763_pp0_iter1_reg;
        or_cond6_reg_1763_pp0_iter3_reg <= or_cond6_reg_1763_pp0_iter2_reg;
        or_cond6_reg_1763_pp0_iter4_reg <= or_cond6_reg_1763_pp0_iter3_reg;
        or_cond6_reg_1763_pp0_iter5_reg <= or_cond6_reg_1763_pp0_iter4_reg;
        or_cond6_reg_1763_pp0_iter6_reg <= or_cond6_reg_1763_pp0_iter5_reg;
        or_cond7_reg_1767_pp0_iter2_reg <= or_cond7_reg_1767_pp0_iter1_reg;
        or_cond7_reg_1767_pp0_iter3_reg <= or_cond7_reg_1767_pp0_iter2_reg;
        or_cond7_reg_1767_pp0_iter4_reg <= or_cond7_reg_1767_pp0_iter3_reg;
        or_cond7_reg_1767_pp0_iter5_reg <= or_cond7_reg_1767_pp0_iter4_reg;
        or_cond7_reg_1767_pp0_iter6_reg <= or_cond7_reg_1767_pp0_iter5_reg;
        or_cond8_reg_1771_pp0_iter2_reg <= or_cond8_reg_1771_pp0_iter1_reg;
        or_cond8_reg_1771_pp0_iter3_reg <= or_cond8_reg_1771_pp0_iter2_reg;
        or_cond8_reg_1771_pp0_iter4_reg <= or_cond8_reg_1771_pp0_iter3_reg;
        or_cond8_reg_1771_pp0_iter5_reg <= or_cond8_reg_1771_pp0_iter4_reg;
        or_cond8_reg_1771_pp0_iter6_reg <= or_cond8_reg_1771_pp0_iter5_reg;
        or_cond9_reg_1779_pp0_iter2_reg <= or_cond9_reg_1779_pp0_iter1_reg;
        or_cond9_reg_1779_pp0_iter3_reg <= or_cond9_reg_1779_pp0_iter2_reg;
        or_cond9_reg_1779_pp0_iter4_reg <= or_cond9_reg_1779_pp0_iter3_reg;
        or_cond9_reg_1779_pp0_iter5_reg <= or_cond9_reg_1779_pp0_iter4_reg;
        or_cond_40_reg_1755_pp0_iter2_reg <= or_cond_40_reg_1755_pp0_iter1_reg;
        or_cond_40_reg_1755_pp0_iter3_reg <= or_cond_40_reg_1755_pp0_iter2_reg;
        or_cond_40_reg_1755_pp0_iter4_reg <= or_cond_40_reg_1755_pp0_iter3_reg;
        or_cond_40_reg_1755_pp0_iter5_reg <= or_cond_40_reg_1755_pp0_iter4_reg;
        or_cond_40_reg_1755_pp0_iter6_reg <= or_cond_40_reg_1755_pp0_iter5_reg;
        or_cond_i_reg_1783_pp0_iter2_reg <= or_cond_i_reg_1783_pp0_iter1_reg;
        or_cond_i_reg_1783_pp0_iter3_reg <= or_cond_i_reg_1783_pp0_iter2_reg;
        or_cond_i_reg_1783_pp0_iter4_reg <= or_cond_i_reg_1783_pp0_iter3_reg;
        or_cond_i_reg_1783_pp0_iter5_reg <= or_cond_i_reg_1783_pp0_iter4_reg;
        reg_334_pp0_iter5_reg <= reg_334;
        sel_tmp6_i3_reg_1794_pp0_iter2_reg <= sel_tmp6_i3_reg_1794_pp0_iter1_reg;
        sel_tmp6_i3_reg_1794_pp0_iter3_reg <= sel_tmp6_i3_reg_1794_pp0_iter2_reg;
        sel_tmp6_i3_reg_1794_pp0_iter4_reg <= sel_tmp6_i3_reg_1794_pp0_iter3_reg;
        sel_tmp6_i3_reg_1794_pp0_iter5_reg <= sel_tmp6_i3_reg_1794_pp0_iter4_reg;
        tmp_11_reg_1775_pp0_iter2_reg <= tmp_11_reg_1775_pp0_iter1_reg;
        tmp_11_reg_1775_pp0_iter3_reg <= tmp_11_reg_1775_pp0_iter2_reg;
        tmp_11_reg_1775_pp0_iter4_reg <= tmp_11_reg_1775_pp0_iter3_reg;
        tmp_11_reg_1775_pp0_iter5_reg <= tmp_11_reg_1775_pp0_iter4_reg;
        tmp_11_reg_1775_pp0_iter6_reg <= tmp_11_reg_1775_pp0_iter5_reg;
        tmp_1_i_reg_1821_pp0_iter2_reg <= tmp_1_i_reg_1821_pp0_iter1_reg;
        tmp_1_i_reg_1821_pp0_iter3_reg <= tmp_1_i_reg_1821_pp0_iter2_reg;
        tmp_1_i_reg_1821_pp0_iter4_reg <= tmp_1_i_reg_1821_pp0_iter3_reg;
        tmp_24_reg_1805_pp0_iter2_reg <= tmp_24_reg_1805_pp0_iter1_reg;
        tmp_24_reg_1805_pp0_iter3_reg <= tmp_24_reg_1805_pp0_iter2_reg;
        tmp_24_reg_1805_pp0_iter4_reg <= tmp_24_reg_1805_pp0_iter3_reg;
        tmp_2_reg_1743_pp0_iter2_reg <= tmp_2_reg_1743_pp0_iter1_reg;
        tmp_2_reg_1743_pp0_iter3_reg <= tmp_2_reg_1743_pp0_iter2_reg;
        tmp_2_reg_1743_pp0_iter4_reg <= tmp_2_reg_1743_pp0_iter3_reg;
        tmp_2_reg_1743_pp0_iter5_reg <= tmp_2_reg_1743_pp0_iter4_reg;
        tmp_2_reg_1743_pp0_iter6_reg <= tmp_2_reg_1743_pp0_iter5_reg;
        tmp_31_reg_1800_pp0_iter2_reg <= tmp_31_reg_1800_pp0_iter1_reg;
        tmp_31_reg_1800_pp0_iter3_reg <= tmp_31_reg_1800_pp0_iter2_reg;
        tmp_31_reg_1800_pp0_iter4_reg <= tmp_31_reg_1800_pp0_iter3_reg;
        tmp_3_reg_1747_pp0_iter2_reg <= tmp_3_reg_1747_pp0_iter1_reg;
        tmp_3_reg_1747_pp0_iter3_reg <= tmp_3_reg_1747_pp0_iter2_reg;
        tmp_3_reg_1747_pp0_iter4_reg <= tmp_3_reg_1747_pp0_iter3_reg;
        tmp_3_reg_1747_pp0_iter5_reg <= tmp_3_reg_1747_pp0_iter4_reg;
        tmp_3_reg_1747_pp0_iter6_reg <= tmp_3_reg_1747_pp0_iter5_reg;
        tmp_4_reg_1751_pp0_iter2_reg <= tmp_4_reg_1751_pp0_iter1_reg;
        tmp_4_reg_1751_pp0_iter3_reg <= tmp_4_reg_1751_pp0_iter2_reg;
        tmp_4_reg_1751_pp0_iter4_reg <= tmp_4_reg_1751_pp0_iter3_reg;
        tmp_4_reg_1751_pp0_iter5_reg <= tmp_4_reg_1751_pp0_iter4_reg;
        tmp_4_reg_1751_pp0_iter6_reg <= tmp_4_reg_1751_pp0_iter5_reg;
        tmp_51_i_reg_1810_pp0_iter2_reg <= tmp_51_i_reg_1810_pp0_iter1_reg;
        tmp_51_i_reg_1810_pp0_iter3_reg <= tmp_51_i_reg_1810_pp0_iter2_reg;
        tmp_51_i_reg_1810_pp0_iter4_reg <= tmp_51_i_reg_1810_pp0_iter3_reg;
        tmp_51_i_reg_1810_pp0_iter5_reg <= tmp_51_i_reg_1810_pp0_iter4_reg;
        tmp_i1_reg_1815_pp0_iter2_reg <= tmp_i1_reg_1815_pp0_iter1_reg;
        tmp_i1_reg_1815_pp0_iter3_reg <= tmp_i1_reg_1815_pp0_iter2_reg;
        tmp_i1_reg_1815_pp0_iter4_reg <= tmp_i1_reg_1815_pp0_iter3_reg;
        tmp_reg_1730_pp0_iter2_reg <= tmp_reg_1730_pp0_iter1_reg;
        tmp_reg_1730_pp0_iter3_reg <= tmp_reg_1730_pp0_iter2_reg;
        tmp_reg_1730_pp0_iter4_reg <= tmp_reg_1730_pp0_iter3_reg;
        tmp_reg_1730_pp0_iter5_reg <= tmp_reg_1730_pp0_iter4_reg;
        tmp_reg_1730_pp0_iter6_reg <= tmp_reg_1730_pp0_iter5_reg;
        tmp_s_reg_1739_pp0_iter2_reg <= tmp_s_reg_1739_pp0_iter1_reg;
        tmp_s_reg_1739_pp0_iter3_reg <= tmp_s_reg_1739_pp0_iter2_reg;
        tmp_s_reg_1739_pp0_iter4_reg <= tmp_s_reg_1739_pp0_iter3_reg;
        tmp_s_reg_1739_pp0_iter5_reg <= tmp_s_reg_1739_pp0_iter4_reg;
        tmp_s_reg_1739_pp0_iter6_reg <= tmp_s_reg_1739_pp0_iter5_reg;
        val_rs1_read_reg_1713_pp0_iter2_reg <= val_rs1_read_reg_1713_pp0_iter1_reg;
        val_rs1_read_reg_1713_pp0_iter3_reg <= val_rs1_read_reg_1713_pp0_iter2_reg;
        val_rs1_read_reg_1713_pp0_iter4_reg <= val_rs1_read_reg_1713_pp0_iter3_reg;
        val_rs2_read_reg_1695_pp0_iter2_reg <= val_rs2_read_reg_1695_pp0_iter1_reg;
        val_rs2_read_reg_1695_pp0_iter3_reg <= val_rs2_read_reg_1695_pp0_iter2_reg;
        val_rs2_read_reg_1695_pp0_iter4_reg <= val_rs2_read_reg_1695_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        or_cond6_reg_1763 <= or_cond6_fu_394_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        or_cond7_reg_1767 <= or_cond7_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        or_cond8_reg_1771 <= or_cond8_fu_406_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_11_fu_412_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((tmp_11_fu_412_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        or_cond9_reg_1779 <= or_cond9_fu_424_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        or_cond_40_reg_1755 <= or_cond_40_fu_376_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1)) | ((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1))))) begin
        or_cond_i_reg_1783 <= or_cond_i_fu_472_p2;
        sel_tmp6_i3_reg_1794 <= sel_tmp6_i3_fu_512_p2;
        storemerge_in_i_reg_1789 <= storemerge_in_i_fu_498_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((sel_tmp6_i3_reg_1794_pp0_iter4_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter4_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter4_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter4_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter4_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter4_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter4_reg == 1'd1)) | ((sel_tmp6_i3_reg_1794_pp0_iter4_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter4_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter4_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_reg_1730_pp0_iter4_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter4_reg == 1'd1))))) begin
        p_Val2_37_reg_1837 <= p_Val2_37_fu_721_p3;
        p_Val2_38_reg_1832 <= p_Val2_38_fu_608_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_s_reg_1739_pp0_iter3_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter3_reg == 1'd1) & (tmp_reg_1730_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((tmp_s_reg_1739_pp0_iter3_reg == 1'd1) & (tmp_reg_1730_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        reg_334 <= grp_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter4_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter4_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd1)) | ((tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_reg_1730_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd1))))) begin
        res_12_reg_1859 <= res_12_fu_1422_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter4_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter4_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd1)) | ((or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_reg_1730_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd1))))) begin
        res_13_reg_1854 <= res_13_fu_1153_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        tmp_11_reg_1775 <= tmp_11_fu_412_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_fu_340_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd1)) | ((tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd1))))) begin
        tmp_1_i_reg_1821 <= grp_fu_328_p2;
        tmp_i1_reg_1815 <= grp_fu_322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1)) | ((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1))))) begin
        tmp_24_reg_1805 <= grp_fu_306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter4_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter4_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter4_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter4_reg == 1'd1)) | ((or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_reg_1730_pp0_iter4_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter4_reg == 1'd1))))) begin
        tmp_25_reg_1849 <= tmp_25_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_346_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_1743 <= tmp_2_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1)) | ((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1))))) begin
        tmp_31_reg_1800 <= grp_fu_306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((or_cond7_reg_1767_pp0_iter4_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter4_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter4_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter4_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter4_reg == 1'd1)) | ((or_cond7_reg_1767_pp0_iter4_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_reg_1730_pp0_iter4_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter4_reg == 1'd1))))) begin
        tmp_32_reg_1844 <= tmp_32_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_3_reg_1747 <= tmp_3_fu_358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((tmp_fu_340_p2 == 1'd0) | ((tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0))))) begin
        tmp_4_reg_1751 <= tmp_4_fu_364_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)) | ((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1))))) begin
        tmp_51_i_reg_1810 <= tmp_51_i_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_340_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_1739 <= tmp_s_fu_346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_3_reg_1747_pp0_iter4_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter4_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd1)) | ((tmp_reg_1730_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd1))))) begin
        val_out_f_reg_1864 <= val_out_f_fu_1571_p2;
        val_out_rd_f_3_reg_1869 <= val_out_rd_f_3_fu_1576_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter5_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter5_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter5_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter5_reg == 1'd1)) | ((or_cond8_reg_1771_pp0_iter5_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter5_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter5_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter5_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter5_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter5_reg == 1'd0) & (tmp_reg_1730_pp0_iter5_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter5_reg == 1'd1))))) begin
        val_out_rd_f_6_reg_1884 <= val_out_rd_f_6_fu_1642_p3;
        val_out_rd_i_3_reg_1879 <= val_out_rd_i_3_fu_1635_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (((tmp_11_reg_1775_pp0_iter4_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter4_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter4_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter4_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter4_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter4_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter4_reg == 1'd1)) | ((tmp_11_reg_1775_pp0_iter4_reg == 1'd0) & (or_cond8_reg_1771_pp0_iter4_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter4_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter4_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter4_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter4_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter4_reg == 1'd0) & (tmp_reg_1730_pp0_iter4_reg == 1'd0) & (or_cond9_reg_1779_pp0_iter4_reg == 1'd1))))) begin
        val_out_rd_i_4_reg_1827 <= val_out_rd_i_4_FCLASS_fu_287_ap_return;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        agg_result_b1_ap_vld = 1'b1;
    end else begin
        agg_result_b1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        agg_result_f_ap_vld = 1'b1;
    end else begin
        agg_result_f_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        agg_result_rd_f_ap_vld = 1'b1;
    end else begin
        agg_result_rd_f_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        agg_result_rd_i_ap_vld = 1'b1;
    end else begin
        agg_result_rd_i_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (((or_cond8_reg_1771_pp0_iter6_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter6_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter6_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter6_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter6_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter6_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter6_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter6_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter6_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter6_reg == 1'd1)) | ((or_cond8_reg_1771_pp0_iter6_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter6_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter6_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter6_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter6_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter6_reg == 1'd0) & (tmp_reg_1730_pp0_iter6_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter6_reg == 1'd1))))) begin
        ap_phi_mux_val_out_f_8_phi_fu_175_p24 = 1'd1;
    end else begin
        ap_phi_mux_val_out_f_8_phi_fu_175_p24 = ap_phi_reg_pp0_iter7_val_out_f_8_reg_170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (((or_cond8_reg_1771_pp0_iter6_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter6_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter6_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter6_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter6_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter6_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter6_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter6_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter6_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter6_reg == 1'd1)) | ((or_cond8_reg_1771_pp0_iter6_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter6_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter6_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter6_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter6_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter6_reg == 1'd0) & (tmp_reg_1730_pp0_iter6_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter6_reg == 1'd1))))) begin
        ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24 = val_out_rd_i_3_reg_1879;
    end else begin
        ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24 = ap_phi_reg_pp0_iter7_val_out_rd_i_9_reg_249;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (((or_cond8_reg_1771_pp0_iter6_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter6_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter6_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter6_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter6_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter6_reg == 1'd0) & (tmp_3_reg_1747_pp0_iter6_reg == 1'd0) & (tmp_2_reg_1743_pp0_iter6_reg == 1'd0) & (tmp_s_reg_1739_pp0_iter6_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter6_reg == 1'd1)) | ((or_cond8_reg_1771_pp0_iter6_reg == 1'd0) & (or_cond7_reg_1767_pp0_iter6_reg == 1'd0) & (or_cond6_reg_1763_pp0_iter6_reg == 1'd0) & (or_cond5_reg_1759_pp0_iter6_reg == 1'd0) & (or_cond_40_reg_1755_pp0_iter6_reg == 1'd0) & (tmp_4_reg_1751_pp0_iter6_reg == 1'd0) & (tmp_reg_1730_pp0_iter6_reg == 1'd0) & (tmp_11_reg_1775_pp0_iter6_reg == 1'd1))))) begin
        ap_phi_mux_x_assign_phi_fu_217_p24 = val_out_rd_f_6_reg_1884;
    end else begin
        ap_phi_mux_x_assign_phi_fu_217_p24 = ap_phi_reg_pp0_iter7_x_assign_reg_213;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1665)) begin
        if (((tmp_s_fu_346_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd1))) begin
            grp_fu_293_opcode = 2'd1;
        end else if ((tmp_s_fu_346_p2 == 1'd1)) begin
            grp_fu_293_opcode = 2'd0;
        end else begin
            grp_fu_293_opcode = 'bx;
        end
    end else begin
        grp_fu_293_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)) | ((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1))))) begin
        grp_fu_306_opcode = 5'd3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1)) | ((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1))))) begin
        grp_fu_306_opcode = 5'd4;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1)) | ((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1)))) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001) & (((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1)) | ((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1)))))) begin
        grp_fu_306_opcode = 5'd5;
    end else begin
        grp_fu_306_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)) | ((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1)) | ((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1)) | ((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1)))))) begin
        grp_fu_306_p0 = val_rs1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1)) | ((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1))))) begin
        grp_fu_306_p0 = val_rs2;
    end else begin
        grp_fu_306_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)) | ((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1)) | ((or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd1)))) | ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1)) | ((or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd1)))))) begin
        grp_fu_306_p1 = val_rs2;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1)) | ((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1))))) begin
        grp_fu_306_p1 = 32'd1065353216;
    end else begin
        grp_fu_306_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1367)) begin
        if ((1'b1 == ap_condition_330)) begin
            grp_fu_312_opcode = 5'd5;
        end else if ((1'b1 == ap_condition_278)) begin
            grp_fu_312_opcode = 5'd3;
        end else begin
            grp_fu_312_opcode = 'bx;
        end
    end else begin
        grp_fu_312_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_668)) begin
        if ((1'b1 == ap_condition_330)) begin
            grp_fu_312_p0 = val_rs1;
        end else if ((1'b1 == ap_condition_278)) begin
            grp_fu_312_p0 = val_rs2;
        end else begin
            grp_fu_312_p0 = 'bx;
        end
    end else begin
        grp_fu_312_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_668)) begin
        if ((1'b1 == ap_condition_330)) begin
            grp_fu_312_p1 = val_rs2;
        end else if ((1'b1 == ap_condition_278)) begin
            grp_fu_312_p1 = 32'd1065353216;
        end else begin
            grp_fu_312_p1 = 'bx;
        end
    end else begin
        grp_fu_312_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abs_i_fu_490_p3 = ((abscond_i_fu_484_p2[0:0] === 1'b1) ? val_i : neg_i_fu_478_p2);

assign abscond_i_fu_484_p2 = (($signed(val_i) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign agg_result_b1 = (tmp_i_i_fu_1676_p2 & tmp_1_i_i_fu_1682_p2);

assign agg_result_f = ap_phi_mux_val_out_f_8_phi_fu_175_p24;

assign agg_result_rd_f = ap_phi_mux_x_assign_phi_fu_217_p24;

assign agg_result_rd_i = ap_phi_mux_val_out_rd_i_9_phi_fu_253_p24;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1367 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001));
end

always @ (*) begin
    ap_condition_1665 = ((tmp_fu_340_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001));
end

always @ (*) begin
    ap_condition_278 = (((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1)) | ((or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_330 = (((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)) | ((or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_62 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_630 = (((or_cond9_fu_424_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_fu_340_p2 == 1'd0)) | ((or_cond9_fu_424_p2 == 1'd0) & (tmp_11_fu_412_p2 == 1'd0) & (or_cond8_fu_406_p2 == 1'd0) & (or_cond7_fu_400_p2 == 1'd0) & (or_cond6_fu_394_p2 == 1'd0) & (or_cond5_fu_382_p2 == 1'd0) & (or_cond_40_fu_376_p2 == 1'd0) & (tmp_4_fu_364_p2 == 1'd0) & (tmp_3_fu_358_p2 == 1'd0) & (tmp_2_fu_352_p2 == 1'd0) & (tmp_s_fu_346_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_668 = ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_val_out_f_8_reg_170 = 'bx;

assign ap_phi_reg_pp0_iter0_val_out_rd_i_9_reg_249 = 'bx;

assign ap_phi_reg_pp0_iter0_x_assign_reg_213 = 'bx;

assign grp_fu_322_p2 = ((val_funct3 == 32'd1) ? 1'b1 : 1'b0);

assign grp_fu_328_p2 = ((val_funct3 == 32'd2) ? 1'b1 : 1'b0);

assign isNeg_fu_649_p3 = sh_assign_fu_643_p2[32'd8];

assign loc_V_10_fu_1662_p4 = {{p_Val2_42_fu_1658_p1[30:23]}};

assign loc_V_11_fu_1672_p1 = p_Val2_42_fu_1658_p1[22:0];

assign loc_V_1_fu_1181_p1 = t_V_5_fu_1160_p1[22:0];

assign loc_V_2_fu_1196_p4 = {{t_V_6_fu_1185_p1[30:23]}};

assign loc_V_3_fu_1206_p1 = t_V_6_fu_1185_p1[22:0];

assign loc_V_4_fu_902_p4 = {{t_V_8_fu_891_p1[30:23]}};

assign loc_V_5_fu_912_p1 = t_V_8_fu_891_p1[22:0];

assign loc_V_6_fu_927_p4 = {{t_V_9_fu_916_p1[30:23]}};

assign loc_V_7_fu_937_p1 = t_V_9_fu_916_p1[22:0];

assign loc_V_8_fu_611_p4 = {{p_Val2_38_fu_608_p1[30:23]}};

assign loc_V_9_fu_621_p1 = p_Val2_38_fu_608_p1[22:0];

assign loc_V_fu_1171_p4 = {{t_V_5_fu_1160_p1[30:23]}};

assign neg_i_fu_478_p2 = (32'd0 - val_i);

assign newSel1_fu_1552_p3 = ((tmp_reg_1730_pp0_iter4_reg[0:0] === 1'b1) ? p_Result_60_fu_1447_p3 : p_Result_64_fu_1499_p3);

assign newSel2_fu_1559_p3 = ((or_cond_fu_1546_p2[0:0] === 1'b1) ? newSel_fu_1538_p3 : newSel1_fu_1552_p3);

assign newSel_fu_1538_p3 = ((sel_tmp8_i_fu_1533_p2[0:0] === 1'b1) ? p_Result_63_fu_1491_p3 : p_Result_61_fu_1469_p3);

assign notlhs1_fu_554_p2 = ((tmp_9_fu_522_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_572_p2 = ((tmp_1_fu_540_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs5_fu_844_p2 = ((tmp_19_fu_813_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_862_p2 = ((tmp_20_fu_830_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_763_p2 = ((tmp_26_fu_732_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_781_p2 = ((tmp_27_fu_749_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_448_p2 = ((tmp_33_fu_434_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs1_fu_560_p2 = ((tmp_53_fu_532_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_578_p2 = ((tmp_54_fu_550_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_850_p2 = ((tmp_55_fu_823_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_868_p2 = ((tmp_56_fu_840_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_769_p2 = ((tmp_57_fu_742_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_787_p2 = ((tmp_58_fu_759_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_454_p2 = ((tmp_59_fu_444_p1 == 23'd0) ? 1'b1 : 1'b0);

assign or_cond2_i_fu_1246_p2 = (tmp4_fu_1240_p2 & tmp3_fu_1234_p2);

assign or_cond4_i_fu_977_p2 = (tmp6_fu_971_p2 & tmp5_fu_965_p2);

assign or_cond5_fu_382_p2 = (tmp_5_fu_370_p2 & grp_fu_322_p2);

assign or_cond6_fu_394_p2 = (tmp_8_fu_388_p2 & grp_fu_328_p2);

assign or_cond7_fu_400_p2 = (tmp_8_fu_388_p2 & grp_fu_322_p2);

assign or_cond8_fu_406_p2 = (tmp_fu_340_p2 & tmp_8_fu_388_p2);

assign or_cond9_fu_424_p2 = (tmp_12_fu_418_p2 & grp_fu_322_p2);

assign or_cond_40_fu_376_p2 = (tmp_fu_340_p2 & tmp_5_fu_370_p2);

assign or_cond_fu_1546_p2 = (sel_tmp8_i_fu_1533_p2 | sel_tmp2_i_fu_1512_p2);

assign or_cond_i_fu_472_p2 = (tmp_36_fu_466_p2 & grp_fu_312_p2);

assign p_Result_17_fu_1188_p3 = t_V_6_fu_1185_p1[32'd31];

assign p_Result_36_fu_894_p3 = t_V_8_fu_891_p1[32'd31];

assign p_Result_3_fu_1461_p3 = p_Val2_3_fu_1455_p2[32'd31];

assign p_Result_40_fu_919_p3 = t_V_9_fu_916_p1[32'd31];

assign p_Result_59_fu_1435_p3 = p_Val2_5_fu_1432_p1[32'd31];

assign p_Result_60_fu_1447_p3 = {{p_Result_59_fu_1435_p3}, {tmp_10_fu_1443_p1}};

assign p_Result_61_fu_1469_p3 = {{p_Result_3_fu_1461_p3}, {tmp_10_fu_1443_p1}};

assign p_Result_62_fu_1477_p3 = p_Val2_s_fu_1429_p1[32'd31];

assign p_Result_63_fu_1491_p3 = {{1'd1}, {tmp_10_fu_1443_p1}};

assign p_Result_64_fu_1499_p3 = {{1'd0}, {tmp_10_fu_1443_p1}};

always @ (*) begin
    p_Result_65_fu_1288_p4 = loc_V_1_fu_1181_p1;
    p_Result_65_fu_1288_p4[32'd22] = |(1'd1);
end

assign p_Result_66_fu_1298_p4 = {{{p_Result_s_fu_1163_p3}, {8'd255}}, {p_Result_65_fu_1288_p4}};

always @ (*) begin
    p_Result_67_fu_1019_p4 = loc_V_5_fu_912_p1;
    p_Result_67_fu_1019_p4[32'd22] = |(1'd1);
end

assign p_Result_68_fu_1029_p4 = {{{p_Result_36_fu_894_p3}, {8'd255}}, {p_Result_67_fu_1019_p4}};

assign p_Result_69_fu_1587_p3 = p_Val2_38_reg_1832[32'd31];

assign p_Result_s_fu_1163_p3 = t_V_5_fu_1160_p1[32'd31];

assign p_Val2_37_fu_721_p3 = ((isNeg_fu_649_p3[0:0] === 1'b1) ? tmp_38_fu_707_p1 : tmp_39_fu_711_p4);

assign p_Val2_38_fu_608_p1 = val_rs1_read_reg_1713_pp0_iter4_reg;

assign p_Val2_3_fu_1455_p2 = (p_Val2_5_fu_1432_p1 ^ 32'd2147483648);

assign p_Val2_41_fu_1599_p3 = ((p_Result_69_fu_1587_p3[0:0] === 1'b1) ? p_Val2_6_i_i_i1_i_fu_1594_p2 : p_Val2_37_reg_1837);

assign p_Val2_42_fu_1658_p1 = ap_phi_mux_x_assign_phi_fu_217_p24;

assign p_Val2_5_fu_1432_p1 = val_rs2_read_reg_1695_pp0_iter4_reg;

assign p_Val2_6_i_i_i1_i_fu_1594_p2 = (32'd0 - p_Val2_37_reg_1837);

assign p_Val2_s_fu_1429_p1 = val_rs1_read_reg_1713_pp0_iter4_reg;

assign p_i1_fu_1055_p3 = ((p_Result_36_fu_894_p3[0:0] === 1'b1) ? ymaggreater_3_fu_1049_p2 : ymaggreater_2_fu_1043_p2);

assign p_i_fu_1324_p3 = ((p_Result_s_fu_1163_p3[0:0] === 1'b1) ? ymaggreater_1_fu_1318_p2 : ymaggreater_fu_1312_p2);

assign res_10_fu_1146_p3 = ((sel_tmp12_i1_fu_1140_p2[0:0] === 1'b1) ? val_rs1_read_reg_1713_pp0_iter4_reg : res_9_fu_1121_p3);

assign res_12_fu_1422_p3 = ((or_cond2_i_fu_1246_p2[0:0] === 1'b1) ? val_rs2_read_reg_1695_pp0_iter4_reg : res_4_fu_1415_p3);

assign res_13_fu_1153_p3 = ((or_cond4_i_fu_977_p2[0:0] === 1'b1) ? val_rs2_read_reg_1695_pp0_iter4_reg : res_10_fu_1146_p3);

assign res_1_fu_1340_p3 = ((ymaggreater2_i_fu_1332_p3[0:0] === 1'b1) ? val_rs1_read_reg_1713_pp0_iter4_reg : val_rs2_read_reg_1695_pp0_iter4_reg);

assign res_2_fu_1364_p3 = ((sel_tmp2_i9_fu_1358_p2[0:0] === 1'b1) ? res_fu_1308_p1 : res_1_fu_1340_p3);

assign res_3_fu_1390_p3 = ((sel_tmp7_i_fu_1384_p2[0:0] === 1'b1) ? val_rs2_read_reg_1695_pp0_iter4_reg : res_2_fu_1364_p3);

assign res_4_fu_1415_p3 = ((sel_tmp12_i_fu_1409_p2[0:0] === 1'b1) ? val_rs1_read_reg_1713_pp0_iter4_reg : res_3_fu_1390_p3);

assign res_6_fu_1039_p1 = p_Result_68_fu_1029_p4;

assign res_7_fu_1071_p3 = ((ymaggreater4_i_fu_1063_p3[0:0] === 1'b1) ? val_rs2_read_reg_1695_pp0_iter4_reg : val_rs1_read_reg_1713_pp0_iter4_reg);

assign res_8_fu_1095_p3 = ((sel_tmp2_i1_fu_1089_p2[0:0] === 1'b1) ? res_6_fu_1039_p1 : res_7_fu_1071_p3);

assign res_9_fu_1121_p3 = ((sel_tmp7_i1_fu_1115_p2[0:0] === 1'b1) ? val_rs2_read_reg_1695_pp0_iter4_reg : res_8_fu_1095_p3);

assign res_fu_1308_p1 = p_Result_66_fu_1298_p4;

assign sel_tmp11_demorgan_i_1_fu_1128_p2 = (tmp_9_demorgan_i_fu_995_p2 | or_cond4_i_fu_977_p2);

assign sel_tmp11_demorgan_i_fu_1397_p2 = (tmp_2_demorgan_i_fu_1264_p2 | or_cond2_i_fu_1246_p2);

assign sel_tmp11_i1_fu_1134_p2 = (sel_tmp11_demorgan_i_1_fu_1128_p2 ^ 1'd1);

assign sel_tmp11_i_fu_1403_p2 = (sel_tmp11_demorgan_i_fu_1397_p2 ^ 1'd1);

assign sel_tmp12_i1_fu_1140_p2 = (tmp_11_demorgan_i_fu_1013_p2 & sel_tmp11_i1_fu_1134_p2);

assign sel_tmp12_i_fu_1409_p2 = (tmp_4_demorgan_i_fu_1282_p2 & sel_tmp11_i_fu_1403_p2);

assign sel_tmp1_i1_fu_1083_p2 = (tmp_9_demorgan_i_fu_995_p2 & sel_tmp_i1_fu_1077_p2);

assign sel_tmp1_i2_fu_1610_p3 = ((sel_tmp_i2_fu_1606_p2[0:0] === 1'b1) ? p_Val2_37_reg_1837 : 32'd0);

assign sel_tmp1_i8_fu_1352_p2 = (tmp_2_demorgan_i_fu_1264_p2 & sel_tmp_i_fu_1346_p2);

assign sel_tmp1_i_fu_1507_p2 = (tmp_reg_1730_pp0_iter4_reg ^ 1'd1);

assign sel_tmp2_i1_fu_1089_p2 = (tmp_11_demorgan_i_fu_1013_p2 & sel_tmp1_i1_fu_1083_p2);

assign sel_tmp2_i2_fu_1617_p2 = (or_cond_i_reg_1783_pp0_iter5_reg ^ 1'd1);

assign sel_tmp2_i9_fu_1358_p2 = (tmp_4_demorgan_i_fu_1282_p2 & sel_tmp1_i8_fu_1352_p2);

assign sel_tmp2_i_fu_1512_p2 = (tmp_i1_reg_1815_pp0_iter4_reg & sel_tmp1_i_fu_1507_p2);

assign sel_tmp3_i_fu_1622_p2 = (tmp_reg_1730_pp0_iter5_reg & sel_tmp2_i2_fu_1617_p2);

assign sel_tmp4_i_fu_1627_p3 = ((sel_tmp3_i_fu_1622_p2[0:0] === 1'b1) ? p_Val2_41_fu_1599_p3 : sel_tmp1_i2_fu_1610_p3);

assign sel_tmp5_i_fu_506_p2 = (tmp_fu_340_p2 ^ 1'd1);

assign sel_tmp6_demorgan_i_fu_1517_p2 = (tmp_reg_1730_pp0_iter4_reg | tmp_i1_reg_1815_pp0_iter4_reg);

assign sel_tmp6_i1_demorgan_fu_1372_p2 = (tmp_i1_i_fu_1270_p2 & tmp_1_i1_i_fu_1276_p2);

assign sel_tmp6_i1_fu_1378_p2 = (sel_tmp6_i1_demorgan_fu_1372_p2 ^ 1'd1);

assign sel_tmp6_i2_demorgan_fu_1103_p2 = (tmp_i2_i_fu_1001_p2 & tmp_1_i2_i_fu_1007_p2);

assign sel_tmp6_i2_fu_1109_p2 = (sel_tmp6_i2_demorgan_fu_1103_p2 ^ 1'd1);

assign sel_tmp6_i3_fu_512_p2 = (sel_tmp5_i_fu_506_p2 & grp_fu_322_p2);

assign sel_tmp6_i_fu_1521_p2 = (sel_tmp6_demorgan_i_fu_1517_p2 ^ 1'd1);

assign sel_tmp7_i1_fu_1115_p2 = (sel_tmp6_i2_fu_1109_p2 & sel_tmp1_i1_fu_1083_p2);

assign sel_tmp7_i_fu_1384_p2 = (sel_tmp6_i1_fu_1378_p2 & sel_tmp1_i8_fu_1352_p2);

assign sel_tmp8_i_fu_1533_p2 = (tmp_1_i_reg_1821_pp0_iter4_reg & tmp2_fu_1527_p2);

assign sel_tmp9_i_fu_1567_p1 = newSel2_fu_1559_p3;

assign sel_tmp_i1_fu_1077_p2 = (or_cond4_i_fu_977_p2 ^ 1'd1);

assign sel_tmp_i2_fu_1606_p2 = (tmp_reg_1730_pp0_iter5_reg & or_cond_i_reg_1783_pp0_iter5_reg);

assign sel_tmp_i_fu_1346_p2 = (or_cond2_i_fu_1246_p2 ^ 1'd1);

assign sh_assign_1_fu_667_p3 = ((isNeg_fu_649_p3[0:0] === 1'b1) ? tmp_15_i_i_i_i_cast_fu_663_p1 : sh_assign_fu_643_p2);

assign sh_assign_1_i_cast_c_fu_679_p1 = sh_assign_1_fu_667_p3;

assign sh_assign_1_i_cast_fu_675_p1 = sh_assign_1_fu_667_p3;

assign sh_assign_fu_643_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_i_cast_fu_639_p1));

assign storemerge_in_i_fu_498_p3 = ((or_cond_i_fu_472_p2[0:0] === 1'b1) ? abs_i_fu_490_p3 : val_i);

assign t_V_5_fu_1160_p1 = val_rs1_read_reg_1713_pp0_iter4_reg;

assign t_V_6_fu_1185_p1 = val_rs2_read_reg_1695_pp0_iter4_reg;

assign t_V_8_fu_891_p1 = val_rs1_read_reg_1713_pp0_iter4_reg;

assign t_V_9_fu_916_p1 = val_rs2_read_reg_1695_pp0_iter4_reg;

assign tmp2_fu_1527_p2 = (tmp_28tmp_i_fu_1485_p2 & sel_tmp6_i_fu_1521_p2);

assign tmp3_fu_1234_p2 = (tmp_9_i_fu_1222_p2 & tmp_8_i_fu_1216_p2);

assign tmp4_fu_1240_p2 = (tmp_i5_fu_1228_p2 & tmp_i4_fu_1210_p2);

assign tmp5_fu_965_p2 = (tmp_i_fu_947_p2 & tmp_6_i_fu_953_p2);

assign tmp6_fu_971_p2 = (tmp_i1_41_fu_941_p2 & tmp_7_i_fu_959_p2);

assign tmp_10_fu_1443_p1 = p_Val2_s_fu_1429_p1[30:0];

assign tmp_11_demorgan_i_fu_1013_p2 = (tmp_i2_i_fu_1001_p2 & tmp_1_i2_i_fu_1007_p2);

assign tmp_11_fu_412_p2 = ((val_funct7 == 32'd96) ? 1'b1 : 1'b0);

assign tmp_12_fu_418_p2 = ((val_funct7 == 32'd112) ? 1'b1 : 1'b0);

assign tmp_13_fu_566_p2 = (notrhs1_fu_560_p2 | notlhs1_fu_554_p2);

assign tmp_14_fu_584_p2 = (notrhs2_fu_578_p2 | notlhs2_fu_572_p2);

assign tmp_14_i_i_i_i_cast1_fu_635_p1 = tmp_14_i_i_i_i_fu_625_p4;

assign tmp_14_i_i_i_i_fu_625_p4 = {{{{1'd1}, {loc_V_9_fu_621_p1}}}, {1'd0}};

assign tmp_15_fu_590_p2 = (tmp_14_fu_584_p2 & tmp_13_fu_566_p2);

assign tmp_15_i_i_i_i_cast_fu_663_p1 = $signed(tmp_15_i_i_i_i_fu_657_p2);

assign tmp_15_i_i_i_i_fu_657_p2 = (8'd127 - loc_V_8_fu_611_p4);

assign tmp_16_i_i_i_i_fu_683_p1 = $unsigned(sh_assign_1_i_cast_fu_675_p1);

assign tmp_17_fu_596_p2 = (tmp_15_fu_590_p2 & grp_fu_306_p2);

assign tmp_17_i_i_i_i_fu_687_p2 = tmp_14_i_i_i_i_fu_625_p4 >> sh_assign_1_i_cast_c_fu_679_p1;

assign tmp_18_i_i_i_i_fu_693_p2 = tmp_14_i_i_i_i_cast1_fu_635_p1 << tmp_16_i_i_i_i_fu_683_p1;

assign tmp_19_fu_813_p4 = {{val_rs1_to_int2_fu_810_p1[30:23]}};

assign tmp_1_fu_540_p4 = {{val_rs2_to_int_fu_536_p1[30:23]}};

assign tmp_1_i1_i_fu_1276_p2 = ((loc_V_3_fu_1206_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i2_i_fu_1007_p2 = ((loc_V_7_fu_937_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_i1_fu_989_p2 = ((loc_V_5_fu_912_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_i7_fu_1258_p2 = ((loc_V_1_fu_1181_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_1_i_i_fu_1682_p2 = ((loc_V_11_fu_1672_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_20_fu_830_p4 = {{val_rs2_to_int2_fu_827_p1[30:23]}};

assign tmp_21_fu_856_p2 = (notrhs5_fu_850_p2 | notlhs5_fu_844_p2);

assign tmp_22_fu_874_p2 = (notrhs6_fu_868_p2 | notlhs6_fu_862_p2);

assign tmp_23_fu_880_p2 = (tmp_22_fu_874_p2 & tmp_21_fu_856_p2);

assign tmp_25_fu_886_p2 = (tmp_24_reg_1805_pp0_iter4_reg & tmp_23_fu_880_p2);

assign tmp_26_fu_732_p4 = {{val_rs1_to_int3_fu_729_p1[30:23]}};

assign tmp_27_fu_749_p4 = {{val_rs2_to_int3_fu_746_p1[30:23]}};

assign tmp_28_fu_775_p2 = (notrhs7_fu_769_p2 | notlhs7_fu_763_p2);

assign tmp_28tmp_i_fu_1485_p2 = (p_Result_62_fu_1477_p3 ^ p_Result_59_fu_1435_p3);

assign tmp_29_fu_793_p2 = (notrhs8_fu_787_p2 | notlhs8_fu_781_p2);

assign tmp_2_demorgan_i_fu_1264_p2 = (tmp_i_i6_fu_1252_p2 & tmp_1_i_i7_fu_1258_p2);

assign tmp_2_fu_352_p2 = ((val_funct7 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_30_fu_799_p2 = (tmp_29_fu_793_p2 & tmp_28_fu_775_p2);

assign tmp_32_fu_805_p2 = (tmp_31_reg_1800_pp0_iter4_reg & tmp_30_fu_799_p2);

assign tmp_33_fu_434_p4 = {{val_rs2_to_int4_fu_430_p1[30:23]}};

assign tmp_34_fu_460_p2 = (notrhs_fu_454_p2 | notlhs_fu_448_p2);

assign tmp_36_fu_466_p2 = (tmp_34_fu_460_p2 & grp_fu_306_p2);

assign tmp_38_fu_707_p1 = tmp_62_fu_699_p3;

assign tmp_39_fu_711_p4 = {{tmp_18_i_i_i_i_fu_693_p2[55:24]}};

assign tmp_3_fu_358_p2 = ((val_funct7 == 32'd8) ? 1'b1 : 1'b0);

assign tmp_4_demorgan_i_fu_1282_p2 = (tmp_i1_i_fu_1270_p2 & tmp_1_i1_i_fu_1276_p2);

assign tmp_4_fu_364_p2 = ((val_funct7 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_51_i_fu_602_p2 = (tmp_17_fu_596_p2 & grp_fu_312_p2);

assign tmp_53_fu_532_p1 = val_rs1_to_int_fu_518_p1[22:0];

assign tmp_54_fu_550_p1 = val_rs2_to_int_fu_536_p1[22:0];

assign tmp_55_fu_823_p1 = val_rs1_to_int2_fu_810_p1[22:0];

assign tmp_56_fu_840_p1 = val_rs2_to_int2_fu_827_p1[22:0];

assign tmp_57_fu_742_p1 = val_rs1_to_int3_fu_729_p1[22:0];

assign tmp_58_fu_759_p1 = val_rs2_to_int3_fu_746_p1[22:0];

assign tmp_59_fu_444_p1 = val_rs2_to_int4_fu_430_p1[22:0];

assign tmp_5_fu_370_p2 = ((val_funct7 == 32'd20) ? 1'b1 : 1'b0);

assign tmp_62_fu_699_p3 = tmp_17_i_i_i_i_fu_687_p2[32'd24];

assign tmp_6_i_fu_953_p2 = ((loc_V_6_fu_927_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_i_fu_959_p2 = ((loc_V_7_fu_937_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_8_fu_388_p2 = ((val_funct7 == 32'd80) ? 1'b1 : 1'b0);

assign tmp_8_i_fu_1216_p2 = ((loc_V_1_fu_1181_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_9_demorgan_i_fu_995_p2 = (tmp_i_i1_fu_983_p2 & tmp_1_i_i1_fu_989_p2);

assign tmp_9_fu_522_p4 = {{val_rs1_to_int_fu_518_p1[30:23]}};

assign tmp_9_i_fu_1222_p2 = ((loc_V_2_fu_1196_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_fu_340_p2 = ((val_funct3 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_i1_41_fu_941_p2 = ((loc_V_4_fu_902_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_i1_i_fu_1270_p2 = ((loc_V_2_fu_1196_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i2_i_fu_1001_p2 = ((loc_V_6_fu_927_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i4_fu_1210_p2 = ((loc_V_fu_1171_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_i5_fu_1228_p2 = ((loc_V_3_fu_1206_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_i_fu_947_p2 = ((loc_V_5_fu_912_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_i_i1_fu_983_p2 = ((loc_V_4_fu_902_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i6_fu_1252_p2 = ((loc_V_fu_1171_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_1676_p2 = ((loc_V_10_fu_1662_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_i_cast_fu_639_p1 = loc_V_8_fu_611_p4;

assign tmp_s_fu_346_p2 = ((val_funct7 == 32'd0) ? 1'b1 : 1'b0);

assign val_out_f_fu_1571_p2 = (tmp_1_i_reg_1821_pp0_iter4_reg | sel_tmp6_demorgan_i_fu_1517_p2);

assign val_out_rd_f_3_fu_1576_p3 = ((val_out_f_fu_1571_p2[0:0] === 1'b1) ? sel_tmp9_i_fu_1567_p1 : 32'd0);

assign val_out_rd_f_6_fu_1642_p3 = ((sel_tmp6_i3_reg_1794_pp0_iter5_reg[0:0] === 1'b1) ? grp_fu_303_p1 : 32'd0);

assign val_out_rd_i_1_fu_1655_p1 = tmp_51_i_reg_1810_pp0_iter5_reg;

assign val_out_rd_i_2_fu_1649_p1 = tmp_32_reg_1844;

assign val_out_rd_i_3_fu_1635_p3 = ((sel_tmp6_i3_reg_1794_pp0_iter5_reg[0:0] === 1'b1) ? 32'd0 : sel_tmp4_i_fu_1627_p3);

assign val_out_rd_i_9_trunc_fu_1584_p1 = val_out_rd_i_4_reg_1827;

assign val_out_rd_i_fu_1652_p1 = tmp_25_reg_1849;

assign val_rs1_to_int2_fu_810_p1 = val_rs1_read_reg_1713_pp0_iter4_reg;

assign val_rs1_to_int3_fu_729_p1 = val_rs1_read_reg_1713_pp0_iter4_reg;

assign val_rs1_to_int_fu_518_p1 = val_rs1;

assign val_rs2_to_int2_fu_827_p1 = val_rs2_read_reg_1695_pp0_iter4_reg;

assign val_rs2_to_int3_fu_746_p1 = val_rs2_read_reg_1695_pp0_iter4_reg;

assign val_rs2_to_int4_fu_430_p1 = val_rs2;

assign val_rs2_to_int_fu_536_p1 = val_rs2;

assign ymaggreater2_i_fu_1332_p3 = ((p_Result_17_fu_1188_p3[0:0] === 1'b1) ? p_i_fu_1324_p3 : ymaggreater_fu_1312_p2);

assign ymaggreater4_i_fu_1063_p3 = ((p_Result_40_fu_919_p3[0:0] === 1'b1) ? p_i1_fu_1055_p3 : ymaggreater_2_fu_1043_p2);

assign ymaggreater_1_fu_1318_p2 = (ymaggreater_fu_1312_p2 ^ 1'd1);

assign ymaggreater_2_fu_1043_p2 = (($signed(t_V_8_fu_891_p1) < $signed(t_V_9_fu_916_p1)) ? 1'b1 : 1'b0);

assign ymaggreater_3_fu_1049_p2 = (ymaggreater_2_fu_1043_p2 ^ 1'd1);

assign ymaggreater_fu_1312_p2 = (($signed(t_V_5_fu_1160_p1) < $signed(t_V_6_fu_1185_p1)) ? 1'b1 : 1'b0);

endmodule //FPU
