{
    "inherits": "stm32.json",

    "vendor":   "st",
    "board":    "STM32L552",
    "family":   "stm32l5xx",

    "build": {

        "alayer":               "stm32l5xx-hal-driver",
        "startup_script":       "startup_stm32l552xx.s",
        "linker_script":        "STM32L552ZETXQ_FLASH.ld",
        "startup_script_path":  "cmsis-device-l5/Source/Templates/gcc",

        "drivers":{
            "cmsis_5":           "CMSIS_5/CMSIS/Core/Include/",
            "cmsis-device":      "cmsis-device-l5/Include/"
        }
    },

    "openocd": {
        "interface":        "stlink",
        "target":           "stm32l5x"
    },

    "uart": {
        "instance": "LPUART1",
        "baudrate": 115200,
        "tx_pin":   "PG7",
        "rx_pin":   "PG8"
    },

    "timers": {
        "TIM7": {
            "Period": 65535
        },

        "TIM2": {
            "Period": 222,
            "dma": {
                "name": "DMA1",
                "stream": "Channel4",
                "direction":"PERIPH_TO_MEMORY"
            }
        },

        "TIM4": {
            "Period": 444
        },

         "TIM4_OW_1": {
            "Period": 111,
            "dma": {
                "name": "DMA1",
                "stream": "Channel4",
                "direction":"PERIPH_TO_MEMORY"
            }
        },

        "TIM4_OW_2": {
            "Period": 12345
        },

        "TIM3": {
            "Period": 65535
	    },

        "TIM3_OW_1": {
            "Period": 1,
            "dma": {
                "name": "DMA1",
                "stream": "Channel4",
                "direction":"PERIPH_TO_MEMORY"
            }
        },

        "TIM3_OW_2": {
            "Period": 2,
            "dma": {
                "name": "DMA1",
                "stream": "Channel2",
                "direction":"MEMORY_TO_PERIPH"
            }
        },

        "TIM3_OW_3": {
            "Period": 333
        }
    },

    "gadgets": {
        "counter": [
            "TIM7",
            "TIM3"
        ],

        "trigger": [
            "TIM2",
            "TIM3_OW2"
        ],

        "detect": [
            "TIM7",
            "TIM4_OW1"
        ]
    },

    "trace": {
        "tim_counter": "TIM7",
        "tim_trigger": "TIM3"
    },

    "dma": {
        "name": "DMA1",
        "stream": "Channel1",
        "direction": "MEMORY_TO_MEMORY"
    },
    
    "mem_map": {
        "contention":   "0x20018000",
        "no_contention":"0x20030000"
    }
}