[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ISO7221MDR production of TEXAS INSTRUMENTS from the text:ISO722x Dual-Channel Digital Isolators\n1 Features\n• 1, 5, 25, and 150-Mbps Signaling Rate Options\n– Low Channel-to-Channel Output Skew;\n1-ns Max\n– Low Pulse-Width Distortion (PWD); 1-ns Max\n– Low Jitter Content; 1 ns Typ at 150 Mbps\n• 50 kV/μs Typical Transient Immunity\n• Operates with 2.8-V (C-Grade),\n3.3-V, or 5-V Supplies\n• 4-kV ESD Protection\n• High Electromagnetic Immunity\n• –40°C to +125°C Operating Range\n• Typical 28-Year Life at Rated Voltage\n(see High-Voltage Lifetime of the ISO72x Family of\nDigital Isolators  and Isolation Capacitor Lifetime\nProjection )\n• Safety-Related Certifications\n– VDE Basic Insulation with 4000-V PK VIOTM, 560\nVPK VIORM per DIN VDE V 0884-11:2017-01\nand DIN EN 61010-1 (VDE 0411-1)\n– 2500 V RMS Isolation per UL 1577\n– CSA Approved for IEC 60950-1 and IEC\n62368-1\n2 Applications\n• Industrial Fieldbus\n– Modbus\n– Profibus™\n– DeviceNet™ Data Buses\n• Computer Peripheral Interface\n• Servo Control Interface\n• Data Acquisition\n3 Description\nThe ISO7220x and ISO7221x family devices are dual-\nchannel digital isolators. To facilitate PCB layout, the\nchannels are oriented in the same direction in the\nISO7220x and in opposite directions in the ISO7221x.\nThese devices have a logic input and output buffer\nseparated by TI’s silicon-dioxide (SiO 2) isolation\nbarrier, providing galvanic isolation of up to 4000 V PK\nper VDE. Used in conjunction with isolated power\nsupplies, these devices block high voltage and isolate\ngrounds, as well as prevent noise currents on a data\nbus or other circuits from entering the local ground\nand interfering with or damaging sensitive circuitry.\nA binary input signal is conditioned, translated to a\nbalanced signal, then differentiated by the capacitiveisolation barrier. Across the isolation barrier, a\ndifferential comparator receives the logic transition\ninformation, then sets or resets a flip-flop and the\noutput circuit accordingly. A periodic update pulse is\nsent across the barrier to ensure the proper dc level of\nthe output. If this dc-refresh pulse is not received\nevery 4 μs, the input is assumed to be unpowered or\nnot being actively driven, and the failsafe circuit drives\nthe output to a logic high state.\nThe small capacitance and resulting time constant\nprovide fast operation with signaling rates available\nfrom 0 Mbps (DC) to 150 Mbps (The signaling rate of\na line is the number of voltage transitions that are\nmade per second expressed in the units bps). The A-\noption, B-option, and C-option devices have TTL input\nthresholds and a noise filter at the input that prevents\ntransient pulses from being passed to the output of\nthe device. The M-option devices have CMOS V CC/2\ninput thresholds and do not have the input noise filter\nand the additional propagation delay.\nThe ISO7220x and ISO7221x family of devices\nrequire two supply voltages of 2.8 V (C-Grade), 3.3 V,\n5 V, or any combination. All inputs are 5-V tolerant\nwhen supplied from a 2.8-V or 3.3-V supply and all\noutputs are 4-mA CMOS.\nThe ISO7220x and ISO7221x family of devices are\ncharacterized for operation over the ambient\ntemperature range of –40°C to +125°C.\nDevice Information (1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nISO7220x\nSOIC (8) 4.90 mm × 3.91 mm\nISO7221x\n(1) For all available packages, see the orderable addendum at\nthe end of the data sheet.\nOUTx\nGNDO GNDIINxVCCO VCCIIsolation \nCapacitor\nVCCI and GNDI are supply and ground connections respectively\nfor the input channels.\nVCCO and GNDO are supply and ground connections\nrespectively for the output channels.\nSimplified Schematicwww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 1ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nAn IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,\nintellectual property matters and other important disclaimers. PRODUCTION DATA.\nTable of Contents\n1 Features ............................................................................ 1\n2 Applications ..................................................................... 1\n3 Description ....................................................................... 1\n4 Revision History .............................................................. 2\n5 Pin Configuration and Functions ................................... 6\n6 Specifications .................................................................. 6\n6.1 Absolute Maximum Ratings........................................ 6\n6.2 ESD Ratings............................................................... 7\n6.3 Recommended Operating Conditions......................... 8\n6.4 Thermal Information.................................................... 8\n6.5 Power Ratings............................................................. 8\n6.6 Insulation Specifications............................................. 9\n6.7 Safety-Related Certifications.................................... 10\n6.8 Safety Limiting Values............................................... 10\n6.9 Electrical Characteristics—5-V V CC1 and V CC2\nSupplies....................................................................... 11\n6.10 Electrical Characteristics—5-V V CC1 and 3.3-V\nVCC2 Supply................................................................. 12\n6.11 Electrical Characteristics—3.3-V V CC1 and 5-V\nVCC2 Supply................................................................. 13\n6.12 Electrical Characteristics—3.3-V V CC1 and\nVCC2 Supplies.............................................................. 14\n6.13 Electrical Characteristics—2.8-V V CC1 and\nVCC2 Supplies.............................................................. 14\n6.14 Switching Characteristics—5-V V CC1 and V CC2\nSupplies....................................................................... 16\n6.15 Switching Characteristics—5-V V CC1 and 3.3-V\nVCC2 Supply................................................................. 17\n6.16 Switching Characteristics—3.3-V CC1 and 5-V\nVCC2 Supplies.............................................................. 186.17 Switching Characteristics—3.3-V V CC1 and\nVCC2 Supplies.............................................................. 19\n6.18 Switching Characteristics—2.8-V V CC1 and\nVCC2 Supplies.............................................................. 19\n6.19 Insulation Characteristics Curves........................... 20\n6.20 Typical Characteristics............................................ 21\n7 Parameter Measurement Information .......................... 23\n8 Detailed Description ...................................................... 25\n8.1 Overview................................................................... 25\n8.2 Functional Block Diagram......................................... 25\n8.3 Feature Description................................................... 26\n8.4 Device Functional Modes.......................................... 26\n9 Application and Implementation .................................. 27\n9.1 Application Information............................................. 27\n9.2 Typical Application.................................................... 27\n10 Power Supply Recommendations .............................. 29\n11 Layout ........................................................................... 29\n11.1 Layout Guidelines................................................... 29\n11.2 Layout Example...................................................... 29\n12 Device and Documentation Support .......................... 30\n12.1 Device Support....................................................... 30\n12.2 Documentation Support.......................................... 30\n12.3 Related Links.......................................................... 30\n12.4 Receiving Notification of Documentation Updates.. 30\n12.5 Support Resources................................................. 30\n12.6 Trademarks............................................................. 31\n12.7 Electrostatic Discharge Caution.............................. 31\n12.8 Glossary.................................................................. 31\n13 Mechanical, Packaging, and Orderable\nInformation .................................................................... 31\n4 Revision History\nNOTE: Page numbers for previous revisions may differ from page numbers in the current version.\nChanges from Revision P (August 2018) to Revision Q (January 2021) Page\n• Removed nominal specifications in the RECOMMENDED OPERATING CONDITIONS table.......................... 8\nChanges from Revision O (April 2017) to Revision P (August 2018) Page\n• Changed (VDE V 0884-10):2006-12  to DIN VDE V 0884-11:2017-01  throughout the document...................... 1\n• Changed CSA Approved for Component Acceptance Notice 5A and IEC 60950-1  to CSA Approved for IEC\n60950-1 and IEC 62368-1  throughout the document......................................................................................... 1\n• Added the basic insulation working voltage for CSA in the Safety-Related Certifications  table....................... 10\n• Changed the VDE certification number from 40016131 to 40047657 in the Safety-Related Certifications  table\n.......................................................................................................................................................................... 10\n• Changed the maximum propagation delay and pulse-width distortion in each Switching Characteristics  table ..\n16\n• Added ± 10% for the V CC1 and V CC2 voltages in the condition statement of the Switching Characteristics—5-V\nVCC1 and V CC2 Supplies  table .......................................................................................................................... 16\n• Changed ISO722x to ISO7220 for all part numbers for the Channel-to-channel output skew parameter in\neach Switching Characteristic  table.................................................................................................................. 16ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n2 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nChanges from Revision N (September 2015) to Revision O (April 2017) Page\n• Changed the Dissipation Characteristics  table to Power Ratings . Combined the DIN V VDE V 0884-10 (VDE\nV 0884-10):2006-12 Insulation Characteristics  table IEC Package Characteristics , and IEC 60664-1 Ratings\nTable  in the Insulation Specifications  table. Changed the Regulatory Information  table to Safety-Related\nCertifications  ...................................................................................................................................................... 8\n• Deleted the maximum surge voltage, 4000 V PK for VDE in the Safety-Related Certifications  table................ 10\n• Changed the CSA information in the Safety-Related Certifications  table......................................................... 10\nChanges from Revision M (October 2014) to Revision N (September 2015) Page\n• Changed the VDE Cerification from: DIN EN 60747-5-5 (VDE 0884-5) to: DIN V VDE V 0884-10 (VDE V\n0884-10):2006-12 throughout the document...................................................................................................... 1\n• Updated the Simplified Schematic  to a higher quality version............................................................................ 1\n• Changed the max value of the IN and OUT voltage from 6 to V CC + 0.5 in the Absolute Maximum Ratings\ntable.................................................................................................................................................................... 6\n• Changed L(I01) MIN value from 4.8 to 4 in the IEC Package Characteristics  table........................................... 9\n• Added the JEDEC package dimensions note in the IEC Package Characteristics  table................................... 9\n• Changed L(I01) MIN value from 4.8 to 4 in the IEC Package Characteristics  table........................................... 9\n• Added the DTI parameter to the IEC Package Characteristics  table.................................................................. 9\n• Changed the DTI test condition From: IEC 60112 / VDE 0303 Part 1 To: DIN EN 60112 (VDE 0303-11); IEC\n60112.................................................................................................................................................................. 9\n• Added = 150°C to insulation resistance test condition in the DIN V VDE V 0884-10 (VDE V 0884-10):2006-12\nInsulation Characteristics  table. ......................................................................................................................... 9\n• Added table row with input side V CC = X to the ISO7220x or ISO7221x Function  table.................................. 26\nChanges from Revision L (January 2012) to Revision M (August 2014) Page\n• Changed the title of this data sheet to ISO722x Dual Channel Digital Isolators  ................................................ 1\n• Added Pin Configuration and Functions  section, Handling Rating  table, Dissipation Ratings  table, Feature\nDescription  section, Device Functional Modes , Application and Implementation  section, Power Supply\nRecommendations  section, Layout  section, Device and Documentation Support  section, and Mechanical,\nPackaging, and Orderable Information  section, changed Thermal Information  table ........................................ 1\n• Updated the Features section ............................................................................................................................ 1\n• Added per VDE to 4000 V PK in second sentence of Description ....................................................................... 1\n• Updated the Regulatory Information  Table......................................................................................................... 6\n• Added the min and max values to the Storage temperature parameter in the Absolute Maximum Ratings\ntable.................................................................................................................................................................... 6\n• Changed in ROC table Max col, V IH row from VCC to 5.5 ................................................................................. 8\n• Changed the L(I01) parameter name to external clearance (CLR) and L(I02) to external creepage (CPG).\nAlso changed the input-to-output test voltage (V PR) parameter name to apparent charge (q pd) ....................... 9\n• Changed the Device Options table, Input Threshold column from ≠ symbol to ~ symbol 6 places ................. 26\n• Changed Isolation Glossary  ............................................................................................................................. 30\nChanges from Revision K (January 2010) to Revision L (January 2012) Page\n• Changed Feature From: Operates with 3.3-V or 5-V Supplies To: Operates with 2.8-V (C-Grade), 3.3-V or 5-V\nSupplies.............................................................................................................................................................. 1\n• Changed Feature From: 4000-V peak Isolation, 560 V peak VIORM To: 4000-V PK VIOTM, 560 V PK VIORM per IEC\n60747-5-2 (VDE 0884, Rev2) ............................................................................................................................ 1\n• Added device options to V CC in the RECOMMENDED OPERATING CONDITIONS table................................ 8\n• Changed Note: (1) in the RECOMMENDED OPERATING CONDITIONS table................................................ 8\n• Changed the CTI MIN value From: ≥175 V To: ≥400 V...................................................................................... 9\n• Updated the Regulatory Information  table........................................................................................................ 10\n• Changed I CC1 and I CC2 test conditions in the 5-V table.................................................................................... 11www.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 3\n• Changed Table Note: (1)................................................................................................................................... 11\n• Changed I CC1 and I CC2 test conditions in the V CC1 at 5 V, V CC2 at 3.3 V table................................................. 12\n• Changed Table Note: (1)................................................................................................................................... 12\n• Changed I CC1 and I CC2 test conditions in the V CC1 at 3.3 V, V CC2 at 5 V table................................................. 13\n• Changed Table Note (1).................................................................................................................................... 13\n• Changed I CC1 and I CC2 test conditions in the V CC1 and V CC2 at 3.3 V table..................................................... 14\n• Changed Table Note (1).................................................................................................................................... 14\n• Added ELECTRICAL and Switching CHARACTERISTICS table for V CC1 and V CC2 at 2.8 V (ISO722xC-Only)\n.......................................................................................................................................................................... 14\n• Changed VCC Undervoltage Threshold vs Free-Air Temperature  .................................................................... 21\n• Changed Failsafe Delay Time Test Circuit and Voltage Waveforms  ............................................................... 23\nChanges from Revision J (May 2009) to Revision K () Page\n• Changed the RECOMMENDED OPERATING CONDITIONS so that Note (2) is associated with all device\noptions in the Input pulse width and Signaling rate............................................................................................ 8\n• Changed Note (2) From: Typical signaling rate under ideal conditions at 25°C. To: Typical signaling rate and\nInput pulse width are measured at ideal conditions at 25°C............................................................................... 8\n• Changed column 2 of the AVAILABLE OPTIONS table From: Signaling Rate To: Max Signaling Rate........... 26\nChanges from Revision I (December 2008) to Revision J () Page\n• Changed ISO7221C Marked As column From: TI7221C To: I7221C in the AVAILABLE OPTIONS table....... 26\nChanges from Revision H (May 2008) to Revision I () Page\n• Added "IEC 61010-1, IEC 60950-1 and CSA Approved" to the UL 1577 FEATURES bullet.............................. 1\nChanges from Revision G (March 2008) to Revision H () Page\n• Added Note: (1) to the RECOMMENDED OPERATING CONDITIONS table.................................................... 8\n• Added Note: (1) to the ELECTRICAL CHARACTERISTICS: V CC1 and V CC2 at 5-V table................................ 11\n• Added Note: (1) to the ELECTRICAL CHARACTERISTICS: V CC1 at 5 V, V CC2 at 3.3 V table........................ 12\n• Added Note (1): to the ELECTRICAL CHARACTERISTICS: V CC1 at 3.3 V, V CC2 at 5 V table........................ 13\n• Added Note (1): to the ELECTRICAL CHARACTERISTICS: V CC1 and V CC2 at 3.3 V..................................... 14\nChanges from Revision F (August 2007) to Revision G () Page\n• Added Part Numbers ISO7220B and ISO7221B to the data sheet.................................................................... 1\n• Added 5-Mbps Signaling rate to the FEATURES list.......................................................................................... 1\n• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V CC1 and V CC2 at\n5-V table............................................................................................................................................................ 11\n• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V CC1 at 5 V, V CC2\nat 3.3 V table..................................................................................................................................................... 12\n• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V CC1 at 3.3 V,\nVCC2 at 5 V table............................................................................................................................................... 13\n• Added Part Numbers ISO7220B and ISO7221B to the ELECTRICAL CHARACTERISTICS: V CC1 and V CC2 at\n3.3 V................................................................................................................................................................. 14\n• Added PROPAGATION DELAY vs FREE-AIR TEMPERATURE, ISO722xB, Propagation Delay vs Free-Air\nTemperature, ISO722xB  .................................................................................................................................. 21\n• Added Part Numbers ISO7220B and ISO7221B to the AVAILABLE OPTIONS table...................................... 26\nChanges from Revision E (July 2007) to Revision F () Page\n• Added t sk(pp) footnote to the SWITCHING CHARACTERISTICS: V CC1 and V CC2 at 5-V OPERATION table.. 16\n• Added t sk(o) footnote to the SWITCHING CHARACTERISTICS: V CC1 and V CC2 at 5-V OPERATION table.... 16ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n4 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n• Added t sk(pp) footnote to the SWITCHING CHARACTERISTICS: V CC1 at 5 V, V CC2 at 3.3 V OPERATION table\n.......................................................................................................................................................................... 17\n• Added t sk(o) footnote to the SWITCHING CHARACTERISTICS: V CC1 at 5 V, V CC2 at 3.3 V OPERATION table\n.......................................................................................................................................................................... 17\n• Added t sk(pp) footnote to the SWITCHING CHARACTERISTICS: V CC1 at 3.3 V, V CC2 at 5 V OPERATION table\n.......................................................................................................................................................................... 18\n• Added t sk(o) footnote to the SWITCHING CHARACTERISTICS: V CC1 at 3.3 V, V CC2 at 5 V OPERATION table\n.......................................................................................................................................................................... 18\n• Added t sk(pp) footnote to the SWITCHING CHARACTERISTICS table............................................................. 19\n• Changed 3.3-V RMS Supply Current vs Signaling Rate  - Re-scaled the Y-axis.................................................. 21\n• Changed 5-VRMS Supply Current vs Signaling Rate  - New Curves.................................................................. 21\nChanges from Revision D (June 2007) to Revision E () Page\n• Changed 3.3-V RMS Supply Current vs Signaling Rate  - New Curves............................................................... 21\n• Changed 5-VRMS Supply Current vs Signaling Rate  - Re-scaled the Y-axis .................................................... 21\nChanges from Revision C (May 2007) to Revision D () Page\n• Changed Typical ISO7220x Circuit Hook-Up  - Pin 2 (INA) label From: OUTPUT to INPUT............................ 28\nChanges from Revision B (May 2007) to Revision C () Page\n• Added the Signaling rate values to the RECOMMENDED OPERATING CONDITIONS table........................... 8\n• Changed the IEC 60664-1 RATINGS TABLE - Specification I-III test conditions From: Rated mains voltage\n≤150 VRMS To: Rated mains voltage ≤300 VRMS. Added a row for the I-II specifications............................... 9\n• Added ISO722xM Jitter vs Signaling Rate  cross reference to the Peak-to-peak eye-pattern jitter of the\nSWITCHING CHARACTERISTICS table......................................................................................................... 16\n• Added Time-Dependent Dielectric Breakdown Test Results  ........................................................................... 28\nChanges from Revision A (August 2006) to Revision B () Page\n• Added the TYPICAL CHARACTERISTIC CURVES to the data sheet............................................................. 21\n• Added the PARAMETER MEASUREMENT INFORMATION to the data sheet................................................ 23\n• Added the APPLICATION INFORMATION section to the data sheet............................................................... 27\n• Added the ISOLATION GLOSSARY section to the data sheet ........................................................................ 30\nChanges from Revision * (July 2006) to Revision A () Page\n• Deleted "and CSA Apporved" from the UL 1577 FEATURES bullet................................................................... 1\n• Added option A to the AVAILABLE OPTIONS table......................................................................................... 26www.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 5\n5 Pin Configuration and Functions\n1\n2\n3\n4 5678\nGND2INBVCC2 VCC1\nOUTB\nGND1OUTA INA\nISOLATION\nFigure 5-1. ISO7220x D Package 8-Pin SOIC Top View\n1\n2\n3\n4 5678\nGND2INBVCC2 VCC1\nOUTB\nGND1INA OUTA\nISOLATION\nFigure 5-2. ISO7221x D Package 8-Pin SOIC Top View\nTable 5-1. Pin Functions\nPIN\nI/O DESCRIPTION\nNAME ISO7220x ISO7221x\nINA 2 7 I Input, channel A\nINB 3 3 I Input, channel B\nGND1 4 4 — Ground connection for V CC1\nGND2 5 5 — Ground connection for V CC2\nOUTA 7 2 O Output, channel A\nOUTB 6 6 O Output, channel B\nVCC1 1 1 — Power supply, V CC1\nVCC2 8 8 — Power supply, V CC2\n6 Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage(2), VCC1, VCC2 –0.5 6 V\nVI Voltage at IN, OUT –0.5 VCC + 0.5(3)V\nIO Output current –15 15 mA\nTJ Maximum junction temperature 170 °C\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under A bsolute Maximum Ratings  can cause permanent damage to the device. These ratings are stress\nratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended\nOperating Conditions  is not implied. Exposure to absolute-maximum-rated conditions for extended periods can affect device reliability.\n(2) All voltage values except differential I/O bus voltages are with respect to network ground pin and are peak voltage values.\n(3) Maximum voltage must not exceed 6 V.ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n6 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)±4000 V\nCharged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)±1000 V\nMachine Model, ANSI/ESDS5.2-1996 ±200 V\n(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.\n(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.www.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7\n6.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nVCC Supply voltage(2), VCC1, VCC2ISO722xA, ISO722xB, ISO722xM 3 5.5\nV\nISO722xC 2.8 5.5\nIOH High-level output current –4 mA\nIOL Low-level output current 4 mA\ntui Input pulse width(1)ISO722xA 1 μs\nISO722xB 200\nns ISO722xC 40\nISO722xM 6.67\n1/tui Signaling rate(1)ISO722xA 0 1000 kbps\nISO722xB 0 5\nMbps ISO722xC 0 25\nISO722xM 0 150\nVIH High-level input voltage ISO722xA, ISO722xB, ISO722xC 2 5.5 V\nVIL Low-level input voltage ISO722xA, ISO722xB, ISO722xC 0 0.8 V\nVIH High-level input voltage ISO722xM 0.7 V CC VCC V\nVIL Low-level input voltage ISO722xM 0 0.3 V CC V\nTJ Junction temperature –40 150 °C\nH External magnetic field-strength immunity per IEC 61000-4-8 and IEC 61000-4-9 certification 1000 A/m\n(1) Typical signaling rate and Input pulse width are measured at ideal conditions at 25°C.\n(2) For the 5-V operation, V CC1 or V CC2 is specified from 4.5 V to 5.5 V.\nFor the 3.3-V operation, V CC1 or V CC2 is specified from 3 V to 3.6 V.\nFor the 2.8-V operation, V CC1 or V CC2 is specified at 2.8 V.\n6.4 Thermal Information\nTHERMAL METRIC(1)ISO7220x\nISO7221x\nUNITD (SOIC)\n8 PINS\nRθJA Junction-to-ambient thermal resistanceLow-K Thermal Resistance(2)212\n°C/W\nHigh-K Thermal Resistance 122\nRθJC(top) Junction-to-case (top) thermal resistance 69.1 °C/W\nRθJB Junction-to-board thermal resistance 47.7 °C/W\nψJT Junction-to-top characterization parameter 15.2 °C/W\nψJB Junction-to-board characterization parameter 47.2 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance — °C/W\n(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics  application\nreport .\n(2) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface mount packages.\n6.5 Power Ratings\nVCC1 = V CC2 = 5.5 V, T J = 150°C, C L = 15 pF, Input a 150 Mbps 50% duty cycle square wave\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPD Device power dissipation, ISO722xM 390 mWISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n8 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n6.6 Insulation Specifications\nPARAMETER TEST CONDITIONS VALUE UNIT\nGENERAL\nCLR External clearance(1)Shortest terminal-to-terminal distance through air 4 mm\nCPG External creepage(1) Shortest terminal-to-terminal distance across the\npackage surface4 mm\nDTI Distance through the insulation Minimum internal gap (internal clearance) 0.008 mm\nCTI Comparative tracking index DIN EN 60112 (VDE 0303-11); IEC 60112 400 V\nMaterial group II\nOvervoltage categoryRated mains voltage ≤150 V RMS I-IV\nRated mains voltage ≤300 V RMS I-III\nRated mains voltage ≤400 V RMS I-II\nDIN VDE V 0884-11:2017-01(2)\nVIORM Maximum repetitive peak isolation voltage AC voltage (bipolar) 560 VPK\nVIOTM Maximum transient isolation voltageVTEST = V IOTM\nt = 60 s (qualification), t = 1 s (100% production)4000 VPK\nqpd Apparent charge(3)Method a: After I/O safety test subgroup 2/3, V ini =\nVIOTM, tini = 60 s; V pd(m) = 1.2 × V IORM , tm = 10 s≤5\npCMethod a: After environmental tests subgroup 1,\nVini = V IOTM, tini = 60 s; V pd(m) = 1.3 × V IORM, tm =\n10 s≤5\nMethod b1: At routine test (100% production) and\npreconditioning (type test) V ini = V IOTM, tini = 1 s;\nVpd(m) = 1.5 × V IORM, tm = 1 s≤5\nCIO Barrier capacitance, input to output(4)VIO = 0.4 sin (4E6πt) 1 pF\nRIO Isolation resistance, input to output(4)VIO = 500 V, T A = 25°C >1012\nΩ VIO = 500 V, 100°C ≤ T A ≤ 125°C >1011\nVIO = 500 V at T S = 150°C >109\nPollution degree 2\nClimatic category 40/125/21\nUL 1577\nVISO Withstand isolation voltageVTEST = V ISO = 2500 V RMS, t = 60 s (qualification);\nVTEST = 1.2 × V ISO = 3000 V RMS, t = 1 s (100%\nproduction)2500 VRMS\n(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application.\nCare should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the\nisolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in\ncertain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these\nspecifications.\n(2) This coupler is suitable for basic electrical insulation  only within the maximum operating ratings. Compliance with the safety ratings\nshall be ensured by means of suitable protective circuits.\n(3) Apparent charge is electrical discharge caused by a partial discharge (pd).\n(4) All pins on each side of the barrier tied together creating a two-terminal devicewww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 9\n6.7 Safety-Related Certifications\nVDE CSA UL\nCertified according to DIN VDE V\n0884-11:2017-01 and DIN EN 61010-1 (VDE\n0411-1):2011-07Certified according to IEC 60950-1 and IEC\n62368-1Recognized under UL 1577 Component\nRecognition Program\nBasic Insulation\nMaximum Transient Overvoltage, 4000 V PK;\nMaximum Repetitive Peak Isolation Voltage,\n560 V PK2000 V RMS Isolation rating\n400 V RMS Basic insulation and 148 V RMS\nReinforced insulation working voltage per CSA\n60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.\n+A1+A2.\n300 V RMS Basic insulation working voltage per\nCSA 62369-1-14 and IEC 62368-1:2014 Ed. 2.Single protection, 2500 V RMS\nCertificate number: 40047657 Master contract number: 220991 File number: E181974\n6.8 Safety Limiting Values\nSafety limiting(1) intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure\nof the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat\nthe die and damage the isolation barrier, potentially leading to secondary system failures.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nISSafety input, output, or supply\ncurrentRθJA = 212°C/W, V I = 5.5 V, T J = 170°C, T A = 25°C, see\nFigure 6-1124\nmA\nRθJA = 212°C/W, V I = 3.6 V, T J = 170°C, T A = 25°C, see\nFigure 6-1190\nTS Safety temperature 150 °C\n(1) The safety-limiting constraint is the maximum junction temperature specified in the data sheet. The power dissipation and junction-to-\nair thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-\nto-air thermal resistance in the Section 6.4  table is that of a device installed on a high-K test board for leaded surface-mount packages.\nThe power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature\nplus the power times the junction-to-air thermal resistance.ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n10 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n6.9 Electrical Characteristics—5-V V CC1 and V CC2 Supplies\nVCC1 and V CC2 at 5 V ± 10% (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nICC1 VCC1 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 1 2\nmA\nISO7221 quiescent, V I = V CC or 0 V, no load 8.5 17\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz\ninput clock signal, no load2 3\nmA\nISO7221A, ISO7221B 1 Mbps, 0.5-MHz input\nclock signal, no load10 18\nISO7220C, ISO7220M 25 Mbps, 12.5-MHz\ninput clock signal, no load4 9\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz\ninput clock signal, no load12 22\nICC2 VCC2 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 16 31\nmA\nISO7221x quiescent, V I = V CC or 0 V, no load 8.5 17\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz\ninput clock signal, no load17 32\nmA\nISO7221A, ISO7221B 1 Mbps, 0.5-MHz input\nclock signal, no load10 18\nISO7220C, ISO7220M 25 Mbps, 12.5-MHz\ninput clock signal, no load20 34\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz\ninput clock signal, no load12 22\nVOH High-level output voltageIOH = –4 mA, See Figure 7-1 VCC – 0.8 4.6\nV\nIOH = –20 μA, See Figure 7-1 VCC – 0.1 5\nVOL Low-level output voltageIOL = 4 mA, See Figure 7-1 0.2 0.4\nV\nIOL = 20 μA, See Figure 7-1 0 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current IN from 0 V to V CC 10 μA\nIIL Low-level input current IN from 0 V to V CC –10 μA\nCI Input capacitance to ground IN at V CC, VI = 0.4 sin (4E6πt) 1 pF\nCMTI Common-mode transient immunity VI = V CC or 0 V, See Figure 7-3 25 50 kV/μswww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 11\n6.10 Electrical Characteristics—5-V V CC1 and 3.3-V V CC2 Supply\nVCC1 at 5 V ± 10%, V CC2 at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nICC1 VCC1 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 1 2\nmA\nISO7221x quiescent, V I = V CC or 0 V, no load 8.5 17\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz input\nclock signal, no load2 3\nmA\nISO7221A and ISO7221B 1 Mbps, 0.5-MHz input\nclock signal, no load10 18\nISO7220C and ISO7220M 25 Mbps, 12.5-MHz\ninput clock signal, no load4 9\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz\ninput clock signal, no load12 22\nICC2 VCC2 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 8 18\nmA\nISO7221x quiescent, V I = V CC or 0 V, no load 4.3 9.5\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz input\nclock signal, no load9 19\nmA\nISO7221A and ISO7221B 1 Mbps, 0.5-MHz input\nclock signal, no load5 11\nISO7220C and ISO7220M 25 Mbps, 12.5-MHz\ninput clock signal, no load10 20\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz\ninput clock signal, no load6 12\nVOH High-level output voltageISO7220x, ISO7221x (3.3-V side), I OH = –4 mA,\nSee Figure 7-1VCC – 0.4\nVISO7221x (5-V side), I OH = –4 mA, See Figure 7-1 VCC – 0.8\nAll devices, I OH = –20 μA, See Figure 7-1 VCC – 0.1\nVOL Low-level output voltageIOL = 4 mA, See Figure 7-1 0.4\nV\nIOL = 20 μA, See Figure 7-1 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current IN from 0 V to V CC 10 μA\nIIL Low-level input current IN from 0 V to V CC –10 μA\nCI Input capacitance to ground IN at V CC, VI = 0.4 sin (4E6πt) 1 pF\nCMTI Common-mode transient immunity VI = V CC or 0 V, See Figure 7-3 15 40 kV/μsISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n12 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n6.11 Electrical Characteristics—3.3-V V CC1 and 5-V V CC2 Supply\nVCC1 at 3.3 V ± 10%, V CC2 at 5 V ± 10% (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nICC1 VCC1 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 0.6 1\nmA\nISO7221x quiescent, V I = V CC or 0 V, no load 4.3 9.5\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal,\nno load1 2\nmA\nISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal,\nno load5 11\nISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock\nsignal, no load2 4\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock\nsignal, no load6 12\nICC2 VCC2 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 16 31\nmA\nISO7221x quiescent, V I = V CC or 0 V, no load 8.5 17\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal,\nno load18 32\nmA\nISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal,\nno load10 18\nISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock\nsignal, no load20 34\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock\nsignal, no load12 22\nVOH High-level output voltageISO7220x and ISO7221x (5-V side), I OH = –4 mA, See Figure\n7-1VCC – 0.8\nVISO7221x (3.3-V side), I OH = –4 mA, See Figure 7-1 VCC – 0.4\nAll devices, I OH = –20 μA, See Figure 7-1 VCC – 0.1\nVOL Low-level output voltageIOL = 4 mA, See Figure 7-1 0.4\nIOL = 20 μA, See Figure 7-1 0 0.1\nVI(HYS) Input threshold voltage hysteresis 150 mV\nIIH High-level input current IN from 0 V or V CC 10 μA\nIIL Low-level input current IN from 0 V or V CC –10 μA\nCI Input capacitance to ground IN at V CC, VI = 0.4 sin (4E6πt) 1 pF\nCMTI Common-mode transient immunity VI = V CC or 0 V, See Figure 7-3 15 40 kV/μswww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 13\n6.12 Electrical Characteristics—3.3-V V CC1 and V CC2 Supplies\nVCC1 and V CC2 at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted.)(1)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nICC1 VCC2 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 0.6 1\nmA\nISO7221x quiescent, V I = V CC or 0 V, no load 4.3 9.5\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal,\nno load1 2\nmA\nISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal,\nno load5 11\nISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock\nsignal, no load2 4\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock\nsignal, no load6 12\nICC2 VCC2 supply currentISO7220x quiescent, V I = V CC or 0 V, no load 8 18\nmA\nISO7221x quiescent, V I = V CC or 0 V, no load 4.3 9.5\nISO7220A and ISO7220B 1 Mbps, 0.5-MHz input clock signal,\nno load9 19\nmA\nISO7221A and ISO7221B 1 Mbps, 0.5-MHz input clock signal,\nno load5 11\nISO7220C and ISO7220M 25 Mbps, 12.5-MHz input clock\nsignal, no load10 20\nmA\nISO7221C and ISO7221M 25 Mbps, 12.5-MHz input clock\nsignal, no load6 12\nVOH High-level output voltageIOH = –4 mA, See Figure 7-1 VCC – 0.4 3\nVIOH = –20 μA, See Figure 7-1 VCC – 0.1 3.3\nVOL Low-level output voltageIOL = 4 mA, See Figure 7-1 0.2 0.4\nIOL = 20 μA, See Figure 7-1 0 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current IN from 0 V or V CC 10 μA\nIIL Low-level input current IN from 0 V or V CC –10 μA\nCI Input capacitance to ground IN at V CC, VI = 0.4 sin (4E6πt) 1 pF\nCMTI Common-mode transient immunity VI = V CC or 0 V, See Figure 7-3 15 40 kV/μs\n(1) For the 3.3-V operation, V CC1 or V CC2 is specified from 3 V to 3.6 V.\n6.13 Electrical Characteristics—2.8-V V CC1 and V CC2 Supplies\nVCC1 and V CC2 at 2.8 V (over recommended operating conditions unless otherwise noted.) 2.8-V operation is only specified\nfor ISO722xC with production screening starting in January 2012. The first two digits of the Lot Trace Code (YMSLLLLG4)\nwritten on top of each device can be used to identify year and month of production respectively.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nICC1 VCC1 supply currentISO7220C quiescent, V I = V CC or 0 V, no load 0.4 0.9\nmA\nISO7221C quiescent, V I = V CC or 0 V, no load 3.7 7.5\nISO7220C 25 Mbps, 12.5-MHz input clock signal, no load 1.5 3.5\nmA\nISO7221C 25 Mbps, 12.5-MHz input clock signal, no load 4.5 10\nICC2 VCC2 supply currentISO7220C quiescent, V I = V CC or 0 V, no load 6.8 15\nmA\nISO7221C quiescent, V I = V CC or 0 V, no load 3.7 7.5\nISO7220C 25 Mbps, 12.5-MHz input clock signal, no load 9 17\nmA\nISO7221C 25 Mbps, 12.5-MHz input clock signal, no load 4.5 10\nVOH High-level output voltageIOH = –4 mA, See Figure 7-1 VCC – 0.6 2.55\nVIOH = –20 μA, See Figure 7-1 VCC – 0.1 2.8\nVOL Low-level output voltageIOL = 4 mA, See Figure 7-1 0.25 0.6\nIOL = 20 μA, See Figure 7-1 0 0.1\nVI(HYS) Input voltage hysteresis 150 mV\nIIH High-level input current IN from 0 V or V CC 10 μA\nIIL Low-level input current IN from 0 V or V CC –10 μAISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n14 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nVCC1 and V CC2 at 2.8 V (over recommended operating conditions unless otherwise noted.) 2.8-V operation is only specified\nfor ISO722xC with production screening starting in January 2012. The first two digits of the Lot Trace Code (YMSLLLLG4)\nwritten on top of each device can be used to identify year and month of production respectively.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCI Input capacitance to ground IN at V CC, VI = 0.4 sin (4E6πt) 1 pF\nCMTI Common-mode transient immunity VI = V CC or 0 V, See Figure 7-3 10 30 kV/μswww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 15\n6.14 Switching Characteristics—5-V V CC1 and V CC2 Supplies\nVCC1 and V CC2 at 5 V ± 10% (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH, tPHL Propagation delay\nISO722xA, see Figure 7-1280 405 600 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 18 ns\ntPLH, tPHL Propagation delay\nISO722xB, see Figure 7-142 55 70 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 3 ns\ntPLH, tPHL Propagation delay\nISO722xC, see Figure 7-122 32 42 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 2 ns\ntPLH, tPHL Propagation delay\nISO722xM, see Figure 7-16 10 16 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)0.5 1 ns\ntsk(pp) Part-to-part skew (2)ISO722xA 180\nnsISO722xB 17\nISO722xC 10\nISO722xM 3\ntsk(o) Channel-to-channel output skew (3)ISO7220A 3 15\nns ISO7220B 0.6 3\nISO7220C, ISO7220M 0.2 1\ntr Output signal rise time\nSee Figure 7-11 ns\ntf Output signal fall time 1 ns\ntfsFailsafe output delay time from input power\nlossSee Figure 7-2 3 μs\ntjit(pp) Peak-to-peak eye-pattern jitterISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same\npolarity input, both channels, See Figure 7-4 , Figure 6-131\nns\nISO722xM, 150 Mbps unrestricted bit run length data\ninput, both channels, See Figure 7-42\n(1) Also referred to as pulse skew.\n(2) t sk(pp) is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices\noperate with the same supply voltages, at the same temperature, and have identical packages and test circuits.\n(3) t sk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the\nsame direction while driving identical specified loads.ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n16 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n6.15 Switching Characteristics—5-V V CC1 and 3.3-V V CC2 Supply\nVCC1 at 5 V ± 10%, V CC2 at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH, tPHL Propagation delay\nISO722xA, see Figure 7-1285 410 585 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 18 ns\ntPLH, tPHL Propagation delay\nISO722xB, see Figure 7-145 58 75 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 3 ns\ntPLH, tPHL Propagation delay\nISO722xC, see Figure 7-125 36 48 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 2 ns\ntPLH, tPHL Propagation delay\nISO722xM, see Figure 7-17 12 20 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)0.5 1 ns\ntsk(pp) Part-to-part skew (2)ISO722xA 180\nnsISO722xB 17\nISO722xC 10\nISO722xM 5\ntsk(o) Channel-to-channel output skew (3)ISO7220A 3 15\nns ISO7220B 0.6 3\nISO7220C, ISO7220M 0.2 1\ntr Output signal rise time\nSee Figure 7-12 ns\ntf Output signal fall time 2 ns\ntfsFailsafe output delay time from input power\nlossSee Figure 7-2 3 μs\ntjit(pp) Peak-to-peak eye-pattern jitterISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same\npolarity input, both channels, See Figure 7-4 , Figure\n6-131\nns\nISO722xM, 150 Mbps unrestricted bit run length data\ninput, both channels, See Figure 7-42\n(1) Also referred to as pulse skew.\n(2) t sk(pp) is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices\noperate with the same supply voltages, at the same temperature, and have identical packages and test circuits.\n(3) t sk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the\nsame direction while driving identical specified loads.www.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 17\n6.16 Switching Characteristics—3.3-V CC1 and 5-V V CC2 Supplies\nVCC1 at 3.3 V ± 10%, V CC2 at 5 V ± 10% (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH, tPHL Propagation delay\nISO722xA, see Figure 7-1285 395 605 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 22 ns\ntPLH, tPHL Propagation delay\nISO722xB, see Figure 7-145 58 75 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 4 ns\ntPLH, tPHL Propagation delay\nISO722xC, see Figure 7-125 36 48 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 3 ns\ntPLH, tPHL Propagation delay\nISO722xM, see Figure 7-17 12 21 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)0.5 1 ns\ntsk(pp) Part-to-part skew (2)ISO722xA 190\nnsISO722xB 17\nISO722xC 10\nISO722xM 5\ntsk(o) Channel-to-channel output skew (3)ISO7220A 3 15\nns ISO7220B 0.6 3\nISO7220C, ISO7220M 0.2 1\ntr Output signal rise time\nSee Figure 7-11 ns\ntf Output signal fall time 1 ns\ntfsFailsafe output delay time from input power\nlossSee Figure 7-2 3 μs\ntjit(pp) Peak-to-peak eye-pattern jitterISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same\npolarity input, both channels, see Figure 7-4 , Figure 6-131\nns\nISO722xM, 150 Mbps unrestricted bit run length data\ninput, both channels, see Figure 7-42\n(1) Also referred to as pulse skew.\n(2) t sk(pp) is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices\noperate with the same supply voltages, at the same temperature, and have identical packages and test circuits.\n(3) t sk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the\nsame direction while driving identical specified loads.ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n18 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n6.17 Switching Characteristics—3.3-V V CC1 and V CC2 Supplies\nVCC1 and V CC2 at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH, tPHL Propagation delay\nISO722xA, see Figure 7-1290 400 610 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 22 ns\ntPLH, tPHL Propagation delay\nISO722xB, see Figure 7-146 62 78 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 4 ns\ntPLH, tPHL Propagation delay\nISO722xC, see Figure 7-126 40 52 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1 3 ns\ntPLH, tPHL Propagation delay\nISO722xM, see Figure 7-18 16 25 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)0.5 1 ns\ntsk(pp) Part-to-part skew(2)ISO722xA 190\nnsISO722xB 17\nISO722xC 10\nISO722xM 5\ntsk(o) Channel-to-channel output skew (3)ISO7220A 3 15\nns ISO7220B 0.6 3\nISO7220C, ISO7220M 0.2 1\ntr Output signal rise time\nSee Figure 7-12 ns\ntf Output signal fall time 2 ns\ntfsFailsafe output delay time from input power\nlossSee Figure 7-2 3 μs\ntjit(pp) Peak-to-peak eye-pattern jitterISO722xM, 150 Mbps PRBS NRZ data, 5-bit max same\npolarity input, both channels, See Figure 7-4 , Figure\n6-131\nns\nISO722xM, 150 Mbps unrestricted bit run length data\ninput, both channels, See Figure 7-42\n(1) Also referred to as pulse skew.\n(2) t sk(pp) is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices\noperate with the same supply voltages, at the same temperature, and have identical packages and test circuits.\n(3) t sk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the\nsame direction while driving identical specified loads.\n6.18 Switching Characteristics—2.8-V V CC1 and V CC2 Supplies\nVCC1 and V CC2 at 2.8 V (over recommended operating conditions unless otherwise noted.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntPLH, tPHL Propagation delay\nISO722xC, see Figure 7-126 45 65 ns\nPWD Pulse-width distortion |t PHL – tPLH|(1)1.5 5 ns\ntsk(pp) Part-to-part skew(2)ISO722xC 12 ns\ntsk(o) Channel-to-channel output skew (3)ISO7220C 0.2 5 ns\ntr Output signal rise time\nSee Figure 7-12 ns\ntf Output signal fall time 2 ns\ntfsFailsafe output delay time from input power\nlossSee Figure 7-2 4.6 μs\n(1) Also referred to as pulse skew.\n(2) t sk(pp) is the magnitude of the difference in propagation delay times between any specified pins of two devices when both devices\noperate with the same supply voltages, at the same temperature, and have identical packages and test circuits.\n(3) t sk(o) is the skew between specified outputs of a single device with all driving inputs connected together and the outputs switching in the\nsame direction while driving identical specified loads.www.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 19\n6.19 Insulation Characteristics Curves\n0255075100125150175200225250\n0 50 100 150 200\nT -□Case□Temperature□-□°CCSafety□Limiting□Current□-□mAV at□3.6□VCC1,2\nV at□5.5□VCC1,2\nFigure 6-1. Thermal Derating Curve for Limiting Current per VDEISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n20 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n6.20 Typical Characteristics\n02468101214161820\n0 25 50 75 100\nSignaling□Rate□-□MbpsI -□Supply□Current□-□mACCT =□25°C,\n15□pF□LoadA\nISO7220x ICC2\nISO7220x ICC1ISO7221x ICC1&2\nFigure 6-2. 3.3-V RMS Supply Current vs Signaling\nRate (Mbps)\n061218222830\n0 25 50 75 100\nSignaling□Rate□-□MbpsI -□Supply□Current□-□mACC\n4\n2814\n1016202426T =□25°C,\n15□pF□LoadAISO7220x ICC2\nISO7220x ICC1ISO7221x ICC1&2Figure 6-3. 5-V RMS Supply Current vs Signaling\nRate (Mbps)\nTemperature□-□°C125350360370380390400410420430440450\n-40 -15 10 35 60 85 110Propagation□Delay□-□nsVCC=□3.3□V\nVCC=□5□V15□pF□Load\ntpLH&□tpHLtpLH&□tpHL\nFigure 6-4. Propagation Delay vs Free-Air\nTemperature, ISO722xA\n455055606570\n-40 25 125\nTemperature□-□°CPropagation□Delay□-□nsV =□3.3□VCC\nt &□tPLH PHLt &□tPLH PHL\nV =□5□VCCT =□25°C,\n15□pF□LoadAFigure 6-5. Propagation Delay vs Free-Air\nTemperature, ISO722xB\nTemperature□-□°C125 -40 -15 10 35 60 85 110Propagation□Delay□-□nsVCC=□3.3□V\nVCC=□5□V\n15□pF□LoadtpLH&□tpHLtpLH&□tpHL\n051015202530\nFigure 6-6. Propagation Delay vs Free-Air\nTemperature, ISO722xC\nTemperature□-□°C125 -40 -15 10 35 60 85 110Propagation□Delay□-□nsVCC=□3.3□V\nVCC=□5□V\n15□pF□LoadtpLH&□tpHLtpLH&□tpHL\n05101520Figure 6-7. Propagation Delay vs Free-Air\nTemperature, ISO722xMwww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 21\nTemperature□-□°C-40 -25 -10 5 20 35 50 65 80 95 110 125Input□Voltage Threshold□-□V\n11.051.11.151.21.251.31.351.4\n5-V□Vth+\n3.3-V□Vth+\n3.3-V□Vth-5-V□Vth-15□pF□LoadFigure 6-8. ISO722xA, ISO722xB and ISO722xC\nInput Voltage Low-to-High Switching Threshold vs\nFree-Air Temperature\nTemperature□-□°C-40 -25 -10 5 20 35 50 65 80 95 110 12515□pF□Load5-V□Vth+\n1.41.51.61.71.81.922.12.22.32.42.5\nInput□Voltage Threshold□-□V3.3-V□Vth+\n3.3-V□Vth-5-V□Vth-Figure 6-9. ISO722xM Input Voltage High-to-Low vs\nFree-Air Temperature\nFree-Air Temperature - °CPower Supply Undervoltage Threshold - V\n2.482.522.562.62.642.68\n-40 -25 -10 5 20 35 50 65 80 95 110 125V RisingCC\nV FallingCC\nFigure 6-10. V CC Undervoltage Threshold vs Free-\nAir Temperature\nV =□5□VCC15□pF□Load\nT =□25°CA\nV -□VOUTI -□mAOUT\nV =□3.3□VCC\n0 2 4 6-80\n-70\n-60\n-50\n-40\n-30\n-20\n-10\n0Figure 6-11. High-Level Output Current vs High-\nLevel Output Voltage\nV =□5□VCC15□pF□Load\nT =□25°CA\nV -□VOUTI -□mAOUTV =□3.3□VCC\n010203040506070\n0 1 2 3 4 5\nFigure 6-12. Low-Level Output Current vs Low-\nLevel Output Voltage\n0 50 100 150 2000200400600800100012001400160018002000\nV =□V =□5□VCC1 CC215□pF□Load\nT =□25°CA\nSignaling□Rate□-□MbpsJitter − ps\nV =□V =□3.3□VCC1 CC2Figure 6-13. ISO722xM Jitter vs Signaling RateISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n22 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n7 Parameter Measurement Information\nIN OUT\nVOCLInput\nGenerator50/c87 VI\nNOTE A NOTE BV /2CC\ntftr10%90%\n50%0 V\n50%VI\ntPLHtPHL\nVOH\nVOLISOLATION BARRIERVOV /2CCVCC\nA. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 50 kHz, 50% duty cycle, t r ≤ 3 ns, t f ≤ 3 ns, Z O =\n50 Ω.\nB. C L = 15 pF and includes instrumentation and fixture capacitance within ± 20%.\nFigure 7-1. Switching Characteristic Test Circuit and Voltage Waveforms\ntfs\nFAILSAFE HIGHOUT\nISOLATION BARRIERVCCVI\nCL\nNOTE AVOVI\nVO 50%VCC\n0 V\nVOH\nVOL2.7 VIN = 0 V\nA. C L = 15 pF and includes instrumentation and fixture capacitance within ± 20%.\nFigure 7-2. Failsafe Delay Time Test Circuit and Voltage Waveforms\nIN OUTIsolation Barrier ENVCCO\nCL\nSee Note AS1\nGNDO GNDI +± VCM+\n±VOH or V OLC = 0.1 µF ±1% C = 0.1 µF ±1%VCCI\nPass-fail criteria: \nThe output must \nremain stable.\nCopyright © 2016, Texas Instruments Incorporated\nA. C L = 15 pF and includes instrumentation and fixture capacitance within ± 20%.\nFigure 7-3. Common-Mode Transient Immunity Test Circuitwww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 23\nOUTTektronix\nHFS9009\nPATTERN\nGENERATORINDUT\nTektronix\n784DVCC\n0 V\nV /2C C\nJitterPRBS bit pattern run length is 216 – 1. Transition time is 800 ps.\nFigure 7-4. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage WaveformISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n24 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n8 Detailed Description\n8.1 Overview\nThe isolator in the Section 8.2 is based on a capacitive isolation barrier technique. The I/O channel of the\nISO7220x and ISO7221x family of devices consists of two internal data channels, a high-frequency channel (HF)\nwith a bandwidth from 100 kbps up to 150 Mbps, and a low-frequency channel (LF) covering the range from 100\nkbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential\nsignal via the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into\ntransients, which then are converted into differential pulses by two comparators. The comparator outputs drive a\nNOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the\nflip-flop measures the durations between signal transients. If the duration between two consecutive transients\nexceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to\nswitch from the high-frequency to the low-frequency channel.\nBecause low-frequency input signals require the internal capacitors to assume prohibitively large values, these\nsignals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a\nsufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-\npass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the\noutput multiplexer.\n8.2 Functional Block Diagram\nOSC\nPWM VREFLPF\nVREFDCLOUT\nIN0\n1SIsolation Barrier\nLow t Frequency\nChannel\n(DC...100 kbps)\nHigh t Frequency\nChannel\n(100 kbps...150 Mbps)\nCopyright © 2016, Texas Instruments Incorporatedwww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 25\n8.3 Feature Description\nTable 8-1  provides an overview of the device features.\nTable 8-1. Device Features\nPART NUMBERMAXIMUM SIGNALING\nRATEINPUT\nTHRESHOLDCHANNEL\nDIRECTION\nISO7220A 1 Mbps≈ 1.5 V (TTL)\n(CMOS compatible)\nSame directionISO7220B 5 Mbps≈ 1.5 V (TTL)\n(CMOS compatible\nISO7220C 25 Mbps≈ 1.5 V (TTL)\n(CMOS compatible)\nISO7220M 150 Mbps VCC/ 2 (CMOS)\nISO7221A 1 Mbps≈ 1.5 V (TTL)\n(CMOS compatible)\nOpposite directionsISO7221B 5 Mbps≈ 1.5 V (TTL)\n(CMOS compatible)\nISO7221C 25 Mbps≈ 1.5 V (TTL)\n(CMOS compatible)\nISO7221M 150 Mbps VCC/ 2 (CMOS)\n8.4 Device Functional Modes\nThe ISO7220x and ISO7221x family of devices functional modes are listed in Table 8-2 .\nTable 8-2. ISO7220x or ISO7221x Function Table (1)\nINPUT SIDE V CC OUTPUT SIDE V CC INPUT (IN) OUTPUT (OUT)\nPU PUH H\nL L\nOpen H\nPD PU X H\nX PD X Undetermined\n(1) PU = Powered Up (V CC ≥ 3.0 V), PD = Powered Down (V CC ≤ 2.5 V), X = Irrelevant, H = High\nLevel,\nL = Low Level\nOUT8/c87\n13/c87IN750 k /c87\n500 /c87Input Output\nVCC1VCC1VCC1VCC2\nFigure 8-1. Device I/O SchematicsISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n26 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n9 Application and Implementation\nNote\nInformation in the following applications sections is not part of the TI component specification, and TI\ndoes not warrant its accuracy or completeness. TI’s customers are responsible for determining\nsuitability of components for their purposes, as well as validating and testing their design\nimplementation to confirm system functionality.\n9.1 Application Information\nThe ISO7220x and ISO7221x family devices use single-ended TTL or CMOS-logic switching technology. The\nsupply voltage range is from 3 V (2.8 V for C-grade) to 5.5 V for both supplies, V CC1 and V CC2. When designing\nwith digital isolators, because of the single-ended design structure, digital isolators do not conform to any\nspecific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The\nisolator is typically placed between the data controller (that is, μC or UART), and a data converter or a line\ntransceiver, regardless of the interface type or standard.\n9.2 Typical Application\nThe ISO7221x family of devices can be used with Texas Instruments\' mixed signal micro-controller, digital-to-\nanalog converter, transformer driver, and voltage regulator to create an isolated 4- to 20-mA current loop.\nVCC1 VCC2\nGND1 GND2INA8\n7\n6\n4 54XOUT\nXIN5\n62\nMSP430\nG2132OUTA1\n2\n3ISO7221\nDVSSDVCC\nINB OUTBP3.0\nP3.111\n1210 \x1dFVS\n0.1 \x1dFMBR0520L\nMBR0520L1:1.330.1 \x1dF\n3\n1D2\nSN6501\nD1VCC\n4, 52\nGND3.3 V\nIN\nEN GNDOUT1 5\n2 3TPS7633310 \x1dF3.3V ISO\n10 \x1dF\nISO-BARRIER\n0.1 \x1dF 0.1 \x1dF 0.1 \x1dF0.1 \x1dF\n3\nVD\nCOMABASE LOW10\n8ERRLVL\nDBACK16\nDINDAC161P997\nOUT9\nC1\n1415\nVA\nCOMD\n2C2\n13C3\n12\n3 × 22 nF5\n420 \r 0.1 \x1dF\n22 \r0.1 \x1dF 1 \x1dF\nLOOP ±LOOP+\n1\nFigure 9-1. Isolated 4- to 20-mA Current Loop\n9.2.1 Design Requirements\nUnlike optocouplers, which require external components to improve performance, provide bias (or limit current),\nthe ISO7220x and ISO7221x devices require only two external bypass capacitors to operate.www.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 27\n9.2.2 Detailed Design Procedure\nFigure 9-2  and Figure 9-3  show the hookup of a typical ISO7220x and ISO7221x circuit. The only external\ncomponents are two bypass capacitors.\n1\n2\n3\n4 5678\nISO7220VCC1 VCC2\nINB OUTB\nGND 1 GND 2INPUT OUTPUT0.1/c109F 0.1/c109F2 mm\nmax .\nfrom\nVcc 12 mm\nmax .\nfrom\nVcc 2\nINA OUTA\nINPUT OUTPUT\nFigure 9-2. Typical ISO7220x Circuit Hook-Up\n1\n2\n3\n4 5678\nISO7221VCC1 VCC2\nINB OUTB\nGND 1 GND 2INPUT OUTPUT0.1/c109F 0.1/c109F2 mm\nmax .\nfrom\nVcc12 mm\nmax .\nfrom\nVcc 2\nINA OUTAINPUT OUTPUT\nFigure 9-3. Typical ISO7221x Circuit Hook-Up\n9.2.3 Application Curve\nAt maximum working voltage, the isolation barrier of the ISO7220x and ISO7221x family of devices has more\nthan 28 years of life.\n10100\n0 250 500 750 1000VIORMat 560 V\n28\n880 120PK\nWorking Voltage, V (V )IORM PKWorking Life (Years)\nFigure 9-4. Time-Dependent Dielectric Breakdown Test ResultsISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n28 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n10 Power Supply Recommendations\nTo help ensure reliable operation at all data rates and supply voltages, a 0.1- μF bypass capacitor is\nrecommended at input and output supply pins (V CC1 and V CC2). The capacitors should be placed as close to the\nsupply pins as possible. If only a single primary-side power supply is available in an application, isolated power\ncan be generated for the secondary-side with the help of a transformer driver such as Texas Instruments\nSN6501 device. For such applications, detailed power supply design and transformer selection\nrecommendations are available in SN6501 Transformer Driver for Isolated Power Supplies .\n11 Layout\n11.1 Layout Guidelines\nA minimum of four layers are required to accomplish a low EMI PCB design (see Figure 11-1 ). Layer stacking\nshould be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-\nfrequency signal layer.\n• Route the high-speed traces on the top layer to avoid the use of vias (and the introduction of the inductances)\nand allow for clean interconnects between the isolator and the transmitter and receiver circuits of the data\nlink.\n• Place a solid ground plane next to the high-speed signal layer to establish controlled impedance for\ntransmission line interconnects and provide an excellent low-inductance path for the return current flow.\n• Place the power plane next to the ground plane to create additional high-frequency bypass capacitance of\napproximately 100 pF/in2.\n• Route the slower speed control signals on the bottom layer to allow for greater flexibility as these signal links\nusually have margin to tolerate discontinuities such as vias.\nIf an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to\nthe stack to keep it symmetrical. Adding a second plane system to the stack makes the stack mechanically\nstable and prevents it from warping. The power and ground plane of each power system can be placed closer\ntogether, thus increasing the high-frequency bypass capacitance significantly.\nFor detailed layout recommendations, refer to the Digital Isolator Design Guide .\n11.1.1 PCB Material\nFor digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace\nlengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper\nalternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength\nand stiffness, and the self-extinguishing flammability-characteristics.\n11.2 Layout Example\n10 mils\n10 mils40 milsFR-4\n0r ~ 4.5Keep this space \nfree from planes,\ntraces, pads, and \nviasGround plane\nPower plane\nLow-speed tracesHigh-speed traces\nFigure 11-1. Recommended Layer Stackwww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 29\n12 Device and Documentation Support\n12.1 Device Support\n12.1.1 Development Support\nFor development support, refer to:\n•AC-mains LED Lighting with DALI DMX512 & Power Line Communications Reference Design\n•Industrial Servo Drive and AC Inverter Drive Reference Design\n•Low-Cost Single/Dual-Phase Isolated Electricity Measurement Reference Design\n•Noise Tolerant Capacitive Touch HMI Reference Design\n•Type 2 PoE PSE, 6kV Lightning Surge Reference Design\n12.2 Documentation Support\n12.2.1 Related Documentation\nFor related documentation, see the following:\n• Texas Instruments, DAC161P997 Single-Wire 16-bit DAC for 4- to 20-mA Loops  data sheet\n• Texas Instruments, Digital Isolator Design Guide\n• Texas Instruments, High-Voltage Lifetime of the ISO72x Family of Digital Isolators  application report\n• Texas Instruments, Isolation Glossary\n• Texas Instruments, MSP430G2x32 Mixed Signal Microcontroller  data sheet\n• Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies  data sheet\n• Texas Instruments, TPS763xx Low-Power 150-mA Low-Dropout Linear Regulators  data sheet\n12.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools and software, and quick access to sample or buy.\nTable 12-1. Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nISO7220A Click here Click here Click here Click here Click here\nISO7220B Click here Click here Click here Click here Click here\nISO7220C Click here Click here Click here Click here Click here\nISO7220M Click here Click here Click here Click here Click here\nISO7221A Click here Click here Click here Click here Click here\nISO7221B Click here Click here Click here Click here Click here\nISO7221C Click here Click here Click here Click here Click here\nISO7221M Click here Click here Click here Click here Click here\n12.4 Receiving Notification of Documentation Updates\nTo receive notification of documentation updates, navigate to the device product folder on ti.com . Click on\nSubscribe to updates  to register and receive a weekly digest of any product information that has changed. For\nchange details, review the revision history included in any revised document.\n12.5 Support Resources\nTI E2E™ support forums  are an engineer\'s go-to source for fast, verified answers and design help — straight\nfrom the experts. Search existing answers or ask your own question to get the quick design help you need.\nLinked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do\nnot necessarily reflect TI\'s views; see TI\'s Terms of Use .ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n30 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\n12.6 Trademarks\nProfibus™ is a trademark of Profibus.\nDeviceNet™ is a trademark of Open DeviceNet Vendors Association.\nTI E2E™ is a trademark of Texas Instruments.\nAll trademarks are the property of their respective owners.\n12.7 Electrostatic Discharge Caution\nThis integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled\nwith appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.\nESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may\nbe more susceptible to damage because very small parametric changes could cause the device not to meet its published\nspecifications.\n12.8 Glossary\nTI Glossary This glossary lists and explains terms, acronyms, and definitions.\n13 Mechanical, Packaging, and Orderable Information\nThe following pages include mechanical, packaging, and orderable information. This information is the most\ncurrent data available for the designated devices. This data is subject to change without notice and revision of\nthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.www.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 31\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244 TYP\n[5.80-6.19]\n.069 MAX\n[1.75]6X .050\n[1.27]\n8X .012-.020\n[0.31-0.51]2X\n.150\n[3.81]\n.005-.010 TYP\n[0.13-0.25]\n0- 8.004-.010\n[0.11-0.25].010\n[0.25]\n.016-.050\n[0.41-1.27]\n.041\n[1.04]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)SOIC - 1.75 mm max height D0008B\nSMALL OUTLINE INTEGRATED CIRCUIT\n4221445/C   02/2019\nNOTES:\n1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.\nDimensioning and tolerancing per ASME Y14.5M.\n2. This drawing is subject to change without notice.\n3. This dimension does not include mold ﬂash, protrusions, or gate burrs. Mold ﬂash, protrusions, or gate burrs shall not\nexceed .006 [0.15], per side.\n4. This dimension does not include interlead ﬂash.\n5. Reference JEDEC registration MS-012, variation AA.18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\nSEE DETAIL A\nTYPICALDETAIL ASCALE  2.800ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n32 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]\nALL AROUND.0028 MIN\n[0.07]\nALL AROUND(.213)\n[5.4]6X (.050 )\n[1.27](.217)\n[5.5]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]8X (.055)\n[1.4]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27](R.002 )\n[0.05]\nTYPSOIC - 1.75 mm max height D0008B\nSMALL OUTLINE INTEGRATED CIRCUIT\n4221445/C   02/2019\nNOTES: (continued)\n6. Publication IPC-7351 may have alternate designs.\n7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.METALSOLDER MASK\nOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSDE\nMETALOPENINGSOLDER MASKMETAL UNDER\nSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALEXPOSED METAL SHOWNLAND PATTERN EXAMPLE\nSCALE:6XSYMM\n1\n458SEE\nDETAILS\nIPC-7351 NOMINAL\n.150 [3.85] CLEARANCE / CREEPAGESYMM\nHV / ISOLATION OPTION\n.162 [4.1] CLEARANCE / CREEPAGESYMM\n1\n458SEE\nDETAILS\nSYMMwww.ti.comISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021\nCopyright © 2021 Texas Instruments Incorporated Submit Document Feedback 33\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]8X (.055)\n[1.4]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.217)\n[5.5](R.002 )\n[0.05]\nTYPSOIC - 1.75 mm max height D0008B\nSMALL OUTLINE INTEGRATED CIRCUIT\n4221445/C   02/2019\nNOTES: (continued)\n8. Laser cutting apertures with trapezoidal walls and rounded corners may oﬀer better paste release. IPC-7525 may have alternate\ndesign recommendations.\n9. Board assembly site may have diﬀerent recommendations for stencil design.HV / ISOLATION OPTION\n.162 [4.1] CLEARANCE / CREEPAGE\nBASED ON .005 INCH [0.127 MM] THICK STENCILSOLDER PASTE EXAMPLE\nSCALE:6XSYMM\nSYMM1\n458\nIPC-7351 NOMINAL\n.150 [3.85] CLEARANCE / CREEPAGESYMM\nSYMM1\n458ISO7220A, ISO7220B, ISO7220C, ISO7220M, ISO7221A, ISO7221B, ISO7221C, ISO7221M\nSLLS755Q – JULY 2006 – REVISED JANUARY 2021 www.ti.com\n34 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7220AD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220ASamples\nISO7220ADG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220ASamples\nISO7220ADR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220ASamples\nISO7220ADRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220ASamples\nISO7220BD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220BSamples\nISO7220BDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220BSamples\nISO7220BDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220BSamples\nISO7220CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220CSamples\nISO7220CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220CSamples\nISO7220MD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220MSamples\nISO7220MDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220MSamples\nISO7220MDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220MSamples\nISO7220MDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7220MSamples\nISO7221AD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221ASamples\nISO7221ADG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221ASamples\nISO7221ADR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221ASamples\nISO7221ADRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221ASamples\nISO7221BD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221BSamples\nISO7221BDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221BSamples\nISO7221BDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221BSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nISO7221CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221CSamples\nISO7221CDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221CSamples\nISO7221CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221CSamples\nISO7221CDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221CSamples\nISO7221MD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221MSamples\nISO7221MDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 I7221MSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ISO7220A, ISO7221A, ISO7221C :\n•Automotive : ISO7220A-Q1 , ISO7221A-Q1 , ISO7221C-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nISO7220ADR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7220BDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7220CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7220MDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7221ADR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7221BDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7221CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nISO7221MDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nISO7220ADR SOIC D 82500 350.0 350.0 43.0\nISO7220BDR SOIC D 82500 350.0 350.0 43.0\nISO7220CDR SOIC D 82500 350.0 350.0 43.0\nISO7220MDR SOIC D 82500 350.0 350.0 43.0\nISO7221ADR SOIC D 82500 350.0 350.0 43.0\nISO7221BDR SOIC D 82500 350.0 350.0 43.0\nISO7221CDR SOIC D 82500 350.0 350.0 43.0\nISO7221MDR SOIC D 82500 350.0 350.0 43.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nISO7220AD D SOIC 8 75 505.46 6.76 3810 4\nISO7220ADG4 D SOIC 8 75 505.46 6.76 3810 4\nISO7220BD D SOIC 8 75 505.46 6.76 3810 4\nISO7220BDG4 D SOIC 8 75 505.46 6.76 3810 4\nISO7220CD D SOIC 8 75 505.46 6.76 3810 4\nISO7220MD D SOIC 8 75 505.46 6.76 3810 4\nISO7220MDG4 D SOIC 8 75 505.46 6.76 3810 4\nISO7221AD D SOIC 8 75 505.46 6.76 3810 4\nISO7221ADG4 D SOIC 8 75 505.46 6.76 3810 4\nISO7221BD D SOIC 8 75 505.46 6.76 3810 4\nISO7221CD D SOIC 8 75 505.46 6.76 3810 4\nISO7221CDG4 D SOIC 8 75 505.46 6.76 3810 4\nISO7221MD D SOIC 8 75 505.46 6.76 3810 4\nPack Materials-Page 3\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ISO7221MDR (Texas Instruments)

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC1, VCC2): 2.8V (C-Grade), 3.3V, or 5V
- **Current Ratings**: 
  - Output Current: ±4 mA (low-level), ±20 μA (high-level)
- **Power Consumption**: 
  - Quiescent Supply Current: 1-17 mA depending on the variant and signaling rate
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - SOIC (8 pins)
- **Special Features**: 
  - 50 kV/μs typical transient immunity
  - 4 kV ESD protection
  - 4000 V PK isolation voltage
  - Failsafe output state
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The ISO7221MDR is a dual-channel digital isolator designed to provide galvanic isolation between different parts of a system. It utilizes a capacitive isolation barrier to separate the input and output, allowing for safe data transmission across high-voltage environments. The device supports various signaling rates (up to 150 Mbps) and is characterized by low channel-to-channel skew and pulse-width distortion, making it suitable for high-speed applications.

#### Typical Applications:
- **Industrial Fieldbus**: Used in communication protocols such as Modbus, Profibus, and DeviceNet.
- **Computer Peripheral Interfaces**: Facilitates communication between peripherals and host systems.
- **Servo Control Interfaces**: Provides isolation in motor control applications.
- **Data Acquisition Systems**: Ensures safe data transfer in measurement and monitoring systems.

The ISO7221MDR is particularly useful in applications where electrical isolation is critical for protecting sensitive components from high voltages and noise, ensuring reliable operation in industrial and automotive environments.