// Seed: 2210976290
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3
);
  always #(id_2) begin
    id_1 <= 1;
  end
  logic id_4;
  assign id_4 = id_2 ? 1'h0 : 1'b0;
endmodule
