
*** Running vivado
    with args -log single_cycle_core.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source single_cycle_core.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jul 20 14:22:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source single_cycle_core.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1381.340 ; gain = 34.840 ; free physical = 1696 ; free virtual = 9989
Command: link_design -top single_cycle_core -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1723.223 ; gain = 0.000 ; free physical = 1400 ; free virtual = 9702
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sk/Common/comp3211/proj/proj.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [/media/sk/Common/comp3211/proj/proj.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1896.660 ; gain = 0.000 ; free physical = 1312 ; free virtual = 9613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1986.441 ; gain = 83.844 ; free physical = 1299 ; free virtual = 9601

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2397.191 ; gain = 410.750 ; free physical = 932 ; free virtual = 9234

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Phase 1 Initialization | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Phase 2 Timer Update And Timing Data Collection | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Retarget | Checksum: 29c9bfb1f
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Constant propagation | Checksum: 29c9bfb1f
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Sweep | Checksum: 29c9bfb1f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
BUFG optimization | Checksum: 29c9bfb1f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Shift Register Optimization | Checksum: 29c9bfb1f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Post Processing Netlist | Checksum: 29c9bfb1f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Phase 9.2 Verifying Netlist Connectivity | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Phase 9 Finalization | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
Ending Netlist Obfuscation Task | Checksum: 29c9bfb1f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2710.027 ; gain = 0.000 ; free physical = 610 ; free virtual = 8912
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.027 ; gain = 807.430 ; free physical = 610 ; free virtual = 8912
INFO: [Vivado 12-24828] Executing command : report_drc -file single_cycle_core_drc_opted.rpt -pb single_cycle_core_drc_opted.pb -rpx single_cycle_core_drc_opted.rpx
Command: report_drc -file single_cycle_core_drc_opted.rpt -pb single_cycle_core_drc_opted.pb -rpx single_cycle_core_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8889
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8889
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8889
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2790.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8889
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2790.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8889
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2790.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8889
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2790.066 ; gain = 0.000 ; free physical = 579 ; free virtual = 8882
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 555 ; free virtual = 8858
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22e00e153

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 555 ; free virtual = 8858
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 555 ; free virtual = 8858

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 22e00e153

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 554 ; free virtual = 8857

Phase 1.3 Build Placer Netlist Model
WARNING: [Place 30-2953] Timing driven mode will be turned off because no critical terminals were found.
Phase 1.3 Build Placer Netlist Model | Checksum: 22e2d21db

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 553 ; free virtual = 8856

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22e2d21db

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 553 ; free virtual = 8856
Phase 1 Placer Initialization | Checksum: 22e2d21db

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 553 ; free virtual = 8856

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 553 ; free virtual = 8856

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 553 ; free virtual = 8856
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 22e00e153

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 553 ; free virtual = 8856
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file single_cycle_core_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 541 ; free virtual = 8843
INFO: [Vivado 12-24828] Executing command : report_utilization -file single_cycle_core_utilization_placed.rpt -pb single_cycle_core_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file single_cycle_core_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8848
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8848
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8848
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8848
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8848
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8848
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8849
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 545 ; free virtual = 8849
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
WARNING: [Vivado_Tcl 4-1385] Design is not legally routed. Skipping post-route optimization
INFO: [Vivado_Tcl 4-1850] phys_opt_design is skipped because design is not fully routed, please run report_route_status to get more information.
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 548 ; free virtual = 8852
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 548 ; free virtual = 8852
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 548 ; free virtual = 8852
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 548 ; free virtual = 8853
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 548 ; free virtual = 8853
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 548 ; free virtual = 8853
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2798.070 ; gain = 0.000 ; free physical = 548 ; free virtual = 8853
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ba175b23 ConstDB: 0 ShapeSum: d36829d9 RouteDB: a0815c57
INFO: [Timing 38-35] Done setting XDC timing constraints.
Post Restoration Checksum: NetGraph: e9e3c0bb | NumContArr: a593c8c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2798ef281

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.828 ; gain = 90.758 ; free physical = 527 ; free virtual = 8791

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2798ef281

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.828 ; gain = 90.758 ; free physical = 527 ; free virtual = 8791

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2798ef281

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2888.828 ; gain = 90.758 ; free physical = 527 ; free virtual = 8791
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 548 ; free virtual = 8774

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 690 ; free virtual = 8790

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 690 ; free virtual = 8790

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782
Phase 4 Initial Routing | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782
Phase 5 Rip-up And Reroute | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782
Phase 6 Delay and Skew Optimization | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782
Phase 7 Post Hold Fix | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 682 ; free virtual = 8782

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 681 ; free virtual = 8781

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 681 ; free virtual = 8781

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 681 ; free virtual = 8781

Phase 12 Post Router Timing
Phase 12 Post Router Timing | Checksum: 2cb5afe1e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 681 ; free virtual = 8781
Total Elapsed time in route_design: 7.8 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 25e0c3134

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 681 ; free virtual = 8781
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 25e0c3134

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 681 ; free virtual = 8780

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.828 ; gain = 108.758 ; free physical = 681 ; free virtual = 8780
INFO: [Vivado 12-24828] Executing command : report_drc -file single_cycle_core_drc_routed.rpt -pb single_cycle_core_drc_routed.pb -rpx single_cycle_core_drc_routed.rpx
Command: report_drc -file single_cycle_core_drc_routed.rpt -pb single_cycle_core_drc_routed.pb -rpx single_cycle_core_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file single_cycle_core_methodology_drc_routed.rpt -pb single_cycle_core_methodology_drc_routed.pb -rpx single_cycle_core_methodology_drc_routed.rpx
Command: report_methodology -file single_cycle_core_methodology_drc_routed.rpt -pb single_cycle_core_methodology_drc_routed.pb -rpx single_cycle_core_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file single_cycle_core_timing_summary_routed.rpt -pb single_cycle_core_timing_summary_routed.pb -rpx single_cycle_core_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file single_cycle_core_route_status.rpt -pb single_cycle_core_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file single_cycle_core_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file single_cycle_core_bus_skew_routed.rpt -pb single_cycle_core_bus_skew_routed.pb -rpx single_cycle_core_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file single_cycle_core_power_routed.rpt -pb single_cycle_core_power_summary_routed.pb -rpx single_cycle_core_power_routed.rpx
Command: report_power -file single_cycle_core_power_routed.rpt -pb single_cycle_core_power_summary_routed.pb -rpx single_cycle_core_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file single_cycle_core_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8687
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8687
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8687
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8687
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.066 ; gain = 0.000 ; free physical = 587 ; free virtual = 8687
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.066 ; gain = 0.000 ; free physical = 586 ; free virtual = 8687
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.066 ; gain = 0.000 ; free physical = 586 ; free virtual = 8687
INFO: [Common 17-1381] The checkpoint '/media/sk/Common/comp3211/proj/proj.runs/impl_1/single_cycle_core_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Jul 20 14:22:41 2025...
