(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.3 SW Build 2405991 on Thu Dec  6 23:39:10 MST 2018
# Start time    : Thu Feb 14 10:18:12 -0600 2019
# Command line  : sds++ -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/VivadoHLS_BinaryNet.o -MMD -MP -MFsrc/VivadoHLS_BinaryNet.d -MTsrc/VivadoHLS_BinaryNet.o -o src/VivadoHLS_BinaryNet.o ../src/VivadoHLS_BinaryNet.cpp -sds-hw BinaryNet VivadoHLS_BinaryNet.cpp -clkid 2 -sds-end -sds-hw layer0 VivadoHLS_BinaryNet.cpp -clkid 2 -sds-end -sds-hw layer1 VivadoHLS_BinaryNet.cpp -clkid 2 -sds-end -sds-hw layer2 VivadoHLS_BinaryNet.cpp -clkid 2 -sds-end -sds-hw layer3 VivadoHLS_BinaryNet.cpp -clkid 2 -sds-end -sds-hw layer4 VivadoHLS_BinaryNet.cpp -clkid 2 -sds-end -sds-hw layer5 VivadoHLS_BinaryNet.cpp -clkid 2 -sds-end -perf-root main -perf-est swdata.xml -perf-funcs BinaryNet,layer0,layer1,layer2,layer3,layer4,layer5 -sds-sys-config linux -sds-proc linux -sds-pf zed
# Log file      : C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/reports/sds_VivadoHLS_BinaryNet.log
# Journal file  : C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/reports/sds_VivadoHLS_BinaryNet.jou
# Report file   : C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/reports/sds_VivadoHLS_BinaryNet.rpt
#-----------------------------------------------------------

C:/Xilinx/SDx/2018.3/bin/perf_instrumenter  -r main  -funclist BinaryNet,layer0,layer1,layer2,layer3,layer4,layer5  -tempfunclist BinaryNet;layer0;layer1;layer2;layer3;layer4;layer5  -w C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est  -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/unix_VivadoHLS_BinaryNet.cpp  --  -c  -I C:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Analyzing source for RTL template usage
C:/Xilinx/SDx/2018.3/bin/rtl_template_extract  C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp  -save-query C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/src/VivadoHLS_BinaryNet.rtlx  --  -c  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  
    -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Create data motion intermediate representation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11  -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/src/VivadoHLS_BinaryNet.s

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/src/VivadoHLS_BinaryNet.s 
C:/Xilinx/Vivado/2018.3/include\ap_int_special.h:89:1: warning: 'complex' defined as a struct template here but previously declared as a class template [-Wmismatched-tags]
struct complex<ap_int<_AP_W> > {
^
C:/Xilinx/Vivado/2018.3/include\ap_int_special.h:61:24: note: did you mean struct here?
template<typename _Tp> class complex;
                       ^~~~~
                       struct
C:/Xilinx/Vivado/2018.3/include\ap_fixed_special.h:89:1: warning: 'complex' defined as a struct template here but previously declared as a class template [-Wmismatched-tags]
struct complex<ap_fixed<_AP_W, _AP_I, _AP_Q, _AP_O, _AP_N> > {
^
C:/Xilinx/Vivado/2018.3/include\ap_fixed_special.h:61:24: note: did you mean struct here?
template<typename _Tp> class complex;
                       ^~~~~
                       struct
C:/Xilinx/Vivado/2018.3/include\ap_int_special.h:61:24: note: did you mean struct here?
template<typename _Tp> class complex;
                       ^~~~~
                       struct
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:110:1: warning: unused label 'LOOP_INPUT_DATA' [-Wunused-label]
LOOP_INPUT_DATA:
^~~~~~~~~~~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:158:1: warning: unused label 'LAYER0' [-Wunused-label]
LAYER0:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:228:1: warning: unused label 'LAYER1' [-Wunused-label]
LAYER1:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:312:1: warning: unused label 'LAYER2' [-Wunused-label]
LAYER2:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:374:1: warning: unused label 'LAYER3' [-Wunused-label]
LAYER3:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:440:1: warning: unused label 'LAYER4' [-Wunused-label]
LAYER4:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:523:1: warning: unused label 'LOOP_OUTPUT' [-Wunused-label]
LOOP_OUTPUT:
^~~~~~~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:492:1: warning: unused label 'LAYER5' [-Wunused-label]
LAYER5:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:516:1: warning: unused label 'LOOP_SUM' [-Wunused-label]
LOOP_SUM:
^~~~~~~~~

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
Compiling C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp
arm-linux-gnueabihf-g++ -c -I../src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTC:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/src/VivadoHLS_BinaryNet.o -MFC:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/src/VivadoHLS_BinaryNet.d -MTC:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/src/VivadoHLS_BinaryNet.o -I C:/Users/DustinZhou/Documents/Xilinx/eBNN/src -I C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp -o src/VivadoHLS_BinaryNet.o
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp: In function 'void BinaryNet(unsigned char*, ap_uint<32>*)':
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:157:1: warning: label 'LOOP_INPUT_DATA' defined but not used [-Wunused-label]
 LOOP_INPUT_DATA:
 ^~~~~~~~~~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp: In function 'void layer0(ap_uint<1> (*)[32], ap_uint<1>*)':
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:227:1: warning: label 'LAYER0' defined but not used [-Wunused-label]
 LAYER0:
 ^~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp: In function 'void layer1(ap_uint<1>*, ap_uint<1>*)':
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:319:1: warning: label 'LAYER1' defined but not used [-Wunused-label]
 LAYER1:
 ^~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp: In function 'void layer2(ap_uint<1>*, ap_uint<1>*)':
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:425:1: warning: label 'LAYER2' defined but not used [-Wunused-label]
 LAYER2:
 ^~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp: In function 'void layer3(ap_uint<1>*, ap_uint<1>*)':
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:509:1: warning: label 'LAYER3' defined but not used [-Wunused-label]
 LAYER3:
 ^~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp: In function 'void layer4(ap_uint<1>*, ap_uint<1>*)':
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:597:1: warning: label 'LAYER4' defined but not used [-Wunused-label]
 LAYER4:
 ^~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp: In function 'void layer5(ap_uint<1>*, int&)':
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:671:1: warning: label 'LAYER5' defined but not used [-Wunused-label]
 LAYER5:
 ^~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:695:1: warning: label 'LOOP_SUM' defined but not used [-Wunused-label]
 LOOP_SUM:
 ^~~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:702:1: warning: label 'LOOP_OUTPUT' defined but not used [-Wunused-label]
 LOOP_OUTPUT:
 ^~~~~~~~~~~
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:12:
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 7; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 7; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:151:3:   required from 'ap_int<_AP_W>::ap_int(int) [with int _AP_W = 7]'
../src/weight.h:20:1:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
             : (excess_bits ? (((uint64_t)VAL) << (excess_bits)) >> (excess_bits)
               ~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                            : (uint64_t)VAL));
                            ~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 32; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 32; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 32]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:53:14:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 1; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 1; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 1]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:163:24:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 3; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 3; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 3]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:253:28:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 67; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3275:22:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(const ap_private<_AP_W, _AP_S, false>&) [with int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_common.h:634:8:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 35; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<67>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
               : (excess_bits
                 ~~~~~~~~~~~~
                      ? ((pVal[_AP_N - 1]) << (excess_bits)) >> (excess_bits)
                      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                      : pVal[_AP_N - 1]);
                      ~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 68; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3275:22:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(const ap_private<_AP_W, _AP_S, false>&) [with int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_common.h:634:8:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 67; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<68>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:33:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 69; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3275:22:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(const ap_private<_AP_W, _AP_S, false>&) [with int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_common.h:634:8:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 68; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<69>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:44:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 14; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 14; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 14]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:316:18:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
             : (excess_bits ? (((uint64_t)VAL) << (excess_bits)) >> (excess_bits)
               ~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                            : (uint64_t)VAL));
                            ~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 16; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 16; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 16]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:317:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 8; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 8; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 8]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:322:23:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 24; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 24; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:151:3:   required from 'ap_int<_AP_W>::ap_int(int) [with int _AP_W = 24]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:324:22:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 2; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 2; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 2]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:327:26:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 15; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 16; bool _AP_S1 = false; int _AP_W = 15; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 14; bool _AP_S = false; int _AP_W2 = 2; bool _AP_S2 = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_uint<15>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:332:39:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 48; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 49; bool _AP_S1 = true; int _AP_W = 48; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 47; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<48>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:332:45:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 49; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 50; bool _AP_S1 = true; int _AP_W = 49; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 48; bool _AP_S = true; int _AP_W2 = 15; bool _AP_S2 = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<49>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:332:57:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 2; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 2; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:151:3:   required from 'ap_int<_AP_W>::ap_int(int) [with int _AP_W = 2]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:334:13:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 9; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 18; bool _AP_S1 = true; int _AP_W = 9; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 2; bool _AP_S = true; int _AP_W2 = 7; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<9>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:341:21:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 25; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 26; bool _AP_S1 = true; int _AP_W = 25; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 24; bool _AP_S = true; int _AP_W2 = 7; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<25>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:350:31:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 6; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 6; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 6]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:419:2:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 13; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 13; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 13]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:421:18:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 22; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 22; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 22]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:422:28:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 5; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 5; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 5]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:426:25:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 47; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 48; bool _AP_S1 = true; int _AP_W = 47; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 46; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<47>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:439:47:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 39; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 40; bool _AP_S1 = true; int _AP_W = 39; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 8; bool _AP_S = false; int _AP_W2 = 38; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<39>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:446:41:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 12; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 12; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 12]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:506:18:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 9; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 9; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 9]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:507:19:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 46; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 47; bool _AP_S1 = true; int _AP_W = 46; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 37; bool _AP_S = true; int _AP_W2 = 45; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<46>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:523:22:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 22; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 22; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:151:3:   required from 'ap_int<_AP_W>::ap_int(int) [with int _AP_W = 22]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:591:26:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 24; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 24; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 24]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:594:21:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 7; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 7; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 7]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:615:28:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 11; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 11; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 11]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:672:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 4; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 4; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/ap_int.h:283:3:   required from 'ap_uint<_AP_W>::ap_uint(int) [with int _AP_W = 4]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:677:26:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 32; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1481:1:   required from 'ap_private<_AP_W, _AP_S, true>& ap_private<_AP_W, _AP_S, true>::operator=(int) [with int _AP_W = 32; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:245:3:   required from 'ap_int_base<_AP_W, _AP_S>::ap_int_base(int) [with int _AP_W = 32; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::logic operator|(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 32; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::logic = ap_int<33>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:61:26:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 35; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 70; bool _AP_S1 = true; int _AP_W = 35; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 32; bool _AP_S = true; int _AP_W2 = 3; bool _AP_S2 = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<35>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(int, const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W = 3; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<35>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:259:31:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 36; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 37; bool _AP_S1 = true; int _AP_W = 36; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<36>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 35; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<36>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:259:41:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 37; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 38; bool _AP_S1 = true; int _AP_W = 37; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 36; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<37>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 36; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<37>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:259:45:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 33; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 34; bool _AP_S1 = true; int _AP_W = 33; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 32; bool _AP_S = true; int _AP_W2 = 7; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<33>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(int, const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W = 7; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<33>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:266:34:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 70; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3885:5:   required from 'typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::plus ap_private<_AP_W, _AP_S, false>::operator+(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::plus = ap_private<70, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 68; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<69>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 68; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<69>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:44:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
               : (excess_bits
                 ~~~~~~~~~~~~
                      ? ((pVal[_AP_N - 1]) << (excess_bits)) >> (excess_bits)
                      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                      : pVal[_AP_N - 1]);
                      ~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 50; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1648:3:   required from 'ap_private<_AP_W, _AP_S, true>::ap_private(ap_ulong) [with int _AP_W = 50; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2065:46:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus ap_private<_AP_W, _AP_S, true>::operator+(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 49; bool _AP_S1 = true; int _AP_W = 49; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus = ap_private<50, true, true>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 48; bool _AP_S = true; int _AP_W2 = 15; bool _AP_S2 = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<49>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:332:57:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
             : (excess_bits ? (((uint64_t)VAL) << (excess_bits)) >> (excess_bits)
               ~~~~~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                            : (uint64_t)VAL));
                            ~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 18; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1648:3:   required from 'ap_private<_AP_W, _AP_S, true>::ap_private(ap_ulong) [with int _AP_W = 18; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 9; bool _AP_S1 = true; int _AP_W = 9; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<18, true, true>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 2; bool _AP_S = true; int _AP_W2 = 7; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<9>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:341:21:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 56; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 112; bool _AP_S1 = true; int _AP_W = 56; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 24; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<56>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 24; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<56>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:348:30:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 26; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1648:3:   required from 'ap_private<_AP_W, _AP_S, true>::ap_private(ap_ulong) [with int _AP_W = 26; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2065:46:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus ap_private<_AP_W, _AP_S, true>::operator+(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 25; bool _AP_S1 = true; int _AP_W = 25; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus = ap_private<26, true, true>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 24; bool _AP_S = true; int _AP_W2 = 7; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<25>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:350:31:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 38; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 76; bool _AP_S1 = true; int _AP_W = 38; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 6; bool _AP_S = false; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<38>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 6; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<38>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:446:41:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 40; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1648:3:   required from 'ap_private<_AP_W, _AP_S, true>::ap_private(ap_ulong) [with int _AP_W = 40; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2065:46:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus ap_private<_AP_W, _AP_S, true>::operator+(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 39; bool _AP_S1 = true; int _AP_W = 39; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus = ap_private<40, true, true>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 8; bool _AP_S = false; int _AP_W2 = 38; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<39>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:446:41:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 45; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 90; bool _AP_S1 = true; int _AP_W = 45; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 13; bool _AP_S = false; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<45>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 13; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<45>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:523:22:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 54; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1426:20:   required from 'ap_private<_AP_W, _AP_S>& ap_private<_AP_W, _AP_S, true>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 108; bool _AP_S1 = true; int _AP_W = 54; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 22; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<54>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 22; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<54>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:632:34:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 33; bool _AP_S = false]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1658:20:   required from 'ap_private<_AP_W, _AP_S, true>::ap_private(const ap_private<_AP_W1, _AP_S1, _AP_OPT>&) [with int _AP_W1 = 33; bool _AP_S1 = true; bool _AP_OPT = true; int _AP_W = 33; bool _AP_S = false]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2595:34:   required from 'bool ap_private<_AP_W, _AP_S, true>::operator==(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 33; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:881:20:   required from 'bool ap_int_base<_AP_W, _AP_S>::operator==(const ap_int_base<_AP_W2, _AP_S2>&) const [with int _AP_W2 = 32; bool _AP_S2 = true; int _AP_W = 33; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1600:1:   required from 'bool operator==(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 33; bool _AP_S = true]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:162:24:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, true>::clearUnusedBits() [with int _AP_W = 34; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:1648:3:   required from 'ap_private<_AP_W, _AP_S, true>::ap_private(ap_ulong) [with int _AP_W = 34; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2065:46:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus ap_private<_AP_W, _AP_S, true>::operator+(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 33; bool _AP_S1 = true; int _AP_W = 33; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::plus = ap_private<34, true, true>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 32; bool _AP_S = true; int _AP_W2 = 7; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<33>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(int, const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W = 7; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<33>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:266:34:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2140:28: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 134; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3275:22:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(const ap_private<_AP_W, _AP_S, false>&) [with int _AP_W = 134; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3903:42:   required from 'typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, false>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::mult = ap_private<134, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<67>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 35; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<67>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
               : (excess_bits
                 ~~~~~~~~~~~~
                      ? ((pVal[_AP_N - 1]) << (excess_bits)) >> (excess_bits)
                      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                      : pVal[_AP_N - 1]);
                      ~~~~~~~~~~~~~~~~~~
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:12:
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 134; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 134; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 134; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<67>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 35; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<67>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 67; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<68>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 67; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<68>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:33:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 70; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 70; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 70; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 68; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<69>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 68; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<69>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:44:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:12:
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 94; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3370:3:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(ap_ulong, bool) [with int _AP_W = 94; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 47; bool _AP_S1 = true; int _AP_W = 47; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<94, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 15; bool _AP_S = false; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<47>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 15; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<47>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:332:45:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
               : (excess_bits
                 ~~~~~~~~~~~~
                      ? ((pVal[_AP_N - 1]) << (excess_bits)) >> (excess_bits)
                      ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                      : pVal[_AP_N - 1]);
                      ~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 112; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3370:3:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(ap_ulong, bool) [with int _AP_W = 112; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 56; bool _AP_S1 = true; int _AP_W = 56; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<112, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 24; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<56>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 24; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<56>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:348:30:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 92; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3370:3:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(ap_ulong, bool) [with int _AP_W = 92; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 46; bool _AP_S1 = true; int _AP_W = 46; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<92, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 14; bool _AP_S = false; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<46>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 14; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<46>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:439:47:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 76; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3370:3:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(ap_ulong, bool) [with int _AP_W = 76; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 38; bool _AP_S1 = true; int _AP_W = 38; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<76, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 6; bool _AP_S = false; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<38>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 6; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<38>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:446:41:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 74; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3370:3:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(ap_ulong, bool) [with int _AP_W = 74; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 37; bool _AP_S1 = true; int _AP_W = 37; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<74, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 5; bool _AP_S = false; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<37>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 5; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<37>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:522:31:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 90; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3370:3:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(ap_ulong, bool) [with int _AP_W = 90; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 45; bool _AP_S1 = true; int _AP_W = 45; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<90, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 13; bool _AP_S = false; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<45>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 13; bool _AP_S = false; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<45>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:523:22:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::clearUnusedBits() [with int _AP_W = 108; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3370:3:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(ap_ulong, bool) [with int _AP_W = 108; bool _AP_S = true; ap_ulong = long long unsigned int]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:2001:44:   required from 'typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, true>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 54; bool _AP_S1 = true; int _AP_W = 54; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, true>::RType<_AP_W2, _AP_S2>::mult = ap_private<108, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 22; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<54>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 22; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<54>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:632:34:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3423:22: warning: enum constant in boolean context [-Wint-in-bool-context]
                 from C:/Xilinx/Vivado/2018.3/include/ap_int.h:54,
                 from C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:12:
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 35; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 35; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 35; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:217:13:   required from 'ap_int_base<_AP_W, _AP_S>::ap_int_base(const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W2 = 35; bool _AP_S2 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<67>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 35; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<67>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:217:13:   required from 'ap_int_base<_AP_W, _AP_S>::ap_int_base(const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W2 = 32; bool _AP_S2 = true; int _AP_W = 67; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<67>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 35; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<67>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:217:13:   required from 'ap_int_base<_AP_W, _AP_S>::ap_int_base(const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W2 = 67; bool _AP_S2 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 67; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<68>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 67; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<68>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:33:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:217:13:   required from 'ap_int_base<_AP_W, _AP_S>::ap_int_base(const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W2 = 32; bool _AP_S2 = true; int _AP_W = 68; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 67; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<68>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 67; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<68>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:33:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 68; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 68; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 68; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:217:13:   required from 'ap_int_base<_AP_W, _AP_S>::ap_int_base(const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W2 = 68; bool _AP_S2 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 68; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<69>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 68; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<69>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:44:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 32; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:217:13:   required from 'ap_int_base<_AP_W, _AP_S>::ap_int_base(const ap_int_base<_AP_W2, _AP_S2>&) [with int _AP_W2 = 32; bool _AP_S2 = true; int _AP_W = 69; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 68; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<69>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 68; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<69>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:44:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 134; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 134; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 134; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3282:14:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(const ap_private<_AP_W1, _AP_S1, false>&) [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 134; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3903:42:   required from 'typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::mult ap_private<_AP_W, _AP_S, false>::operator*(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 67; bool _AP_S1 = true; int _AP_W = 67; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::mult = ap_private<134, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1354:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 35; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::mult = ap_int<67>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult operator*(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 35; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::mult = ap_int<67>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:20:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h: In instantiation of 'void ap_private<_AP_W, _AP_S, false>::cpSext(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 70; bool _AP_S = true]':
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5326:13:   required from 'void ap_private<_AP_W, _AP_S, false>::cpSextOrTrunc(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 70; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:4589:20:   required from 'ap_private<_AP_W, _AP_S, false>& ap_private<_AP_W, _AP_S, false>::operator=(const ap_private<_AP_W1, _AP_S1>&) [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 70; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3282:14:   required from 'ap_private<_AP_W, _AP_S, false>::ap_private(const ap_private<_AP_W1, _AP_S1, false>&) [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 70; bool _AP_S = true]'
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:3881:50:   required from 'typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::plus ap_private<_AP_W, _AP_S, false>::operator+(const ap_private<_AP_W1, _AP_S1>&) const [with int _AP_W1 = 69; bool _AP_S1 = true; int _AP_W = 69; bool _AP_S = true; typename ap_private<_AP_W, _AP_S, false>::RType<_AP_W2, _AP_S2>::plus = ap_private<70, true, false>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1355:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, const ap_int_base<_AP_W3, _AP_S3>&) [with int _AP_W = 68; bool _AP_S = true; int _AP_W2 = 32; bool _AP_S2 = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_W2, _AP_S2>::plus = ap_int<69>]'
C:/Xilinx/Vivado/2018.3/include/ap_int_base.h:1469:1:   required from 'typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus operator+(const ap_int_base<_AP_W2, _AP_S2>&, int) [with int _AP_W = 68; bool _AP_S = true; typename ap_int_base<_AP_W, _AP_S>::RType<_AP_SIZE_int, true>::plus = ap_int<69>]'
C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/est/VivadoHLS_BinaryNet.cpp:269:44:   required from here
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5283:45: warning: enum constant in boolean context [-Wint-in-bool-context]
       static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                    ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2018.3/include/etc/ap_private.h:5291:43: warning: enum constant in boolean context [-Wint-in-bool-context]
     static const uint64_t mask = wordBits ? (~0ULL << (wordBits)) : 0ULL;
                                  ~~~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Analyzing source for RTL template usage
C:/Xilinx/SDx/2018.3/bin/rtl_template_extract  C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp  -save-query C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/src/VivadoHLS_BinaryNet.rtlx  --  -c  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  
    -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Create data motion intermediate representation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper  -I../src  -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11  -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/src/VivadoHLS_BinaryNet.s

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 -emit-llvm -S C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/src/VivadoHLS_BinaryNet.s 
C:/Xilinx/Vivado/2018.3/include\ap_int_special.h:89:1: warning: 'complex' defined as a struct template here but previously declared as a class template [-Wmismatched-tags]
struct complex<ap_int<_AP_W> > {
^
C:/Xilinx/Vivado/2018.3/include\ap_int_special.h:61:24: note: did you mean struct here?
template<typename _Tp> class complex;
                       ^~~~~
                       struct
C:/Xilinx/Vivado/2018.3/include\ap_fixed_special.h:89:1: warning: 'complex' defined as a struct template here but previously declared as a class template [-Wmismatched-tags]
struct complex<ap_fixed<_AP_W, _AP_I, _AP_Q, _AP_O, _AP_N> > {
^
C:/Xilinx/Vivado/2018.3/include\ap_fixed_special.h:61:24: note: did you mean struct here?
template<typename _Tp> class complex;
                       ^~~~~
                       struct
C:/Xilinx/Vivado/2018.3/include\ap_int_special.h:61:24: note: did you mean struct here?
template<typename _Tp> class complex;
                       ^~~~~
                       struct
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:110:1: warning: unused label 'LOOP_INPUT_DATA' [-Wunused-label]
LOOP_INPUT_DATA:
^~~~~~~~~~~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:158:1: warning: unused label 'LAYER0' [-Wunused-label]
LAYER0:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:228:1: warning: unused label 'LAYER1' [-Wunused-label]
LAYER1:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:312:1: warning: unused label 'LAYER2' [-Wunused-label]
LAYER2:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:374:1: warning: unused label 'LAYER3' [-Wunused-label]
LAYER3:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:440:1: warning: unused label 'LAYER4' [-Wunused-label]
LAYER4:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:492:1: warning: unused label 'LAYER5' [-Wunused-label]
LAYER5:
^~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:516:1: warning: unused label 'LOOP_SUM' [-Wunused-label]
LOOP_SUM:
^~~~~~~~~
C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:523:1: warning: unused label 'LOOP_OUTPUT' [-Wunused-label]
LOOP_OUTPUT:
^~~~~~~~~~~~

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
Performing accelerator source linting for BinaryNet
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "BinaryNet" C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Performing accelerator source linting for layer0
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "layer0" C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Performing accelerator source linting for layer1
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "layer1" C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Performing accelerator source linting for layer2
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "layer2" C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Performing accelerator source linting for layer3
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "layer3" C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Performing accelerator source linting for layer4
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "layer4" C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Performing accelerator source linting for layer5
C:/Xilinx/SDx/2018.3/bin/sdslint -target cortex-a9 -func "layer5" C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -- -c -I../src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
arm-linux-gnueabihf-g++ -c C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdinfo=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "BinaryNet"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/BinaryNet.tcl   C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/BinaryNet.tcl
Moving function BinaryNet to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/BinaryNet_run.tcl -l BinaryNet_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Thu Feb 14 10:20:43 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/BinaryNet'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/BinaryNet/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 103.938 ; gain = 21.734
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 103.938 ; gain = 21.734
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'layer0' into 'BinaryNet' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:127).
INFO: [XFORM 203-603] Inlining function 'layer1' into 'BinaryNet' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:130).
INFO: [XFORM 203-603] Inlining function 'layer2' into 'BinaryNet' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:133).
INFO: [XFORM 203-603] Inlining function 'layer3' into 'BinaryNet' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:136).
INFO: [XFORM 203-603] Inlining function 'layer4' into 'BinaryNet' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:139).
INFO: [XFORM 203-603] Inlining function 'layer5' into 'BinaryNet' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 136.594 ; gain = 54.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:32 . Memory (MB): peak = 154.223 ; gain = 72.020
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_INPUT_DATA' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:111) in function 'BinaryNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:163) in function 'BinaryNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1.3' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:184) in function 'BinaryNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:231) in function 'BinaryNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:313) in function 'BinaryNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:375) in function 'BinaryNet' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-8' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:494) in function 'BinaryNet' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:114) in function 'BinaryNet' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:165) in function 'BinaryNet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:187) in function 'BinaryNet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:188) in function 'BinaryNet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:236) in function 'BinaryNet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:237) in function 'BinaryNet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:317) in function 'BinaryNet' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:319) in function 'BinaryNet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:320) in function 'BinaryNet' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:380) in function 'BinaryNet' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:381) in function 'BinaryNet' completely with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:456) in function 'BinaryNet' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-8.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:496) in function 'BinaryNet' completely with a factor of 10.
INFO: [XFORM 203-102] Partitioning array 'cnct_tbl.V' in dimension 2 automatically.
INFO: [XFORM 203-101] Partitioning array 'src.V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:91) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'coef_w_4.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tmp.V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:432) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'coef_w_5.V'  in dimension 1 with a cyclic factor 10.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:231:44) to (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:231:38) in function 'BinaryNet'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:313:44) to (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:313:38) in function 'BinaryNet'... converting 15 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:375:42) to (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:375:36) in function 'BinaryNet'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'BinaryNet' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:89)...151 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:37 . Memory (MB): peak = 204.520 ; gain = 122.316
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:160:16) in function 'BinaryNet' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:210:17) in function 'BinaryNet'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LAYER0' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:159:30) in function 'BinaryNet' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:01:57 . Memory (MB): peak = 225.691 ; gain = 143.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'BinaryNet' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:234->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:130) on 'alloca' operation ('temp.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:233->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:130) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:342->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:133) on 'shl' operation ('temp0.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:341->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:133) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:378->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:136) on 'alloca' operation ('temp.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:377->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:136) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:403->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:136) on 'shl' operation ('temp0.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:402->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:136) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:474->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:139) on 'shl' operation ('temp0.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:473->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:139) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BinaryNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INPUT_DATA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.2'.
WARNING: [SCHED 204-68] The II Violation in module 'BinaryNet': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:213->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:127) of variable 'win_V_load_phi', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:213->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:127 on array 'win[1].V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:155->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:127 and 'load' operation ('win_1_V_load_1', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:213->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:127) on array 'win[1].V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:155->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:127.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LAYER1.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('tensor01_V_load_2', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:241->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:130) on array 'tensor01.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:94 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'tensor01_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'LAYER2.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('tensor12_V_load_2', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:133) on array 'tensor12.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:96 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'tensor12_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 75, Depth = 78.
INFO: [SCHED 204-61] Pipelining loop 'LAYER3.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('tensor23_V_load_2', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:386->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:136) on array 'tensor23.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:98 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'tensor23_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'LAYER4.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
WARNING: [SCHED 204-68] The II Violation in module 'BinaryNet': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:509->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143) of variable 'tmp_92', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:509->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143 on array 'result', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:492->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143 and 'load' operation ('result_load_1', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:509->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143) on array 'result', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:492->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_load_5', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:509->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143) on array 'result', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:492->C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:143 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SUM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_OUTPUT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-71] Latency directive discarded for region BinaryNet since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 126.641 seconds; current allocated memory: 182.519 MB.
INFO: [HLS 200-434] Only 13 loops out of a total 21 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.301 seconds; current allocated memory: 202.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BinaryNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'BinaryNet/predict_num' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'BinaryNet/pbuf_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'BinaryNet' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_0_V' to 'BinaryNet_coef_w_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_1_V' to 'BinaryNet_coef_w_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_cnct_tbl_V_0' to 'BinaryNet_cnct_tbdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_2_V' to 'BinaryNet_coef_w_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_cnct_tbl_V_1' to 'BinaryNet_cnct_tbfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_cnct_tbl_V_2' to 'BinaryNet_cnct_tbg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_cnct_tbl_V_3' to 'BinaryNet_cnct_tbhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_cnct_tbl_V_4' to 'BinaryNet_cnct_tbibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_cnct_tbl_V_5' to 'BinaryNet_cnct_tbjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_3_V' to 'BinaryNet_coef_w_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_4_V_0' to 'BinaryNet_coef_w_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_4_V_1' to 'BinaryNet_coef_w_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_4_V_2' to 'BinaryNet_coef_w_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_4_V_3' to 'BinaryNet_coef_w_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_0' to 'BinaryNet_coef_w_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_1' to 'BinaryNet_coef_w_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_2' to 'BinaryNet_coef_w_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_3' to 'BinaryNet_coef_w_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_4' to 'BinaryNet_coef_w_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_5' to 'BinaryNet_coef_w_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_6' to 'BinaryNet_coef_w_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_7' to 'BinaryNet_coef_w_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_8' to 'BinaryNet_coef_w_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_coef_w_5_V_9' to 'BinaryNet_coef_w_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_tensor01_V' to 'BinaryNet_tensor0zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_tensor12_V' to 'BinaryNet_tensor1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_tensor23_V' to 'BinaryNet_tensor2Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_tensor34_V' to 'BinaryNet_tensor3CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_tensor45_V' to 'BinaryNet_tensor4DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_mux_325_1_1_1' to 'BinaryNet_mux_325Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'BinaryNet_mux_47_22_1_1' to 'BinaryNet_mux_47_Ffa' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'BinaryNet/pbuf_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'BinaryNet/pbuf_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'BinaryNet_mux_325Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'BinaryNet_mux_47_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'BinaryNet'.
INFO: [HLS 200-111]  Elapsed time: 20.136 seconds; current allocated memory: 223.251 MB.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_bkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_cud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_bias_1_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_cumsum_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_cnct_tbdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_eOg_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_cnct_tbfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_cnct_tbg8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_cnct_tbhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_cnct_tbibs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_cnct_tbjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_bias_2_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_bias_3_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_kbM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_lbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_mb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_ncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_ocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_bias_4_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_pcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_qcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_rcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_sc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_tde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_udo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_vdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_wdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_xdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_coef_w_yd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a0_BinaryNet_bias_5_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_result_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_tmp_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_tmp_1_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_win_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_src_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_tensor0zec_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_tensor1Aem_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_tensor2Bew_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_tensor3CeG_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'a0_BinaryNet_tensor4DeQ_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:28 ; elapsed = 00:05:13 . Memory (MB): peak = 354.949 ; gain = 272.746
INFO: [SYSC 207-301] Generating SystemC RTL for BinaryNet with prefix a0_.
INFO: [VHDL 208-304] Generating VHDL RTL for BinaryNet with prefix a0_.
INFO: [VLOG 209-307] Generating Verilog RTL for BinaryNet with prefix a0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 10:26:28 2019...
INFO: [HLS 200-112] Total elapsed time: 346.724 seconds; peak allocated memory: 223.251 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 14 10:26:28 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/BinaryNet/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/BinaryNet.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdasm=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/src/VivadoHLS_BinaryNet.s C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-g++ -E -I../src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -MTC:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/src/VivadoHLS_BinaryNet.o -MFC:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/src/VivadoHLS_BinaryNet.d -MTC:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/src/VivadoHLS_BinaryNet.o       -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.pp/VivadoHLS_BinaryNet.iix
arm-linux-gnueabihf-objcopy --add-section .xdpp=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.pp/VivadoHLS_BinaryNet.ii C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/BinaryNet/solution/impl/ip/xilinx_com_hls_BinaryNet_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdif=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/BinaryNet_if.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "layer0"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer0.tcl   C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer0.tcl
Moving function layer0 to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer0_run.tcl -l layer0_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Thu Feb 14 10:26:46 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer0'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer0/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:33 . Memory (MB): peak = 103.508 ; gain = 21.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:33 . Memory (MB): peak = 103.508 ; gain = 21.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:35 . Memory (MB): peak = 127.336 ; gain = 45.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:01:35 . Memory (MB): peak = 143.516 ; gain = 61.512
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:163) in function 'layer0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.3' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:184) in function 'layer0' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:165) in function 'layer0' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:187) in function 'layer0' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:188) in function 'layer0' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'win.V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:155) in dimension 1 completely.
WARNING: [XFORM 203-124] Array  'src.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'pong.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 182.242 ; gain = 100.238
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:160:16) in function 'layer0' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:210:17) in function 'layer0'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LAYER0' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:159:30) in function 'layer0' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:36 . Memory (MB): peak = 187.586 ; gain = 105.582
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layer0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.1.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.1.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'LAYER0.2'.
WARNING: [SCHED 204-68] The II Violation in module 'layer0': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:213) of variable 'win_V_load_phi', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:213 on array 'win[1].V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:155 and 'load' operation ('win_1_V_load_1', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:213) on array 'win[1].V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:155.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-71] Latency directive discarded for region layer0 since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 97.519 seconds; current allocated memory: 137.823 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.291 seconds; current allocated memory: 139.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'layer0/src_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer0/pong_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer0'.
INFO: [HLS 200-111]  Elapsed time: 1.558 seconds; current allocated memory: 141.805 MB.
INFO: [RTMG 210-279] Implementing memory 'a1_layer0_coef_w_0_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'a1_layer0_win_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:58 . Memory (MB): peak = 200.371 ; gain = 118.367
INFO: [SYSC 207-301] Generating SystemC RTL for layer0 with prefix a1_.
INFO: [VHDL 208-304] Generating VHDL RTL for layer0 with prefix a1_.
INFO: [VLOG 209-307] Generating Verilog RTL for layer0 with prefix a1_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 10:29:05 2019...
INFO: [HLS 200-112] Total elapsed time: 140.667 seconds; peak allocated memory: 141.805 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 14 10:29:05 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer0/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata1=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/layer0.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap1=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore1=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer0/solution/impl/ip/xilinx_com_hls_layer0_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdif1=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer0_if.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "layer1"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer1.tcl   C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer1.tcl
Moving function layer1 to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer1_run.tcl -l layer1_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Thu Feb 14 10:29:21 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer1'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer1/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 103.707 ; gain = 21.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 103.707 ; gain = 21.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:33 . Memory (MB): peak = 128.055 ; gain = 45.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:33 . Memory (MB): peak = 143.789 ; gain = 61.586
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:231) in function 'layer1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:236) in function 'layer1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:237) in function 'layer1' completely with a factor of 2.
WARNING: [XFORM 203-124] Array  'ping.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:231:44) to (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:231:38) in function 'layer1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 181.625 ; gain = 99.422
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:34 . Memory (MB): peak = 186.969 ; gain = 104.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layer1' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:234) on 'alloca' operation ('temp.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:233) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAYER1.1'.
WARNING: [SCHED 204-68] The II Violation in module 'layer1': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:241) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:241).
WARNING: [SCHED 204-68] The II Violation in module 'layer1': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:241) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:241).
WARNING: [SCHED 204-68] The II Violation in module 'layer1': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:241) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:241).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
WARNING: [SCHED 204-71] Latency directive discarded for region layer1 since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 94.651 seconds; current allocated memory: 134.606 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 134.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'layer1/ping_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer1/pong_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer1'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 135.385 MB.
INFO: [RTMG 210-279] Implementing memory 'a2_layer1_coef_w_1_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a2_layer1_bias_1_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:01:40 . Memory (MB): peak = 186.969 ; gain = 104.766
INFO: [SYSC 207-301] Generating SystemC RTL for layer1 with prefix a2_.
INFO: [VHDL 208-304] Generating VHDL RTL for layer1 with prefix a2_.
INFO: [VLOG 209-307] Generating Verilog RTL for layer1 with prefix a2_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 10:31:21 2019...
INFO: [HLS 200-112] Total elapsed time: 122.069 seconds; peak allocated memory: 135.385 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 14 10:31:22 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer1/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata2=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/layer1.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap2=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore2=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer1/solution/impl/ip/xilinx_com_hls_layer1_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdif2=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer1_if.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "layer2"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer2.tcl   C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer2.tcl
Moving function layer2 to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer2_run.tcl -l layer2_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Thu Feb 14 10:31:38 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer2'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer2/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 103.836 ; gain = 21.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:30 . Memory (MB): peak = 103.836 ; gain = 21.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 128.801 ; gain = 46.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 144.449 ; gain = 62.191
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:313) in function 'layer2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:317) in function 'layer2' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:319) in function 'layer2' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:320) in function 'layer2' completely with a factor of 5.
INFO: [XFORM 203-102] Partitioning array 'cnct_tbl.V' in dimension 2 automatically.
WARNING: [XFORM 203-124] Array  'ping.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:339:26) to (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:313:38) in function 'layer2'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'layer2' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:281)...148 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:34 . Memory (MB): peak = 187.813 ; gain = 105.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:35 . Memory (MB): peak = 194.816 ; gain = 112.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layer2' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:342) on 'shl' operation ('temp0.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:341) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAYER2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'layer2': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325).
WARNING: [SCHED 204-68] The II Violation in module 'layer2': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325).
WARNING: [SCHED 204-68] The II Violation in module 'layer2': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325).
WARNING: [SCHED 204-68] The II Violation in module 'layer2': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325).
WARNING: [SCHED 204-68] The II Violation in module 'layer2': Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325).
WARNING: [SCHED 204-68] The II Violation in module 'layer2': Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325).
WARNING: [SCHED 204-68] The II Violation in module 'layer2': Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:325).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 150, Depth = 168.
WARNING: [SCHED 204-71] Latency directive discarded for region layer2 since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 118.343 seconds; current allocated memory: 163.661 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.285 seconds; current allocated memory: 170.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'layer2/ping_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer2/pong_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2'.
INFO: [HLS 200-111]  Elapsed time: 6.956 seconds; current allocated memory: 184.602 MB.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_cumsum_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_cnct_tbl_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_coef_w_2_V_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_cnct_tbl_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_cnct_tbl_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_cnct_tbl_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_cnct_tbl_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_cnct_tbl_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a3_layer2_bias_2_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:03:30 . Memory (MB): peak = 298.375 ; gain = 216.117
INFO: [SYSC 207-301] Generating SystemC RTL for layer2 with prefix a3_.
INFO: [VHDL 208-304] Generating VHDL RTL for layer2 with prefix a3_.
INFO: [VLOG 209-307] Generating Verilog RTL for layer2 with prefix a3_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 10:35:31 2019...
INFO: [HLS 200-112] Total elapsed time: 235.362 seconds; peak allocated memory: 184.602 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 14 10:35:31 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer2/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata3=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/layer2.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap3=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore3=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer2/solution/impl/ip/xilinx_com_hls_layer2_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdif3=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer2_if.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "layer3"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer3.tcl   C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer3.tcl
Moving function layer3 to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer3_run.tcl -l layer3_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Thu Feb 14 10:35:47 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer3'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer3/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 103.703 ; gain = 21.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:31 . Memory (MB): peak = 103.703 ; gain = 21.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 127.730 ; gain = 45.813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 143.629 ; gain = 61.711
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:377) in function 'layer3' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:382) in function 'layer3' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:383) in function 'layer3' completely with a factor of 2.
WARNING: [XFORM 203-124] Array  'ping.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:377:42) to (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:377:36) in function 'layer3'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:33 . Memory (MB): peak = 180.984 ; gain = 99.066
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:33 . Memory (MB): peak = 186.590 ; gain = 104.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layer3' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'AddSub' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:380) on 'alloca' operation ('temp.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:379) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:405) on 'shl' operation ('temp0.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:404) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAYER3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'layer3': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:388) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:388).
WARNING: [SCHED 204-68] The II Violation in module 'layer3': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:388) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:388).
WARNING: [SCHED 204-68] The II Violation in module 'layer3': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:388) and fifo read on port 'ping_V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:388).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 7.
WARNING: [SCHED 204-71] Latency directive discarded for region layer3 since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 93.673 seconds; current allocated memory: 134.539 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 134.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'layer3/ping_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer3/pong_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer3' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 135.305 MB.
INFO: [RTMG 210-279] Implementing memory 'a4_layer3_bias_3_V_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a4_layer3_coef_w_3_V_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:01:39 . Memory (MB): peak = 186.590 ; gain = 104.672
INFO: [SYSC 207-301] Generating SystemC RTL for layer3 with prefix a4_.
INFO: [VHDL 208-304] Generating VHDL RTL for layer3 with prefix a4_.
INFO: [VLOG 209-307] Generating Verilog RTL for layer3 with prefix a4_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 10:37:47 2019...
INFO: [HLS 200-112] Total elapsed time: 121.407 seconds; peak allocated memory: 135.305 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 14 10:37:47 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer3/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata4=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/layer3.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap4=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore4=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer3/solution/impl/ip/xilinx_com_hls_layer3_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdif4=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer3_if.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "layer4"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer4.tcl   C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer4.tcl
Moving function layer4 to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer4_run.tcl -l layer4_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Thu Feb 14 10:38:02 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer4'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer4/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 103.973 ; gain = 21.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 103.973 ; gain = 21.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:33 . Memory (MB): peak = 129.496 ; gain = 47.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:34 . Memory (MB): peak = 146.934 ; gain = 64.648
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:458) in function 'layer4' partially with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'coef_w_4.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'tmp.V' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:434) in dimension 1 with a cyclic factor 4.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:35 . Memory (MB): peak = 187.160 ; gain = 104.875
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:35 . Memory (MB): peak = 193.031 ; gain = 110.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layer4' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:476) on 'shl' operation ('temp0.V', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:475) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LAYER4.1.1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-71] Latency directive discarded for region layer4 since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 95.478 seconds; current allocated memory: 140.649 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 141.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'layer4/ping_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer4/pong_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer4' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'layer4_mux_47_22_1_1' to 'layer4_mux_47_22_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'layer4_mux_47_22_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer4'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 142.041 MB.
INFO: [RTMG 210-279] Implementing memory 'a5_layer4_coef_w_4_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a5_layer4_coef_w_4_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a5_layer4_coef_w_4_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a5_layer4_coef_w_4_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a5_layer4_bias_4_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'a5_layer4_tmp_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'a5_layer4_tmp_1_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:47 . Memory (MB): peak = 197.547 ; gain = 115.262
INFO: [SYSC 207-301] Generating SystemC RTL for layer4 with prefix a5_.
INFO: [VHDL 208-304] Generating VHDL RTL for layer4 with prefix a5_.
INFO: [VLOG 209-307] Generating Verilog RTL for layer4 with prefix a5_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 10:40:12 2019...
INFO: [HLS 200-112] Total elapsed time: 131.811 seconds; peak allocated memory: 142.041 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 14 10:40:12 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer4/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata5=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/layer4.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap5=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore5=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer4/solution/impl/ip/xilinx_com_hls_layer4_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdif5=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer4_if.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
Performing pragma generation
C:/Xilinx/SDx/2018.3/bin/clang_wrapper -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -D __SDSVHLS__ -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include -std=c++11 C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp -o C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp 

C:\Users\DustinZhou\Documents\Xilinx\eBNN\Debug>exit /b 0 
C:/Xilinx/SDx/2018.3/bin/pragma_gen  -func "layer5"   -tcl C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer5.tcl   C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/VivadoHLS_BinaryNet_pp.cpp -multi_aximm   --  -c  -D __SDSVHLS__ -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src -Wall -O0 -g -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32      -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include -IC:/Users/DustinZhou/Documents/Xilinx/eBNN/src  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w      -I C:/Xilinx/SDx/2018.3/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I C:/Xilinx/Vivado/2018.3/include   -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/arm-linux-gnueabihf -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer5.tcl
Moving function layer5 to Programmable Logic
C:/Xilinx/Vivado/2018.3/bin/vivado_hls C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer5_run.tcl -l layer5_vivado_hls.log

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'DustinZhou' on host 'desktop-2ck74up' (Windows NT_amd64 version 6.2) on Thu Feb 14 10:40:29 -0600 2019
INFO: [HLS 200-10] In directory 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer5'.
INFO: [HLS 200-10] Adding design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer5/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:28 . Memory (MB): peak = 104.043 ; gain = 21.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:28 . Memory (MB): peak = 104.043 ; gain = 21.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:01:29 . Memory (MB): peak = 126.305 ; gain = 44.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:01:29 . Memory (MB): peak = 142.688 ; gain = 60.434
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:496) in function 'layer5' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:498) in function 'layer5' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'coef_w_5.V'  in dimension 1 with a cyclic factor 10.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 181.168 ; gain = 98.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:01:30 . Memory (MB): peak = 187.035 ; gain = 104.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layer5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'layer5': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:511) of variable 'tmp_10', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:511 on array 'result', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:494 and 'load' operation ('result_load_1', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:511) on array 'result', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:494.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('result_load_5', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:511) on array 'result', C:/Users/DustinZhou/Documents/Xilinx/eBNN/src/VivadoHLS_BinaryNet.cpp:494 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'result'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 10, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SUM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_OUTPUT'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-71] Latency directive discarded for region layer5 since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.632 seconds; current allocated memory: 134.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 135.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'layer5/ping_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer5/max_idx' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer5'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 136.445 MB.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_1_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_3_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_5_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_7_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_coef_w_5_V_9_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'a6_layer5_bias_5_V_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'a6_layer5_result_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 189.406 ; gain = 107.152
INFO: [SYSC 207-301] Generating SystemC RTL for layer5 with prefix a6_.
INFO: [VHDL 208-304] Generating VHDL RTL for layer5 with prefix a6_.
INFO: [VLOG 209-307] Generating Verilog RTL for layer5 with prefix a6_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 10:42:35 2019...
INFO: [HLS 200-112] Total elapsed time: 127.918 seconds; peak allocated memory: 136.445 MB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Feb 14 10:42:35 2019...
C:/Xilinx/SDK/2018.3/gnuwin/bin/sed.exe -i -e {s/xilinx\.com\/xidane/xilinx\.com\/xd/g} C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer5/solution/impl/ip/auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5.hlsmap1.xml  --stringparam P_CLKID 2  --stringparam P_HLS_TYPE hls   C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapRenameAttr.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5_auxiliary.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5.hlsmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAdapter.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5.hlsmap1.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc    --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5.fcnmap.xml  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsmapAxi4.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5.hlsmap.xml
C:/Xilinx/SDx/2018.3/bin/xsltproc  --output C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5_if.xml  --stringparam P_ADAPTER_COMPREF adapter_v3_0  C:/Xilinx/SDx/2018.3/scripts/xsd/xdHlsAdapterComp.xsl  C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5.fcnmap.xml
arm-linux-gnueabihf-objcopy --add-section .xddata6=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/layer5.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdfcnmap6=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5.fcnmap.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdhlscore6=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/vhls/layer5/solution/impl/ip/xilinx_com_hls_layer5_1_0.zip C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
arm-linux-gnueabihf-objcopy --add-section .xdif6=C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/.llvm/layer5_if.xml C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/swstubs/VivadoHLS_BinaryNet.o
sds++ log file saved as C:/Users/DustinZhou/Documents/Xilinx/eBNN/Debug/_sds/reports/sds_VivadoHLS_BinaryNet.log
sds++ completed at Thu Feb 14 10:42:39 -0600 2019
