<msgs>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 3 seconds. Elapsed time: 9.28 seconds; current allocated memory: 144.238 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 21.852 seconds; current allocated memory: 146.602 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.08 seconds; current allocated memory: 148.398 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 148.398 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 152.531 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 154.215 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 175.820 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 179.523 MB."/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 36, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 44, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln30', ../hsl/src/horn_schunck_hsl.cpp:30) to 'add' operation 28 bit of DSP[95] ('add_ln32_1', ../hsl/src/horn_schunck_hsl.cpp:32) (combination delay: 9.8365 ns) to honor II or Latency constraint in region 'VITIS_LOOP_13_3'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln30', ../hsl/src/horn_schunck_hsl.cpp:30) to 'mul' operation 32 bit ('mul_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) (combination delay: 14.2865 ns) to honor II or Latency constraint in region 'VITIS_LOOP_13_3'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-887" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="2" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" msg_body="Cannot meet target clock period from 'add' operation 17 bit ('add_ln30', ../hsl/src/horn_schunck_hsl.cpp:30) to 'sdiv' operation 28 bit ('sdiv_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) (combination delay: 17.0573 ns) to honor II or Latency constraint in region 'VITIS_LOOP_13_3'." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-887.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-880" tags="LOOP,SCHEDULE,VITIS_THROUGHPUT,URL_RESOLUTION" src_loc_count="5" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:38" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:30" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:23" msg_body="The II Violation in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' (loop 'VITIS_LOOP_13_3'): Unable to enforce a carried dependence constraint (II = 46, distance = 1, offset = 0) between 'store' operation ('v0_write_ln23', ../hsl/src/horn_schunck_hsl.cpp:23) of variable 'trunc_ln1', ../hsl/src/horn_schunck_hsl.cpp:38 16 bit on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23 and 'load' operation 16 bit ('v0_load', ../hsl/src/horn_schunck_hsl.cpp:30) on local variable 'v0', ../hsl/src/horn_schunck_hsl.cpp:23." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-1470" tags="SCHEDULE,VITIS_THROUGHPUT" msg_body="Pipelining result : Target II = 1, Final II = 47, Depth = 53, loop 'VITIS_LOOP_13_3'"/>
<msg msg_severity="WARNING" msg_id="HLS 200-871" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" msg_body="Estimated clock period (25.518 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns)." msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
<msg msg_severity="WARNING" msg_id="HLS 200-1016" tags="SCHEDULE,VITIS_KERNEL,URL_RESOLUTION" src_loc_count="14" src_loc0="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc1="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc2="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:18" src_loc3="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc4="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:18" src_loc5="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:29" src_loc6="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:18" src_loc7="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:29" src_loc8="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:29" src_loc9="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" src_loc10="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" src_loc11="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:32" src_loc12="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" src_loc13="C:/Alex/Facultate/AN_III/OpticalFlow/Optical-Flow/horn_schunck_hls\../hsl/src/horn_schunck_hsl.cpp:37" msg_body="The critical path in module 'horn_schunck_hls_Pipeline_VITIS_LOOP_13_3' consists of the following:
	'sdiv' operation 28 bit ('sdiv_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [106]  (2.771 ns)
	'sub' operation 28 bit ('sub_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [109]  (1.711 ns)
	'store' operation ('u0_write_ln18', ../hsl/src/horn_schunck_hsl.cpp:18) of variable 'trunc_ln', ../hsl/src/horn_schunck_hsl.cpp:37 16 bit on local variable 'u0', ../hsl/src/horn_schunck_hsl.cpp:18 [120]  (1.029 ns)
	'load' operation 16 bit ('u0_load', ../hsl/src/horn_schunck_hsl.cpp:29) on local variable 'u0', ../hsl/src/horn_schunck_hsl.cpp:18 [34]  (0.000 ns)
	'add' operation 17 bit ('add_ln29', ../hsl/src/horn_schunck_hsl.cpp:29) [66]  (1.488 ns)
	'add' operation 18 bit ('add_ln29_2', ../hsl/src/horn_schunck_hsl.cpp:29) [71]  (2.558 ns)
	'mul' operation 28 bit of DSP[94] ('mul_ln32', ../hsl/src/horn_schunck_hsl.cpp:32) [90]  (2.840 ns)
	'add' operation 28 bit of DSP[94] ('add_ln32', ../hsl/src/horn_schunck_hsl.cpp:32) [94]  (2.950 ns)
	'add' operation 28 bit of DSP[95] ('add_ln32_1', ../hsl/src/horn_schunck_hsl.cpp:32) [95]  (2.950 ns)
	'mul' operation 32 bit ('mul_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [103]  (4.450 ns)
	'sdiv' operation 28 bit ('sdiv_ln37', ../hsl/src/horn_schunck_hsl.cpp:37) [106]  (2.771 ns)" msg_resolution="http://docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.161 seconds; current allocated memory: 183.668 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 184.699 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 184.777 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 184.848 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.328 seconds; current allocated memory: 187.516 MB."/>
<msg msg_severity="INFO" msg_id="HLS 200-111" tags="RUNTIME" msg_body="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 190.871 MB."/>
</msgs>
