// Seed: 459087539
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input uwire id_6
);
  assign id_3 = id_6;
  if (1) wire id_8;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input logic id_2,
    input wand id_3,
    output logic id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output tri id_9
);
  final begin
    if (1) begin
      id_4 = 1;
      id_4 <= !(id_3);
    end else id_4 = id_2;
    id_4 <= !id_5 ^ 1'h0;
    id_0 <= id_2;
  end
  module_0(
      id_7, id_6, id_5, id_9, id_5, id_6, id_7
  );
endmodule
