<root><simulation><result_generated_time />2023-05-16 18:11:43<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />14450688<total_data_size_element />{'W': 294912, 'I': 10368, 'O': 12544}<total_data_reuse />{'W': 49, 'I': 1393.7777777777778, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />19/27</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [576, 1, 1], 'I': [576, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('FX', 3), ('FY', 3), ('C', 2)], [('C', 32)]], [], []]<I />[[], [[('FX', 3), ('FY', 3), ('C', 2)], [('C', 32)]], [], []]<O />[[[('FX', 3), ('FY', 3), ('C', 2)], [('C', 32)]], [], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 32), ('OX', 7), ('OY', 7)], [('K', 4), ('C', 2)], []]<I />[[('K', 2), ('K', 32), ('OX', 7), ('OY', 7), ('K', 4)], [('C', 2)], []]<O />[[('K', 2), ('K', 32)], [('OX', 7), ('OY', 7), ('K', 4), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [1.0, 1393.78, 1.0, 1.0], 'O': [576.0, 1, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 2359296, 2359296], 'I': [392, 82944, 82944], 'O': [512, 100352, 100352], 'O_partial': [512, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [1.0, 0.07, 0.0], 'I': [0.77, 0.0, 0.0], 'O': [1.0, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.08, 0.0], 'I': [0.77, 0.08, 0.0], 'O': [1.0, 0.08, 0.0]}<effective_mem_size_bit />{'W': [512, 589824, 2359296], 'I': [392, 41472, 82944], 'O': [256, 100352, 100352], 'O_partial': [256, 100352, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [576, 576, 1, 1], 'I': [576, 576, 1, 1], 'O': [576, 1, 1, 1]}<unique_unit_count />{'W': [576, 576, 1, 1], 'I': [576, 576, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [576.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[14450688, 294912], [294912, 294912], [294912, 0]]<I />[[225792, 10368], [10368, 10368], [10368, 0]]<O />[[(12544, 25088), (25088, 12544)], [(12544, 25088), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(12544, 25088), (25088, 12544)], [(12544, 25088), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1806336, 36864], [4608, 4608], [1152, 0]]<I />[[28224, 1296], [162, 162], [40, 0]]<O />[[(1568, 3136), (3136, 1568)], [(196, 392), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([1568, 3136], [3136, 1568]), ([196, 392], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />14450688<idle />11239424</mac_count></basic_info><energy><total_energy />32154485.4<mem_energy_breakdown><W />[620.4, 913.2, 1534.3]<I />[10.0, 32.1, 53.9]<O />[3.3, 77.7, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />31589204.0<idle_MAC />561971.2<total />32151175.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4165<utilization_without_data_loading />0.4922<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.7404<mac_utilize_temporal_without_data_loading />0.875</mac_array_utilization><latency><latency_cycle_with_data_loading />33883<latency_cycle_without_data_loading />28672<ideal_computing_cycle />25088<data_loading><load_cycle_total />5211<load_cycle_individual />{'W': [576, 4608, 0], 'I': [441, 162, 0]}<load_cycle_combined />{'W': 4608, 'I': 442}</data_loading><mem_stalling><mem_stall_cycle_total />3584<mem_stall_cycle_individual />{'W': [[-25087], [-392, 3584], [-25088, -25088]], 'I': [[-25087], [-3130, -2695], [-25088, -25088]], 'O': [[-25088], [-21952, -24696], [-24892, -25039]]}<mem_stall_cycle_shared />{'W': [[-25087], [-392, 3584], [0, 0]], 'I': [[-25087], [-3130, 3584], [0, 0]], 'O': [[-25088], [-21952, -24696], [-24892, -25039]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 2359296, 2359296], 'I': [392, 82944, 82944], 'O': [512, 100352, 100352], 'O_partial': [512, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [294912, 2359296, 2359296], 'I': [225792, 82944, 82944], 'O': [512, 100352, 100352]}<loop_cycles_each_level />{'W': [3136, 25088, 25088], 'I': [12544, 25088, 25088], 'O': [64, 25088, 25088]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [4, 1, 1], 'O': [1, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [94.0, 94.0], [94.0, 94.0]], 'I': [[8.0, 0.0], [18.0, 3.3], [3.3, 3.3]], 'O': [[8.0, 8.0], [8.0, 4.0], [4.0, 4.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4608.0, 94.0], [94.0, 94.0]], 'I': [[8.0, 0.1], [72.0, 3.3], [3.3, 3.3]], 'O': [[8.0, 8.0], [8.0, 8.0], [8.0, 4.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [4608.0, 94.0], [94.0, 0]], 'I': [[8.0, 0.1], [72.0, 3.3], [3.3, 0]], 'O': [[8.0, 8.0], [8.0, 4.0], [4.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [4692.0, 105.3], [97.3, 4.0]], 'I': [[8.0, 0.1], [4692.0, 105.3], [97.3, 4.0]], 'O': [[8.0, 8.0], [4692.0, 105.3], [97.3, 4.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25088], [64, 3136, 8], [25088, 25088, 1]], 'I': [[1, 1, 25088], [3136, 12544, 2], [25088, 25088, 1]], 'O': [[1, 1, 25088], [64, 64, 392], [25088, 25088, 1]]}<trans_time_real />{'W': [[0, 1, 25088], [[8, 3136, 8], [576, 3136, 8]], [[4608, 25088, 1], [1152, 25088, 1]]], 'I': [[0, 1, 25088], [[6, 12544, 2], [441, 12544, 2]], [[162, 25088, 1], [40, 25088, 1]]], 'O': [[0, 1, 25088], [[8, 64, 392], [1, 64, 392]], [[196, 25088, 1], [49, 25088, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, 512], [-20480, -23936]], 'I': [[-1], [-3130, -2695], [-24926, -25048]], 'O': [[-1], [-56, -63], [-24892, -25039]]}<single_stall_count />{'W': [25087, 7, 0], 'I': [25087, 1, 0], 'O': [25088, 392, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [448, 0], 'I': [441, 0], 'O': [3136, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25088, -25088], [-24892, -25088]], 1: [[-21063, -25088], [-21952, -24892]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.1<mem_area_percentage />99.5 %</area></results><elapsed_time_second />0</simulation></root>