--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/gehin/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml datapath.twx datapath.ncd -o datapath.twr
datapath.pcf

Design file:              datapath.ncd
Physical constraint file: datapath.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RST         |    3.595(R)|      SLOW  |   -0.856(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
                 |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination      |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-----------------+-----------------+------------+-----------------+------------+------------------+--------+
REGISTER_OUT_2<0>|         6.791(R)|      SLOW  |         3.487(R)|      FAST  |CLK_BUFGP         |   0.000|
REGISTER_OUT_2<1>|         7.068(R)|      SLOW  |         3.653(R)|      FAST  |CLK_BUFGP         |   0.000|
REGISTER_OUT_2<2>|         6.915(R)|      SLOW  |         3.552(R)|      FAST  |CLK_BUFGP         |   0.000|
REGISTER_OUT_2<3>|         6.990(R)|      SLOW  |         3.630(R)|      FAST  |CLK_BUFGP         |   0.000|
REGISTER_OUT_2<4>|         6.646(R)|      SLOW  |         3.353(R)|      FAST  |CLK_BUFGP         |   0.000|
REGISTER_OUT_2<5>|         6.808(R)|      SLOW  |         3.492(R)|      FAST  |CLK_BUFGP         |   0.000|
REGISTER_OUT_2<6>|         6.616(R)|      SLOW  |         3.335(R)|      FAST  |CLK_BUFGP         |   0.000|
REGISTER_OUT_2<7>|         6.442(R)|      SLOW  |         3.240(R)|      FAST  |CLK_BUFGP         |   0.000|
-----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.222|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon May 11 15:12:29 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 392 MB



