Power Analyzer report for tetris
Fri Dec 03 21:26:22 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Parallel Compilation
  3. Power Analyzer Summary
  4. Power Analyzer Settings
  5. Indeterminate Toggle Rates
  6. Operating Conditions Used
  7. Thermal Power Dissipation by Block
  8. Thermal Power Dissipation by Block Type
  9. Thermal Power Dissipation by Hierarchy
 10. Core Dynamic Thermal Power Dissipation by Clock Domain
 11. Current Drawn from Voltage Supplies Summary
 12. VCCIO Supply Current Drawn by I/O Bank
 13. VCCIO Supply Current Drawn by Voltage
 14. Confidence Metric Details
 15. Signal Activities
 16. Power Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 2.34        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;  12.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; Power Analyzer Summary                                                                    ;
+----------------------------------------+--------------------------------------------------+
; Power Analyzer Status                  ; Successful - Fri Dec 03 21:26:22 2021            ;
; Quartus Prime Version                  ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition      ;
; Revision Name                          ; tetris                                           ;
; Top-level Entity Name                  ; tetris                                           ;
; Family                                 ; MAX 10                                           ;
; Device                                 ; 10M50DAF484C7G                                   ;
; Power Models                           ; Final                                            ;
; Total Thermal Power Dissipation        ; 107.26 mW                                        ;
; Core Dynamic Thermal Power Dissipation ; 1.76 mW                                          ;
; Core Static Thermal Power Dissipation  ; 96.19 mW                                         ;
; I/O Thermal Power Dissipation          ; 9.31 mW                                          ;
; Power Estimation Confidence            ; Low: user provided insufficient toggle rate data ;
+----------------------------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Power Analyzer Settings                                                                                                  ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Option                                                           ; Setting                               ; Default Value ;
+------------------------------------------------------------------+---------------------------------------+---------------+
; Use smart compilation                                            ; Off                                   ; Off           ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On            ;
; Enable compact report table                                      ; Off                                   ; Off           ;
; Default Power Input I/O Toggle Rate                              ; 12.5%                                 ; 12.5%         ;
; Preset Cooling Solution                                          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ;               ;
; Board thermal model                                              ; None (CONSERVATIVE)                   ;               ;
; Default Power Toggle Rate                                        ; 12.5%                                 ; 12.5%         ;
; Use vectorless estimation                                        ; On                                    ; On            ;
; Use Input Files                                                  ; Off                                   ; Off           ;
; Filter Glitches in VCD File Reader                               ; On                                    ; On            ;
; Power Analyzer Report Signal Activity                            ; Off                                   ; Off           ;
; Power Analyzer Report Power Dissipation                          ; Off                                   ; Off           ;
; Device Power Characteristics                                     ; TYPICAL                               ; TYPICAL       ;
; Automatically Compute Junction Temperature                       ; On                                    ; On            ;
; Specified Junction Temperature                                   ; 25                                    ; 25            ;
; Ambient Temperature                                              ; 25                                    ; 25            ;
; Use Custom Cooling Solution                                      ; Off                                   ; Off           ;
; Board Temperature                                                ; 25                                    ; 25            ;
+------------------------------------------------------------------+---------------------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Indeterminate Toggle Rates                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Node                                                                                                                                                                                                                                                                                ; Reason                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1|wire_pll7_clk[0]                                                                                                                                                                                  ; No valid clock domain found ;
; tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1|wire_pll7_clk[1]                                                                                                                                                                                  ; No valid clock domain found ;
; SW[0]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[1]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[2]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[3]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[4]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[5]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[6]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[7]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[8]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; SW[9]                                                                                                                                                                                                                                                                               ; No valid clock domain found ;
; ARDUINO_IO[0]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[1]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[2]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[3]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[4]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[5]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[6]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[7]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[14]                                                                                                                                                                                                                                                                      ; No valid clock domain found ;
; ARDUINO_IO[15]                                                                                                                                                                                                                                                                      ; No valid clock domain found ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                         ; No valid clock domain found ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                         ; No valid clock domain found ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                         ; No valid clock domain found ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                         ; No valid clock domain found ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                         ; No valid clock domain found ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                         ; No valid clock domain found ;
; ARDUINO_IO[8]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[9]                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; ARDUINO_IO[10]                                                                                                                                                                                                                                                                      ; No valid clock domain found ;
; ARDUINO_IO[11]                                                                                                                                                                                                                                                                      ; No valid clock domain found ;
; ARDUINO_IO[12]                                                                                                                                                                                                                                                                      ; No valid clock domain found ;
; ARDUINO_IO[13]                                                                                                                                                                                                                                                                      ; No valid clock domain found ;
; ARDUINO_RESET_N                                                                                                                                                                                                                                                                     ; No valid clock domain found ;
; MAX10_CLK1_50                                                                                                                                                                                                                                                                       ; No valid clock domain found ;
; KEY[0]                                                                                                                                                                                                                                                                              ; No valid clock domain found ;
; KEY[1]                                                                                                                                                                                                                                                                              ; No valid clock domain found ;
; tetris_soc:u0|altera_reset_controller:rst_controller_001|r_sync_rst~clkctrl                                                                                                                                                                                                         ; No valid clock domain found ;
; vga_controller:vga0|clkdiv~clkctrl                                                                                                                                                                                                                                                  ; No valid clock domain found ;
; game_logic:g0|curr_state.spawn~clkctrl                                                                                                                                                                                                                                              ; No valid clock domain found ;
; vga_controller:vga0|vs~clkctrl                                                                                                                                                                                                                                                      ; No valid clock domain found ;
; tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl                                                                                                                                     ; No valid clock domain found ;
; tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|prev_reset~clkctrl                                                                                                                                                                                                                     ; No valid clock domain found ;
; tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1|wire_pll7_clk[0]~clkctrl                                                                                                                                                                          ; No valid clock domain found ;
; tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl                                                                                                                                 ; No valid clock domain found ;
; tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1|wire_pll7_clk[1]~clkctrl                                                                                                                                                                          ; No valid clock domain found ;
; MAX10_CLK1_50~inputclkctrl                                                                                                                                                                                                                                                          ; No valid clock domain found ;
; tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl ; No valid clock domain found ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Operating Conditions Used                                               ;
+---------------------------------------------+---------------------------+
; Setting                                     ; Value                     ;
+---------------------------------------------+---------------------------+
; Device power characteristics                ; Typical                   ;
;                                             ;                           ;
; Voltages                                    ;                           ;
;     VCC                                     ; 1.20 V                    ;
;     VCCA                                    ; 2.50 V                    ;
;     VCCD_PLL                                ; 1.20 V                    ;
;     VCCINT                                  ; 1.20 V                    ;
;     VCCA_ADC                                ; 2.50 V                    ;
;     2.5 V I/O Standard                      ; 2.5 V                     ;
;     2.5 V Schmitt Trigger I/O Standard      ; 2.5 V                     ;
;                                             ;                           ;
; Auto computed junction temperature          ; 25.9 degrees Celsius      ;
;     Ambient temperature                     ; 25.0 degrees Celsius      ;
;     Junction-to-Case thermal resistance     ; 4.70 degrees Celsius/Watt ;
;     Case-to-Heat Sink thermal resistance    ; 0.10 degrees Celsius/Watt ;
;     Heat Sink-to-Ambient thermal resistance ; 3.50 degrees Celsius/Watt ;
;                                             ;                           ;
; Board model used                            ; None                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block                                                                                                           ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
; Block Name ; Block Type ; Total Thermal Power ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ;
+------------+------------+---------------------+-----------------------------+--------------------------------+-------------------------------+
(1) The "Thermal Power Dissipation by Block" Table has been hidden. To show this table, please select the "Write power dissipation by block to report file" option under "PowerPlay Power Analyzer Settings".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Block Type                                                                                                                                                                            ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; Block Type          ; Total Thermal Power by Block Type ; Block Thermal Dynamic Power ; Block Thermal Static Power (1) ; Routing Thermal Dynamic Power ; Block Average Toggle Rate (millions of transitions / sec) ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
; JTAG                ; 0.01 mW                           ; 0.00 mW                     ; --                             ; 0.01 mW                       ;    6.875                                                  ;
; M9K                 ; 0.06 mW                           ; 0.05 mW                     ; --                             ; 0.00 mW                       ;    0.149                                                  ;
; Combinational cell  ; 0.15 mW                           ; 0.12 mW                     ; --                             ; 0.03 mW                       ;    0.131                                                  ;
; Clock control block ; 1.03 mW                           ; 0.00 mW                     ; --                             ; 1.03 mW                       ;    3.077                                                  ;
; Register cell       ; 0.52 mW                           ; 0.36 mW                     ; --                             ; 0.16 mW                       ;    0.236                                                  ;
; I/O register        ; 0.00 mW                           ; 0.00 mW                     ; --                             ; 0.00 mW                       ;    0.000                                                  ;
; I/O                 ; 0.86 mW                           ; 0.15 mW                     ; 0.72 mW                        ; 0.00 mW                       ;    0.185                                                  ;
+---------------------+-----------------------------------+-----------------------------+--------------------------------+-------------------------------+-----------------------------------------------------------+
(1) The "Block Thermal Static Power" for all block types except Pins and the Voltage Regulator, if one exists, is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thermal Power Dissipation by Hierarchy                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                                                                                               ; Total Thermal Power by Hierarchy (1) ; Block Thermal Dynamic Power (1) ; Block Thermal Static Power (1)(2) ; Routing Thermal Dynamic Power (1) ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |tetris                                                                                                                                  ; 2.63 mW (1.56 mW)                    ; 0.68 mW (0.15 mW)               ; 0.72 mW (0.72 mW)                 ; 1.23 mW (0.69 mW)                 ; |tetris                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     |hard_block:auto_generated_inst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|hard_block:auto_generated_inst                                                                                                                                                                                                                                                                                                                                                                                                           ;
;     |sld_hub:auto_hub                                                                                                                    ; 0.16 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |tetris|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric ; 0.16 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                         ;
;             |alt_sld_fab:instrumentation_fabric                                                                                          ; 0.16 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                      ;
;                 |alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                     ; 0.16 mW (0.01 mW)                    ; 0.10 mW (0.01 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                  ;
;                     |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                         ; 0.16 mW (0.00 mW)                    ; 0.10 mW (0.00 mW)               ; --                                ; 0.06 mW (0.00 mW)                 ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                      ;
;                         |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                    ; 0.16 mW (0.11 mW)                    ; 0.10 mW (0.07 mW)               ; --                                ; 0.06 mW (0.04 mW)                 ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                         ;
;                             |sld_rom_sr:hub_info_reg                                                                                     ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                 ;
;                             |sld_shadow_jsm:shadow_jsm                                                                                   ; 0.03 mW (0.03 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |tetris|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                               ;
;         |sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_hub:auto_hub|sld_jtag_interface_mod:\jtag_interface_mod_gen:device_family_mod_inst                                                                                                                                                                                                                                                                                                                                                   ;
;     |sld_signaltap:auto_signaltap_0                                                                                                      ; 0.73 mW (0.00 mW)                    ; 0.31 mW (0.00 mW)               ; --                                ; 0.41 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         |sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_jtag_endpoint_adapter:\gen_jtag_signal_adapter:jtag_signal_adapter                                                                                                                                                                                                                                                                                                                                    ;
;         |sld_signaltap_impl:sld_signaltap_body                                                                                           ; 0.73 mW (0.00 mW)                    ; 0.31 mW (0.00 mW)               ; --                                ; 0.41 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                     ;
;             |sld_signaltap_implb:sld_signaltap_body                                                                                      ; 0.73 mW (0.39 mW)                    ; 0.31 mW (0.04 mW)               ; --                                ; 0.41 mW (0.36 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                              ;
;                 |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                        ; 0.09 mW (0.00 mW)                    ; 0.08 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                             ;
;                     |lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                           ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                                   ;
;                         |cntr_6rh:auto_generated                                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6rh:auto_generated                                                                                                                                                           ;
;                     |lpm_shiftreg:info_data_shift_out                                                                                    ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                            ;
;                     |lpm_shiftreg:ram_data_shift_out                                                                                     ; 0.03 mW (0.03 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                             ;
;                     |lpm_counter:read_pointer_counter                                                                                    ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                            ;
;                         |cntr_8hi:auto_generated                                                                                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                                                                                                                    ;
;                     |lpm_counter:status_advance_pointer_counter                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                                  ;
;                         |cntr_4rh:auto_generated                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                                                                                                                          ;
;                     |lpm_shiftreg:status_data_shift_out                                                                                  ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                          ;
;                     |lpm_counter:status_read_pointer_counter                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                                     ;
;                         |cntr_odi:auto_generated                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                                                                                                                             ;
;                 |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                          ; 0.03 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                               ;
;                     |lpm_mux:mux                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                                                                   ;
;                         |mux_i7c:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                                                                                                                            ;
;                     |lpm_decode:wdecoder                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                           ;
;                         |decode_3af:auto_generated                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                                                                                                                 ;
;                 |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                         ; 0.05 mW (0.00 mW)                    ; 0.05 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                              ;
;                     |altsyncram_of14:auto_generated                                                                                      ; 0.05 mW (0.05 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_of14:auto_generated                                                                                                                                                                                                                                               ;
;                 |serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                 ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                      ;
;                 |sld_rom_sr:crc_rom_sr                                                                                                   ; 0.02 mW (0.02 mW)                    ; 0.02 mW (0.02 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                                        ;
;                 |sld_ela_control:ela_control                                                                                             ; 0.09 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                                  ;
;                     |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                       ; 0.01 mW (0.00 mW)                    ; 0.01 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                    ;
;                         |lpm_shiftreg:trigger_config_deserialize                                                                         ; 0.01 mW (0.01 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                            ;
;                     |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                          ; 0.08 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                                                       ;
;                         |sld_ela_trigger_7lo:auto_generated                                                                              ; 0.08 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated                                                                                                                                                                                    ;
;                             |sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1                                                       ; 0.08 mW (0.01 mW)                    ; 0.07 mW (0.01 mW)               ; --                                ; 0.01 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1                                                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_4                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                                                               ;
;                                 |lpm_shiftreg:config_shiftreg_5                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                                                               ;
;                                 |lpm_shiftreg:config_shiftreg_7                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                                                               ;
;                                 |lpm_shiftreg:config_shiftreg_8                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                                                               ;
;                                 |lpm_shiftreg:config_shiftreg_10                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_11                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_13                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_14                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_16                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_17                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_19                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_20                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_22                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_23                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_25                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_26                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_27                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_29                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_30                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_32                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_33                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_35                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_36                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_38                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_39                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_41                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_42                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_44                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_45                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_47                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_48                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_50                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_51                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_53                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_54                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_56                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_57                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_59                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_60                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_62                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_63                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_65                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_66                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_68                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_69                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_71                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_72                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_74                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_75                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                                                                              ;
;                                 |lpm_shiftreg:config_shiftreg_76                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                                                                              ;
;                                 |sld_mbpmg:mbpm_3                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_3                                                                                                             ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ;
;                                 |sld_mbpmg:mbpm_6                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_6                                                                                                             ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ;
;                                 |sld_mbpmg:mbpm_9                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_9                                                                                                             ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ;
;                                 |sld_mbpmg:mbpm_12                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_12                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_15                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_15                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_18                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_18                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_21                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_21                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_24                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_24                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_28                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_28                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_31                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_31                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_34                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_34                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_37                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_37                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_40                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_40                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_43                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_43                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_46                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_46                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_49                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_49                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_52                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_52                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_55                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_55                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_58                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_58                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_61                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_61                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_61|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_64                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_64                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_67                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_67                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_70                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_70                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_mbpmg:mbpm_73                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_73                                                                                                            ;
;                                     |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                      ;
;                                 |sld_alt_reduction:unary_1                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_alt_reduction:unary_1                                                                                                    ;
;                                 |sld_alt_reduction:unary_2                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_7lo:auto_generated|sld_reserved_tetris_auto_signaltap_0_1_ec00:mgl_prim1|sld_alt_reduction:unary_2                                                                                                    ;
;                     |lpm_shiftreg:trigger_config_deserialize                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                                          ;
;                 |lpm_shiftreg:segment_offset_config_deserialize                                                                          ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                               ;
;                 |sld_buffer_manager:sld_buffer_manager_inst                                                                              ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                   ;
;                 |lpm_shiftreg:status_register                                                                                            ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                 ;
;     |board_memory:bm0                                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|board_memory:bm0                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     |falling_piece:fp0                                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|falling_piece:fp0                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         |input_delay:i0                                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|falling_piece:fp0|input_delay:i0                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |LSFR:l0                                                                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|falling_piece:fp0|LSFR:l0                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     |game_logic:g0                                                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|game_logic:g0                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         |input_delay:i0                                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|game_logic:g0|input_delay:i0                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     |HexDriver:hex_driver0                                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |HexDriver:hex_driver1                                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |HexDriver:hex_driver3                                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |HexDriver:hex_driver4                                                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;     |pixel_driver:p0                                                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|pixel_driver:p0                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;     |tetris_soc:u0                                                                                                                       ; 0.18 mW (0.00 mW)                    ; 0.11 mW (0.00 mW)               ; --                                ; 0.07 mW (0.00 mW)                 ; |tetris|tetris_soc:u0                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         |tetris_soc_hex_digits_pio:hex_digits_pio                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_hex_digits_pio:hex_digits_pio                                                                                                                                                                                                                                                                                                                                                                                   ;
;         |tetris_soc_jtag_uart_0:jtag_uart_0                                                                                              ; 0.06 mW (0.00 mW)                    ; 0.04 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                         ;
;             |alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic                                                                  ; 0.06 mW (0.06 mW)                    ; 0.04 mW (0.04 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                              ;
;                 |sld_jtag_endpoint_adapter:inst                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:tetris_soc_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                     ;
;                 |scfifo:rfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                        ;
;                     |scfifo_9621:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                             ;
;                         |a_dpfifo_bb01:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                        ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                ;
;                                 |cntr_337:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                           ;
;                             |altsyncram_dtn1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                ;
;                             |cntr_n2b:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                  ;
;                             |cntr_n2b:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_r:the_tetris_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                        ;
;             |tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                     ;
;                 |scfifo:wfifo                                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                        ;
;                     |scfifo_9621:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                             ;
;                         |a_dpfifo_bb01:dpfifo                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                        ;
;                             |a_fefifo_7cf:fifo_state                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                ;
;                                 |cntr_337:count_usedw                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                           ;
;                             |altsyncram_dtn1:FIFOram                                                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                ;
;                             |cntr_n2b:rd_ptr_count                                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                  ;
;                             |cntr_n2b:wr_ptr                                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_jtag_uart_0:jtag_uart_0|tetris_soc_jtag_uart_0_scfifo_w:the_tetris_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                        ;
;         |tetris_soc_key:key                                                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_key:key                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         |tetris_soc_keycode:keycode                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |tetris_soc_leds_pio:leds_pio                                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                                               ;
;         |tetris_soc_mm_interconnect_0:mm_interconnect_0                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                             ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                            ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                                                                                                                                                                    ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                            ;
;             |tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                    ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                   ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                               ;
;             |altera_avalon_st_handshake_clock_crosser:crosser                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                            ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                   ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                              ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                              ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                        ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                               ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                          ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                          ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                        ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                               ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                          ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                          ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                        ;
;                 |altera_avalon_st_clock_crosser:clock_xer                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                               ;
;                     |altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                          ;
;                     |altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_pio_s1_agent                                                                                                                                                                                                                                                                                                                           ;
;             |altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_pio_s1_translator                                                                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                               ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                     ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                     ;
;             |altera_merlin_slave_agent:key_s1_agent                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_translator:key_s1_translator                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_agent:keycode_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:keycode_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:leds_pio_s1_agent                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_translator:leds_pio_s1_translator                                                                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                                       ;
;             |altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                   ;
;             |altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                         ;
;             |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                ;
;             |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                            ;
;             |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                  ;
;             |altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                               ;
;             |tetris_soc_mm_interconnect_0_router:router                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                  ;
;             |tetris_soc_mm_interconnect_0_router_001:router_001                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_002                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_003                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_004                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_005                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_006                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_007:router_007                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_008                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_009                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_009                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_010                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_010                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_011                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_011                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_012                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_012                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_013:router_013                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_013                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_013:router_014                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_014                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_002:router_015                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_002:router_015                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_router_013:router_016                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_router_013:router_016                                                                                                                                                                                                                                                                                                                          ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                            ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                   ;
;             |tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                        ;
;                 |altera_merlin_arbitrator:arb                                                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|tetris_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                           ;
;             |altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                                                                                                                                                                                                                                                                                                                         ;
;             |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                    ;
;             |altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_slave_agent:sdram_s1_agent                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                    ;
;                 |altera_merlin_burst_uncompressor:uncompressor                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                               ;
;             |altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                          ;
;             |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                      ;
;             |altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                                                                                                                                                                                                      ;
;             |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ;
;             |altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                            ;
;             |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:timer_0_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:timer_0_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:usb_gpx_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:usb_irq_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:usb_irq_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                                        ;
;             |altera_merlin_slave_agent:usb_rst_s1_agent                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ;
;             |altera_merlin_slave_translator:usb_rst_s1_translator                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                                        ;
;         |tetris_soc_nios2_gen2_0:nios2_gen2_0                                                                                            ; 0.12 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                       ;
;             |tetris_soc_nios2_gen2_0_cpu:cpu                                                                                             ; 0.12 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                       ;
;                 |tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                        ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                              ;
;                         |altsyncram_s0c1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_a_module:tetris_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                               ;
;                 |tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                        ;
;                     |altsyncram:the_altsyncram                                                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                              ;
;                         |altsyncram_s0c1:auto_generated                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_register_bank_b_module:tetris_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                               ;
;                 |tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci                                         ; 0.12 mW (0.00 mW)                    ; 0.07 mW (0.00 mW)               ; --                                ; 0.05 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                       ;
;                     |tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper                 ; 0.08 mW (0.00 mW)                    ; 0.06 mW (0.00 mW)               ; --                                ; 0.02 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                   ;
;                         |sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy                                                                                                ;
;                             |sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                                            ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst                                               ;
;                                 |sld_jtag_endpoint_adapter:jtag_signal_adapter                                                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:tetris_soc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter ;
;                         |tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk                                                                 ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer3                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3            ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer4                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4            ;
;                         |tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck                     ; 0.08 mW (0.07 mW)                    ; 0.05 mW (0.05 mW)               ; --                                ; 0.02 mW (0.02 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck                                                                       ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer1                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                  ;
;                             |altera_std_synchronizer:the_altera_std_synchronizer2                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_wrapper|tetris_soc_nios2_gen2_0_cpu_debug_slave_tck:the_tetris_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                  ;
;                     |tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_tetris_soc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                         ;
;                     |tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break                         ; 0.01 mW (0.01 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_break:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                           ;
;                     |tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug                         ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                           ;
;                         |altera_std_synchronizer:the_altera_std_synchronizer                                                             ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                       ;
;                     |tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace                       ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                                                         ;
;                     |tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo                           ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                                                             ;
;                     |tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem                               ; 0.02 mW (0.02 mW)                    ; 0.01 mW (0.01 mW)               ; --                                ; 0.01 mW (0.01 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                 ;
;                         |tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram                                                                                      ;
;                             |altsyncram:the_altsyncram                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                            ;
;                                 |altsyncram_0n61:auto_generated                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_nios2_gen2_0:nios2_gen2_0|tetris_soc_nios2_gen2_0_cpu:cpu|tetris_soc_nios2_gen2_0_cpu_nios2_oci:the_tetris_soc_nios2_gen2_0_cpu_nios2_oci|tetris_soc_nios2_gen2_0_cpu_nios2_ocimem:the_tetris_soc_nios2_gen2_0_cpu_nios2_ocimem|tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:tetris_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                             ;
;         |tetris_soc_onchip_memory2_0:onchip_memory2_0                                                                                    ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                               ;
;             |altsyncram:the_altsyncram                                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                     ;
;                 |altsyncram_6fg1:auto_generated                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_6fg1:auto_generated                                                                                                                                                                                                                                                                                                                      ;
;         |altera_reset_controller:rst_controller                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                          ;
;         |altera_reset_controller:rst_controller_001                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                              ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                  ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                      ;
;         |altera_reset_controller:rst_controller_002                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                 ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                      ;
;         |tetris_soc_sdram:sdram                                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             |tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_sdram:sdram|tetris_soc_sdram_input_efifo_module:the_tetris_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                         ;
;         |tetris_soc_sdram_pll:sdram_pll                                                                                                  ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                             ;
;             |tetris_soc_sdram_pll_altpll_vg92:sd1                                                                                        ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                                        ;
;             |tetris_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                   ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                   ;
;                 |tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                               ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_sdram_pll:sdram_pll|tetris_soc_sdram_pll_stdsync_sv6:stdsync2|tetris_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                         ;
;         |tetris_soc_spi_0:spi_0                                                                                                          ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         |tetris_soc_timer_0:timer_0                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |tetris_soc_usb_gpx:usb_irq                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         |tetris_soc_usb_rst:usb_rst                                                                                                      ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|tetris_soc:u0|tetris_soc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     |vga_controller:vga0                                                                                                                 ; 0.00 mW (0.00 mW)                    ; 0.00 mW (0.00 mW)               ; --                                ; 0.00 mW (0.00 mW)                 ; |tetris|vga_controller:vga0                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
(1) Value in parentheses is the power consumed at that level of hierarchy. Value not in parentheses is the power consumed at that level of hierarchy plus the power consumed by all levels of hierarchy below it.

(2) The "Block Thermal Static Power" for all levels of hierarchy except the top-level hierarchy is part of the "Core Static Thermal Power Dissipation" value found on the PowerPlay Power Analyzer-->Summary report panel. The "Core Static Thermal Power Dissipation" also contains the thermal static power dissipated by the routing.


+------------------------------------------------------------------------+
; Core Dynamic Thermal Power Dissipation by Clock Domain                 ;
+---------------------+-----------------------+--------------------------+
; Clock Domain        ; Clock Frequency (MHz) ; Total Core Dynamic Power ;
+---------------------+-----------------------+--------------------------+
; altera_reserved_tck ; 10.00                 ; 1.75                     ;
; No clock domain     ; 0.00                  ; 0.01                     ;
+---------------------+-----------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Current Drawn from Voltage Supplies Summary                                                                                        ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; Voltage Supply ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCC            ; 13.26 mA                ; 1.48 mA                   ; 11.78 mA                 ; 13.26 mA                         ;
; VCCIO          ; 3.87 mA                 ; 0.05 mA                   ; 3.82 mA                  ; 3.87 mA                          ;
; VCCA           ; 28.02 mA                ; 0.00 mA                   ; 28.02 mA                 ; 28.02 mA                         ;
; VCCD_PLL       ; 9.78 mA                 ; 0.00 mA                   ; 9.78 mA                  ; 9.78 mA                          ;
; VCCINT         ; 0.21 mA                 ; 0.00 mA                   ; 0.21 mA                  ; 0.21 mA                          ;
; VCCA_ADC       ; 0.00 mA                 ; 0.00 mA                   ; 0.00 mA                  ; 0.00 mA                          ;
+----------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by I/O Bank                                                        ;
+----------+---------------+---------------------+-----------------------+----------------------+
; I/O Bank ; VCCIO Voltage ; Total Current Drawn ; Dynamic Current Drawn ; Static Current Drawn ;
+----------+---------------+---------------------+-----------------------+----------------------+
; 1A       ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
; 1B       ; 2.5V          ; 0.44 mA             ; 0.05 mA               ; 0.38 mA              ;
; 2        ; 2.5V          ; 0.41 mA             ; 0.00 mA               ; 0.41 mA              ;
; 3        ; 2.5V          ; 0.42 mA             ; 0.00 mA               ; 0.42 mA              ;
; 4        ; 2.5V          ; 0.42 mA             ; 0.00 mA               ; 0.42 mA              ;
; 5        ; 2.5V          ; 0.46 mA             ; 0.00 mA               ; 0.46 mA              ;
; 6        ; 2.5V          ; 0.48 mA             ; 0.00 mA               ; 0.48 mA              ;
; 7        ; 2.5V          ; 0.48 mA             ; 0.00 mA               ; 0.48 mA              ;
; 8        ; 2.5V          ; 0.38 mA             ; 0.00 mA               ; 0.38 mA              ;
+----------+---------------+---------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; VCCIO Supply Current Drawn by Voltage                                                                                             ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; VCCIO Voltage ; Total Current Drawn (1) ; Dynamic Current Drawn (1) ; Static Current Drawn (1) ; Minimum Power Supply Current (2) ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
; 2.5V          ; 3.87 mA                 ; 0.05 mA                   ; 3.82 mA                  ; 3.87 mA                          ;
+---------------+-------------------------+---------------------------+--------------------------+----------------------------------+
(1) Currents reported in columns "Total Current Drawn", "Dynamic Current Drawn", and "Static Current Drawn" are sufficient for user operation of the device.  
(2) Currents reported in column "Minimum Power Supply Current" are sufficient for power-up, configuration, and user operation of the device.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Confidence Metric Details                                                                                                                           ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Data Source                                                                            ; Total        ; Pin         ; Registered    ; Combinational ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+
; Simulation (from file)                                                                 ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Simulation                              ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Simulation                       ; 0 (0.0%)     ; 0 (0.0%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Node, entity or clock assignment                                                       ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Node, entity or clock assignment        ; 3 (0.0%)     ; 1 (0.5%)    ; 0 (0.0%)      ; 2 (0.0%)      ;
;     -- Number of signals with Static Probability from Node, entity or clock assignment ; 14 (0.1%)    ; 1 (0.5%)    ; 0 (0.0%)      ; 13 (0.2%)     ;
;                                                                                        ;              ;             ;               ;               ;
; Vectorless estimation                                                                  ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Vectorless estimation                   ; 9979 (99.4%) ; 130 (71.4%) ; 3343 (100.0%) ; 6506 (99.9%)  ;
;     -- Number of signals with Zero toggle rate, from Vectorless estimation             ; 319 (3.2%)   ; 29 (15.9%)  ; 96 (2.9%)     ; 194 (3.0%)    ;
;     -- Number of signals with Static Probability from Vectorless estimation            ; 9968 (99.3%) ; 130 (71.4%) ; 3343 (100.0%) ; 6495 (99.8%)  ;
;                                                                                        ;              ;             ;               ;               ;
; Default assignment                                                                     ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate from Default assignment                      ; 2 (0.0%)     ; 2 (1.1%)    ; 0 (0.0%)      ; 0 (0.0%)      ;
;     -- Number of signals with Static Probability from Default assignment               ; 53 (0.5%)    ; 51 (28.0%)  ; 0 (0.0%)      ; 2 (0.0%)      ;
;                                                                                        ;              ;             ;               ;               ;
; Assumed 0                                                                              ;              ;             ;               ;               ;
;     -- Number of signals with Toggle Rate assumed 0                                    ; 51 (0.5%)    ; 49 (26.9%)  ; 0 (0.0%)      ; 2 (0.0%)      ;
+----------------------------------------------------------------------------------------+--------------+-------------+---------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Activities                                                                                                                           ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
; Signal ; Type ; Toggle Rate (millions of transitions / sec) ; Toggle Rate Data Source ; Static Probability ; Static Probability Data Source ;
+--------+------+---------------------------------------------+-------------------------+--------------------+--------------------------------+
(1) The "Signal Activity" Table has been hidden. To show this table, please select the "Write signal activities to report file" option under "PowerPlay Power Analyzer Settings".


+-------------------------+
; Power Analyzer Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Power Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 03 21:26:15 2021
Info: Command: quartus_pow --read_settings_files=off --write_settings_files=off tetris -c tetris
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'tetris_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'tetris_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'tetris_soc/synthesis/submodules/tetris_soc_nios2_gen2_0_cpu.sdc'
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x1[4]~2|combout"
    Warning (332126): Node "fp0|Selector5~0|datad"
    Warning (332126): Node "fp0|Selector5~0|combout"
    Warning (332126): Node "fp0|x1[4]~2|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x0[4]~2|combout"
    Warning (332126): Node "fp0|Selector0~0|datac"
    Warning (332126): Node "fp0|Selector0~0|combout"
    Warning (332126): Node "fp0|x0[4]~2|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x2[4]~2|combout"
    Warning (332126): Node "fp0|Selector10~0|datac"
    Warning (332126): Node "fp0|Selector10~0|combout"
    Warning (332126): Node "fp0|x2[4]~2|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x3[4]~2|combout"
    Warning (332126): Node "fp0|Selector15~0|datad"
    Warning (332126): Node "fp0|Selector15~0|combout"
    Warning (332126): Node "fp0|x3[4]~2|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x1[0]~18|combout"
    Warning (332126): Node "fp0|Selector9~0|datac"
    Warning (332126): Node "fp0|Selector9~0|combout"
    Warning (332126): Node "fp0|x1[0]~18|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x1[1]~14|combout"
    Warning (332126): Node "fp0|Selector8~0|datad"
    Warning (332126): Node "fp0|Selector8~0|combout"
    Warning (332126): Node "fp0|x1[1]~14|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x1[2]~10|combout"
    Warning (332126): Node "fp0|Selector7~0|datac"
    Warning (332126): Node "fp0|Selector7~0|combout"
    Warning (332126): Node "fp0|x1[2]~10|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x1[3]~6|combout"
    Warning (332126): Node "fp0|Selector6~0|datac"
    Warning (332126): Node "fp0|Selector6~0|combout"
    Warning (332126): Node "fp0|x1[3]~6|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y1[3]~10|combout"
    Warning (332126): Node "fp0|Selector28~0|datac"
    Warning (332126): Node "fp0|Selector28~0|combout"
    Warning (332126): Node "fp0|y1[3]~10|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y1[5]~2|combout"
    Warning (332126): Node "fp0|Selector26~0|datac"
    Warning (332126): Node "fp0|Selector26~0|combout"
    Warning (332126): Node "fp0|y1[5]~2|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y1[0]~22|combout"
    Warning (332126): Node "fp0|Selector31~0|datad"
    Warning (332126): Node "fp0|Selector31~0|combout"
    Warning (332126): Node "fp0|y1[0]~22|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y1[1]~18|combout"
    Warning (332126): Node "fp0|Selector30~0|datac"
    Warning (332126): Node "fp0|Selector30~0|combout"
    Warning (332126): Node "fp0|y1[1]~18|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y1[2]~14|combout"
    Warning (332126): Node "fp0|Selector29~0|datac"
    Warning (332126): Node "fp0|Selector29~0|combout"
    Warning (332126): Node "fp0|y1[2]~14|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y0[5]~2|combout"
    Warning (332126): Node "fp0|Selector20~0|datac"
    Warning (332126): Node "fp0|Selector20~0|combout"
    Warning (332126): Node "fp0|y0[5]~2|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y2[5]~2|combout"
    Warning (332126): Node "fp0|Selector32~0|datad"
    Warning (332126): Node "fp0|Selector32~0|combout"
    Warning (332126): Node "fp0|y2[5]~2|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y1[4]~6|combout"
    Warning (332126): Node "fp0|Selector27~0|datac"
    Warning (332126): Node "fp0|Selector27~0|combout"
    Warning (332126): Node "fp0|y1[4]~6|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y3[5]~2|combout"
    Warning (332126): Node "fp0|Selector38~0|datad"
    Warning (332126): Node "fp0|Selector38~0|combout"
    Warning (332126): Node "fp0|y3[5]~2|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x3[0]~18|combout"
    Warning (332126): Node "fp0|Selector19~0|datac"
    Warning (332126): Node "fp0|Selector19~0|combout"
    Warning (332126): Node "fp0|x3[0]~18|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y3[4]~6|combout"
    Warning (332126): Node "fp0|Selector39~0|datac"
    Warning (332126): Node "fp0|Selector39~0|combout"
    Warning (332126): Node "fp0|y3[4]~6|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y3[3]~10|combout"
    Warning (332126): Node "fp0|Selector40~0|datad"
    Warning (332126): Node "fp0|Selector40~0|combout"
    Warning (332126): Node "fp0|y3[3]~10|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y3[0]~22|combout"
    Warning (332126): Node "fp0|Selector43~0|datac"
    Warning (332126): Node "fp0|Selector43~0|combout"
    Warning (332126): Node "fp0|y3[0]~22|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y3[1]~18|combout"
    Warning (332126): Node "fp0|Selector42~0|datad"
    Warning (332126): Node "fp0|Selector42~0|combout"
    Warning (332126): Node "fp0|y3[1]~18|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y3[2]~14|combout"
    Warning (332126): Node "fp0|Selector41~0|datad"
    Warning (332126): Node "fp0|Selector41~0|combout"
    Warning (332126): Node "fp0|y3[2]~14|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x3[1]~14|combout"
    Warning (332126): Node "fp0|Selector18~0|datac"
    Warning (332126): Node "fp0|Selector18~0|combout"
    Warning (332126): Node "fp0|x3[1]~14|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x3[3]~6|combout"
    Warning (332126): Node "fp0|Selector16~0|datac"
    Warning (332126): Node "fp0|Selector16~0|combout"
    Warning (332126): Node "fp0|x3[3]~6|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x3[2]~10|combout"
    Warning (332126): Node "fp0|Selector17~0|datad"
    Warning (332126): Node "fp0|Selector17~0|combout"
    Warning (332126): Node "fp0|x3[2]~10|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y0[3]~10|combout"
    Warning (332126): Node "fp0|Selector22~0|datad"
    Warning (332126): Node "fp0|Selector22~0|combout"
    Warning (332126): Node "fp0|y0[3]~10|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y0[2]~14|combout"
    Warning (332126): Node "fp0|Selector23~0|datad"
    Warning (332126): Node "fp0|Selector23~0|combout"
    Warning (332126): Node "fp0|y0[2]~14|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y0[1]~18|combout"
    Warning (332126): Node "fp0|Selector24~0|datac"
    Warning (332126): Node "fp0|Selector24~0|combout"
    Warning (332126): Node "fp0|y0[1]~18|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y0[0]~22|combout"
    Warning (332126): Node "fp0|Selector25~0|datad"
    Warning (332126): Node "fp0|Selector25~0|combout"
    Warning (332126): Node "fp0|y0[0]~22|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x0[1]~14|combout"
    Warning (332126): Node "fp0|Selector3~0|datac"
    Warning (332126): Node "fp0|Selector3~0|combout"
    Warning (332126): Node "fp0|x0[1]~14|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x0[0]~18|combout"
    Warning (332126): Node "fp0|Selector4~0|datac"
    Warning (332126): Node "fp0|Selector4~0|combout"
    Warning (332126): Node "fp0|x0[0]~18|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x0[2]~10|combout"
    Warning (332126): Node "fp0|Selector2~0|datac"
    Warning (332126): Node "fp0|Selector2~0|combout"
    Warning (332126): Node "fp0|x0[2]~10|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x0[3]~6|combout"
    Warning (332126): Node "fp0|Selector1~0|datac"
    Warning (332126): Node "fp0|Selector1~0|combout"
    Warning (332126): Node "fp0|x0[3]~6|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y0[4]~6|combout"
    Warning (332126): Node "fp0|Selector21~0|datad"
    Warning (332126): Node "fp0|Selector21~0|combout"
    Warning (332126): Node "fp0|y0[4]~6|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y2[3]~10|combout"
    Warning (332126): Node "fp0|Selector34~0|datad"
    Warning (332126): Node "fp0|Selector34~0|combout"
    Warning (332126): Node "fp0|y2[3]~10|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y2[1]~18|combout"
    Warning (332126): Node "fp0|Selector36~0|datad"
    Warning (332126): Node "fp0|Selector36~0|combout"
    Warning (332126): Node "fp0|y2[1]~18|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x2[3]~6|combout"
    Warning (332126): Node "fp0|Selector11~0|datad"
    Warning (332126): Node "fp0|Selector11~0|combout"
    Warning (332126): Node "fp0|x2[3]~6|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y2[0]~22|combout"
    Warning (332126): Node "fp0|Selector37~0|datac"
    Warning (332126): Node "fp0|Selector37~0|combout"
    Warning (332126): Node "fp0|y2[0]~22|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x2[2]~10|combout"
    Warning (332126): Node "fp0|Selector12~0|datac"
    Warning (332126): Node "fp0|Selector12~0|combout"
    Warning (332126): Node "fp0|x2[2]~10|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x2[1]~14|combout"
    Warning (332126): Node "fp0|Selector13~0|datad"
    Warning (332126): Node "fp0|Selector13~0|combout"
    Warning (332126): Node "fp0|x2[1]~14|datad"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|x2[0]~18|combout"
    Warning (332126): Node "fp0|Selector14~0|datac"
    Warning (332126): Node "fp0|Selector14~0|combout"
    Warning (332126): Node "fp0|x2[0]~18|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y2[2]~14|combout"
    Warning (332126): Node "fp0|Selector35~0|datac"
    Warning (332126): Node "fp0|Selector35~0|combout"
    Warning (332126): Node "fp0|y2[2]~14|datac"
Warning (332125): Found combinational loop of 4 nodes File: C:/intelFPGA_lite/18.1/ece385/tetris/falling_piece.sv Line: 113
    Warning (332126): Node "fp0|y2[4]~6|combout"
    Warning (332126): Node "fp0|Selector33~0|datad"
    Warning (332126): Node "fp0|Selector33~0|combout"
    Warning (332126): Node "fp0|y2[4]~6|datad"
Warning (332060): Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register tetris_soc:u0|tetris_soc_sdram:sdram|m_addr[0] is being clocked by MAX10_CLK1_50
Warning (332060): Node: vga_controller:vga0|vs was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] is being clocked by vga_controller:vga0|vs
Warning (332060): Node: vga_controller:vga0|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vga0|vs is being clocked by vga_controller:vga0|clkdiv
Warning (332060): Node: game_logic:g0|curr_state.spawn was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch falling_piece:fp0|y3[4]~5 is being clocked by game_logic:g0|curr_state.spawn
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|sdram_pll|sd1|pll7|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|sdram_pll|sd1|pll7|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (223000): Starting Vectorless Power Activity Estimation
Warning (222013): Relative toggle rates could not be calculated because no clock domain could be identified for some nodes
Info (223001): Completed Vectorless Power Activity Estimation
Info (218000): Using Advanced I/O Power to simulate I/O buffers with the specified board trace model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (215049): Average toggle rate for this design is 0.173 millions of transitions / sec
Info (215031): Total thermal power estimate for the design is 107.26 mW
Info: Quartus Prime Power Analyzer was successful. 0 errors, 234 warnings
    Info: Peak virtual memory: 5039 megabytes
    Info: Processing ended: Fri Dec 03 21:26:22 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:14


