/* linux/arch/arm/mach-s5pv310/include/mach/map.h
 *
 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com/
 *
 * S5PV310 - Memory map definitions
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#ifndef __ASM_ARCH_MAP_H
#define __ASM_ARCH_MAP_H __FILE__

#include <plat/map-base.h>

#define S3C_UART_OFFSET			(0x10000)

#include <plat/map-s5p.h>

#define S5PV310_PA_SROM0		(0x04000000)
#define S5PV310_PA_SROM1		(0x05000000)
#define S5PV310_PA_SROM3		(0x07000000)

#ifdef CONFIG_CPU_S5PV310_EVT1
#define S5PV310_PA_SYSRAM		(0x02020000)
#else
#define S5PV310_PA_SYSRAM		(0x02025000)
#endif

#define S5PV310_PA_CHIPID		(0x10000000)
#define S5P_PA_CHIPID			S5PV310_PA_CHIPID

#define S5PV310_PA_SYSCON		(0x10010000)
#define S5P_PA_SYSCON			S5PV310_PA_SYSCON

#define S5PV310_PA_PMU			(0x10020000)
#define S5PV310_VA_PMU			S3C_ADDR(0x00960000)

#define S5PV310_PA_CMU			(0x10030000)
#define S5PV310_VA_CMU			S3C_ADDR(0x00940000)

#define S5PV310_PA_SYSTIMER		(0x10050000)

#define S5PV310_PA_WATCHDOG		(0x10060000)

#define S5PV310_PA_RTC			(0x10070000)
#define S3C_PA_RTC			S5PV310_PA_RTC

#define S5PV310_PA_DMC0                 (0x10400000)
#define S5PV310_PA_DMC1                 (0x10410000)

#define S5PV310_PA_EXTCOMBINER		(0x10440000)
#define S5PV310_PA_COMBINER		(0x10448000)

#define S5PV310_PA_IEM			(0x10460000)

#define S5PV310_PA_EXTGIC_CPU		(0x10480000)
#define S5PV310_PA_EXTGIC_DIST		(0x10490000)

#define S5PV310_PA_COREPERI		(0x10500000)
#define S5PV310_PA_GIC_CPU		(0x10500100)
#define S5PV310_PA_TWD			(0x10500600)
#define S5PV310_PA_GIC_DIST		(0x10501000)
#define S5PV310_PA_L2CC			(0x10502000)

#define S5PV310_PA_PPMU_CPU		(0x106C0000)
#define S5PV310_VA_PPMU_CPU		S3C_ADDR(0x00980000)

#define S5PV310_PA_MDMA0		0x10800000
#define S5PV310_PA_MDMA1		0x12840000
#define S5PV310_PA_PDMA0		0x12680000
#define S5PV310_PA_PDMA1		0x12690000

#define S5PV310_PA_TMU			(0x100C0000)
#define S5P_PA_TMU			S5PV310_PA_TMU

/* s3c-tsi */
#define S5PV210_PA_TSI			(0x12500000)
#define S5P_PA_TSI			S5PV210_PA_TSI
#define S5P_SZ_TSI			SZ_256

#define S5PV310_PA_HSMMC0		(0x12510000)
#define S5PV310_PA_HSMMC1		(0x12520000)
#define S5PV310_PA_HSMMC2		(0x12530000)
#define S5PV310_PA_HSMMC3		(0x12540000)
#define S3C_PA_HSMMC0			S5PV310_PA_HSMMC0
#define S3C_PA_HSMMC1			S5PV310_PA_HSMMC1
#define S3C_PA_HSMMC2			S5PV310_PA_HSMMC2
#define S3C_PA_HSMMC3			S5PV310_PA_HSMMC3

#define S5PV310_PA_AHCI			0x12560000
#define S5PV310_PA_SATA_PHY		0x125D0000
#define S5PV310_PA_SATA_PHYCTRL		0x126B0000

#define S5PV310_PA_GPIO1		(0x11400000)
#define S5PV310_PA_GPIO			(0x11400000)
#define S5P_PA_GPIO			S5PV310_PA_GPIO

#define S5PV310_PA_GPIO2		(0x11000000)
#define S5PV310_VA_GPIO2		S3C_ADDR(0x00930000)

#define S5PV310_PA_GPIO3		(0x03860000)
#define S5PV310_VA_GPIO3		S3C_ADDR(0x00932000)

#define S5PV310_PA_SROMC		(0x12570000)

#define S5PV310_PA_MFC			(0x13400000)
#define S5PV310_SZ_MFC			SZ_1M
#define S5PV310_PA_GPS			(0x12700000)
#define S5P_PA_GPS			S5PV310_PA_GPS
#define S5P_SZ_GPS			SZ_256

#define S5P_PA_MFC			S5PV310_PA_MFC
#define S5P_SZ_MFC			SZ_64K

#define S5PV310_PA_SPI0			0x13920000
#define S5PV310_PA_SPI1			0x13930000
#define S5PV310_PA_SPI2			0x13940000

#define S5PV310_PA_AUDSS		(0x03810000)
#define S5PV310_PA_I2S0			(0x03830000)
#define S5PV310_PA_I2S1			(0x13960000)
#define S5PV310_PA_I2S2			(0x13970000)

#define S5PV310_PA_PCM0			(0x03840000)
#define S5PV310_PA_PCM1			(0x13980000)
#define S5PV310_PA_PCM2			(0x13990000)

#define S5PV310_PA_UART			(0x13800000)

#define S5P_PA_UART(x)			(S5PV310_PA_UART + ((x) * S3C_UART_OFFSET))
#define S5P_PA_UART0			S5P_PA_UART(0)
#define S5P_PA_UART1			S5P_PA_UART(1)
#define S5P_PA_UART2			S5P_PA_UART(2)
#define S5P_PA_UART3			S5P_PA_UART(3)
#define S5P_PA_UART4			S5P_PA_UART(4)

#define S5P_SZ_UART			SZ_256

#define S5PV310_PA_HSOTG		(0x12480000)
#define S5P_PA_OTG			S5PV310_PA_HSOTG
#define S5P_SZ_OTG			SZ_64K

#define S5PV310_PA_OTGSFR		(0x125B0000)
#define S5P_PA_OTGSFR			S5PV310_PA_OTGSFR

#define S5PV310_PA_USB_EHCI		(0x12580000)
#define S5P_PA_USB_EHCI			S5PV310_PA_USB_EHCI
#define S5P_SZ_USB_EHCI			SZ_64K

#define S5PV310_PA_USB_OHCI		(0x12590000)
#define S5P_PA_USB_OHCI			S5PV310_PA_USB_OHCI
#define S5P_SZ_USB_OHCI			SZ_64K

#define S5PV310_PA_IIC0			(0x13860000)
#define S5PV310_PA_IIC1			(0x13870000)
#define S5PV310_PA_IIC2			(0x13880000)
#define S5PV310_PA_IIC3			(0x13890000)
#define S5PV310_PA_IIC4			(0x138A0000)
#define S5PV310_PA_IIC5			(0x138B0000)
#define S5PV310_PA_IIC6			(0x138C0000)
#define S5PV310_PA_IIC7			(0x138D0000)

#define S5PV310_PA_AC97			(0x139A0000)

#define S5PV310_PA_TIMER		(0x139D0000)
#define S5P_PA_TIMER			S5PV310_PA_TIMER

#define S5PV310_PA_ADC			(0x13910000)

#define S5PV310_PA_SDRAM		(0x40000000)
#define S5P_PA_SDRAM			S5PV310_PA_SDRAM

#define S5PV3XX_SZ_KEYPAD		SZ_4K
#define S5PV3XX_PA_KEYPAD		(0x100A0000)
#define S3C_PA_KEYPAD			S5PV3XX_PA_KEYPAD
#define S3C_SZ_KEYPAD			S5PV3XX_SZ_KEYPAD

#define S5PV310_PA_LCD0			(0x11C00000)
#define S5P_PA_LCD			S5PV310_PA_LCD0
#define S5PV310_SZ_LCD0			SZ_64K
#define S5P_SZ_LCD			S5PV310_SZ_LCD0

#define S5PV310_PA_LCD1			(0x12000000)
#define S5P_PA_LCD1			S5PV310_PA_LCD1
#define S5PV310_SZ_LCD1			SZ_64K
#define S5P_SZ_LCD1			S5PV310_SZ_LCD1

#ifdef CONFIG_FB_S3C_MIPI_LCD
#define S5PV310_PA_DSIM0		(0x11C80000)
#define S5P_PA_DSIM0			S5PV310_PA_DSIM0
#define S5PV310_SZ_DSIM0		SZ_64K
#define S5P_SZ_DSIM0			S5PV310_SZ_DSIM0

#define S5PV310_PA_DSIM1		(0x12080000)
#define S5P_PA_DSIM1			S5PV310_PA_DSIM1
#define S5PV310_SZ_DSIM1		SZ_64K
#define S5P_SZ_DSIM1			S5PV310_SZ_DSIM1
#endif

#define S5PV310_PA_FIMG2D		(0x12800000)
#define S5P_PA_FIMG2D			S5PV310_PA_FIMG2D
#define S5P_SZ_FIMG2D			SZ_2K

#define S5PV310_PA_FIMC0		(0x11800000)
#define S5P_PA_FIMC0			S5PV310_PA_FIMC0
#define S5P_SZ_FIMC0			SZ_64K
#define S5PV310_PA_FIMC1		(0x11810000)
#define S5P_PA_FIMC1			S5PV310_PA_FIMC1
#define S5P_SZ_FIMC1			SZ_64K
#define S5PV310_PA_FIMC2		(0x11820000)
#define S5P_PA_FIMC2			S5PV310_PA_FIMC2
#define S5P_SZ_FIMC2			SZ_64K
#define S5PV310_PA_FIMC3		(0x11830000)
#define S5P_PA_FIMC3			S5PV310_PA_FIMC3
#define S5P_SZ_FIMC3			SZ_64K

#define S5PV310_PA_JPEG			(0x11840000)
#define S5P_PA_JPEG			S5PV310_PA_JPEG
#define S5P_SZ_JPEG			SZ_64K

#define S5PV310_PA_CSIS0		(0x11880000)
#define S5P_PA_CSIS0			S5PV310_PA_CSIS0
#define S5P_SZ_CSIS0			SZ_64K
#define S5PV310_PA_CSIS1		(0x11890000)
#define S5P_PA_CSIS1			S5PV310_PA_CSIS1
#define S5P_SZ_CSIS1			SZ_64K

#define S5P_PA_SYSMMU_MDMA		(0x10A40000)
#define S5P_PA_SYSMMU_SSS		(0x10A50000)
#define S5P_PA_SYSMMU_FIMC0		(0x11A20000)
#define S5P_PA_SYSMMU_FIMC1		(0x11A30000)
#define S5P_PA_SYSMMU_FIMC2		(0x11A40000)
#define S5P_PA_SYSMMU_FIMC3		(0x11A50000)
#define S5P_PA_SYSMMU_JPEG		(0x11A60000)
#define S5P_PA_SYSMMU_FIMD0		(0x11E20000)
#define S5P_PA_SYSMMU_FIMD1		(0x12220000)
#define S5P_PA_SYSMMU_PCIe		(0x12620000)
#define S5P_PA_SYSMMU_G2D		(0x12A20000)
#define S5P_PA_SYSMMU_ROTATOR		(0x12A30000)
#define S5P_PA_SYSMMU_MDMA2		(0x12A40000)
#define S5P_PA_SYSMMU_TV		(0x12E20000)
#define S5P_PA_SYSMMU_MFC_L		(0x13620000)
#define S5P_PA_SYSMMU_MFC_R		(0x13630000)
#define S5P_SZ_SYSMMU			SZ_64K

/* compatibiltiy defines. */
#define S3C_PA_UART			S5PV310_PA_UART
#define S3C_PA_IIC			S5PV310_PA_IIC0
#define S3C_PA_IIC1			S5PV310_PA_IIC1
#define S3C_PA_IIC2			S5PV310_PA_IIC2
#define S3C_PA_IIC3			S5PV310_PA_IIC3
#define S3C_PA_IIC4			S5PV310_PA_IIC4
#define S3C_PA_IIC5			S5PV310_PA_IIC5
#define S3C_PA_IIC6			S5PV310_PA_IIC6
#define S3C_PA_IIC7			S5PV310_PA_IIC7
#define	S3C_PA_RTC			S5PV310_PA_RTC
#define SAMSUNG_PA_ADC			S5PV310_PA_ADC
#define SAMSUNG_PA_ADC1			S5PV310_PA_ADC1
#define S3C_PA_WDT			S5PV310_PA_WATCHDOG

/* OneNAND */
#define S5PV310_PA_ONENAND		(0x0C000000)
#define S5P_PA_ONENAND			S5PV310_PA_ONENAND

#define S5PV310_SZ_ONENAND		SZ_128K
#define S5P_SZ_ONENAND			S5PV310_SZ_ONENAND

#define S5PV310_PA_ONENAND_CTL		(0x0C600000)
#define S5P_PA_ONENAND_CTL		S5PV310_PA_ONENAND_CTL

#define S5PV310_SZ_ONENAND_CTL		SZ_4K
#define S5P_SZ_ONENAND_CTL		S5PV310_SZ_ONENAND_CTL

/* NAND */
#define S5PV310_PA_NAND			(0x0CE00000)
#define S5P_PA_NAND			S5PV310_PA_NAND

#define S5PV310_SZ_NAND			SZ_256K
#define S5P_SZ_NAND			S5PV310_SZ_NAND

#define S5PV310_PA_MSHC                 (0x12550000)
#define S5P_PA_MSHC                     S5PV310_PA_MSHC

/* CEC */
#define S5PV310_PA_CEC			(0x100B0000)
#define S5P_PA_CEC			S5PV310_PA_CEC
#define S5P_SZ_CEC			SZ_4K

/* TVOUT */
#define S5PV310_PA_VP			(0x12C00000)
#define S5P_PA_VP			S5PV310_PA_VP
#define S5P_SZ_VP			SZ_64K

#define S5PV310_PA_MIXER		(0x12C10000)
#define S5P_PA_MIXER			S5PV310_PA_MIXER
#define S5P_SZ_MIXER			SZ_64K

#define S5PV310_PA_TVENC		(0x12C20000)
#define S5P_PA_TVENC			S5PV310_PA_TVENC
#define S5P_SZ_TVENC			SZ_64K

#define S5PV310_PA_HDMI			(0x12D00000)
#define S5P_PA_HDMI			S5PV310_PA_HDMI
#define S5P_SZ_HDMI			SZ_1M

#define S5PV310_I2C_HDMI_PHY		(0x138E0000)
#define S5P_I2C_HDMI_PHY		S5PV310_I2C_HDMI_PHY
#define S5P_I2C_HDMI_SZ_PHY		SZ_1K

/* ACE (Advanced Crypto Engine) */
#define S5PV310_PA_ACE			(0x10830000)
#define S5P_PA_ACE			S5PV310_PA_ACE

#define S5PV310_SZ_ACE			SZ_32K
#define S5P_SZ_ACE			S5PV310_SZ_ACE

#ifdef CONFIG_TARGET_LOCALE_NA
#define S5PV310_PA_MODEMIF      (0x13A00000)
#define S5P_PA_MODEMIF          S5PV310_PA_MODEMIF
#endif

#endif /* __ASM_ARCH_MAP_H */
