{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634036724049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634036724059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 12 13:05:23 2021 " "Processing started: Tue Oct 12 13:05:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634036724059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634036724059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_VGA -c Lab3_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_VGA -c Lab3_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634036724059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1634036725253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2keyboardinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2keyboardinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2KeyboardInterface-rtl " "Found design unit 1: PS2KeyboardInterface-rtl" {  } { { "PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726061 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2KeyboardInterface " "Found entity 1: PS2KeyboardInterface" {  } { { "PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_contr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_contr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_contr " "Found entity 1: VGA_contr" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ce_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ce_gen-rtl " "Found design unit 1: ce_gen-rtl" {  } { { "ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726211 ""} { "Info" "ISGN_ENTITY_NAME" "1 ce_gen " "Found entity 1: ce_gen" {  } { { "ce_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/ce_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelcounter-rtl " "Found design unit 1: pixelcounter-rtl" {  } { { "pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726292 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelcounter " "Found entity 1: pixelcounter" {  } { { "pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hs_gen-rtl " "Found design unit 1: hs_gen-rtl" {  } { { "hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726358 ""} { "Info" "ISGN_ENTITY_NAME" "1 hs_gen " "Found entity 1: hs_gen" {  } { { "hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linecounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file linecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linecounter-rtl " "Found design unit 1: linecounter-rtl" {  } { { "linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726448 ""} { "Info" "ISGN_ENTITY_NAME" "1 linecounter " "Found entity 1: linecounter" {  } { { "linecounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/linecounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vs_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vs_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vs_gen-rtl " "Found design unit 1: vs_gen-rtl" {  } { { "vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726508 ""} { "Info" "ISGN_ENTITY_NAME" "1 vs_gen " "Found entity 1: vs_gen" {  } { { "vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_control-rtl " "Found design unit 1: RAM_control-rtl" {  } { { "RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726588 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_control " "Found entity 1: RAM_control" {  } { { "RAM_control.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RAM_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blank_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blank_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blank_gen-rtl " "Found design unit 1: blank_gen-rtl" {  } { { "blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726648 ""} { "Info" "ISGN_ENTITY_NAME" "1 blank_gen " "Found entity 1: blank_gen" {  } { { "blank_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/blank_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_reg-rtl " "Found design unit 1: pixel_reg-rtl" {  } { { "pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726760 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_reg " "Found entity 1: pixel_reg" {  } { { "pixel_reg.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixel_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB_gen-rtl " "Found design unit 1: RGB_gen-rtl" {  } { { "RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB_gen " "Found entity 1: RGB_gen" {  } { { "RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_no.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group_no.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group_no-foo " "Found design unit 1: group_no-foo" {  } { { "group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726908 ""} { "Info" "ISGN_ENTITY_NAME" "1 group_no " "Found entity 1: group_no" {  } { { "group_no.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/group_no.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displayrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_Frame-Display_Arc " "Found design unit 1: Display_Frame-Display_Arc" {  } { { "DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726968 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display_Frame " "Found entity 1: Display_Frame" {  } { { "DisplayROM.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/DisplayROM.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036726968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036726968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realtimecolormasking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file realtimecolormasking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masking-RT_masking " "Found design unit 1: masking-RT_masking" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036727058 ""} { "Info" "ISGN_ENTITY_NAME" "1 masking " "Found entity 1: masking" {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1634036727058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1634036727058 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_contr " "Elaborating entity \"VGA_contr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1634036728517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hs_gen hs_gen:i_hs_gen " "Elaborating entity \"hs_gen\" for hierarchy \"hs_gen:i_hs_gen\"" {  } { { "VGA_contr.bdf" "i_hs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 200 1024 1184 312 "i_hs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelcounter pixelcounter:i_pixcounter " "Elaborating entity \"pixelcounter\" for hierarchy \"pixelcounter:i_pixcounter\"" {  } { { "VGA_contr.bdf" "i_pixcounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 232 256 408 344 "i_pixcounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728601 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce pixelcounter.vhd(17) " "VHDL Process Statement warning at pixelcounter.vhd(17): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelcounter.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/pixelcounter.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634036728611 "|VGA_contr|pixelcounter:i_pixcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ce_gen ce_gen:i_ce_gen " "Elaborating entity \"ce_gen\" for hierarchy \"ce_gen:i_ce_gen\"" {  } { { "VGA_contr.bdf" "i_ce_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 80 344 472 160 "i_ce_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vs_gen vs_gen:i_vs_gen " "Elaborating entity \"vs_gen\" for hierarchy \"vs_gen:i_vs_gen\"" {  } { { "VGA_contr.bdf" "i_vs_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 344 1024 1192 456 "i_vs_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linecounter linecounter:i_linecounter " "Elaborating entity \"linecounter\" for hierarchy \"linecounter:i_linecounter\"" {  } { { "VGA_contr.bdf" "i_linecounter" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 376 272 408 488 "i_linecounter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blank_gen blank_gen:iBlank_gen " "Elaborating entity \"blank_gen\" for hierarchy \"blank_gen:iBlank_gen\"" {  } { { "VGA_contr.bdf" "iBlank_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 488 536 696 568 "iBlank_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_gen RGB_gen:i_RGB_gen " "Elaborating entity \"RGB_gen\" for hierarchy \"RGB_gen:i_RGB_gen\"" {  } { { "VGA_contr.bdf" "i_RGB_gen" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1656 1856 728 "i_RGB_gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728761 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ce RGB_gen.vhd(21) " "VHDL Process Statement warning at RGB_gen.vhd(21): signal \"ce\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RGB_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RGB_gen.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1634036728771 "|VGA_contr|RGB_gen:i_RGB_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "masking masking:inst " "Elaborating entity \"masking\" for hierarchy \"masking:inst\"" {  } { { "VGA_contr.bdf" "inst" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 648 1328 1536 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036728801 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "color RealTimeColorMasking.vhd(20) " "VHDL Signal Declaration warning at RealTimeColorMasking.vhd(20): used implicit default value for signal \"color\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "RealTimeColorMasking.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/RealTimeColorMasking.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1634036728801 "|VGA_contr|masking:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_reg pixel_reg:i_pixreg " "Elaborating entity \"pixel_reg\" for hierarchy \"pixel_reg:i_pixreg\"" {  } { { "VGA_contr.bdf" "i_pixreg" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 616 1024 1216 728 "i_pixreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036729070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2KeyboardInterface PS2KeyboardInterface:inst1 " "Elaborating entity \"PS2KeyboardInterface\" for hierarchy \"PS2KeyboardInterface:inst1\"" {  } { { "VGA_contr.bdf" "inst1" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 824 1056 1256 936 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036729120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_DAT2 PS2KeyboardInterface.vhd(15) " "Verilog HDL or VHDL warning at PS2KeyboardInterface.vhd(15): object \"PS2_DAT2\" assigned a value but never read" {  } { { "PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1634036729140 "|VGA_contr|PS2KeyboardInterface:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "group_no group_no:i_GrNo " "Elaborating entity \"group_no\" for hierarchy \"group_no:i_GrNo\"" {  } { { "VGA_contr.bdf" "i_GrNo" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { -8 640 736 72 "i_GrNo" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1634036729160 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/hs_gen.vhd" 8 -1 0 } } { "vs_gen.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/vs_gen.vhd" 8 -1 0 } } { "PS2KeyboardInterface.vhd" "" { Text "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/PS2KeyboardInterface.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1634036730950 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1634036730960 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 688 1896 2072 704 "vga_sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 32 880 1056 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 32 880 1056 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 32 880 1056 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 32 880 1056 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 32 880 1056 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 32 880 1056 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 32 880 1056 48 "HEX6\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 16 880 1056 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 16 880 1056 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 16 880 1056 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 16 880 1056 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 16 880 1056 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 16 880 1056 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "VGA_contr.bdf" "" { Schematic "X:/GitHub/TSIU03-VHDL-Gang/Software/Lab3_VGA/VGA_contr.bdf" { { 16 880 1056 32 "HEX7\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1634036731201 "|VGA_contr|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1634036731201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1634036731391 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1634036735514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1634036735514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "682 " "Implemented 682 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1634036736102 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1634036736102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1634036736102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1634036736102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634036736313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 12 13:05:36 2021 " "Processing ended: Tue Oct 12 13:05:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634036736313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634036736313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634036736313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634036736313 ""}
