//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_leaky_relu_14 // -- Begin function triton_poi_fused__native_batch_norm_legit_leaky_relu_14
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused__native_batch_norm_legit_leaky_relu_14
.visible .entry triton_poi_fused__native_batch_norm_legit_leaky_relu_14(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<30>;
	.reg .b32 	%r<123>;
	.reg .f32 	%f<73>;
	.reg .b64 	%rd<21>;
	.loc	1 19 0                          // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:19:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_1];
$L__tmp0:
	.loc	1 22 28                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:22:33
	shl.b32 	%r63, %r1, 5;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_2];
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_3];
	.loc	1 23 44                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:23:44
	mov.u32 	%r64, %tid.x;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_4];
	bfe.u32 	%r65, %r64, 3, 4;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_leaky_relu_14_param_5];
	or.b32  	%r66, %r65, 16;
	shl.b32 	%r67, %r64, 2;
	and.b32  	%r68, %r67, 28;
	.loc	1 23 23                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:23:23
	or.b32  	%r69, %r63, %r65;
	or.b32  	%r70, %r63, %r66;
	.loc	1 24 21                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:24:21
	setp.lt.s32 	%p17, %r69, 256;
	setp.lt.s32 	%p18, %r70, 256;
	.loc	1 25 28                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:25:33
	shl.b32 	%r71, %r2, 5;
	.loc	1 26 23                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:26:23
	or.b32  	%r72, %r71, %r68;
	.loc	1 27 21                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:27:21
	setp.lt.s32 	%p3, %r72, 1024;
	.loc	1 30 34                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:34
	shl.b32 	%r73, %r69, 8;
	shl.b32 	%r74, %r70, 8;
	.loc	1 30 52                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:52
	shr.s32 	%r76, %r72, 31;
	shr.u32 	%r77, %r76, 24;
	add.s32 	%r78, %r72, %r77;
	.loc	1 30 46                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:46
	shl.b32 	%r79, %r78, 8;
	and.b32  	%r80, %r79, -65536;
	.loc	1 30 66                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:66
	and.b32  	%r81, %r78, -256;
	sub.s32 	%r82, %r72, %r81;
	.loc	1 30 39                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:39
	add.s32 	%r83, %r80, %r82;
	.loc	1 30 61                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:61
	add.s32 	%r84, %r83, %r73;
	add.s32 	%r85, %r83, %r74;
	.loc	1 30 30                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:30
	mul.wide.s32 	%rd15, %r84, 4;
	add.s64 	%rd1, %rd9, %rd15;
	mul.wide.s32 	%rd16, %r85, 4;
	add.s64 	%rd2, %rd9, %rd16;
	.loc	1 30 82                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:82
	and.pred  	%p1, %p17, %p3;
	and.pred  	%p2, %p18, %p3;
	.loc	1 30 74                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:74
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 31 30                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:31:30
	mul.wide.s32 	%rd17, %r72, 4;
	add.s64 	%rd3, %rd10, %rd17;
	.loc	1 31 35                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:31:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 32 30                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:32:30
	add.s64 	%rd4, %rd11, %rd17;
	.loc	1 32 35                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:32:35
	// begin inline asm
	mov.u32 %r28, 0x0;
	mov.u32 %r31, 0x0;
	mov.u32 %r34, 0x0;
	mov.u32 %r37, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r28, %r31, %r34, %r37 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 31                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:33:31
	add.s64 	%rd5, %rd12, %rd17;
	.loc	1 33 36                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:33:36
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 32                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:34:32
	mul.wide.s32 	%rd18, %r82, 4;
	add.s64 	%rd6, %rd13, %rd18;
	.loc	1 34 44                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:34:44
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%r29, 1132462080;
	.loc	1 37 18                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:37:18
	// begin inline asm
	div.full.f32 %r27, %r28, %r29;
	// end inline asm
	mov.b32 	%f1, %r27;
	// begin inline asm
	div.full.f32 %r30, %r31, %r29;
	// end inline asm
	mov.b32 	%f2, %r30;
	// begin inline asm
	div.full.f32 %r33, %r34, %r29;
	// end inline asm
	mov.b32 	%f3, %r33;
	// begin inline asm
	div.full.f32 %r36, %r37, %r29;
	// end inline asm
	mov.b32 	%f4, %r36;
	.loc	1 39 18                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:39:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 40 27                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:40:27
	rsqrt.approx.ftz.f32 	%f9, %f5;
	rsqrt.approx.ftz.f32 	%f10, %f6;
	rsqrt.approx.ftz.f32 	%f11, %f7;
	rsqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 26 23                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:26:23
	or.b32  	%r86, %r71, %r66;
	.loc	1 27 21                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:27:21
	setp.lt.s32 	%p19, %r86, 1024;
	.loc	1 23 23                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:23:23
	or.b32  	%r87, %r63, %r68;
	.loc	1 24 21                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:24:21
	setp.lt.s32 	%p20, %r87, 256;
	.loc	1 30 82                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:82
	and.pred  	%p16, %p20, %p19;
	.loc	1 26 23                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:26:23
	or.b32  	%r88, %r71, %r65;
	.loc	1 27 21                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:27:21
	setp.lt.s32 	%p21, %r88, 1024;
	.loc	1 30 82                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:82
	and.pred  	%p15, %p20, %p21;
	.loc	1 31 35                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:31:35
	mov.b32 	%f13, %r14;
	mov.b32 	%f14, %r13;
	mov.b32 	%f15, %r12;
	mov.b32 	%f16, %r11;
	.loc	1 30 74                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:30:74
	mov.b32 	%f17, %r10;
	mov.b32 	%f18, %r9;
	mov.b32 	%f19, %r8;
	mov.b32 	%f20, %r7;
	mov.b32 	%f21, %r6;
	mov.b32 	%f22, %r5;
	mov.b32 	%f23, %r4;
	mov.b32 	%f24, %r3;
	.loc	1 35 18                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:35:18
	sub.f32 	%f25, %f24, %f16;
	sub.f32 	%f26, %f23, %f15;
	sub.f32 	%f27, %f22, %f14;
	sub.f32 	%f28, %f21, %f13;
	sub.f32 	%f29, %f20, %f16;
	sub.f32 	%f30, %f19, %f15;
	sub.f32 	%f31, %f18, %f14;
	sub.f32 	%f32, %f17, %f13;
	.loc	1 34 44                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:34:44
	mov.b32 	%f33, %r26;
	mov.b32 	%f34, %r25;
	mov.b32 	%f35, %r24;
	mov.b32 	%f36, %r23;
	.loc	1 33 36                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:33:36
	mov.b32 	%f37, %r22;
	mov.b32 	%f38, %r21;
	mov.b32 	%f39, %r20;
	mov.b32 	%f40, %r19;
	.loc	1 41 18                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:41:18
	mul.f32 	%f41, %f32, %f12;
	mul.f32 	%f42, %f31, %f11;
	mul.f32 	%f43, %f30, %f10;
	mul.f32 	%f44, %f29, %f9;
	mul.f32 	%f45, %f28, %f12;
	mul.f32 	%f46, %f27, %f11;
	mul.f32 	%f47, %f26, %f10;
	mul.f32 	%f48, %f25, %f9;
	.loc	1 43 20                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:43:20
	fma.rn.f32 	%f49, %f48, %f40, %f36;
	fma.rn.f32 	%f50, %f47, %f39, %f35;
	fma.rn.f32 	%f51, %f46, %f38, %f34;
	fma.rn.f32 	%f52, %f45, %f37, %f33;
	fma.rn.f32 	%f53, %f44, %f40, %f36;
	fma.rn.f32 	%f54, %f43, %f39, %f35;
	fma.rn.f32 	%f55, %f42, %f38, %f34;
	fma.rn.f32 	%f56, %f41, %f37, %f33;
	.loc	1 45 20                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:45:20
	setp.gt.f32 	%p22, %f56, 0f00000000;
	setp.gt.f32 	%p23, %f55, 0f00000000;
	setp.gt.f32 	%p24, %f54, 0f00000000;
	setp.gt.f32 	%p25, %f53, 0f00000000;
	setp.gt.f32 	%p26, %f52, 0f00000000;
	setp.gt.f32 	%p27, %f51, 0f00000000;
	setp.gt.f32 	%p28, %f50, 0f00000000;
	setp.gt.f32 	%p29, %f49, 0f00000000;
	.loc	1 47 20                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:47:20
	mul.f32 	%f57, %f49, 0f3E4CCCCD;
	mul.f32 	%f58, %f50, 0f3E4CCCCD;
	mul.f32 	%f59, %f51, 0f3E4CCCCD;
	mul.f32 	%f60, %f52, 0f3E4CCCCD;
	mul.f32 	%f61, %f53, 0f3E4CCCCD;
	mul.f32 	%f62, %f54, 0f3E4CCCCD;
	mul.f32 	%f63, %f55, 0f3E4CCCCD;
	mul.f32 	%f64, %f56, 0f3E4CCCCD;
	.loc	1 48 35                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:48:35
	selp.f32 	%f65, %f49, %f57, %p29;
	selp.f32 	%f66, %f50, %f58, %p28;
	selp.f32 	%f67, %f51, %f59, %p27;
	selp.f32 	%f68, %f52, %f60, %p26;
	selp.f32 	%f69, %f53, %f61, %p25;
	selp.f32 	%f70, %f54, %f62, %p24;
	selp.f32 	%f71, %f55, %f63, %p23;
	selp.f32 	%f72, %f56, %f64, %p22;
	.loc	1 49 34                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:49:34
	shl.b32 	%r89, %r88, 8;
	shl.b32 	%r90, %r86, 8;
	.loc	1 49 30                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:49:30
	add.s32 	%r91, %r89, %r87;
	add.s32 	%r92, %r90, %r87;
	.loc	1 49 25                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:49:25
	mul.wide.s32 	%rd19, %r91, 4;
	add.s64 	%rd7, %rd14, %rd19;
	mul.wide.s32 	%rd20, %r92, 4;
	add.s64 	%rd8, %rd14, %rd20;
	.loc	1 49 46                         // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:49:46
	shl.b32 	%r93, %r64, 7;
	and.b32  	%r94, %r93, 896;
	or.b32  	%r95, %r94, %r65;
	and.b32  	%r96, %r67, 508;
	shr.u32 	%r97, %r94, 1;
	mov.u32 	%r98, global_smem;
	add.s32 	%r99, %r98, %r97;
	shl.b32 	%r100, %r95, 2;
	add.s32 	%r39, %r99, %r100;
	mov.b32 	%r40, %f65;
	mov.pred 	%p7, -1;
	// begin inline asm
	@%p7 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	or.b32  	%r101, %r94, 32;
	shr.u32 	%r102, %r101, 1;
	add.s32 	%r103, %r98, %r102;
	add.s32 	%r104, %r103, %r100;
	add.s32 	%r41, %r104, 128;
	mov.b32 	%r42, %f66;
	// begin inline asm
	@%p7 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	or.b32  	%r105, %r94, 64;
	shr.u32 	%r106, %r105, 1;
	add.s32 	%r107, %r98, %r106;
	add.s32 	%r108, %r107, %r100;
	add.s32 	%r43, %r108, 256;
	mov.b32 	%r44, %f67;
	// begin inline asm
	@%p7 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	or.b32  	%r109, %r94, 96;
	shr.u32 	%r110, %r109, 1;
	add.s32 	%r111, %r98, %r110;
	add.s32 	%r112, %r111, %r100;
	add.s32 	%r45, %r112, 384;
	mov.b32 	%r46, %f68;
	// begin inline asm
	@%p7 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r39, 64;
	mov.b32 	%r48, %f69;
	// begin inline asm
	@%p7 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r104, 192;
	mov.b32 	%r50, %f70;
	// begin inline asm
	@%p7 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r108, 320;
	mov.b32 	%r52, %f71;
	// begin inline asm
	@%p7 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r112, 448;
	mov.b32 	%r54, %f72;
	// begin inline asm
	@%p7 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r113, %r64, 1;
	and.b32  	%r114, %r113, 240;
	add.s32 	%r115, %r98, %r114;
	shl.b32 	%r116, %r96, 2;
	add.s32 	%r117, %r115, %r116;
	or.b32  	%r118, %r96, 512;
	shr.u32 	%r119, %r118, 1;
	and.b32  	%r120, %r119, 496;
	add.s32 	%r121, %r98, %r120;
	add.s32 	%r122, %r121, %r116;
	ld.shared.v4.u32 	{%r59, %r60, %r61, %r62}, [%r122+2048];
	ld.shared.v4.u32 	{%r55, %r56, %r57, %r58}, [%r117];
	// begin inline asm
	@%p15 st.global.v4.b32 [ %rd7 + 0 ], { %r55, %r56, %r57, %r58 };
	// end inline asm
	// begin inline asm
	@%p16 st.global.v4.b32 [ %rd8 + 0 ], { %r59, %r60, %r61, %r62 };
	// end inline asm
	.loc	1 49 4                          // c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py:49:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/32/c325wpgnvlzpy6rg7wxi3qlbbobvihluavyr6422kyxj4gwvox6i.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 51
.b8 50
.b8 53
.b8 119
.b8 112
.b8 103
.b8 110
.b8 118
.b8 108
.b8 122
.b8 112
.b8 121
.b8 54
.b8 114
.b8 103
.b8 55
.b8 119
.b8 120
.b8 105
.b8 51
.b8 113
.b8 108
.b8 98
.b8 98
.b8 111
.b8 98
.b8 118
.b8 105
.b8 104
.b8 108
.b8 117
.b8 97
.b8 118
.b8 121
.b8 114
.b8 54
.b8 52
.b8 50
.b8 50
.b8 107
.b8 121
.b8 120
.b8 106
.b8 52
.b8 103
.b8 119
.b8 118
.b8 111
.b8 120
.b8 54
.b8 105
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 51
.b8 50
.b8 0
	}
	.section	.debug_macinfo	{	}
