# Reading pref.tcl
# do VHDL_Cap11_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/mult.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:18 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/mult.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mult
# -- Compiling architecture mux_estr of mult
# End time: 22:15:19 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:19 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture circuito_logico of fulladder
# End time: 22:15:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/adder_3bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:19 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/adder_3bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_3bits
# -- Compiling architecture circuito_logico of adder_3bits
# End time: 22:15:19 on Apr 29,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/AMM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:15:19 on Apr 29,2021
# vcom -reportprogress 300 -93 -work work C:/Users/bruno/OneDrive - UFSC/GitHub/EEL-7123/Lab_Cap11/AMM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AMM
# -- Compiling architecture VHDL of AMM
# End time: 22:15:20 on Apr 29,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.amm(vhdl)
# vsim work.amm(vhdl) 
# Start time: 22:15:31 on Apr 29,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.amm(vhdl)
# Loading work.mult(mux_estr)
# Loading work.fulladder(circuito_logico)
# Loading work.adder_3bits(circuito_logico)
add wave -position insertpoint  \
sim:/amm/A \
sim:/amm/B \
sim:/amm/C \
sim:/amm/D \
sim:/amm/E \
sim:/amm/F \
sim:/amm/G \
sim:/amm/S
force -freeze sim:/amm/A 000 0
force -freeze sim:/amm/B 00 0
force -freeze sim:/amm/C 000 0
force -freeze sim:/amm/D 00 0
force -freeze sim:/amm/E 000 0
force -freeze sim:/amm/F 00 0
force -freeze sim:/amm/G 0 0
run
force -freeze sim:/amm/G 1 0
run
force -freeze sim:/amm/G 0 0
force -freeze sim:/amm/A 010 0
force -freeze sim:/amm/B 01 0
run
force -freeze sim:/amm/G 1 0
run
force -freeze sim:/amm/C 010 0
force -freeze sim:/amm/D 01 0
run
force -freeze sim:/amm/E 001 0
force -freeze sim:/amm/F 01 0
run
# End time: 22:19:48 on Apr 29,2021, Elapsed time: 0:04:17
# Errors: 0, Warnings: 0
