static int mma8452_drdy(struct mma8452_data *data)\r\n{\r\nint tries = 150;\r\nwhile (tries-- > 0) {\r\nint ret = i2c_smbus_read_byte_data(data->client,\r\nMMA8452_STATUS);\r\nif (ret < 0)\r\nreturn ret;\r\nif ((ret & MMA8452_STATUS_DRDY) == MMA8452_STATUS_DRDY)\r\nreturn 0;\r\nmsleep(20);\r\n}\r\ndev_err(&data->client->dev, "data not ready\n");\r\nreturn -EIO;\r\n}\r\nstatic int mma8452_set_runtime_pm_state(struct i2c_client *client, bool on)\r\n{\r\n#ifdef CONFIG_PM\r\nint ret;\r\nif (on) {\r\nret = pm_runtime_get_sync(&client->dev);\r\n} else {\r\npm_runtime_mark_last_busy(&client->dev);\r\nret = pm_runtime_put_autosuspend(&client->dev);\r\n}\r\nif (ret < 0) {\r\ndev_err(&client->dev,\r\n"failed to change power state to %d\n", on);\r\nif (on)\r\npm_runtime_put_noidle(&client->dev);\r\nreturn ret;\r\n}\r\n#endif\r\nreturn 0;\r\n}\r\nstatic int mma8452_read(struct mma8452_data *data, __be16 buf[3])\r\n{\r\nint ret = mma8452_drdy(data);\r\nif (ret < 0)\r\nreturn ret;\r\nret = mma8452_set_runtime_pm_state(data->client, true);\r\nif (ret)\r\nreturn ret;\r\nret = i2c_smbus_read_i2c_block_data(data->client, MMA8452_OUT_X,\r\n3 * sizeof(__be16), (u8 *)buf);\r\nret = mma8452_set_runtime_pm_state(data->client, false);\r\nreturn ret;\r\n}\r\nstatic int mma8452_get_odr_index(struct mma8452_data *data)\r\n{\r\nreturn (data->ctrl_reg1 & MMA8452_CTRL_DR_MASK) >>\r\nMMA8452_CTRL_DR_SHIFT;\r\n}\r\nstatic int mma8452_get_power_mode(struct mma8452_data *data)\r\n{\r\nint reg;\r\nreg = i2c_smbus_read_byte_data(data->client,\r\nMMA8452_CTRL_REG2);\r\nif (reg < 0)\r\nreturn reg;\r\nreturn ((reg & MMA8452_CTRL_REG2_MODS_MASK) >>\r\nMMA8452_CTRL_REG2_MODS_SHIFT);\r\n}\r\nstatic ssize_t mma8452_show_samp_freq_avail(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nreturn mma8452_show_int_plus_micros(buf, mma8452_samp_freq,\r\nARRAY_SIZE(mma8452_samp_freq));\r\n}\r\nstatic ssize_t mma8452_show_scale_avail(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct mma8452_data *data = iio_priv(i2c_get_clientdata(\r\nto_i2c_client(dev)));\r\nreturn mma8452_show_int_plus_micros(buf, data->chip_info->mma_scales,\r\nARRAY_SIZE(data->chip_info->mma_scales));\r\n}\r\nstatic ssize_t mma8452_show_hp_cutoff_avail(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint i, j;\r\ni = mma8452_get_odr_index(data);\r\nj = mma8452_get_power_mode(data);\r\nif (j < 0)\r\nreturn j;\r\nreturn mma8452_show_int_plus_micros(buf, mma8452_hp_filter_cutoff[j][i],\r\nARRAY_SIZE(mma8452_hp_filter_cutoff[0][0]));\r\n}\r\nstatic ssize_t mma8452_show_os_ratio_avail(struct device *dev,\r\nstruct device_attribute *attr,\r\nchar *buf)\r\n{\r\nstruct iio_dev *indio_dev = dev_to_iio_dev(dev);\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint i = mma8452_get_odr_index(data);\r\nint j;\r\nu16 val = 0;\r\nsize_t len = 0;\r\nfor (j = 0; j < ARRAY_SIZE(mma8452_os_ratio); j++) {\r\nif (val == mma8452_os_ratio[j][i])\r\ncontinue;\r\nval = mma8452_os_ratio[j][i];\r\nlen += scnprintf(buf + len, PAGE_SIZE - len, "%d ", val);\r\n}\r\nbuf[len - 1] = '\n';\r\nreturn len;\r\n}\r\nstatic int mma8452_get_samp_freq_index(struct mma8452_data *data,\r\nint val, int val2)\r\n{\r\nreturn mma8452_get_int_plus_micros_index(mma8452_samp_freq,\r\nARRAY_SIZE(mma8452_samp_freq),\r\nval, val2);\r\n}\r\nstatic int mma8452_get_scale_index(struct mma8452_data *data, int val, int val2)\r\n{\r\nreturn mma8452_get_int_plus_micros_index(data->chip_info->mma_scales,\r\nARRAY_SIZE(data->chip_info->mma_scales), val, val2);\r\n}\r\nstatic int mma8452_get_hp_filter_index(struct mma8452_data *data,\r\nint val, int val2)\r\n{\r\nint i, j;\r\ni = mma8452_get_odr_index(data);\r\nj = mma8452_get_power_mode(data);\r\nif (j < 0)\r\nreturn j;\r\nreturn mma8452_get_int_plus_micros_index(mma8452_hp_filter_cutoff[j][i],\r\nARRAY_SIZE(mma8452_hp_filter_cutoff[0][0]), val, val2);\r\n}\r\nstatic int mma8452_read_hp_filter(struct mma8452_data *data, int *hz, int *uHz)\r\n{\r\nint j, i, ret;\r\nret = i2c_smbus_read_byte_data(data->client, MMA8452_HP_FILTER_CUTOFF);\r\nif (ret < 0)\r\nreturn ret;\r\ni = mma8452_get_odr_index(data);\r\nj = mma8452_get_power_mode(data);\r\nif (j < 0)\r\nreturn j;\r\nret &= MMA8452_HP_FILTER_CUTOFF_SEL_MASK;\r\n*hz = mma8452_hp_filter_cutoff[j][i][ret][0];\r\n*uHz = mma8452_hp_filter_cutoff[j][i][ret][1];\r\nreturn 0;\r\n}\r\nstatic int mma8452_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\n__be16 buffer[3];\r\nint i, ret;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nif (iio_buffer_enabled(indio_dev))\r\nreturn -EBUSY;\r\nmutex_lock(&data->lock);\r\nret = mma8452_read(data, buffer);\r\nmutex_unlock(&data->lock);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = sign_extend32(be16_to_cpu(\r\nbuffer[chan->scan_index]) >> chan->scan_type.shift,\r\nchan->scan_type.realbits - 1);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\ni = data->data_cfg & MMA8452_DATA_CFG_FS_MASK;\r\n*val = data->chip_info->mma_scales[i][0];\r\n*val2 = data->chip_info->mma_scales[i][1];\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\ni = mma8452_get_odr_index(data);\r\n*val = mma8452_samp_freq[i][0];\r\n*val2 = mma8452_samp_freq[i][1];\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_CHAN_INFO_CALIBBIAS:\r\nret = i2c_smbus_read_byte_data(data->client,\r\nMMA8452_OFF_X +\r\nchan->scan_index);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = sign_extend32(ret, 7);\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_HIGH_PASS_FILTER_3DB_FREQUENCY:\r\nif (data->data_cfg & MMA8452_DATA_CFG_HPF_MASK) {\r\nret = mma8452_read_hp_filter(data, val, val2);\r\nif (ret < 0)\r\nreturn ret;\r\n} else {\r\n*val = 0;\r\n*val2 = 0;\r\n}\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_CHAN_INFO_OVERSAMPLING_RATIO:\r\nret = mma8452_get_power_mode(data);\r\nif (ret < 0)\r\nreturn ret;\r\ni = mma8452_get_odr_index(data);\r\n*val = mma8452_os_ratio[ret][i];\r\nreturn IIO_VAL_INT;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int mma8452_standby(struct mma8452_data *data)\r\n{\r\nreturn i2c_smbus_write_byte_data(data->client, MMA8452_CTRL_REG1,\r\ndata->ctrl_reg1 & ~MMA8452_CTRL_ACTIVE);\r\n}\r\nstatic int mma8452_active(struct mma8452_data *data)\r\n{\r\nreturn i2c_smbus_write_byte_data(data->client, MMA8452_CTRL_REG1,\r\ndata->ctrl_reg1);\r\n}\r\nstatic int mma8452_is_active(struct mma8452_data *data)\r\n{\r\nint reg;\r\nreg = i2c_smbus_read_byte_data(data->client, MMA8452_CTRL_REG1);\r\nif (reg < 0)\r\nreturn reg;\r\nreturn reg & MMA8452_CTRL_ACTIVE;\r\n}\r\nstatic int mma8452_change_config(struct mma8452_data *data, u8 reg, u8 val)\r\n{\r\nint ret;\r\nint is_active;\r\nmutex_lock(&data->lock);\r\nis_active = mma8452_is_active(data);\r\nif (is_active < 0) {\r\nret = is_active;\r\ngoto fail;\r\n}\r\nif (is_active > 0) {\r\nret = mma8452_standby(data);\r\nif (ret < 0)\r\ngoto fail;\r\n}\r\nret = i2c_smbus_write_byte_data(data->client, reg, val);\r\nif (ret < 0)\r\ngoto fail;\r\nif (is_active > 0) {\r\nret = mma8452_active(data);\r\nif (ret < 0)\r\ngoto fail;\r\n}\r\nret = 0;\r\nfail:\r\nmutex_unlock(&data->lock);\r\nreturn ret;\r\n}\r\nstatic int mma8452_set_power_mode(struct mma8452_data *data, u8 mode)\r\n{\r\nint reg;\r\nreg = i2c_smbus_read_byte_data(data->client,\r\nMMA8452_CTRL_REG2);\r\nif (reg < 0)\r\nreturn reg;\r\nreg &= ~MMA8452_CTRL_REG2_MODS_MASK;\r\nreg |= mode << MMA8452_CTRL_REG2_MODS_SHIFT;\r\nreturn mma8452_change_config(data, MMA8452_CTRL_REG2, reg);\r\n}\r\nstatic int mma8452_freefall_mode_enabled(struct mma8452_data *data)\r\n{\r\nint val;\r\nconst struct mma_chip_info *chip = data->chip_info;\r\nval = i2c_smbus_read_byte_data(data->client, chip->ev_cfg);\r\nif (val < 0)\r\nreturn val;\r\nreturn !(val & MMA8452_FF_MT_CFG_OAE);\r\n}\r\nstatic int mma8452_set_freefall_mode(struct mma8452_data *data, bool state)\r\n{\r\nint val;\r\nconst struct mma_chip_info *chip = data->chip_info;\r\nif ((state && mma8452_freefall_mode_enabled(data)) ||\r\n(!state && !(mma8452_freefall_mode_enabled(data))))\r\nreturn 0;\r\nval = i2c_smbus_read_byte_data(data->client, chip->ev_cfg);\r\nif (val < 0)\r\nreturn val;\r\nif (state) {\r\nval |= BIT(idx_x + chip->ev_cfg_chan_shift);\r\nval |= BIT(idx_y + chip->ev_cfg_chan_shift);\r\nval |= BIT(idx_z + chip->ev_cfg_chan_shift);\r\nval &= ~MMA8452_FF_MT_CFG_OAE;\r\n} else {\r\nval &= ~BIT(idx_x + chip->ev_cfg_chan_shift);\r\nval &= ~BIT(idx_y + chip->ev_cfg_chan_shift);\r\nval &= ~BIT(idx_z + chip->ev_cfg_chan_shift);\r\nval |= MMA8452_FF_MT_CFG_OAE;\r\n}\r\nreturn mma8452_change_config(data, chip->ev_cfg, val);\r\n}\r\nstatic int mma8452_set_hp_filter_frequency(struct mma8452_data *data,\r\nint val, int val2)\r\n{\r\nint i, reg;\r\ni = mma8452_get_hp_filter_index(data, val, val2);\r\nif (i < 0)\r\nreturn i;\r\nreg = i2c_smbus_read_byte_data(data->client,\r\nMMA8452_HP_FILTER_CUTOFF);\r\nif (reg < 0)\r\nreturn reg;\r\nreg &= ~MMA8452_HP_FILTER_CUTOFF_SEL_MASK;\r\nreg |= i;\r\nreturn mma8452_change_config(data, MMA8452_HP_FILTER_CUTOFF, reg);\r\n}\r\nstatic int mma8452_write_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint val, int val2, long mask)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint i, ret;\r\nif (iio_buffer_enabled(indio_dev))\r\nreturn -EBUSY;\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_SAMP_FREQ:\r\ni = mma8452_get_samp_freq_index(data, val, val2);\r\nif (i < 0)\r\nreturn i;\r\ndata->ctrl_reg1 &= ~MMA8452_CTRL_DR_MASK;\r\ndata->ctrl_reg1 |= i << MMA8452_CTRL_DR_SHIFT;\r\nreturn mma8452_change_config(data, MMA8452_CTRL_REG1,\r\ndata->ctrl_reg1);\r\ncase IIO_CHAN_INFO_SCALE:\r\ni = mma8452_get_scale_index(data, val, val2);\r\nif (i < 0)\r\nreturn i;\r\ndata->data_cfg &= ~MMA8452_DATA_CFG_FS_MASK;\r\ndata->data_cfg |= i;\r\nreturn mma8452_change_config(data, MMA8452_DATA_CFG,\r\ndata->data_cfg);\r\ncase IIO_CHAN_INFO_CALIBBIAS:\r\nif (val < -128 || val > 127)\r\nreturn -EINVAL;\r\nreturn mma8452_change_config(data,\r\nMMA8452_OFF_X + chan->scan_index,\r\nval);\r\ncase IIO_CHAN_INFO_HIGH_PASS_FILTER_3DB_FREQUENCY:\r\nif (val == 0 && val2 == 0) {\r\ndata->data_cfg &= ~MMA8452_DATA_CFG_HPF_MASK;\r\n} else {\r\ndata->data_cfg |= MMA8452_DATA_CFG_HPF_MASK;\r\nret = mma8452_set_hp_filter_frequency(data, val, val2);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\nreturn mma8452_change_config(data, MMA8452_DATA_CFG,\r\ndata->data_cfg);\r\ncase IIO_CHAN_INFO_OVERSAMPLING_RATIO:\r\nret = mma8452_get_odr_index(data);\r\nfor (i = 0; i < ARRAY_SIZE(mma8452_os_ratio); i++) {\r\nif (mma8452_os_ratio[i][ret] == val)\r\nreturn mma8452_set_power_mode(data, i);\r\n}\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int mma8452_read_thresh(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint *val, int *val2)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint ret, us, power_mode;\r\nswitch (info) {\r\ncase IIO_EV_INFO_VALUE:\r\nret = i2c_smbus_read_byte_data(data->client,\r\ndata->chip_info->ev_ths);\r\nif (ret < 0)\r\nreturn ret;\r\n*val = ret & data->chip_info->ev_ths_mask;\r\nreturn IIO_VAL_INT;\r\ncase IIO_EV_INFO_PERIOD:\r\nret = i2c_smbus_read_byte_data(data->client,\r\ndata->chip_info->ev_count);\r\nif (ret < 0)\r\nreturn ret;\r\npower_mode = mma8452_get_power_mode(data);\r\nif (power_mode < 0)\r\nreturn power_mode;\r\nus = ret * mma8452_transient_time_step_us[power_mode][\r\nmma8452_get_odr_index(data)];\r\n*val = us / USEC_PER_SEC;\r\n*val2 = us % USEC_PER_SEC;\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ncase IIO_EV_INFO_HIGH_PASS_FILTER_3DB:\r\nret = i2c_smbus_read_byte_data(data->client,\r\nMMA8452_TRANSIENT_CFG);\r\nif (ret < 0)\r\nreturn ret;\r\nif (ret & MMA8452_TRANSIENT_CFG_HPF_BYP) {\r\n*val = 0;\r\n*val2 = 0;\r\n} else {\r\nret = mma8452_read_hp_filter(data, val, val2);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\nreturn IIO_VAL_INT_PLUS_MICRO;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int mma8452_write_thresh(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nenum iio_event_info info,\r\nint val, int val2)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint ret, reg, steps;\r\nswitch (info) {\r\ncase IIO_EV_INFO_VALUE:\r\nif (val < 0 || val > MMA8452_TRANSIENT_THS_MASK)\r\nreturn -EINVAL;\r\nreturn mma8452_change_config(data, data->chip_info->ev_ths,\r\nval);\r\ncase IIO_EV_INFO_PERIOD:\r\nret = mma8452_get_power_mode(data);\r\nif (ret < 0)\r\nreturn ret;\r\nsteps = (val * USEC_PER_SEC + val2) /\r\nmma8452_transient_time_step_us[ret][\r\nmma8452_get_odr_index(data)];\r\nif (steps < 0 || steps > 0xff)\r\nreturn -EINVAL;\r\nreturn mma8452_change_config(data, data->chip_info->ev_count,\r\nsteps);\r\ncase IIO_EV_INFO_HIGH_PASS_FILTER_3DB:\r\nreg = i2c_smbus_read_byte_data(data->client,\r\nMMA8452_TRANSIENT_CFG);\r\nif (reg < 0)\r\nreturn reg;\r\nif (val == 0 && val2 == 0) {\r\nreg |= MMA8452_TRANSIENT_CFG_HPF_BYP;\r\n} else {\r\nreg &= ~MMA8452_TRANSIENT_CFG_HPF_BYP;\r\nret = mma8452_set_hp_filter_frequency(data, val, val2);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\nreturn mma8452_change_config(data, MMA8452_TRANSIENT_CFG, reg);\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int mma8452_read_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nconst struct mma_chip_info *chip = data->chip_info;\r\nint ret;\r\nswitch (dir) {\r\ncase IIO_EV_DIR_FALLING:\r\nreturn mma8452_freefall_mode_enabled(data);\r\ncase IIO_EV_DIR_RISING:\r\nif (mma8452_freefall_mode_enabled(data))\r\nreturn 0;\r\nret = i2c_smbus_read_byte_data(data->client,\r\ndata->chip_info->ev_cfg);\r\nif (ret < 0)\r\nreturn ret;\r\nreturn !!(ret & BIT(chan->scan_index +\r\nchip->ev_cfg_chan_shift));\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic int mma8452_write_event_config(struct iio_dev *indio_dev,\r\nconst struct iio_chan_spec *chan,\r\nenum iio_event_type type,\r\nenum iio_event_direction dir,\r\nint state)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nconst struct mma_chip_info *chip = data->chip_info;\r\nint val, ret;\r\nret = mma8452_set_runtime_pm_state(data->client, state);\r\nif (ret)\r\nreturn ret;\r\nswitch (dir) {\r\ncase IIO_EV_DIR_FALLING:\r\nreturn mma8452_set_freefall_mode(data, state);\r\ncase IIO_EV_DIR_RISING:\r\nval = i2c_smbus_read_byte_data(data->client, chip->ev_cfg);\r\nif (val < 0)\r\nreturn val;\r\nif (state) {\r\nif (mma8452_freefall_mode_enabled(data)) {\r\nval &= ~BIT(idx_x + chip->ev_cfg_chan_shift);\r\nval &= ~BIT(idx_y + chip->ev_cfg_chan_shift);\r\nval &= ~BIT(idx_z + chip->ev_cfg_chan_shift);\r\nval |= MMA8452_FF_MT_CFG_OAE;\r\n}\r\nval |= BIT(chan->scan_index + chip->ev_cfg_chan_shift);\r\n} else {\r\nif (mma8452_freefall_mode_enabled(data))\r\nreturn 0;\r\nval &= ~BIT(chan->scan_index + chip->ev_cfg_chan_shift);\r\n}\r\nval |= chip->ev_cfg_ele;\r\nreturn mma8452_change_config(data, chip->ev_cfg, val);\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\n}\r\nstatic void mma8452_transient_interrupt(struct iio_dev *indio_dev)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\ns64 ts = iio_get_time_ns(indio_dev);\r\nint src;\r\nsrc = i2c_smbus_read_byte_data(data->client, data->chip_info->ev_src);\r\nif (src < 0)\r\nreturn;\r\nif (mma8452_freefall_mode_enabled(data)) {\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL, 0,\r\nIIO_MOD_X_AND_Y_AND_Z,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_FALLING),\r\nts);\r\nreturn;\r\n}\r\nif (src & data->chip_info->ev_src_xe)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL, 0, IIO_MOD_X,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_RISING),\r\nts);\r\nif (src & data->chip_info->ev_src_ye)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL, 0, IIO_MOD_Y,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_RISING),\r\nts);\r\nif (src & data->chip_info->ev_src_ze)\r\niio_push_event(indio_dev,\r\nIIO_MOD_EVENT_CODE(IIO_ACCEL, 0, IIO_MOD_Z,\r\nIIO_EV_TYPE_MAG,\r\nIIO_EV_DIR_RISING),\r\nts);\r\n}\r\nstatic irqreturn_t mma8452_interrupt(int irq, void *p)\r\n{\r\nstruct iio_dev *indio_dev = p;\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nconst struct mma_chip_info *chip = data->chip_info;\r\nint ret = IRQ_NONE;\r\nint src;\r\nsrc = i2c_smbus_read_byte_data(data->client, MMA8452_INT_SRC);\r\nif (src < 0)\r\nreturn IRQ_NONE;\r\nif (src & MMA8452_INT_DRDY) {\r\niio_trigger_poll_chained(indio_dev->trig);\r\nret = IRQ_HANDLED;\r\n}\r\nif ((src & MMA8452_INT_TRANS &&\r\nchip->ev_src == MMA8452_TRANSIENT_SRC) ||\r\n(src & MMA8452_INT_FF_MT &&\r\nchip->ev_src == MMA8452_FF_MT_SRC)) {\r\nmma8452_transient_interrupt(indio_dev);\r\nret = IRQ_HANDLED;\r\n}\r\nreturn ret;\r\n}\r\nstatic irqreturn_t mma8452_trigger_handler(int irq, void *p)\r\n{\r\nstruct iio_poll_func *pf = p;\r\nstruct iio_dev *indio_dev = pf->indio_dev;\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nu8 buffer[16];\r\nint ret;\r\nret = mma8452_read(data, (__be16 *)buffer);\r\nif (ret < 0)\r\ngoto done;\r\niio_push_to_buffers_with_timestamp(indio_dev, buffer,\r\niio_get_time_ns(indio_dev));\r\ndone:\r\niio_trigger_notify_done(indio_dev->trig);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int mma8452_reg_access_dbg(struct iio_dev *indio_dev,\r\nunsigned reg, unsigned writeval,\r\nunsigned *readval)\r\n{\r\nint ret;\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nif (reg > MMA8452_MAX_REG)\r\nreturn -EINVAL;\r\nif (!readval)\r\nreturn mma8452_change_config(data, reg, writeval);\r\nret = i2c_smbus_read_byte_data(data->client, reg);\r\nif (ret < 0)\r\nreturn ret;\r\n*readval = ret;\r\nreturn 0;\r\n}\r\nstatic int mma8452_data_rdy_trigger_set_state(struct iio_trigger *trig,\r\nbool state)\r\n{\r\nstruct iio_dev *indio_dev = iio_trigger_get_drvdata(trig);\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint reg, ret;\r\nret = mma8452_set_runtime_pm_state(data->client, state);\r\nif (ret)\r\nreturn ret;\r\nreg = i2c_smbus_read_byte_data(data->client, MMA8452_CTRL_REG4);\r\nif (reg < 0)\r\nreturn reg;\r\nif (state)\r\nreg |= MMA8452_INT_DRDY;\r\nelse\r\nreg &= ~MMA8452_INT_DRDY;\r\nreturn mma8452_change_config(data, MMA8452_CTRL_REG4, reg);\r\n}\r\nstatic int mma8452_validate_device(struct iio_trigger *trig,\r\nstruct iio_dev *indio_dev)\r\n{\r\nstruct iio_dev *indio = iio_trigger_get_drvdata(trig);\r\nif (indio != indio_dev)\r\nreturn -EINVAL;\r\nreturn 0;\r\n}\r\nstatic int mma8452_trigger_setup(struct iio_dev *indio_dev)\r\n{\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nstruct iio_trigger *trig;\r\nint ret;\r\ntrig = devm_iio_trigger_alloc(&data->client->dev, "%s-dev%d",\r\nindio_dev->name,\r\nindio_dev->id);\r\nif (!trig)\r\nreturn -ENOMEM;\r\ntrig->dev.parent = &data->client->dev;\r\ntrig->ops = &mma8452_trigger_ops;\r\niio_trigger_set_drvdata(trig, indio_dev);\r\nret = iio_trigger_register(trig);\r\nif (ret)\r\nreturn ret;\r\nindio_dev->trig = trig;\r\nreturn 0;\r\n}\r\nstatic void mma8452_trigger_cleanup(struct iio_dev *indio_dev)\r\n{\r\nif (indio_dev->trig)\r\niio_trigger_unregister(indio_dev->trig);\r\n}\r\nstatic int mma8452_reset(struct i2c_client *client)\r\n{\r\nint i;\r\nint ret;\r\nret = i2c_smbus_write_byte_data(client, MMA8452_CTRL_REG2,\r\nMMA8452_CTRL_REG2_RST);\r\nif (ret < 0)\r\nreturn ret;\r\nfor (i = 0; i < 10; i++) {\r\nusleep_range(100, 200);\r\nret = i2c_smbus_read_byte_data(client, MMA8452_CTRL_REG2);\r\nif (ret == -EIO)\r\ncontinue;\r\nif (ret < 0)\r\nreturn ret;\r\nif (!(ret & MMA8452_CTRL_REG2_RST))\r\nreturn 0;\r\n}\r\nreturn -ETIMEDOUT;\r\n}\r\nstatic int mma8452_probe(struct i2c_client *client,\r\nconst struct i2c_device_id *id)\r\n{\r\nstruct mma8452_data *data;\r\nstruct iio_dev *indio_dev;\r\nint ret;\r\nconst struct of_device_id *match;\r\nmatch = of_match_device(mma8452_dt_ids, &client->dev);\r\nif (!match) {\r\ndev_err(&client->dev, "unknown device model\n");\r\nreturn -ENODEV;\r\n}\r\nindio_dev = devm_iio_device_alloc(&client->dev, sizeof(*data));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\ndata = iio_priv(indio_dev);\r\ndata->client = client;\r\nmutex_init(&data->lock);\r\ndata->chip_info = match->data;\r\nret = i2c_smbus_read_byte_data(client, MMA8452_WHO_AM_I);\r\nif (ret < 0)\r\nreturn ret;\r\nswitch (ret) {\r\ncase MMA8451_DEVICE_ID:\r\ncase MMA8452_DEVICE_ID:\r\ncase MMA8453_DEVICE_ID:\r\ncase MMA8652_DEVICE_ID:\r\ncase MMA8653_DEVICE_ID:\r\ncase FXLS8471_DEVICE_ID:\r\nif (ret == data->chip_info->chip_id)\r\nbreak;\r\ndefault:\r\nreturn -ENODEV;\r\n}\r\ndev_info(&client->dev, "registering %s accelerometer; ID 0x%x\n",\r\nmatch->compatible, data->chip_info->chip_id);\r\ni2c_set_clientdata(client, indio_dev);\r\nindio_dev->info = &mma8452_info;\r\nindio_dev->name = id->name;\r\nindio_dev->dev.parent = &client->dev;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = data->chip_info->channels;\r\nindio_dev->num_channels = data->chip_info->num_channels;\r\nindio_dev->available_scan_masks = mma8452_scan_masks;\r\nret = mma8452_reset(client);\r\nif (ret < 0)\r\nreturn ret;\r\ndata->data_cfg = MMA8452_DATA_CFG_FS_2G;\r\nret = i2c_smbus_write_byte_data(client, MMA8452_DATA_CFG,\r\ndata->data_cfg);\r\nif (ret < 0)\r\nreturn ret;\r\nret = i2c_smbus_write_byte_data(client, MMA8452_TRANSIENT_THS,\r\nMMA8452_TRANSIENT_THS_MASK);\r\nif (ret < 0)\r\nreturn ret;\r\nif (client->irq) {\r\nint supported_interrupts = MMA8452_INT_DRDY |\r\nMMA8452_INT_TRANS |\r\nMMA8452_INT_FF_MT;\r\nint enabled_interrupts = MMA8452_INT_TRANS |\r\nMMA8452_INT_FF_MT;\r\nint irq2;\r\nirq2 = of_irq_get_byname(client->dev.of_node, "INT2");\r\nif (irq2 == client->irq) {\r\ndev_dbg(&client->dev, "using interrupt line INT2\n");\r\n} else {\r\nret = i2c_smbus_write_byte_data(client,\r\nMMA8452_CTRL_REG5,\r\nsupported_interrupts);\r\nif (ret < 0)\r\nreturn ret;\r\ndev_dbg(&client->dev, "using interrupt line INT1\n");\r\n}\r\nret = i2c_smbus_write_byte_data(client,\r\nMMA8452_CTRL_REG4,\r\nenabled_interrupts);\r\nif (ret < 0)\r\nreturn ret;\r\nret = mma8452_trigger_setup(indio_dev);\r\nif (ret < 0)\r\nreturn ret;\r\n}\r\ndata->ctrl_reg1 = MMA8452_CTRL_ACTIVE |\r\n(MMA8452_CTRL_DR_DEFAULT << MMA8452_CTRL_DR_SHIFT);\r\nret = i2c_smbus_write_byte_data(client, MMA8452_CTRL_REG1,\r\ndata->ctrl_reg1);\r\nif (ret < 0)\r\ngoto trigger_cleanup;\r\nret = iio_triggered_buffer_setup(indio_dev, NULL,\r\nmma8452_trigger_handler, NULL);\r\nif (ret < 0)\r\ngoto trigger_cleanup;\r\nif (client->irq) {\r\nret = devm_request_threaded_irq(&client->dev,\r\nclient->irq,\r\nNULL, mma8452_interrupt,\r\nIRQF_TRIGGER_LOW | IRQF_ONESHOT,\r\nclient->name, indio_dev);\r\nif (ret)\r\ngoto buffer_cleanup;\r\n}\r\nret = pm_runtime_set_active(&client->dev);\r\nif (ret < 0)\r\ngoto buffer_cleanup;\r\npm_runtime_enable(&client->dev);\r\npm_runtime_set_autosuspend_delay(&client->dev,\r\nMMA8452_AUTO_SUSPEND_DELAY_MS);\r\npm_runtime_use_autosuspend(&client->dev);\r\nret = iio_device_register(indio_dev);\r\nif (ret < 0)\r\ngoto buffer_cleanup;\r\nret = mma8452_set_freefall_mode(data, false);\r\nif (ret < 0)\r\ngoto buffer_cleanup;\r\nreturn 0;\r\nbuffer_cleanup:\r\niio_triggered_buffer_cleanup(indio_dev);\r\ntrigger_cleanup:\r\nmma8452_trigger_cleanup(indio_dev);\r\nreturn ret;\r\n}\r\nstatic int mma8452_remove(struct i2c_client *client)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(client);\r\niio_device_unregister(indio_dev);\r\npm_runtime_disable(&client->dev);\r\npm_runtime_set_suspended(&client->dev);\r\npm_runtime_put_noidle(&client->dev);\r\niio_triggered_buffer_cleanup(indio_dev);\r\nmma8452_trigger_cleanup(indio_dev);\r\nmma8452_standby(iio_priv(indio_dev));\r\nreturn 0;\r\n}\r\nstatic int mma8452_runtime_suspend(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint ret;\r\nmutex_lock(&data->lock);\r\nret = mma8452_standby(data);\r\nmutex_unlock(&data->lock);\r\nif (ret < 0) {\r\ndev_err(&data->client->dev, "powering off device failed\n");\r\nreturn -EAGAIN;\r\n}\r\nreturn 0;\r\n}\r\nstatic int mma8452_runtime_resume(struct device *dev)\r\n{\r\nstruct iio_dev *indio_dev = i2c_get_clientdata(to_i2c_client(dev));\r\nstruct mma8452_data *data = iio_priv(indio_dev);\r\nint ret, sleep_val;\r\nret = mma8452_active(data);\r\nif (ret < 0)\r\nreturn ret;\r\nret = mma8452_get_odr_index(data);\r\nsleep_val = 1000 / mma8452_samp_freq[ret][0];\r\nif (sleep_val < 20)\r\nusleep_range(sleep_val * 1000, 20000);\r\nelse\r\nmsleep_interruptible(sleep_val);\r\nreturn 0;\r\n}\r\nstatic int mma8452_suspend(struct device *dev)\r\n{\r\nreturn mma8452_standby(iio_priv(i2c_get_clientdata(\r\nto_i2c_client(dev))));\r\n}\r\nstatic int mma8452_resume(struct device *dev)\r\n{\r\nreturn mma8452_active(iio_priv(i2c_get_clientdata(\r\nto_i2c_client(dev))));\r\n}
