Assignment: Stopwatch Design
Name: Soham Sawant
ID: 2024B2AC0970G

Description:
This assignment implements a digital stopwatch using Verilog HDL.
The design consists of a control FSM, seconds counter, minutes counter,
and a top-level integration module.

Simulation and verification were performed using Icarus Verilog
and Verilator with a C++ testbench.


---

## Approach

### Source Code
All Verilog/source files are placed inside the `src/` directory.  
The code was written and tested on Ubuntu before submission.

### Documentation
The `docs/` directory contains the assignment report, screenshots,
and supporting notes required to understand the implementation.

### Submission Rules Followed
- No ZIP files were uploaded
- Only my folder was modified
- Repository structure was preserved

---
