$date
	Thu Jul 04 22:20:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Circuit_Boolean_CA $end
$var wire 1 ! F $end
$var wire 1 " E $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var reg 1 & D $end
$scope module M1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 " E $end
$var wire 1 ! F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#10
1"
1&
#20
0"
1!
0&
1%
#30
1"
1&
#40
0!
1$
1#
#50
