#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Apr 10 12:13:08 2018
# Process ID: 2524
# Log file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/planAhead_run_1/planAhead.log
# Journal file: D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list {ADC_DCO[31]} {ADC_DCO[30]} {ADC_DCO[29]} {ADC_DCO[28]} {ADC_DCO[27]} {ADC_DCO[26]} {ADC_DCO[25]} {ADC_DCO[24]} {ADC_DCO[23]} {ADC_DCO[22]} {ADC_DCO[21]} {ADC_DCO[20]} {ADC_DCO[19]} {ADC_DCO[18]} {ADC_DCO[17]} {ADC_DCO[16]} {ADC_DCO[15]} {ADC_DCO[14]} {ADC_DCO[13]} {ADC_DCO[12]} {ADC_DCO[11]} {ADC_DCO[10]} {ADC_DCO[9]} {ADC_DCO[8]} {ADC_DCO[7]} {ADC_DCO[6]} {ADC_DCO[5]} {ADC_DCO[4]} {ADC_DCO[3]} {ADC_DCO[2]} {ADC_DCO[1]} {ADC_DCO[0]}]]
set_property iostandard LVTTL [get_ports [list {ADC_DCOprev[11]} {ADC_DCOprev[10]} {ADC_DCOprev[9]} {ADC_DCOprev[8]} {ADC_DCOprev[7]} {ADC_DCOprev[6]} {ADC_DCOprev[5]} {ADC_DCOprev[4]} {ADC_DCOprev[3]} {ADC_DCOprev[2]} {ADC_DCOprev[1]} {ADC_DCOprev[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {ADC_DCOprev[11]} {ADC_DCOprev[10]} {ADC_DCOprev[9]} {ADC_DCOprev[8]} {ADC_DCOprev[7]} {ADC_DCOprev[6]} {ADC_DCOprev[5]} {ADC_DCOprev[4]} {ADC_DCOprev[3]} {ADC_DCOprev[2]} {ADC_DCOprev[1]} {ADC_DCOprev[0]}]]
