// Seed: 1374396790
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_4 = 32'd70,
    parameter id_5 = 32'd58
) (
    input supply0 _id_0,
    input wand id_1,
    output wire id_2
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire [-1  ==  1 'h0 : 1] _id_4 = id_0;
  logic [id_0 : id_0  &  -1] _id_5 = -1, id_6;
  supply0 [id_5 : 1  |  id_4] id_7 = -1'h0;
endmodule
