

================================================================
== Vitis HLS Report for 'table_serch'
================================================================
* Date:           Sun Apr 17 14:25:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        table_serch
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- flame_serch        |        ?|        ?|          ?|          -|          -|  1 ~ 126|        no|
        | + bucket_loop       |        ?|        ?|  246 ~ 396|          -|          -|        ?|        no|
        |  ++ screening_loop  |       96|       96|          1|          1|          1|       96|       yes|
        |  ++ seisa_loop      |       78|       78|         15|         13|          1|        5|       yes|
        +---------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    10618|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       66|     -|     4752|     5590|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     3360|    -|
|Register             |        -|     -|    22098|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       66|     0|    26850|    19568|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     0|        3|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |aximm0_m_axi_U   |aximm0_m_axi   |       30|   0|  1415|  1585|    0|
    |aximm1_m_axi_U   |aximm1_m_axi   |        2|   0|   512|   580|    0|
    |aximm2_m_axi_U   |aximm2_m_axi   |        2|   0|   512|   580|    0|
    |control_s_axi_U  |control_s_axi  |        0|   0|   386|   680|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|   512|   580|    0|
    |plram0_m_axi_U   |plram0_m_axi   |       30|   0|  1415|  1585|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |       66|   0|  4752|  5590|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+------+------------+------------+
    |            Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+------+------------+------------+
    |add_ln104_1_fu_1398_p2              |         +|   0|  0|    71|          64|          64|
    |add_ln104_2_fu_1466_p2              |         +|   0|  0|    13|           6|           6|
    |add_ln104_fu_1331_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln105_1_fu_1444_p2              |         +|   0|  0|    71|          64|          64|
    |add_ln105_2_fu_1488_p2              |         +|   0|  0|    13|           6|           6|
    |add_ln105_fu_1423_p2                |         +|   0|  0|    39|          32|           1|
    |add_ln106_1_fu_1522_p2              |         +|   0|  0|    71|          64|          64|
    |add_ln106_2_fu_1537_p2              |         +|   0|  0|    13|           6|           6|
    |add_ln106_fu_1493_p2                |         +|   0|  0|    39|          32|           2|
    |add_ln124_1_fu_2064_p2              |         +|   0|  0|    71|          64|           5|
    |add_ln124_fu_1697_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln181_fu_972_p2                 |         +|   0|  0|    14|           7|           1|
    |add_ln184_1_fu_996_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln184_2_fu_1033_p2              |         +|   0|  0|    13|           6|           4|
    |add_ln184_3_fu_1039_p2              |         +|   0|  0|    13|           6|           6|
    |add_ln184_fu_986_p2                 |         +|   0|  0|    16|           9|           4|
    |add_ln23_10_fu_3080_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_11_fu_3090_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_12_fu_3100_p2              |         +|   0|  0|    10|           3|           3|
    |add_ln23_13_fu_3110_p2              |         +|   0|  0|    12|           4|           4|
    |add_ln23_14_fu_3120_p2              |         +|   0|  0|    12|           5|           5|
    |add_ln23_15_fu_3126_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_16_fu_3136_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_17_fu_3146_p2              |         +|   0|  0|    10|           3|           3|
    |add_ln23_18_fu_3156_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_19_fu_3166_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_1_fu_2990_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln23_20_fu_3176_p2              |         +|   0|  0|    10|           3|           3|
    |add_ln23_21_fu_3186_p2              |         +|   0|  0|    12|           4|           4|
    |add_ln23_22_fu_3196_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_23_fu_3206_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_24_fu_3216_p2              |         +|   0|  0|    10|           3|           3|
    |add_ln23_25_fu_3226_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_26_fu_3236_p2              |         +|   0|  0|     9|           2|           2|
    |add_ln23_27_fu_3246_p2              |         +|   0|  0|    10|           3|           3|
    |add_ln23_28_fu_3256_p2              |         +|   0|  0|    12|           4|           4|
    |add_ln23_29_fu_3266_p2              |         +|   0|  0|    12|           5|           5|
    |add_ln23_2_fu_3000_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln23_30_fu_3278_p2              |         +|   0|  0|    13|           6|           6|
    |add_ln23_3_fu_3010_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln23_4_fu_3020_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln23_5_fu_3030_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln23_6_fu_3040_p2               |         +|   0|  0|    12|           4|           4|
    |add_ln23_7_fu_3050_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln23_8_fu_3060_p2               |         +|   0|  0|     9|           2|           2|
    |add_ln23_9_fu_3070_p2               |         +|   0|  0|    10|           3|           3|
    |add_ln23_fu_2980_p2                 |         +|   0|  0|     9|           2|           2|
    |add_ln79_1_fu_1185_p2               |         +|   0|  0|    71|          64|          64|
    |add_ln79_fu_1168_p2                 |         +|   0|  0|    39|          32|           2|
    |add_ln81_fu_1226_p2                 |         +|   0|  0|    71|          64|          64|
    |add_ln97_1_fu_1278_p2               |         +|   0|  0|    40|          33|           1|
    |add_ln97_2_fu_1319_p2               |         +|   0|  0|    71|          64|           1|
    |add_ln97_3_fu_1308_p2               |         +|   0|  0|    40|          33|           1|
    |add_ln97_fu_1266_p2                 |         +|   0|  0|    39|          32|           1|
    |bit_1_fu_1624_p2                    |         +|   0|  0|    14|           7|           1|
    |haming_dis_screen_1_fu_1664_p2      |         +|   0|  0|    14|           7|           7|
    |henkan_V_fu_1148_p2                 |         +|   0|  0|    39|          32|          32|
    |top_fu_1210_p2                      |         +|   0|  0|    39|          32|           1|
    |ap_block_pp1_stage0_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage10_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage11_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage12_11001          |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage1_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage5_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage6_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage7_11001           |       and|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage8_11001           |       and|   0|  0|     2|           1|           1|
    |ap_condition_1662                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1673                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1684                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1691                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1698                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1712                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1722                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1733                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1744                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1751                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_1758                   |       and|   0|  0|     2|           1|           1|
    |ap_condition_2057                   |       and|   0|  0|     2|           1|           1|
    |ap_ext_blocking_cur_n               |       and|   0|  0|     2|           1|           1|
    |ap_ext_blocking_n                   |       and|   0|  0|     2|           1|           2|
    |ap_int_blocking_n                   |       and|   0|  0|     2|           2|           2|
    |ap_predicate_op1639_read_state525   |       and|   0|  0|     2|           1|           1|
    |ap_str_blocking_n                   |       and|   0|  0|     2|           2|           2|
    |icmp_ln110_fu_1630_p2               |      icmp|   0|  0|    10|           7|           7|
    |icmp_ln116_fu_1670_p2               |      icmp|   0|  0|    10|           7|           5|
    |icmp_ln124_fu_1946_p2               |      icmp|   0|  0|    29|          64|           7|
    |icmp_ln128_1_fu_1735_p2             |      icmp|   0|  0|     9|           4|           3|
    |icmp_ln128_2_fu_1748_p2             |      icmp|   0|  0|     9|           4|           4|
    |icmp_ln128_3_fu_1781_p2             |      icmp|   0|  0|     9|           4|           4|
    |icmp_ln128_4_fu_1814_p2             |      icmp|   0|  0|     9|           4|           5|
    |icmp_ln128_5_fu_1819_p2             |      icmp|   0|  0|     9|           4|           3|
    |icmp_ln128_6_fu_1824_p2             |      icmp|   0|  0|     9|           4|           3|
    |icmp_ln128_7_fu_1829_p2             |      icmp|   0|  0|     9|           4|           2|
    |icmp_ln128_fu_1729_p2               |      icmp|   0|  0|     9|           4|           1|
    |icmp_ln133_fu_3288_p2               |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln181_fu_966_p2                |      icmp|   0|  0|    10|           7|           3|
    |icmp_ln78_fu_1163_p2                |      icmp|   0|  0|    20|          32|           1|
    |icmp_ln82_fu_1251_p2                |      icmp|   0|  0|    20|          32|          32|
    |icmp_ln97_1_fu_1314_p2              |      icmp|   0|  0|    20|          33|          33|
    |icmp_ln97_fu_1284_p2                |      icmp|   0|  0|    20|          33|          33|
    |lshr_ln104_fu_1563_p2               |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln105_fu_1583_p2               |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln106_fu_1607_p2               |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln184_fu_1055_p2               |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_state1                     |        or|   0|  0|     2|           1|           1|
    |ap_block_state442_io                |        or|   0|  0|     2|           1|           1|
    |ap_block_state513_pp1_stage1_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state514_pp1_stage2_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state515_pp1_stage3_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state516_pp1_stage4_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state517_pp1_stage5_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state518_pp1_stage6_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state519_pp1_stage7_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state520_pp1_stage8_iter0  |        or|   0|  0|     2|           1|           1|
    |ap_block_state525_pp1_stage0_iter1  |        or|   0|  0|     2|           1|           1|
    |min_haming_dis_1_fu_3302_p3         |    select|   0|  0|     6|           1|           6|
    |music_index_2_fu_3294_p3            |    select|   0|  0|    32|           1|          32|
    |select_ln97_fu_1296_p3              |    select|   0|  0|    33|           1|          33|
    |top_3_fu_1256_p3                    |    select|   0|  0|    32|           1|          32|
    |ap_enable_pp1                       |       xor|   0|  0|     2|           1|           2|
    |haming_temp_fu_1654_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_10_fu_2424_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_11_fu_2450_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_12_fu_2476_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_13_fu_2502_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_14_fu_2528_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_15_fu_2554_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_16_fu_2580_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_17_fu_2606_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_18_fu_2632_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_19_fu_2658_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_1_fu_2190_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_20_fu_2684_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_21_fu_2710_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_22_fu_2736_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_23_fu_2762_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_24_fu_2788_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_25_fu_2814_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_26_fu_2840_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_27_fu_2866_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_28_fu_2892_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_29_fu_2918_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_2_fu_2216_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_30_fu_2944_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_31_fu_2970_p2              |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_3_fu_2242_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_4_fu_2268_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_5_fu_2294_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_6_fu_2320_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_7_fu_2346_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_8_fu_2372_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_9_fu_2398_p2               |       xor|   0|  0|     2|           1|           1|
    |xor_ln22_fu_2164_p2                 |       xor|   0|  0|     2|           1|           1|
    |xor_ln97_fu_1290_p2                 |       xor|   0|  0|     2|           1|           2|
    +------------------------------------+----------+----+---+------+------------+------------+
    |Total                               |          |   0|  0| 10618|        3451|        3094|
    +------------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+------+-----------+-----+-----------+
    |                    Name                   |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                                  |  2693|        597|    1|        597|
    |ap_done                                    |     9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                    |     9|          2|    1|          2|
    |ap_phi_mux_empty_47_phi_fu_823_p4          |    14|          3|  512|       1536|
    |ap_phi_mux_empty_48_phi_fu_842_p4          |     9|          2|  512|       1024|
    |ap_phi_mux_m_0_phi_fu_582_p4               |     9|          2|   64|        128|
    |ap_phi_mux_min_haming_dis_2_phi_fu_864_p4  |     9|          2|   32|         64|
    |ap_phi_mux_music_index_1_phi_fu_852_p4     |     9|          2|   32|         64|
    |ap_phi_mux_p_in_22_phi_fu_813_p4           |    14|          3|  512|       1536|
    |ap_phi_mux_p_in_24_phi_fu_833_p4           |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_36_reg_621      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_37_reg_639      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_38_reg_657      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_39_reg_675      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_40_reg_693      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_41_reg_711      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_42_reg_729      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_43_reg_747      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_44_reg_765      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_empty_45_reg_783      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_0_reg_612        |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_10_reg_702       |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_12_reg_720       |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_14_reg_738       |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_16_reg_756       |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_18_reg_774       |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_2_reg_630        |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_4_reg_648        |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_6_reg_666        |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter0_p_in_8_reg_684        |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter1_empty_46_reg_801      |    14|          3|  512|       1536|
    |ap_phi_reg_pp1_iter1_empty_48_reg_839      |     9|          2|  512|       1024|
    |ap_phi_reg_pp1_iter1_p_in_20_reg_792       |    14|          3|  512|       1536|
    |ap_phi_reg_pp1_iter1_p_in_24_reg_830       |     9|          2|  512|       1024|
    |aximm0_ARADDR                              |    26|          5|   64|        320|
    |aximm0_ARLEN                               |    14|          3|   32|         96|
    |aximm0_blk_n_AR                            |     9|          2|    1|          2|
    |aximm0_blk_n_R                             |     9|          2|    1|          2|
    |aximm1_blk_n_AR                            |     9|          2|    1|          2|
    |aximm1_blk_n_R                             |     9|          2|    1|          2|
    |aximm2_ARADDR                              |    14|          3|   64|        192|
    |aximm2_blk_n_AR                            |     9|          2|    1|          2|
    |aximm2_blk_n_R                             |     9|          2|    1|          2|
    |bit_reg_555                                |     9|          2|    7|         14|
    |empty_47_reg_820                           |    14|          3|  512|       1536|
    |flame_index_reg_465                        |     9|          2|    7|         14|
    |gmem_blk_n_AW                              |     9|          2|    1|          2|
    |gmem_blk_n_B                               |     9|          2|    1|          2|
    |gmem_blk_n_W                               |     9|          2|    1|          2|
    |haming_dis_screen_reg_566                  |     9|          2|    7|         14|
    |i_1_reg_521                                |     9|          2|   64|        128|
    |m_0_reg_578                                |     9|          2|   64|        128|
    |min_haming_dis_2_reg_860                   |     9|          2|   32|         64|
    |min_haming_dis_reg_530                     |     9|          2|   32|         64|
    |music_index_1_reg_848                      |     9|          2|   32|         64|
    |music_index_3_i_lcssa_lcssa_reg_872        |     9|          2|   32|         64|
    |music_index_reg_542                        |     9|          2|   32|         64|
    |p_in_22_reg_810                            |    14|          3|  512|       1536|
    |plram0_ARADDR                              |    20|          4|   64|        256|
    |plram0_ARLEN                               |    14|          3|   32|         96|
    |plram0_blk_n_AR                            |     9|          2|    1|          2|
    |plram0_blk_n_R                             |     9|          2|    1|          2|
    |shiftreg80_0_reg_601                       |     9|          2|  448|        896|
    |shiftreg_0_reg_590                         |     9|          2|  448|        896|
    |tempA32_V_3_reg_477                        |     9|          2|   32|         64|
    |tempB32_V_3_reg_487                        |     9|          2|   32|         64|
    |top_1_reg_510                              |     9|          2|   32|         64|
    +-------------------------------------------+------+-----------+-----+-----------+
    |Total                                      |  3360|        743|17059|      38233|
    +-------------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+-----+----+-----+-----------+
    |                  Name                 |  FF | LUT| Bits| Const Bits|
    +---------------------------------------+-----+----+-----+-----------+
    |FP_DB_read_reg_3325                    |   64|   0|   64|          0|
    |add_ln104_2_reg_3530                   |    6|   0|    6|          0|
    |add_ln105_2_reg_3541                   |    6|   0|    6|          0|
    |add_ln106_2_reg_3551                   |    6|   0|    6|          0|
    |add_ln124_1_reg_3792                   |   64|   0|   64|          0|
    |add_ln181_reg_3380                     |    7|   0|    7|          0|
    |add_ln184_3_reg_3401                   |    6|   0|    6|          0|
    |add_ln23_14_reg_3827                   |    5|   0|    5|          0|
    |add_ln23_29_reg_3832                   |    5|   0|    5|          0|
    |add_ln97_2_reg_3476                    |   64|   0|   64|          0|
    |ap_CS_fsm                              |  596|   0|  596|          0|
    |ap_done_reg                            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                  |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                  |    0|   0|    1|          1|
    |ap_phi_reg_pp1_iter0_empty_36_reg_621  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_37_reg_639  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_38_reg_657  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_39_reg_675  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_40_reg_693  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_41_reg_711  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_42_reg_729  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_43_reg_747  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_44_reg_765  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_empty_45_reg_783  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_0_reg_612    |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_10_reg_702   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_12_reg_720   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_14_reg_738   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_16_reg_756   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_18_reg_774   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_2_reg_630    |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_4_reg_648    |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_6_reg_666    |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter0_p_in_8_reg_684    |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter1_empty_46_reg_801  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter1_empty_48_reg_839  |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter1_p_in_20_reg_792   |  512|   0|  512|          0|
    |ap_phi_reg_pp1_iter1_p_in_24_reg_830   |  512|   0|  512|          0|
    |ap_rst_n_inv                           |    1|   0|    1|          0|
    |ap_rst_reg_1                           |    1|   0|    1|          0|
    |ap_rst_reg_2                           |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                  |    0|   0|    1|          1|
    |aximm0_addr_1_read_reg_3572            |  512|   0|  512|          0|
    |aximm0_addr_2_read_reg_3582            |  512|   0|  512|          0|
    |aximm0_addr_3_read_12_reg_3812         |  512|   0|  512|          0|
    |aximm0_addr_read_reg_3562              |  512|   0|  512|          0|
    |aximm1_addr_read_reg_3496              |   32|   0|   32|          0|
    |aximm1_addr_reg_3481                   |   64|   0|   64|          0|
    |aximm2_addr_1_reg_3444                 |   64|   0|   64|          0|
    |aximm2_addr_read_reg_3434              |   32|   0|   32|          0|
    |aximm2_addr_reg_3428                   |   64|   0|   64|          0|
    |bit_reg_555                            |    7|   0|    7|          0|
    |empty_34_reg_3635                      |    4|   0|    4|          0|
    |empty_47_reg_820                       |  512|   0|  512|          0|
    |end_reg_3450                           |   32|   0|   32|          0|
    |flame_index_reg_465                    |    7|   0|    7|          0|
    |gmem_addr_reg_3490                     |   64|   0|   64|          0|
    |haming_dis_screen_reg_566              |    7|   0|    7|          0|
    |hash_table_pointer_read_reg_3314       |   64|   0|   64|          0|
    |hash_table_read_reg_3320               |   64|   0|   64|          0|
    |henkan_V_reg_3412                      |   32|   0|   32|          0|
    |i_1_reg_521                            |   64|   0|   64|          0|
    |icmp_ln116_reg_3610                    |    1|   0|    1|          0|
    |icmp_ln124_reg_3748                    |    1|   0|    1|          0|
    |icmp_ln128_1_reg_3650                  |    1|   0|    1|          0|
    |icmp_ln128_2_reg_3664                  |    1|   0|    1|          0|
    |icmp_ln128_3_reg_3678                  |    1|   0|    1|          0|
    |icmp_ln128_4_reg_3692                  |    1|   0|    1|          0|
    |icmp_ln128_5_reg_3696                  |    1|   0|    1|          0|
    |icmp_ln128_6_reg_3700                  |    1|   0|    1|          0|
    |icmp_ln128_7_reg_3704                  |    1|   0|    1|          0|
    |icmp_ln128_reg_3646                    |    1|   0|    1|          0|
    |icmp_ln181_reg_3376                    |    1|   0|    1|          0|
    |icmp_ln78_reg_3424                     |    1|   0|    1|          0|
    |m_0_reg_578                            |   64|   0|   64|          0|
    |min_haming_dis_2_reg_860               |   32|   0|   32|          0|
    |min_haming_dis_reg_530                 |   32|   0|   32|          0|
    |music_index_1_reg_848                  |   32|   0|   32|          0|
    |music_index_3_i_lcssa_lcssa_reg_872    |   32|   0|   32|          0|
    |music_index_3_i_lcssa_phi_reg_498      |   32|   0|   32|          0|
    |music_index_reg_542                    |   32|   0|   32|          0|
    |music_number_reg_3614                  |   25|   0|   25|          0|
    |p_Result_5_reg_3419                    |   96|   0|   96|          0|
    |p_Result_7_reg_3592                    |   96|   0|   96|          0|
    |p_in_22_reg_810                        |  512|   0|  512|          0|
    |plram0_addr_1_read_reg_3396            |  512|   0|  512|          0|
    |plram0_addr_read_12_reg_3807           |  512|   0|  512|          0|
    |plram0_addr_reg_3355                   |   64|   0|   64|          0|
    |query_read_reg_3333                    |   64|   0|   64|          0|
    |reg_884                                |  512|   0|  512|          0|
    |reg_894                                |  512|   0|  512|          0|
    |reg_904                                |  512|   0|  512|          0|
    |reg_914                                |  512|   0|  512|          0|
    |select_ln97_reg_3468                   |   33|   0|   33|          0|
    |shiftreg80_0_reg_601                   |  448|   0|  448|          0|
    |shiftreg_0_reg_590                     |  448|   0|  448|          0|
    |tempA32_V_3_reg_477                    |   32|   0|   32|          0|
    |tempA32_V_reg_3361                     |   32|   0|   32|          0|
    |tempB32_V_3_reg_487                    |   32|   0|   32|          0|
    |tempB32_V_reg_3366                     |   32|   0|   32|          0|
    |tempC32_V_reg_3406                     |   32|   0|   32|          0|
    |top_1_reg_510                          |   32|   0|   32|          0|
    |top_3_reg_3457                         |   32|   0|   32|          0|
    |trunc_ln104_3_reg_3509                 |   58|   0|   58|          0|
    |trunc_ln104_4_reg_3504                 |    4|   0|    4|          0|
    |trunc_ln104_reg_3348                   |    6|   0|    6|          0|
    |trunc_ln105_1_reg_3525                 |   58|   0|   58|          0|
    |trunc_ln105_reg_3520                   |    4|   0|    4|          0|
    |trunc_ln106_1_reg_3546                 |   58|   0|   58|          0|
    |trunc_ln169_1_reg_3338                 |   58|   0|   58|          0|
    |trunc_ln184_2_reg_3385                 |   58|   0|   58|          0|
    |trunc_ln184_reg_3343                   |    6|   0|    6|          0|
    |trunc_ln97_1_reg_3587                  |    6|   0|    6|          0|
    |trunc_ln9_reg_3619                     |   58|   0|   58|          0|
    |v1_V_reg_3567                          |   32|   0|   32|          0|
    |v2_V_reg_3577                          |   32|   0|   32|          0|
    |zext_ln121_reg_3630                    |   25|   0|   32|          7|
    +---------------------------------------+-----+----+-----+-----------+
    |Total                                  |22098|   0|22107|          9|
    +---------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|   table_serch|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|   table_serch|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|   table_serch|  return value|
|m_axi_plram0_AWVALID   |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWREADY   |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWADDR    |  out|   64|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWID      |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWLEN     |  out|    8|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWSIZE    |  out|    3|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWBURST   |  out|    2|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWLOCK    |  out|    2|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWCACHE   |  out|    4|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWPROT    |  out|    3|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWQOS     |  out|    4|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWREGION  |  out|    4|          m_axi|        plram0|       pointer|
|m_axi_plram0_AWUSER    |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_WVALID    |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_WREADY    |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_WDATA     |  out|  512|          m_axi|        plram0|       pointer|
|m_axi_plram0_WSTRB     |  out|   64|          m_axi|        plram0|       pointer|
|m_axi_plram0_WLAST     |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_WID       |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_WUSER     |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARVALID   |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARREADY   |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARADDR    |  out|   64|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARID      |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARLEN     |  out|    8|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARSIZE    |  out|    3|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARBURST   |  out|    2|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARLOCK    |  out|    2|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARCACHE   |  out|    4|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARPROT    |  out|    3|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARQOS     |  out|    4|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARREGION  |  out|    4|          m_axi|        plram0|       pointer|
|m_axi_plram0_ARUSER    |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_RVALID    |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_RREADY    |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_RDATA     |   in|  512|          m_axi|        plram0|       pointer|
|m_axi_plram0_RLAST     |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_RID       |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_RUSER     |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_RRESP     |   in|    2|          m_axi|        plram0|       pointer|
|m_axi_plram0_BVALID    |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_BREADY    |  out|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_BRESP     |   in|    2|          m_axi|        plram0|       pointer|
|m_axi_plram0_BID       |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_plram0_BUSER     |   in|    1|          m_axi|        plram0|       pointer|
|m_axi_aximm0_AWVALID   |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWREADY   |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWADDR    |  out|   64|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWID      |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWLEN     |  out|    8|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWSIZE    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWBURST   |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWLOCK    |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWCACHE   |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWPROT    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWQOS     |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWREGION  |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_AWUSER    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WVALID    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WREADY    |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WDATA     |  out|  512|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WSTRB     |  out|   64|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WLAST     |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WID       |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_WUSER     |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARVALID   |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARREADY   |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARADDR    |  out|   64|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARID      |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARLEN     |  out|    8|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARSIZE    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARBURST   |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARLOCK    |  out|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARCACHE   |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARPROT    |  out|    3|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARQOS     |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARREGION  |  out|    4|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_ARUSER    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RVALID    |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RREADY    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RDATA     |   in|  512|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RLAST     |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RID       |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RUSER     |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_RRESP     |   in|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BVALID    |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BREADY    |  out|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BRESP     |   in|    2|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BID       |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm0_BUSER     |   in|    1|          m_axi|        aximm0|       pointer|
|m_axi_aximm1_AWVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WVALID    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WREADY    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WDATA     |  out|   32|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WSTRB     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WLAST     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WID       |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WUSER     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RDATA     |   in|   32|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RLAST     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RUSER     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BUSER     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm2_AWVALID   |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWREADY   |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWADDR    |  out|   64|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWID      |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWLEN     |  out|    8|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWSIZE    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWBURST   |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWLOCK    |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWCACHE   |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWPROT    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWQOS     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWREGION  |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWUSER    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WVALID    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WREADY    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WDATA     |  out|   32|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WSTRB     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WLAST     |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WID       |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WUSER     |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARVALID   |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARREADY   |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARADDR    |  out|   64|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARID      |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARLEN     |  out|    8|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARSIZE    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARBURST   |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARLOCK    |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARCACHE   |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARPROT    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARQOS     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARREGION  |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARUSER    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RVALID    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RREADY    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RDATA     |   in|   32|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RLAST     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RID       |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RUSER     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RRESP     |   in|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BVALID    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BREADY    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BRESP     |   in|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BID       |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BUSER     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

