# Reading C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/D_FF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:37 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 01:09:37 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/MEM_WB_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:09:37 on Dec 01,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/MEM_WB_Reg.sv 
# -- Compiling module MEM_WB_Reg
# -- Compiling module MEM_WB_Reg_tb
# 
# Top level modules:
# 	MEM_WB_Reg_tb
# End time: 01:09:37 on Dec 01,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.MEM_WB_Reg_tb
# vsim work.MEM_WB_Reg_tb 
# Start time: 01:09:51 on Dec 01,2022
# Loading sv_std.std
# Loading work.MEM_WB_Reg_tb
# Loading work.MEM_WB_Reg
# Loading work.D_FF
add wave -position end  sim:/MEM_WB_Reg_tb/targetReg_WB
add wave -position end  sim:/MEM_WB_Reg_tb/targetReg_MEM
add wave -position end  sim:/MEM_WB_Reg_tb/rd2_WB
add wave -position end  sim:/MEM_WB_Reg_tb/rd2_MEM
add wave -position end  sim:/MEM_WB_Reg_tb/memToReg_WB
add wave -position end  sim:/MEM_WB_Reg_tb/memToReg_MEM
add wave -position end  sim:/MEM_WB_Reg_tb/RegWrite_WB
add wave -position end  sim:/MEM_WB_Reg_tb/RegWrite_MEM
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gerin  Hostname: ULTRA-PC  ProcessID: 41564
#           Attempting to use alternate WLF file "./wlft07180i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft07180i
add wave -position 0  sim:/MEM_WB_Reg_tb/clk
run -all
# ** Note: $stop    : C:/Users/Gerin/Documents/GitHub/EE469_Labs/MEM_WB_Reg.sv(89)
#    Time: 250 ps  Iteration: 1  Instance: /MEM_WB_Reg_tb
# Break in Module MEM_WB_Reg_tb at C:/Users/Gerin/Documents/GitHub/EE469_Labs/MEM_WB_Reg.sv line 89
# wrong # args: should be "load file ?pkg? ?interp?"
# End time: 01:10:36 on Dec 01,2022, Elapsed time: 0:00:45
# Errors: 1, Warnings: 2
