{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 21:04:17 2021 " "Info: Processing started: Thu May 13 21:04:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "couter-with-pr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file couter-with-pr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 couter-with-pr " "Info: Found entity 1: couter-with-pr" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "couter-with-pr " "Info: Elaborating entity \"couter-with-pr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst2 " "Warning: Converted tri-state buffer \"inst2\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 136 160 208 168 "inst2" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst25 " "Warning: Converted tri-state buffer \"inst25\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 88 384 432 120 "inst25" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst26 " "Warning: Converted tri-state buffer \"inst26\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 24 624 672 56 "inst26" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst27 " "Warning: Converted tri-state buffer \"inst27\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -48 840 888 -16 "inst27" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst28 " "Warning: Converted tri-state buffer \"inst28\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -112 1080 1128 -80 "inst28" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst29 " "Warning: Converted tri-state buffer \"inst29\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -168 1312 1360 -136 "inst29" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst30 " "Warning: Converted tri-state buffer \"inst30\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -248 1528 1576 -216 "inst30" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "inst31 " "Warning: Converted tri-state buffer \"inst31\" feeding internal logic into a wire" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { -104 1744 1792 -72 "inst31" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst3 inst3~_emulated inst3~latch " "Warning (13310): Register \"inst3\" is converted into an equivalent circuit using register \"inst3~_emulated\" and latch \"inst3~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 256 320 336 "inst3" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst8 inst8~_emulated inst8~latch " "Warning (13310): Register \"inst8\" is converted into an equivalent circuit using register \"inst8~_emulated\" and latch \"inst8~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 472 536 336 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst9 inst9~_emulated inst9~latch " "Warning (13310): Register \"inst9\" is converted into an equivalent circuit using register \"inst9~_emulated\" and latch \"inst9~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 696 760 336 "inst9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst10 inst10~_emulated inst10~latch " "Warning (13310): Register \"inst10\" is converted into an equivalent circuit using register \"inst10~_emulated\" and latch \"inst10~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 920 984 336 "inst10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst11 inst11~_emulated inst11~latch " "Warning (13310): Register \"inst11\" is converted into an equivalent circuit using register \"inst11~_emulated\" and latch \"inst11~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1152 1216 336 "inst11" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst12 inst12~_emulated inst12~latch " "Warning (13310): Register \"inst12\" is converted into an equivalent circuit using register \"inst12~_emulated\" and latch \"inst12~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1384 1448 336 "inst12" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst13 inst13~_emulated inst13~latch " "Warning (13310): Register \"inst13\" is converted into an equivalent circuit using register \"inst13~_emulated\" and latch \"inst13~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1608 1672 336 "inst13" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "inst14 inst14~_emulated inst14~latch " "Warning (13310): Register \"inst14\" is converted into an equivalent circuit using register \"inst14~_emulated\" and latch \"inst14~latch\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 256 1824 1888 336 "inst14" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "Warning (15610): No output dependent on input pin \"en\"" {  } { { "couter-with-pr.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/GaoYue/counter/couter-with-pr.bdf" { { 64 -48 120 80 "en" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 21:04:18 2021 " "Info: Processing ended: Thu May 13 21:04:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
