$date
	Tue Apr 30 08:53:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DELAY_tb $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 " in0 $end
$var wire 1 # w_0 $end
$var wire 1 $ out $end
$scope module DELAY_0 $end
$var wire 1 ! clk $end
$var wire 1 " i_data $end
$var wire 1 # o_data $end
$var wire 1 % rst $end
$var reg 1 & r_data $end
$upscope $end
$scope module DELAY_1 $end
$var wire 1 ! clk $end
$var wire 1 # i_data $end
$var wire 1 $ o_data $end
$var wire 1 ' rst $end
$var reg 1 ( r_data $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
0'
x&
0%
x$
x#
0"
0!
$end
#1
0#
0&
1!
#2
0!
1"
#3
0$
0(
1#
1&
1!
#4
0!
#5
1$
1(
1!
#6
0!
#7
0#
0&
1!
0"
#8
0!
#9
0$
0(
1!
#10
0!
#11
1!
#12
0!
