Out-of-order RISC-V (RV32IM) core in SystemVerilog as part of final capstone `mp_ooo` for ECE411: Computer Organization & Design at the University of Illinois Urbana-Champaign.

See [ECE 411 Final Report](<mp_ooo/ECE411%20Final%20Report.pdf>) for full writeup.
