Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Mon Jan 13 19:04:50 2025
| Host             : localhost.localdomain running 64-bit openSUSE Leap 15.4
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.610        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.507        |
| Device Static (W)        | 0.104        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.2         |
| Junction Temperature (C) | 27.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.032 |        3 |       --- |             --- |
| Slice Logic    |     0.085 |    12372 |       --- |             --- |
|   LUT as Logic |     0.077 |     4616 |     63400 |            7.28 |
|   Register     |     0.005 |     4731 |    126800 |            3.73 |
|   F7/F8 Muxes  |     0.003 |     1521 |     63400 |            2.40 |
|   CARRY4       |    <0.001 |       64 |     15850 |            0.40 |
|   Others       |     0.000 |      464 |       --- |             --- |
| Signals        |     0.110 |     8134 |       --- |             --- |
| Block RAM      |     0.276 |       68 |       135 |           50.37 |
| I/O            |     0.003 |        5 |       210 |            2.38 |
| Static Power   |     0.104 |          |           |                 |
| Total          |     0.610 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.503 |       0.483 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.023 |       0.021 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------+--------+-----------------+
| Clock   | Domain | Constraint (ns) |
+---------+--------+-----------------+
| sys_clk | clk    |            10.0 |
+---------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------+-----------+
| Name       | Power (W) |
+------------+-----------+
| top        |     0.507 |
|   AES      |     0.501 |
|     a1     |     0.011 |
|       S4_0 |     0.006 |
|     a10    |     0.004 |
|       S4_0 |     0.003 |
|     a2     |     0.014 |
|       S4_0 |     0.008 |
|     a3     |     0.013 |
|       S4_0 |     0.007 |
|     a4     |     0.014 |
|       S4_0 |     0.007 |
|     a5     |     0.013 |
|       S4_0 |     0.007 |
|     a6     |     0.013 |
|       S4_0 |     0.007 |
|     a7     |     0.013 |
|       S4_0 |     0.007 |
|     a8     |     0.013 |
|       S4_0 |     0.007 |
|     a9     |     0.013 |
|       S4_0 |     0.007 |
|     r1     |     0.016 |
|       t0   |     0.003 |
|       t1   |     0.003 |
|       t2   |     0.003 |
|       t3   |     0.003 |
|     r2     |     0.041 |
|       t0   |     0.011 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.007 |
|     r3     |     0.043 |
|       t0   |     0.010 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.010 |
|     r4     |     0.042 |
|       t0   |     0.010 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.010 |
|     r5     |     0.042 |
|       t0   |     0.010 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.010 |
|     r6     |     0.042 |
|       t0   |     0.010 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.010 |
|     r7     |     0.042 |
|       t0   |     0.010 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.010 |
|     r8     |     0.042 |
|       t0   |     0.010 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.010 |
|     r9     |     0.041 |
|       t0   |     0.010 |
|       t1   |     0.010 |
|       t2   |     0.010 |
|       t3   |     0.010 |
|     rf     |     0.021 |
|       S4_1 |     0.004 |
|       S4_2 |     0.004 |
|       S4_3 |     0.004 |
|       S4_4 |     0.004 |
+------------+-----------+


