# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FREQUENCY_CALCULATOR.srcs/sim_1/new/REGI_TB.vhd" \

# Do not sort compile order
nosort
