-- Do not edit!
-- Generated from nut/include/arch/cm3/stm/vendor/stm32*.h

nutarch_cm3_stm32f2 =
{
   {
   name = "nutarch_cm3_stm32f2_family",
   options =
      {
         {
            macro = "STM32F205xx",
            requires = {"HW_MCU_STM32F205xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_411",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_HASH_RNG_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=81",
               "HWDEF += -DSTM32DIE=411",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f205xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f217_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f217_dma.h>\"",
            },
         },
         {
            macro = "STM32F207xx",
            requires = {"HW_MCU_STM32F207xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_411",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_HASH_RNG_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=81",
               "HWDEF += -DSTM32DIE=411",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f207xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f217_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f217_dma.h>\"",
            },
         },
         {
            macro = "STM32F215xx",
            requires = {"HW_MCU_STM32F215xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_411",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=81",
               "HWDEF += -DSTM32DIE=411",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f215xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f217_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f217_dma.h>\"",
            },
         },
         {
            macro = "STM32F217xx",
            requires = {"HW_MCU_STM32F217xx"},
            default = 1,
            provides =
            {
               "HW_MCU_STM32_DIE_411",
               "HW_NONMASKABLEINT_STM32",
               "HW_HARDFAULT_STM32",
               "HW_MEMORYMANAGEMENT_STM32",
               "HW_BUSFAULT_STM32",
               "HW_USAGEFAULT_STM32",
               "HW_SVCALL_STM32",
               "HW_DEBUGMONITOR_STM32",
               "HW_PENDSV_STM32",
               "HW_SYSTICK_STM32",
               "HW_WWDG_STM32",
               "HW_PVD_STM32",
               "HW_TAMP_STAMP_STM32",
               "HW_RTC_WKUP_STM32",
               "HW_FLASH_STM32",
               "HW_RCC_STM32",
               "HW_EXTI0_STM32",
               "HW_EXTI1_STM32",
               "HW_EXTI2_STM32",
               "HW_EXTI3_STM32",
               "HW_EXTI4_STM32",
               "HW_DMA1_STREAM0_STM32",
               "HW_DMA1_STREAM1_STM32",
               "HW_DMA1_STREAM2_STM32",
               "HW_DMA1_STREAM3_STM32",
               "HW_DMA1_STREAM4_STM32",
               "HW_DMA1_STREAM5_STM32",
               "HW_DMA1_STREAM6_STM32",
               "HW_ADC_STM32",
               "HW_CAN1_TX_STM32",
               "HW_CAN1_RX0_STM32",
               "HW_CAN1_RX1_STM32",
               "HW_CAN1_SCE_STM32",
               "HW_EXTI9_5_STM32",
               "HW_TIM1_STM32",
               "HW_TIM9_STM32",
               "HW_TIM1_BRK_TIM9_STM32",
               "HW_TIM10_STM32",
               "HW_TIM1_UP_TIM10_STM32",
               "HW_TIM11_STM32",
               "HW_TIM1_TRG_COM_TIM11_STM32",
               "HW_TIM1_CC_STM32",
               "HW_TIM2_STM32",
               "HW_TIM3_STM32",
               "HW_TIM4_STM32",
               "HW_I2C1_EV_STM32",
               "HW_I2C1_STM32",
               "HW_I2C1_ER_STM32",
               "HW_I2C2_EV_STM32",
               "HW_I2C2_STM32",
               "HW_I2C2_ER_STM32",
               "HW_SPI1_STM32",
               "HW_SPI2_STM32",
               "HW_USART1_STM32",
               "HW_UART1_STM32",
               "HW_USART2_STM32",
               "HW_UART2_STM32",
               "HW_USART3_STM32",
               "HW_UART3_STM32",
               "HW_EXTI15_10_STM32",
               "HW_RTC_ALARM_STM32",
               "HW_OTG_FS_WKUP_STM32",
               "HW_TIM8_STM32",
               "HW_TIM12_STM32",
               "HW_TIM8_BRK_TIM12_STM32",
               "HW_TIM13_STM32",
               "HW_TIM8_UP_TIM13_STM32",
               "HW_TIM14_STM32",
               "HW_TIM8_TRG_COM_TIM14_STM32",
               "HW_TIM8_CC_STM32",
               "HW_DMA1_STREAM7_STM32",
               "HW_FSMC_STM32",
               "HW_SDIO_STM32",
               "HW_TIM5_STM32",
               "HW_SPI3_STM32",
               "HW_UART4_STM32",
               "HW_UART5_STM32",
               "HW_TIM6_STM32",
               "HW_TIM6_DAC_STM32",
               "HW_TIM7_STM32",
               "HW_DMA2_STREAM0_STM32",
               "HW_DMA2_STREAM1_STM32",
               "HW_DMA2_STREAM2_STM32",
               "HW_DMA2_STREAM3_STM32",
               "HW_DMA2_STREAM4_STM32",
               "HW_ETH_STM32",
               "HW_ETH_WKUP_STM32",
               "HW_CAN2_TX_STM32",
               "HW_CAN2_RX0_STM32",
               "HW_CAN2_RX1_STM32",
               "HW_CAN2_SCE_STM32",
               "HW_OTG_FS_STM32",
               "HW_DMA2_STREAM5_STM32",
               "HW_DMA2_STREAM6_STM32",
               "HW_DMA2_STREAM7_STM32",
               "HW_USART6_STM32",
               "HW_UART6_STM32",
               "HW_I2C3_EV_STM32",
               "HW_I2C3_STM32",
               "HW_I2C3_ER_STM32",
               "HW_OTG_HS_EP1_OUT_STM32",
               "HW_OTG_HS_EP1_IN_STM32",
               "HW_OTG_HS_WKUP_STM32",
               "HW_OTG_HS_STM32",
               "HW_DCMI_STM32",
               "HW_CRYP_STM32",
               "HW_HASH_RNG_STM32",
               "HW_BKPSRAM_STM32",
               "HW_TIM2_32BIT_STM32",
               "HW_TIM5_32BIT_STM32",
            },
            file = "include/cfg/arch.h",
            makedefs =
            {
               "UCPFLAGS+=-DIRQn_MAX=81",
               "HWDEF += -DSTM32DIE=411",
               "HWDEF += -DVENDOR=\"<arch/cm3/stm/vendor/stm32f217xx.h>\"",
               "HWDEF += -DPINMUXHEADER=\"<arch/cm3/stm/generated/stm32f217_pinmux.h>\"",
               "HWDEF += -DDMACHANNELHEADER=\"<arch/cm3/stm/generated/stm32f217_dma.h>\"",
            },
         },
      }
   }
}
