verilog work "trig_generator.v"
