Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/d4_16enTB_isim_beh.exe -prj C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/d4_16enTB_beh.prj work.d4_16enTB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/../d4_16en.vhd" into library work
Parsing VHDL file "C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/../Testbenches/d4_16enTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity d4_16en [d4_16en_default]
Compiling architecture behavior of entity d4_16entb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/James/Documents/Xlink_projects/lab6_projects/lab6_experiment1/d4_16enTB_isim_beh.exe
Fuse Memory Usage: 33932 KB
Fuse CPU Usage: 515 ms
