// Seed: 2367581235
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output tri id_2,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    input tri id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    output tri1 id_14
);
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1,
    output wire  id_2
);
  always @(1 or posedge 1 or id_0) begin
    id_1 <= 1;
  end
  module_0(
      id_2, id_0, id_2, id_0, id_0, id_2, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_0, id_2
  );
endmodule
