<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64FastISel.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64FastISel.cpp.html'>AArch64FastISel.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch6464FastISel.cpp - AArch64 FastISel implementation ------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines the AArch64-specific support for the FastISel class. Some</i></td></tr>
<tr><th id="10">10</th><td><i>// of the target-specific code is generated by tablegen in the file</i></td></tr>
<tr><th id="11">11</th><td><i>// AArch64GenFastISel.inc, which is #included here.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64CallingConvention.h.html">"AArch64CallingConvention.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64Subtarget.h.html">"AArch64Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="Utils/AArch64BaseInfo.h.html">"Utils/AArch64BaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/APFloat.h.html">"llvm/ADT/APFloat.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/Analysis/BranchProbabilityInfo.h.html">"llvm/Analysis/BranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/FastISel.h.html">"llvm/CodeGen/FastISel.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html">"llvm/CodeGen/FunctionLoweringInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html">"llvm/CodeGen/RuntimeLibcalls.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/CodeGen/ValueTypes.h.html">"llvm/CodeGen/ValueTypes.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/IR/Argument.h.html">"llvm/IR/Argument.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/IR/Attributes.h.html">"llvm/IR/Attributes.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/IR/BasicBlock.h.html">"llvm/IR/BasicBlock.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/IR/CallingConv.h.html">"llvm/IR/CallingConv.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/IR/Constant.h.html">"llvm/IR/Constant.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/IR/DataLayout.h.html">"llvm/IR/DataLayout.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html">"llvm/IR/GetElementPtrTypeIterator.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/IR/GlobalValue.h.html">"llvm/IR/GlobalValue.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/IR/InstrTypes.h.html">"llvm/IR/InstrTypes.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/IR/Instruction.h.html">"llvm/IR/Instruction.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/IR/Instructions.h.html">"llvm/IR/Instructions.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/IR/IntrinsicInst.h.html">"llvm/IR/IntrinsicInst.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/IR/Intrinsics.h.html">"llvm/IR/Intrinsics.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/IR/Operator.h.html">"llvm/IR/Operator.h"</a></u></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="../../../include/llvm/IR/Type.h.html">"llvm/IR/Type.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="../../../include/llvm/IR/User.h.html">"llvm/IR/User.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../../include/llvm/IR/Value.h.html">"llvm/IR/Value.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../../include/llvm/Support/AtomicOrdering.h.html">"llvm/Support/AtomicOrdering.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../../include/llvm/Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../include/llvm/Support/MachineValueType.h.html">"llvm/Support/MachineValueType.h"</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="69">69</th><td><u>#include &lt;algorithm&gt;</u></td></tr>
<tr><th id="70">70</th><td><u>#include &lt;cassert&gt;</u></td></tr>
<tr><th id="71">71</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="72">72</th><td><u>#include &lt;iterator&gt;</u></td></tr>
<tr><th id="73">73</th><td><u>#include &lt;utility&gt;</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><b>namespace</b> {</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel" data-ref-filename="llvm..FastISel">FastISel</a> {</td></tr>
<tr><th id="80">80</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</dfn> {</td></tr>
<tr><th id="81">81</th><td>  <b>public</b>:</td></tr>
<tr><th id="82">82</th><td>    <b>using</b> <dfn class="tu typedef" id="(anonymousnamespace)::AArch64FastISel::Address::BaseKind" title='(anonymous namespace)::AArch64FastISel::Address::BaseKind' data-type='enum BaseKind' data-ref="(anonymousnamespace)::AArch64FastISel::Address::BaseKind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..BaseKind">BaseKind</dfn> = <b>enum</b> {</td></tr>
<tr><th id="83">83</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::AArch64FastISel::Address::RegBase" title='(anonymous namespace)::AArch64FastISel::Address::RegBase' data-type='0' data-ref="(anonymousnamespace)::AArch64FastISel::Address::RegBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..RegBase">RegBase</dfn>,</td></tr>
<tr><th id="84">84</th><td>      <dfn class="tu enum" id="(anonymousnamespace)::AArch64FastISel::Address::FrameIndexBase" title='(anonymous namespace)::AArch64FastISel::Address::FrameIndexBase' data-type='1' data-ref="(anonymousnamespace)::AArch64FastISel::Address::FrameIndexBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..FrameIndexBase">FrameIndexBase</dfn></td></tr>
<tr><th id="85">85</th><td>    };</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <b>private</b>:</td></tr>
<tr><th id="88">88</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::AArch64FastISel::Address::BaseKind" title='(anonymous namespace)::AArch64FastISel::Address::BaseKind' data-type='enum BaseKind' data-ref="(anonymousnamespace)::AArch64FastISel::Address::BaseKind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..BaseKind">BaseKind</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::Kind" title='(anonymous namespace)::AArch64FastISel::Address::Kind' data-type='(anonymous namespace)::AArch64FastISel::Address::BaseKind' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Kind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Kind">Kind</dfn> = <a class="tu enum" href="#(anonymousnamespace)::AArch64FastISel::Address::RegBase" title='(anonymous namespace)::AArch64FastISel::Address::RegBase' data-ref="(anonymousnamespace)::AArch64FastISel::Address::RegBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..RegBase">RegBase</a>;</td></tr>
<tr><th id="89">89</th><td>    <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::ExtType" title='(anonymous namespace)::AArch64FastISel::Address::ExtType' data-type='AArch64_AM::ShiftExtendType' data-ref="(anonymousnamespace)::AArch64FastISel::Address::ExtType" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..ExtType">ExtType</dfn> = <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="90">90</th><td>    <b>union</b> {</td></tr>
<tr><th id="91">91</th><td>      <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" title='(anonymous namespace)::AArch64FastISel::Address::(anonymous union)::Reg' data-type='unsigned int' data-ref="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..(anonymous)..Reg">Reg</dfn>;</td></tr>
<tr><th id="92">92</th><td>      <em>int</em> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::FI" title='(anonymous namespace)::AArch64FastISel::Address::(anonymous union)::FI' data-type='int' data-ref="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::FI" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..(anonymous)..FI">FI</dfn>;</td></tr>
<tr><th id="93">93</th><td>    } <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::Base" title='(anonymous namespace)::AArch64FastISel::Address::Base' data-type='union (anonymous union at /fast/tmp/llvm-proj-12/llvm/lib/Target/AArch64/AArch64FastISel.cpp:90:5)' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Base" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Base">Base</dfn>;</td></tr>
<tr><th id="94">94</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::OffsetReg" title='(anonymous namespace)::AArch64FastISel::Address::OffsetReg' data-type='unsigned int' data-ref="(anonymousnamespace)::AArch64FastISel::Address::OffsetReg" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..OffsetReg">OffsetReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="95">95</th><td>    <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::Shift" title='(anonymous namespace)::AArch64FastISel::Address::Shift' data-type='unsigned int' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Shift" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Shift">Shift</dfn> = <var>0</var>;</td></tr>
<tr><th id="96">96</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::Offset" title='(anonymous namespace)::AArch64FastISel::Address::Offset' data-type='int64_t' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Offset" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Offset">Offset</dfn> = <var>0</var>;</td></tr>
<tr><th id="97">97</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Address::GV" title='(anonymous namespace)::AArch64FastISel::Address::GV' data-type='const llvm::GlobalValue *' data-ref="(anonymousnamespace)::AArch64FastISel::Address::GV" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..GV">GV</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <b>public</b>:</td></tr>
<tr><th id="100">100</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-type='void (anonymous namespace)::AArch64FastISel::Address::Address()' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev">Address</dfn>() { <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Base" title='(anonymous namespace)::AArch64FastISel::Address::Base' data-use='m' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Base" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Base">Base</a>.<a class="tu ref field" href="#(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" title='(anonymous namespace)::AArch64FastISel::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..(anonymous)..Reg">Reg</a> = <var>0</var>; }</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" title='(anonymous namespace)::AArch64FastISel::Address::setKind' data-type='void (anonymous namespace)::AArch64FastISel::Address::setKind((anonymous namespace)::AArch64FastISel::Address::BaseKind K)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE">setKind</dfn>(<a class="tu typedef" href="#(anonymousnamespace)::AArch64FastISel::Address::BaseKind" title='(anonymous namespace)::AArch64FastISel::Address::BaseKind' data-type='enum BaseKind' data-ref="(anonymousnamespace)::AArch64FastISel::Address::BaseKind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..BaseKind">BaseKind</a> <dfn class="local col1 decl" id="1K" title='K' data-type='(anonymous namespace)::AArch64FastISel::Address::BaseKind' data-ref="1K" data-ref-filename="1K">K</dfn>) { <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Kind" title='(anonymous namespace)::AArch64FastISel::Address::Kind' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Kind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Kind">Kind</a> = <a class="local col1 ref" href="#1K" title='K' data-ref="1K" data-ref-filename="1K">K</a>; }</td></tr>
<tr><th id="103">103</th><td>    <a class="tu typedef" href="#(anonymousnamespace)::AArch64FastISel::Address::BaseKind" title='(anonymous namespace)::AArch64FastISel::Address::BaseKind' data-type='enum BaseKind' data-ref="(anonymousnamespace)::AArch64FastISel::Address::BaseKind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..BaseKind">BaseKind</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel7Address7getKindEv" title='(anonymous namespace)::AArch64FastISel::Address::getKind' data-type='(anonymous namespace)::AArch64FastISel::Address::BaseKind (anonymous namespace)::AArch64FastISel::Address::getKind() const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address7getKindEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address7getKindEv">getKind</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Kind" title='(anonymous namespace)::AArch64FastISel::Address::Kind' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Kind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Kind">Kind</a>; }</td></tr>
<tr><th id="104">104</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-type='void (anonymous namespace)::AArch64FastISel::Address::setExtendType(AArch64_AM::ShiftExtendType E)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</dfn>(<span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col2 decl" id="2E" title='E' data-type='AArch64_AM::ShiftExtendType' data-ref="2E" data-ref-filename="2E">E</dfn>) { <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::ExtType" title='(anonymous namespace)::AArch64FastISel::Address::ExtType' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::ExtType" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..ExtType">ExtType</a> = <a class="local col2 ref" href="#2E" title='E' data-ref="2E" data-ref-filename="2E">E</a>; }</td></tr>
<tr><th id="105">105</th><td>    <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-type='AArch64_AM::ShiftExtendType (anonymous namespace)::AArch64FastISel::Address::getExtendType() const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::ExtType" title='(anonymous namespace)::AArch64FastISel::Address::ExtType' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::ExtType" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..ExtType">ExtType</a>; }</td></tr>
<tr><th id="106">106</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isRegBase' data-type='bool (anonymous namespace)::AArch64FastISel::Address::isRegBase() const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv">isRegBase</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Kind" title='(anonymous namespace)::AArch64FastISel::Address::Kind' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Kind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Kind">Kind</a> == <a class="tu enum" href="#(anonymousnamespace)::AArch64FastISel::Address::RegBase" title='(anonymous namespace)::AArch64FastISel::Address::RegBase' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::RegBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..RegBase">RegBase</a>; }</td></tr>
<tr><th id="107">107</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isFIBase' data-type='bool (anonymous namespace)::AArch64FastISel::Address::isFIBase() const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv">isFIBase</dfn>() <em>const</em> { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Kind" title='(anonymous namespace)::AArch64FastISel::Address::Kind' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Kind" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Kind">Kind</a> == <a class="tu enum" href="#(anonymousnamespace)::AArch64FastISel::Address::FrameIndexBase" title='(anonymous namespace)::AArch64FastISel::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::FrameIndexBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..FrameIndexBase">FrameIndexBase</a>; }</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-type='void (anonymous namespace)::AArch64FastISel::Address::setReg(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="3Reg" title='Reg' data-type='unsigned int' data-ref="3Reg" data-ref-filename="3Reg">Reg</dfn>) {</td></tr>
<tr><th id="110">110</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isRegBase() &amp;&amp; <q>"Invalid base register access!"</q>);</td></tr>
<tr><th id="111">111</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Base" title='(anonymous namespace)::AArch64FastISel::Address::Base' data-use='m' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Base" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Base">Base</a>.<a class="tu ref field" href="#(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" title='(anonymous namespace)::AArch64FastISel::Address::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..(anonymous)..Reg">Reg</a> = <a class="local col3 ref" href="#3Reg" title='Reg' data-ref="3Reg" data-ref-filename="3Reg">Reg</a>;</td></tr>
<tr><th id="112">112</th><td>    }</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <em>unsigned</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-type='unsigned int (anonymous namespace)::AArch64FastISel::Address::getReg() const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="115">115</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isRegBase() &amp;&amp; <q>"Invalid base register access!"</q>);</td></tr>
<tr><th id="116">116</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Base" title='(anonymous namespace)::AArch64FastISel::Address::Base' data-use='m' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Base" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Base">Base</a>.<a class="tu ref field" href="#(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" title='(anonymous namespace)::AArch64FastISel::Address::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::Reg" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..(anonymous)..Reg">Reg</a>;</td></tr>
<tr><th id="117">117</th><td>    }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-type='void (anonymous namespace)::AArch64FastISel::Address::setOffsetReg(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="4Reg" title='Reg' data-type='unsigned int' data-ref="4Reg" data-ref-filename="4Reg">Reg</dfn>) {</td></tr>
<tr><th id="120">120</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::OffsetReg" title='(anonymous namespace)::AArch64FastISel::Address::OffsetReg' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::OffsetReg" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..OffsetReg">OffsetReg</a> = <a class="local col4 ref" href="#4Reg" title='Reg' data-ref="4Reg" data-ref-filename="4Reg">Reg</a>;</td></tr>
<tr><th id="121">121</th><td>    }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>    <em>unsigned</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-type='unsigned int (anonymous namespace)::AArch64FastISel::Address::getOffsetReg() const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</dfn>() <em>const</em> {</td></tr>
<tr><th id="124">124</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::OffsetReg" title='(anonymous namespace)::AArch64FastISel::Address::OffsetReg' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::OffsetReg" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..OffsetReg">OffsetReg</a>;</td></tr>
<tr><th id="125">125</th><td>    }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address5setFIEj" title='(anonymous namespace)::AArch64FastISel::Address::setFI' data-type='void (anonymous namespace)::AArch64FastISel::Address::setFI(unsigned int FI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address5setFIEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address5setFIEj">setFI</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5FI" title='FI' data-type='unsigned int' data-ref="5FI" data-ref-filename="5FI">FI</dfn>) {</td></tr>
<tr><th id="128">128</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isFIBase() &amp;&amp; <q>"Invalid base frame index  access!"</q>);</td></tr>
<tr><th id="129">129</th><td>      <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Base" title='(anonymous namespace)::AArch64FastISel::Address::Base' data-use='m' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Base" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Base">Base</a>.<a class="tu ref field" href="#(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::FI" title='(anonymous namespace)::AArch64FastISel::Address::(anonymous union)::FI' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::FI" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..(anonymous)..FI">FI</a> = <a class="local col5 ref" href="#5FI" title='FI' data-ref="5FI" data-ref-filename="5FI">FI</a>;</td></tr>
<tr><th id="130">130</th><td>    }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>    <em>unsigned</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv" title='(anonymous namespace)::AArch64FastISel::Address::getFI' data-type='unsigned int (anonymous namespace)::AArch64FastISel::Address::getFI() const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv">getFI</dfn>() <em>const</em> {</td></tr>
<tr><th id="133">133</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isFIBase() &amp;&amp; <q>"Invalid base frame index access!"</q>);</td></tr>
<tr><th id="134">134</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Base" title='(anonymous namespace)::AArch64FastISel::Address::Base' data-use='m' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Base" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Base">Base</a>.<a class="tu ref field" href="#(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::FI" title='(anonymous namespace)::AArch64FastISel::Address::(anonymous union)::FI' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::(anonymous)::FI" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..(anonymous)..FI">FI</a>;</td></tr>
<tr><th id="135">135</th><td>    }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-type='void (anonymous namespace)::AArch64FastISel::Address::setOffset(int64_t O)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="6O" title='O' data-type='int64_t' data-ref="6O" data-ref-filename="6O">O</dfn>) { <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Offset" title='(anonymous namespace)::AArch64FastISel::Address::Offset' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Offset" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Offset">Offset</a> = <a class="local col6 ref" href="#6O" title='O' data-ref="6O" data-ref-filename="6O">O</a>; }</td></tr>
<tr><th id="138">138</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-type='int64_t (anonymous namespace)::AArch64FastISel::Address::getOffset()' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</dfn>() { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Offset" title='(anonymous namespace)::AArch64FastISel::Address::Offset' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Offset" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Offset">Offset</a>; }</td></tr>
<tr><th id="139">139</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" title='(anonymous namespace)::AArch64FastISel::Address::setShift' data-type='void (anonymous namespace)::AArch64FastISel::Address::setShift(unsigned int S)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj">setShift</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="7S" title='S' data-type='unsigned int' data-ref="7S" data-ref-filename="7S">S</dfn>) { <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Shift" title='(anonymous namespace)::AArch64FastISel::Address::Shift' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Shift" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Shift">Shift</a> = <a class="local col7 ref" href="#7S" title='S' data-ref="7S" data-ref-filename="7S">S</a>; }</td></tr>
<tr><th id="140">140</th><td>    <em>unsigned</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" title='(anonymous namespace)::AArch64FastISel::Address::getShift' data-type='unsigned int (anonymous namespace)::AArch64FastISel::Address::getShift()' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv">getShift</dfn>() { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::Shift" title='(anonymous namespace)::AArch64FastISel::Address::Shift' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::Shift" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..Shift">Shift</a>; }</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>    <em>void</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address14setGlobalValueEPKN4llvm11GlobalValueE" title='(anonymous namespace)::AArch64FastISel::Address::setGlobalValue' data-type='void (anonymous namespace)::AArch64FastISel::Address::setGlobalValue(const llvm::GlobalValue * G)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14setGlobalValueEPKN4llvm11GlobalValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14setGlobalValueEPKN4llvm11GlobalValueE">setGlobalValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="8G" title='G' data-type='const llvm::GlobalValue *' data-ref="8G" data-ref-filename="8G">G</dfn>) { <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::GV" title='(anonymous namespace)::AArch64FastISel::Address::GV' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Address::GV" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..GV">GV</a> = <a class="local col8 ref" href="#8G" title='G' data-ref="8G" data-ref-filename="8G">G</a>; }</td></tr>
<tr><th id="143">143</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-type='const llvm::GlobalValue * (anonymous namespace)::AArch64FastISel::Address::getGlobalValue()' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</dfn>() { <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Address::GV" title='(anonymous namespace)::AArch64FastISel::Address::GV' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::GV" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..GV">GV</a>; }</td></tr>
<tr><th id="144">144</th><td>  };</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <i class="doc" data-doc="(anonymousnamespace)::AArch64FastISel::Subtarget">/// Subtarget - Keep a pointer to the AArch64Subtarget around so that we can</i></td></tr>
<tr><th id="147">147</th><td><i class="doc" data-doc="(anonymousnamespace)::AArch64FastISel::Subtarget">  /// make the right decision when generating code for different targets.</i></td></tr>
<tr><th id="148">148</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-type='const llvm::AArch64Subtarget *' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="149">149</th><td>  <a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> *<dfn class="tu decl field" id="(anonymousnamespace)::AArch64FastISel::Context" title='(anonymous namespace)::AArch64FastISel::Context' data-type='llvm::LLVMContext *' data-ref="(anonymousnamespace)::AArch64FastISel::Context" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Context">Context</dfn>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv" title='(anonymous namespace)::AArch64FastISel::fastLowerArguments' data-type='bool (anonymous namespace)::AArch64FastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv">fastLowerArguments</a>() override;</td></tr>
<tr><th id="152">152</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" title='(anonymous namespace)::AArch64FastISel::fastLowerCall' data-type='bool (anonymous namespace)::AArch64FastISel::fastLowerCall(llvm::FastISel::CallLoweringInfo &amp; CLI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE">fastLowerCall</a>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col9 decl" id="9CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="9CLI" data-ref-filename="9CLI">CLI</dfn>) override;</td></tr>
<tr><th id="153">153</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE" title='(anonymous namespace)::AArch64FastISel::fastLowerIntrinsicCall' data-type='bool (anonymous namespace)::AArch64FastISel::fastLowerIntrinsicCall(const llvm::IntrinsicInst * II)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE">fastLowerIntrinsicCall</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst" data-ref-filename="llvm..IntrinsicInst">IntrinsicInst</a> *<dfn class="local col0 decl" id="10II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="10II" data-ref-filename="10II">II</dfn>) override;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>private</b>:</td></tr>
<tr><th id="156">156</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE">// Selection routines.</i></td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectAddSub' data-type='bool (anonymous namespace)::AArch64FastISel::selectAddSub(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE">selectAddSub</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col1 decl" id="11I" title='I' data-type='const llvm::Instruction *' data-ref="11I" data-ref-filename="11I">I</dfn>);</td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectLogicalOp' data-type='bool (anonymous namespace)::AArch64FastISel::selectLogicalOp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE">selectLogicalOp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="12I" title='I' data-type='const llvm::Instruction *' data-ref="12I" data-ref-filename="12I">I</dfn>);</td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectLoad' data-type='bool (anonymous namespace)::AArch64FastISel::selectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE">selectLoad</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col3 decl" id="13I" title='I' data-type='const llvm::Instruction *' data-ref="13I" data-ref-filename="13I">I</dfn>);</td></tr>
<tr><th id="160">160</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectStore' data-type='bool (anonymous namespace)::AArch64FastISel::selectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE">selectStore</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="14I" title='I' data-type='const llvm::Instruction *' data-ref="14I" data-ref-filename="14I">I</dfn>);</td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectBranch' data-type='bool (anonymous namespace)::AArch64FastISel::selectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE">selectBranch</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col5 decl" id="15I" title='I' data-type='const llvm::Instruction *' data-ref="15I" data-ref-filename="15I">I</dfn>);</td></tr>
<tr><th id="162">162</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectIndirectBr' data-type='bool (anonymous namespace)::AArch64FastISel::selectIndirectBr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE">selectIndirectBr</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col6 decl" id="16I" title='I' data-type='const llvm::Instruction *' data-ref="16I" data-ref-filename="16I">I</dfn>);</td></tr>
<tr><th id="163">163</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectCmp' data-type='bool (anonymous namespace)::AArch64FastISel::selectCmp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE">selectCmp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col7 decl" id="17I" title='I' data-type='const llvm::Instruction *' data-ref="17I" data-ref-filename="17I">I</dfn>);</td></tr>
<tr><th id="164">164</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectSelect' data-type='bool (anonymous namespace)::AArch64FastISel::selectSelect(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE">selectSelect</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col8 decl" id="18I" title='I' data-type='const llvm::Instruction *' data-ref="18I" data-ref-filename="18I">I</dfn>);</td></tr>
<tr><th id="165">165</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFPExt' data-type='bool (anonymous namespace)::AArch64FastISel::selectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE">selectFPExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col9 decl" id="19I" title='I' data-type='const llvm::Instruction *' data-ref="19I" data-ref-filename="19I">I</dfn>);</td></tr>
<tr><th id="166">166</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFPTrunc' data-type='bool (anonymous namespace)::AArch64FastISel::selectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE">selectFPTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col0 decl" id="20I" title='I' data-type='const llvm::Instruction *' data-ref="20I" data-ref-filename="20I">I</dfn>);</td></tr>
<tr><th id="167">167</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectFPToInt' data-type='bool (anonymous namespace)::AArch64FastISel::selectFPToInt(const llvm::Instruction * I, bool Signed)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb">selectFPToInt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col1 decl" id="21I" title='I' data-type='const llvm::Instruction *' data-ref="21I" data-ref-filename="21I">I</dfn>, <em>bool</em> <dfn class="local col2 decl" id="22Signed" title='Signed' data-type='bool' data-ref="22Signed" data-ref-filename="22Signed">Signed</dfn>);</td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectIntToFP' data-type='bool (anonymous namespace)::AArch64FastISel::selectIntToFP(const llvm::Instruction * I, bool Signed)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb">selectIntToFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col3 decl" id="23I" title='I' data-type='const llvm::Instruction *' data-ref="23I" data-ref-filename="23I">I</dfn>, <em>bool</em> <dfn class="local col4 decl" id="24Signed" title='Signed' data-type='bool' data-ref="24Signed" data-ref-filename="24Signed">Signed</dfn>);</td></tr>
<tr><th id="169">169</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" title='(anonymous namespace)::AArch64FastISel::selectRem' data-type='bool (anonymous namespace)::AArch64FastISel::selectRem(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj">selectRem</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col5 decl" id="25I" title='I' data-type='const llvm::Instruction *' data-ref="25I" data-ref-filename="25I">I</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="26ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="26ISDOpcode" data-ref-filename="26ISDOpcode">ISDOpcode</dfn>);</td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectRet' data-type='bool (anonymous namespace)::AArch64FastISel::selectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE">selectRet</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col7 decl" id="27I" title='I' data-type='const llvm::Instruction *' data-ref="27I" data-ref-filename="27I">I</dfn>);</td></tr>
<tr><th id="171">171</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectTrunc' data-type='bool (anonymous namespace)::AArch64FastISel::selectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE">selectTrunc</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col8 decl" id="28I" title='I' data-type='const llvm::Instruction *' data-ref="28I" data-ref-filename="28I">I</dfn>);</td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectIntExt' data-type='bool (anonymous namespace)::AArch64FastISel::selectIntExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE">selectIntExt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col9 decl" id="29I" title='I' data-type='const llvm::Instruction *' data-ref="29I" data-ref-filename="29I">I</dfn>);</td></tr>
<tr><th id="173">173</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectMul' data-type='bool (anonymous namespace)::AArch64FastISel::selectMul(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE">selectMul</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col0 decl" id="30I" title='I' data-type='const llvm::Instruction *' data-ref="30I" data-ref-filename="30I">I</dfn>);</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectShift' data-type='bool (anonymous namespace)::AArch64FastISel::selectShift(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE">selectShift</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col1 decl" id="31I" title='I' data-type='const llvm::Instruction *' data-ref="31I" data-ref-filename="31I">I</dfn>);</td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectBitCast' data-type='bool (anonymous namespace)::AArch64FastISel::selectBitCast(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE">selectBitCast</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="32I" title='I' data-type='const llvm::Instruction *' data-ref="32I" data-ref-filename="32I">I</dfn>);</td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFRem' data-type='bool (anonymous namespace)::AArch64FastISel::selectFRem(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE">selectFRem</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col3 decl" id="33I" title='I' data-type='const llvm::Instruction *' data-ref="33I" data-ref-filename="33I">I</dfn>);</td></tr>
<tr><th id="177">177</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectSDiv' data-type='bool (anonymous namespace)::AArch64FastISel::selectSDiv(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE">selectSDiv</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="34I" title='I' data-type='const llvm::Instruction *' data-ref="34I" data-ref-filename="34I">I</dfn>);</td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectGetElementPtr' data-type='bool (anonymous namespace)::AArch64FastISel::selectGetElementPtr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE">selectGetElementPtr</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col5 decl" id="35I" title='I' data-type='const llvm::Instruction *' data-ref="35I" data-ref-filename="35I">I</dfn>);</td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE" title='(anonymous namespace)::AArch64FastISel::selectAtomicCmpXchg' data-type='bool (anonymous namespace)::AArch64FastISel::selectAtomicCmpXchg(const llvm::AtomicCmpXchgInst * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE">selectAtomicCmpXchg</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicCmpXchgInst" title='llvm::AtomicCmpXchgInst' data-ref="llvm::AtomicCmpXchgInst" data-ref-filename="llvm..AtomicCmpXchgInst">AtomicCmpXchgInst</a> *<dfn class="local col6 decl" id="36I" title='I' data-type='const llvm::AtomicCmpXchgInst *' data-ref="36I" data-ref-filename="36I">I</dfn>);</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">// Utility helper routines.</i></td></tr>
<tr><th id="182">182</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-type='bool (anonymous namespace)::AArch64FastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col7 decl" id="37Ty" title='Ty' data-type='llvm::Type *' data-ref="37Ty" data-ref-filename="37Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col8 decl" id="38VT" title='VT' data-type='llvm::MVT &amp;' data-ref="38VT" data-ref-filename="38VT">VT</dfn>);</td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-type='bool (anonymous namespace)::AArch64FastISel::isTypeSupported(llvm::Type * Ty, llvm::MVT &amp; VT, bool IsVectorAllowed = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col9 decl" id="39Ty" title='Ty' data-type='llvm::Type *' data-ref="39Ty" data-ref-filename="39Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col0 decl" id="40VT" title='VT' data-type='llvm::MVT &amp;' data-ref="40VT" data-ref-filename="40VT">VT</dfn>, <em>bool</em> <dfn class="local col1 decl" id="41IsVectorAllowed" title='IsVectorAllowed' data-type='bool' data-ref="41IsVectorAllowed" data-ref-filename="41IsVectorAllowed">IsVectorAllowed</dfn> = <b>false</b>);</td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-type='bool (anonymous namespace)::AArch64FastISel::isValueAvailable(const llvm::Value * V) const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="42V" title='V' data-type='const llvm::Value *' data-ref="42V" data-ref-filename="42V">V</dfn>) <em>const</em>;</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-type='bool (anonymous namespace)::AArch64FastISel::computeAddress(const llvm::Value * Obj, (anonymous namespace)::AArch64FastISel::Address &amp; Addr, llvm::Type * Ty = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="43Obj" title='Obj' data-type='const llvm::Value *' data-ref="43Obj" data-ref-filename="43Obj">Obj</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col4 decl" id="44Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="44Addr" data-ref-filename="44Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col5 decl" id="45Ty" title='Ty' data-type='llvm::Type *' data-ref="45Ty" data-ref-filename="45Ty">Ty</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" title='(anonymous namespace)::AArch64FastISel::computeCallAddress' data-type='bool (anonymous namespace)::AArch64FastISel::computeCallAddress(const llvm::Value * V, (anonymous namespace)::AArch64FastISel::Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE">computeCallAddress</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="46V" title='V' data-type='const llvm::Value *' data-ref="46V" data-ref-filename="46V">V</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col7 decl" id="47Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="47Addr" data-ref-filename="47Addr">Addr</dfn>);</td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" title='(anonymous namespace)::AArch64FastISel::simplifyAddress' data-type='bool (anonymous namespace)::AArch64FastISel::simplifyAddress((anonymous namespace)::AArch64FastISel::Address &amp; Addr, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE">simplifyAddress</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col8 decl" id="48Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="48Addr" data-ref-filename="48Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="49VT" title='VT' data-type='llvm::MVT' data-ref="49VT" data-ref-filename="49VT">VT</dfn>);</td></tr>
<tr><th id="188">188</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" title='(anonymous namespace)::AArch64FastISel::addLoadStoreOperands' data-type='void (anonymous namespace)::AArch64FastISel::addLoadStoreOperands((anonymous namespace)::AArch64FastISel::Address &amp; Addr, const llvm::MachineInstrBuilder &amp; MIB, MachineMemOperand::Flags Flags, unsigned int ScaleFactor, llvm::MachineMemOperand * MMO)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_">addLoadStoreOperands</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col0 decl" id="50Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="50Addr" data-ref-filename="50Addr">Addr</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col1 decl" id="51MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="51MIB" data-ref-filename="51MIB">MIB</dfn>,</td></tr>
<tr><th id="189">189</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col2 decl" id="52Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="52Flags" data-ref-filename="52Flags">Flags</dfn>,</td></tr>
<tr><th id="190">190</th><td>                            <em>unsigned</em> <dfn class="local col3 decl" id="53ScaleFactor" title='ScaleFactor' data-type='unsigned int' data-ref="53ScaleFactor" data-ref-filename="53ScaleFactor">ScaleFactor</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="54MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="54MMO" data-ref-filename="54MMO">MMO</dfn>);</td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" title='(anonymous namespace)::AArch64FastISel::isMemCpySmall' data-type='bool (anonymous namespace)::AArch64FastISel::isMemCpySmall(uint64_t Len, unsigned int Alignment)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj">isMemCpySmall</a>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="55Len" title='Len' data-type='uint64_t' data-ref="55Len" data-ref-filename="55Len">Len</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="56Alignment" title='Alignment' data-type='unsigned int' data-ref="56Alignment" data-ref-filename="56Alignment">Alignment</dfn>);</td></tr>
<tr><th id="192">192</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj" title='(anonymous namespace)::AArch64FastISel::tryEmitSmallMemCpy' data-type='bool (anonymous namespace)::AArch64FastISel::tryEmitSmallMemCpy((anonymous namespace)::AArch64FastISel::Address Dest, (anonymous namespace)::AArch64FastISel::Address Src, uint64_t Len, unsigned int Alignment)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj">tryEmitSmallMemCpy</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col7 decl" id="57Dest" title='Dest' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="57Dest" data-ref-filename="57Dest">Dest</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col8 decl" id="58Src" title='Src' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="58Src" data-ref-filename="58Src">Src</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="59Len" title='Len' data-type='uint64_t' data-ref="59Len" data-ref-filename="59Len">Len</dfn>,</td></tr>
<tr><th id="193">193</th><td>                          <em>unsigned</em> <dfn class="local col0 decl" id="60Alignment" title='Alignment' data-type='unsigned int' data-ref="60Alignment" data-ref-filename="60Alignment">Alignment</dfn>);</td></tr>
<tr><th id="194">194</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::AArch64FastISel::foldXALUIntrinsic' data-type='bool (anonymous namespace)::AArch64FastISel::foldXALUIntrinsic(AArch64CC::CondCode &amp; CC, const llvm::Instruction * I, const llvm::Value * Cond)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldXALUIntrinsic</a>(<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> &amp;<dfn class="local col1 decl" id="61CC" title='CC' data-type='AArch64CC::CondCode &amp;' data-ref="61CC" data-ref-filename="61CC">CC</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="62I" title='I' data-type='const llvm::Instruction *' data-ref="62I" data-ref-filename="62I">I</dfn>,</td></tr>
<tr><th id="195">195</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="63Cond" title='Cond' data-type='const llvm::Value *' data-ref="63Cond" data-ref-filename="63Cond">Cond</dfn>);</td></tr>
<tr><th id="196">196</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_" title='(anonymous namespace)::AArch64FastISel::optimizeIntExtLoad' data-type='bool (anonymous namespace)::AArch64FastISel::optimizeIntExtLoad(const llvm::Instruction * I, llvm::MVT RetVT, llvm::MVT SrcVT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_">optimizeIntExtLoad</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="64I" title='I' data-type='const llvm::Instruction *' data-ref="64I" data-ref-filename="64I">I</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="65RetVT" title='RetVT' data-type='llvm::MVT' data-ref="65RetVT" data-ref-filename="65RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="66SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="66SrcVT" data-ref-filename="66SrcVT">SrcVT</dfn>);</td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE" title='(anonymous namespace)::AArch64FastISel::optimizeSelect' data-type='bool (anonymous namespace)::AArch64FastISel::optimizeSelect(const llvm::SelectInst * SI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE">optimizeSelect</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SelectInst" title='llvm::SelectInst' data-ref="llvm::SelectInst" data-ref-filename="llvm..SelectInst">SelectInst</a> *<dfn class="local col7 decl" id="67SI" title='SI' data-type='const llvm::SelectInst *' data-ref="67SI" data-ref-filename="67SI">SI</dfn>);</td></tr>
<tr><th id="198">198</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>bool</em>&gt; <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::getRegForGEPIndex' data-type='std::pair&lt;unsigned int, bool&gt; (anonymous namespace)::AArch64FastISel::getRegForGEPIndex(const llvm::Value * Idx)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE">getRegForGEPIndex</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col8 decl" id="68Idx" title='Idx' data-type='const llvm::Value *' data-ref="68Idx" data-ref-filename="68Idx">Idx</dfn>);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb">// Emit helper routines.</i></td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub(bool UseAdd, llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool SetFlags = false, bool WantResult = true, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAddSub</a>(<em>bool</em> <dfn class="local col9 decl" id="69UseAdd" title='UseAdd' data-type='bool' data-ref="69UseAdd" data-ref-filename="69UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="70RetVT" title='RetVT' data-type='llvm::MVT' data-ref="70RetVT" data-ref-filename="70RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="71LHS" title='LHS' data-type='const llvm::Value *' data-ref="71LHS" data-ref-filename="71LHS">LHS</dfn>,</td></tr>
<tr><th id="202">202</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="72RHS" title='RHS' data-type='const llvm::Value *' data-ref="72RHS" data-ref-filename="72RHS">RHS</dfn>, <em>bool</em> <dfn class="local col3 decl" id="73SetFlags" title='SetFlags' data-type='bool' data-ref="73SetFlags" data-ref-filename="73SetFlags">SetFlags</dfn> = <b>false</b>,</td></tr>
<tr><th id="203">203</th><td>                      <em>bool</em> <dfn class="local col4 decl" id="74WantResult" title='WantResult' data-type='bool' data-ref="74WantResult" data-ref-filename="74WantResult">WantResult</dfn> = <b>true</b>,  <em>bool</em> <dfn class="local col5 decl" id="75IsZExt" title='IsZExt' data-type='bool' data-ref="75IsZExt" data-ref-filename="75IsZExt">IsZExt</dfn> = <b>false</b>);</td></tr>
<tr><th id="204">204</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_rr(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb">emitAddSub_rr</a>(<em>bool</em> <dfn class="local col6 decl" id="76UseAdd" title='UseAdd' data-type='bool' data-ref="76UseAdd" data-ref-filename="76UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="77RetVT" title='RetVT' data-type='llvm::MVT' data-ref="77RetVT" data-ref-filename="77RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="78LHSReg" title='LHSReg' data-type='unsigned int' data-ref="78LHSReg" data-ref-filename="78LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="205">205</th><td>                         <em>bool</em> <dfn class="local col9 decl" id="79LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="79LHSIsKill" data-ref-filename="79LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="80RHSReg" title='RHSReg' data-type='unsigned int' data-ref="80RHSReg" data-ref-filename="80RHSReg">RHSReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="81RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="81RHSIsKill" data-ref-filename="81RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="206">206</th><td>                         <em>bool</em> <dfn class="local col2 decl" id="82SetFlags" title='SetFlags' data-type='bool' data-ref="82SetFlags" data-ref-filename="82SetFlags">SetFlags</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col3 decl" id="83WantResult" title='WantResult' data-type='bool' data-ref="83WantResult" data-ref-filename="83WantResult">WantResult</dfn> = <b>true</b>);</td></tr>
<tr><th id="207">207</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_ri(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</a>(<em>bool</em> <dfn class="local col4 decl" id="84UseAdd" title='UseAdd' data-type='bool' data-ref="84UseAdd" data-ref-filename="84UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="85RetVT" title='RetVT' data-type='llvm::MVT' data-ref="85RetVT" data-ref-filename="85RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86LHSReg" title='LHSReg' data-type='unsigned int' data-ref="86LHSReg" data-ref-filename="86LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="208">208</th><td>                         <em>bool</em> <dfn class="local col7 decl" id="87LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="87LHSIsKill" data-ref-filename="87LHSIsKill">LHSIsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="88Imm" title='Imm' data-type='uint64_t' data-ref="88Imm" data-ref-filename="88Imm">Imm</dfn>, <em>bool</em> <dfn class="local col9 decl" id="89SetFlags" title='SetFlags' data-type='bool' data-ref="89SetFlags" data-ref-filename="89SetFlags">SetFlags</dfn> = <b>false</b>,</td></tr>
<tr><th id="209">209</th><td>                         <em>bool</em> <dfn class="local col0 decl" id="90WantResult" title='WantResult' data-type='bool' data-ref="90WantResult" data-ref-filename="90WantResult">WantResult</dfn> = <b>true</b>);</td></tr>
<tr><th id="210">210</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rs' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_rs(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ShiftType, uint64_t ShiftImm, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rs</a>(<em>bool</em> <dfn class="local col1 decl" id="91UseAdd" title='UseAdd' data-type='bool' data-ref="91UseAdd" data-ref-filename="91UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="92RetVT" title='RetVT' data-type='llvm::MVT' data-ref="92RetVT" data-ref-filename="92RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="93LHSReg" title='LHSReg' data-type='unsigned int' data-ref="93LHSReg" data-ref-filename="93LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="211">211</th><td>                         <em>bool</em> <dfn class="local col4 decl" id="94LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="94LHSIsKill" data-ref-filename="94LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95RHSReg" title='RHSReg' data-type='unsigned int' data-ref="95RHSReg" data-ref-filename="95RHSReg">RHSReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="96RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="96RHSIsKill" data-ref-filename="96RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="212">212</th><td>                         <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col7 decl" id="97ShiftType" title='ShiftType' data-type='AArch64_AM::ShiftExtendType' data-ref="97ShiftType" data-ref-filename="97ShiftType">ShiftType</dfn>,</td></tr>
<tr><th id="213">213</th><td>                         <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="98ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="98ShiftImm" data-ref-filename="98ShiftImm">ShiftImm</dfn>, <em>bool</em> <dfn class="local col9 decl" id="99SetFlags" title='SetFlags' data-type='bool' data-ref="99SetFlags" data-ref-filename="99SetFlags">SetFlags</dfn> = <b>false</b>,</td></tr>
<tr><th id="214">214</th><td>                         <em>bool</em> <dfn class="local col0 decl" id="100WantResult" title='WantResult' data-type='bool' data-ref="100WantResult" data-ref-filename="100WantResult">WantResult</dfn> = <b>true</b>);</td></tr>
<tr><th id="215">215</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rx' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_rx(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ExtType, uint64_t ShiftImm, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rx</a>(<em>bool</em> <dfn class="local col1 decl" id="101UseAdd" title='UseAdd' data-type='bool' data-ref="101UseAdd" data-ref-filename="101UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="102RetVT" title='RetVT' data-type='llvm::MVT' data-ref="102RetVT" data-ref-filename="102RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103LHSReg" title='LHSReg' data-type='unsigned int' data-ref="103LHSReg" data-ref-filename="103LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="216">216</th><td>                         <em>bool</em> <dfn class="local col4 decl" id="104LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="104LHSIsKill" data-ref-filename="104LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="105RHSReg" title='RHSReg' data-type='unsigned int' data-ref="105RHSReg" data-ref-filename="105RHSReg">RHSReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="106RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="106RHSIsKill" data-ref-filename="106RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="217">217</th><td>                          <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col7 decl" id="107ExtType" title='ExtType' data-type='AArch64_AM::ShiftExtendType' data-ref="107ExtType" data-ref-filename="107ExtType">ExtType</dfn>,</td></tr>
<tr><th id="218">218</th><td>                          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="108ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="108ShiftImm" data-ref-filename="108ShiftImm">ShiftImm</dfn>, <em>bool</em> <dfn class="local col9 decl" id="109SetFlags" title='SetFlags' data-type='bool' data-ref="109SetFlags" data-ref-filename="109SetFlags">SetFlags</dfn> = <b>false</b>,</td></tr>
<tr><th id="219">219</th><td>                         <em>bool</em> <dfn class="local col0 decl" id="110WantResult" title='WantResult' data-type='bool' data-ref="110WantResult" data-ref-filename="110WantResult">WantResult</dfn> = <b>true</b>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE">// Emit functions.</i></td></tr>
<tr><th id="222">222</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE" title='(anonymous namespace)::AArch64FastISel::emitCompareAndBranch' data-type='bool (anonymous namespace)::AArch64FastISel::emitCompareAndBranch(const llvm::BranchInst * BI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE">emitCompareAndBranch</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst" data-ref-filename="llvm..BranchInst">BranchInst</a> *<dfn class="local col1 decl" id="111BI" title='BI' data-type='const llvm::BranchInst *' data-ref="111BI" data-ref-filename="111BI">BI</dfn>);</td></tr>
<tr><th id="223">223</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" title='(anonymous namespace)::AArch64FastISel::emitCmp' data-type='bool (anonymous namespace)::AArch64FastISel::emitCmp(const llvm::Value * LHS, const llvm::Value * RHS, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b">emitCmp</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="112LHS" title='LHS' data-type='const llvm::Value *' data-ref="112LHS" data-ref-filename="112LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="113RHS" title='RHS' data-type='const llvm::Value *' data-ref="113RHS" data-ref-filename="113RHS">RHS</dfn>, <em>bool</em> <dfn class="local col4 decl" id="114IsZExt" title='IsZExt' data-type='bool' data-ref="114IsZExt" data-ref-filename="114IsZExt">IsZExt</dfn>);</td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b" title='(anonymous namespace)::AArch64FastISel::emitICmp' data-type='bool (anonymous namespace)::AArch64FastISel::emitICmp(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b">emitICmp</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="115RetVT" title='RetVT' data-type='llvm::MVT' data-ref="115RetVT" data-ref-filename="115RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="116LHS" title='LHS' data-type='const llvm::Value *' data-ref="116LHS" data-ref-filename="116LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="117RHS" title='RHS' data-type='const llvm::Value *' data-ref="117RHS" data-ref-filename="117RHS">RHS</dfn>, <em>bool</em> <dfn class="local col8 decl" id="118IsZExt" title='IsZExt' data-type='bool' data-ref="118IsZExt" data-ref-filename="118IsZExt">IsZExt</dfn>);</td></tr>
<tr><th id="225">225</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitICmp_ri' data-type='bool (anonymous namespace)::AArch64FastISel::emitICmp_ri(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm">emitICmp_ri</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="119RetVT" title='RetVT' data-type='llvm::MVT' data-ref="119RetVT" data-ref-filename="119RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="120LHSReg" title='LHSReg' data-type='unsigned int' data-ref="120LHSReg" data-ref-filename="120LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="121LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="121LHSIsKill" data-ref-filename="121LHSIsKill">LHSIsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="122Imm" title='Imm' data-type='uint64_t' data-ref="122Imm" data-ref-filename="122Imm">Imm</dfn>);</td></tr>
<tr><th id="226">226</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitFCmp' data-type='bool (anonymous namespace)::AArch64FastISel::emitFCmp(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_">emitFCmp</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="123RetVT" title='RetVT' data-type='llvm::MVT' data-ref="123RetVT" data-ref-filename="123RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="124LHS" title='LHS' data-type='const llvm::Value *' data-ref="124LHS" data-ref-filename="124LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col5 decl" id="125RHS" title='RHS' data-type='const llvm::Value *' data-ref="125RHS" data-ref-filename="125RHS">RHS</dfn>);</td></tr>
<tr><th id="227">227</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitLoad' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLoad(llvm::MVT VT, llvm::MVT ResultVT, (anonymous namespace)::AArch64FastISel::Address Addr, bool WantZExt = true, llvm::MachineMemOperand * MMO = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE">emitLoad</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="126VT" title='VT' data-type='llvm::MVT' data-ref="126VT" data-ref-filename="126VT">VT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="127ResultVT" title='ResultVT' data-type='llvm::MVT' data-ref="127ResultVT" data-ref-filename="127ResultVT">ResultVT</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col8 decl" id="128Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="128Addr" data-ref-filename="128Addr">Addr</dfn>, <em>bool</em> <dfn class="local col9 decl" id="129WantZExt" title='WantZExt' data-type='bool' data-ref="129WantZExt" data-ref-filename="129WantZExt">WantZExt</dfn> = <b>true</b>,</td></tr>
<tr><th id="228">228</th><td>                    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="130MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="130MMO" data-ref-filename="130MMO">MMO</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="229">229</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStore' data-type='bool (anonymous namespace)::AArch64FastISel::emitStore(llvm::MVT VT, unsigned int SrcReg, (anonymous namespace)::AArch64FastISel::Address Addr, llvm::MachineMemOperand * MMO = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE">emitStore</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="131VT" title='VT' data-type='llvm::MVT' data-ref="131VT" data-ref-filename="131VT">VT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="132SrcReg" title='SrcReg' data-type='unsigned int' data-ref="132SrcReg" data-ref-filename="132SrcReg">SrcReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col3 decl" id="133Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="133Addr" data-ref-filename="133Addr">Addr</dfn>,</td></tr>
<tr><th id="230">230</th><td>                 <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="134MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="134MMO" data-ref-filename="134MMO">MMO</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="231">231</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStoreRelease' data-type='bool (anonymous namespace)::AArch64FastISel::emitStoreRelease(llvm::MVT VT, unsigned int SrcReg, unsigned int AddrReg, llvm::MachineMemOperand * MMO = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE">emitStoreRelease</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="135VT" title='VT' data-type='llvm::MVT' data-ref="135VT" data-ref-filename="135VT">VT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="136SrcReg" title='SrcReg' data-type='unsigned int' data-ref="136SrcReg" data-ref-filename="136SrcReg">SrcReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="137AddrReg" title='AddrReg' data-type='unsigned int' data-ref="137AddrReg" data-ref-filename="137AddrReg">AddrReg</dfn>,</td></tr>
<tr><th id="232">232</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="138MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="138MMO" data-ref-filename="138MMO">MMO</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="233">233</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitIntExt(llvm::MVT SrcVT, unsigned int SrcReg, llvm::MVT DestVT, bool isZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="139SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="139SrcVT" data-ref-filename="139SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="140SrcReg" title='SrcReg' data-type='unsigned int' data-ref="140SrcReg" data-ref-filename="140SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="141DestVT" title='DestVT' data-type='llvm::MVT' data-ref="141DestVT" data-ref-filename="141DestVT">DestVT</dfn>, <em>bool</em> <dfn class="local col2 decl" id="142isZExt" title='isZExt' data-type='bool' data-ref="142isZExt" data-ref-filename="142isZExt">isZExt</dfn>);</td></tr>
<tr><th id="234">234</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb" title='(anonymous namespace)::AArch64FastISel::emiti1Ext' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emiti1Ext(unsigned int SrcReg, llvm::MVT DestVT, bool isZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb">emiti1Ext</a>(<em>unsigned</em> <dfn class="local col3 decl" id="143SrcReg" title='SrcReg' data-type='unsigned int' data-ref="143SrcReg" data-ref-filename="143SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="144DestVT" title='DestVT' data-type='llvm::MVT' data-ref="144DestVT" data-ref-filename="144DestVT">DestVT</dfn>, <em>bool</em> <dfn class="local col5 decl" id="145isZExt" title='isZExt' data-type='bool' data-ref="145isZExt" data-ref-filename="145isZExt">isZExt</dfn>);</td></tr>
<tr><th id="235">235</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAdd' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAdd(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool SetFlags = false, bool WantResult = true, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAdd</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="146RetVT" title='RetVT' data-type='llvm::MVT' data-ref="146RetVT" data-ref-filename="146RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="147LHS" title='LHS' data-type='const llvm::Value *' data-ref="147LHS" data-ref-filename="147LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col8 decl" id="148RHS" title='RHS' data-type='const llvm::Value *' data-ref="148RHS" data-ref-filename="148RHS">RHS</dfn>,</td></tr>
<tr><th id="236">236</th><td>                   <em>bool</em> <dfn class="local col9 decl" id="149SetFlags" title='SetFlags' data-type='bool' data-ref="149SetFlags" data-ref-filename="149SetFlags">SetFlags</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col0 decl" id="150WantResult" title='WantResult' data-type='bool' data-ref="150WantResult" data-ref-filename="150WantResult">WantResult</dfn> = <b>true</b>,</td></tr>
<tr><th id="237">237</th><td>                   <em>bool</em> <dfn class="local col1 decl" id="151IsZExt" title='IsZExt' data-type='bool' data-ref="151IsZExt" data-ref-filename="151IsZExt">IsZExt</dfn> = <b>false</b>);</td></tr>
<tr><th id="238">238</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" title='(anonymous namespace)::AArch64FastISel::emitAdd_ri_' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAdd_ri_(llvm::MVT VT, unsigned int Op0, bool Op0IsKill, int64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">emitAdd_ri_</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="152VT" title='VT' data-type='llvm::MVT' data-ref="152VT" data-ref-filename="152VT">VT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="153Op0" title='Op0' data-type='unsigned int' data-ref="153Op0" data-ref-filename="153Op0">Op0</dfn>, <em>bool</em> <dfn class="local col4 decl" id="154Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="154Op0IsKill" data-ref-filename="154Op0IsKill">Op0IsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="155Imm" title='Imm' data-type='int64_t' data-ref="155Imm" data-ref-filename="155Imm">Imm</dfn>);</td></tr>
<tr><th id="239">239</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitSub' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSub(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool SetFlags = false, bool WantResult = true, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitSub</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="156RetVT" title='RetVT' data-type='llvm::MVT' data-ref="156RetVT" data-ref-filename="156RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="157LHS" title='LHS' data-type='const llvm::Value *' data-ref="157LHS" data-ref-filename="157LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col8 decl" id="158RHS" title='RHS' data-type='const llvm::Value *' data-ref="158RHS" data-ref-filename="158RHS">RHS</dfn>,</td></tr>
<tr><th id="240">240</th><td>                   <em>bool</em> <dfn class="local col9 decl" id="159SetFlags" title='SetFlags' data-type='bool' data-ref="159SetFlags" data-ref-filename="159SetFlags">SetFlags</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col0 decl" id="160WantResult" title='WantResult' data-type='bool' data-ref="160WantResult" data-ref-filename="160WantResult">WantResult</dfn> = <b>true</b>,</td></tr>
<tr><th id="241">241</th><td>                   <em>bool</em> <dfn class="local col1 decl" id="161IsZExt" title='IsZExt' data-type='bool' data-ref="161IsZExt" data-ref-filename="161IsZExt">IsZExt</dfn> = <b>false</b>);</td></tr>
<tr><th id="242">242</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSubs_rr(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb">emitSubs_rr</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="162RetVT" title='RetVT' data-type='llvm::MVT' data-ref="162RetVT" data-ref-filename="162RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="163LHSReg" title='LHSReg' data-type='unsigned int' data-ref="163LHSReg" data-ref-filename="163LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="164LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="164LHSIsKill" data-ref-filename="164LHSIsKill">LHSIsKill</dfn>,</td></tr>
<tr><th id="243">243</th><td>                       <em>unsigned</em> <dfn class="local col5 decl" id="165RHSReg" title='RHSReg' data-type='unsigned int' data-ref="165RHSReg" data-ref-filename="165RHSReg">RHSReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="166RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="166RHSIsKill" data-ref-filename="166RHSIsKill">RHSIsKill</dfn>, <em>bool</em> <dfn class="local col7 decl" id="167WantResult" title='WantResult' data-type='bool' data-ref="167WantResult" data-ref-filename="167WantResult">WantResult</dfn> = <b>true</b>);</td></tr>
<tr><th id="244">244</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rs' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSubs_rs(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ShiftType, uint64_t ShiftImm, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb">emitSubs_rs</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="168RetVT" title='RetVT' data-type='llvm::MVT' data-ref="168RetVT" data-ref-filename="168RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="169LHSReg" title='LHSReg' data-type='unsigned int' data-ref="169LHSReg" data-ref-filename="169LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="170LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="170LHSIsKill" data-ref-filename="170LHSIsKill">LHSIsKill</dfn>,</td></tr>
<tr><th id="245">245</th><td>                       <em>unsigned</em> <dfn class="local col1 decl" id="171RHSReg" title='RHSReg' data-type='unsigned int' data-ref="171RHSReg" data-ref-filename="171RHSReg">RHSReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="172RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="172RHSIsKill" data-ref-filename="172RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="246">246</th><td>                       <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col3 decl" id="173ShiftType" title='ShiftType' data-type='AArch64_AM::ShiftExtendType' data-ref="173ShiftType" data-ref-filename="173ShiftType">ShiftType</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="174ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="174ShiftImm" data-ref-filename="174ShiftImm">ShiftImm</dfn>,</td></tr>
<tr><th id="247">247</th><td>                       <em>bool</em> <dfn class="local col5 decl" id="175WantResult" title='WantResult' data-type='bool' data-ref="175WantResult" data-ref-filename="175WantResult">WantResult</dfn> = <b>true</b>);</td></tr>
<tr><th id="248">248</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLogicalOp(unsigned int ISDOpc, llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_">emitLogicalOp</a>(<em>unsigned</em> <dfn class="local col6 decl" id="176ISDOpc" title='ISDOpc' data-type='unsigned int' data-ref="176ISDOpc" data-ref-filename="176ISDOpc">ISDOpc</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="177RetVT" title='RetVT' data-type='llvm::MVT' data-ref="177RetVT" data-ref-filename="177RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col8 decl" id="178LHS" title='LHS' data-type='const llvm::Value *' data-ref="178LHS" data-ref-filename="178LHS">LHS</dfn>,</td></tr>
<tr><th id="249">249</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col9 decl" id="179RHS" title='RHS' data-type='const llvm::Value *' data-ref="179RHS" data-ref-filename="179RHS">RHS</dfn>);</td></tr>
<tr><th id="250">250</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLogicalOp_ri(unsigned int ISDOpc, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm">emitLogicalOp_ri</a>(<em>unsigned</em> <dfn class="local col0 decl" id="180ISDOpc" title='ISDOpc' data-type='unsigned int' data-ref="180ISDOpc" data-ref-filename="180ISDOpc">ISDOpc</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="181RetVT" title='RetVT' data-type='llvm::MVT' data-ref="181RetVT" data-ref-filename="181RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="182LHSReg" title='LHSReg' data-type='unsigned int' data-ref="182LHSReg" data-ref-filename="182LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="251">251</th><td>                            <em>bool</em> <dfn class="local col3 decl" id="183LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="183LHSIsKill" data-ref-filename="183LHSIsKill">LHSIsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="184Imm" title='Imm' data-type='uint64_t' data-ref="184Imm" data-ref-filename="184Imm">Imm</dfn>);</td></tr>
<tr><th id="252">252</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_rs' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLogicalOp_rs(unsigned int ISDOpc, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, uint64_t ShiftImm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm">emitLogicalOp_rs</a>(<em>unsigned</em> <dfn class="local col5 decl" id="185ISDOpc" title='ISDOpc' data-type='unsigned int' data-ref="185ISDOpc" data-ref-filename="185ISDOpc">ISDOpc</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="186RetVT" title='RetVT' data-type='llvm::MVT' data-ref="186RetVT" data-ref-filename="186RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="187LHSReg" title='LHSReg' data-type='unsigned int' data-ref="187LHSReg" data-ref-filename="187LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="253">253</th><td>                            <em>bool</em> <dfn class="local col8 decl" id="188LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="188LHSIsKill" data-ref-filename="188LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="189RHSReg" title='RHSReg' data-type='unsigned int' data-ref="189RHSReg" data-ref-filename="189RHSReg">RHSReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="190RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="190RHSIsKill" data-ref-filename="190RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="254">254</th><td>                            <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="191ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="191ShiftImm" data-ref-filename="191ShiftImm">ShiftImm</dfn>);</td></tr>
<tr><th id="255">255</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAnd_ri(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="192RetVT" title='RetVT' data-type='llvm::MVT' data-ref="192RetVT" data-ref-filename="192RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="193LHSReg" title='LHSReg' data-type='unsigned int' data-ref="193LHSReg" data-ref-filename="193LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="194LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="194LHSIsKill" data-ref-filename="194LHSIsKill">LHSIsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="195Imm" title='Imm' data-type='uint64_t' data-ref="195Imm" data-ref-filename="195Imm">Imm</dfn>);</td></tr>
<tr><th id="256">256</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitMul_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitMul_rr(llvm::MVT RetVT, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb">emitMul_rr</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="196RetVT" title='RetVT' data-type='llvm::MVT' data-ref="196RetVT" data-ref-filename="196RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="197Op0" title='Op0' data-type='unsigned int' data-ref="197Op0" data-ref-filename="197Op0">Op0</dfn>, <em>bool</em> <dfn class="local col8 decl" id="198Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="198Op0IsKill" data-ref-filename="198Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="257">257</th><td>                      <em>unsigned</em> <dfn class="local col9 decl" id="199Op1" title='Op1' data-type='unsigned int' data-ref="199Op1" data-ref-filename="199Op1">Op1</dfn>, <em>bool</em> <dfn class="local col0 decl" id="200Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="200Op1IsKill" data-ref-filename="200Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="258">258</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitSMULL_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSMULL_rr(llvm::MVT RetVT, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb">emitSMULL_rr</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="201RetVT" title='RetVT' data-type='llvm::MVT' data-ref="201RetVT" data-ref-filename="201RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="202Op0" title='Op0' data-type='unsigned int' data-ref="202Op0" data-ref-filename="202Op0">Op0</dfn>, <em>bool</em> <dfn class="local col3 decl" id="203Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="203Op0IsKill" data-ref-filename="203Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="259">259</th><td>                        <em>unsigned</em> <dfn class="local col4 decl" id="204Op1" title='Op1' data-type='unsigned int' data-ref="204Op1" data-ref-filename="204Op1">Op1</dfn>, <em>bool</em> <dfn class="local col5 decl" id="205Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="205Op1IsKill" data-ref-filename="205Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="260">260</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitUMULL_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitUMULL_rr(llvm::MVT RetVT, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb">emitUMULL_rr</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="206RetVT" title='RetVT' data-type='llvm::MVT' data-ref="206RetVT" data-ref-filename="206RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="207Op0" title='Op0' data-type='unsigned int' data-ref="207Op0" data-ref-filename="207Op0">Op0</dfn>, <em>bool</em> <dfn class="local col8 decl" id="208Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="208Op0IsKill" data-ref-filename="208Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="261">261</th><td>                        <em>unsigned</em> <dfn class="local col9 decl" id="209Op1" title='Op1' data-type='unsigned int' data-ref="209Op1" data-ref-filename="209Op1">Op1</dfn>, <em>bool</em> <dfn class="local col0 decl" id="210Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="210Op1IsKill" data-ref-filename="210Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="262">262</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitLSL_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSL_rr(llvm::MVT RetVT, unsigned int Op0Reg, bool Op0IsKill, unsigned int Op1Reg, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb">emitLSL_rr</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="211RetVT" title='RetVT' data-type='llvm::MVT' data-ref="211RetVT" data-ref-filename="211RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="212Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="212Op0Reg" data-ref-filename="212Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="213Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="213Op0IsKill" data-ref-filename="213Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="263">263</th><td>                      <em>unsigned</em> <dfn class="local col4 decl" id="214Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="214Op1Reg" data-ref-filename="214Op1Reg">Op1Reg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="215Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="215Op1IsKill" data-ref-filename="215Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="264">264</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSL_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSL_ri(llvm::MVT RetVT, llvm::MVT SrcVT, unsigned int Op0Reg, bool Op0IsKill, uint64_t Imm, bool IsZExt = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb">emitLSL_ri</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="216RetVT" title='RetVT' data-type='llvm::MVT' data-ref="216RetVT" data-ref-filename="216RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="217SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="217SrcVT" data-ref-filename="217SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="218Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="218Op0Reg" data-ref-filename="218Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="219Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="219Op0IsKill" data-ref-filename="219Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="265">265</th><td>                      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="220Imm" title='Imm' data-type='uint64_t' data-ref="220Imm" data-ref-filename="220Imm">Imm</dfn>, <em>bool</em> <dfn class="local col1 decl" id="221IsZExt" title='IsZExt' data-type='bool' data-ref="221IsZExt" data-ref-filename="221IsZExt">IsZExt</dfn> = <b>true</b>);</td></tr>
<tr><th id="266">266</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitLSR_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSR_rr(llvm::MVT RetVT, unsigned int Op0Reg, bool Op0IsKill, unsigned int Op1Reg, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb">emitLSR_rr</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="222RetVT" title='RetVT' data-type='llvm::MVT' data-ref="222RetVT" data-ref-filename="222RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="223Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="223Op0Reg" data-ref-filename="223Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="224Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="224Op0IsKill" data-ref-filename="224Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="267">267</th><td>                      <em>unsigned</em> <dfn class="local col5 decl" id="225Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="225Op1Reg" data-ref-filename="225Op1Reg">Op1Reg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="226Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="226Op1IsKill" data-ref-filename="226Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="268">268</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSR_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSR_ri(llvm::MVT RetVT, llvm::MVT SrcVT, unsigned int Op0Reg, bool Op0IsKill, uint64_t Imm, bool IsZExt = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb">emitLSR_ri</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="227RetVT" title='RetVT' data-type='llvm::MVT' data-ref="227RetVT" data-ref-filename="227RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="228SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="228SrcVT" data-ref-filename="228SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="229Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="229Op0Reg" data-ref-filename="229Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="230Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="230Op0IsKill" data-ref-filename="230Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="269">269</th><td>                      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="231Imm" title='Imm' data-type='uint64_t' data-ref="231Imm" data-ref-filename="231Imm">Imm</dfn>, <em>bool</em> <dfn class="local col2 decl" id="232IsZExt" title='IsZExt' data-type='bool' data-ref="232IsZExt" data-ref-filename="232IsZExt">IsZExt</dfn> = <b>true</b>);</td></tr>
<tr><th id="270">270</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitASR_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitASR_rr(llvm::MVT RetVT, unsigned int Op0Reg, bool Op0IsKill, unsigned int Op1Reg, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb">emitASR_rr</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="233RetVT" title='RetVT' data-type='llvm::MVT' data-ref="233RetVT" data-ref-filename="233RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="234Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="234Op0Reg" data-ref-filename="234Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col5 decl" id="235Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="235Op0IsKill" data-ref-filename="235Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="271">271</th><td>                      <em>unsigned</em> <dfn class="local col6 decl" id="236Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="236Op1Reg" data-ref-filename="236Op1Reg">Op1Reg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="237Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="237Op1IsKill" data-ref-filename="237Op1IsKill">Op1IsKill</dfn>);</td></tr>
<tr><th id="272">272</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitASR_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitASR_ri(llvm::MVT RetVT, llvm::MVT SrcVT, unsigned int Op0Reg, bool Op0IsKill, uint64_t Imm, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb">emitASR_ri</a>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="238RetVT" title='RetVT' data-type='llvm::MVT' data-ref="238RetVT" data-ref-filename="238RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="239SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="239SrcVT" data-ref-filename="239SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="240Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="240Op0Reg" data-ref-filename="240Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="241Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="241Op0IsKill" data-ref-filename="241Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="273">273</th><td>                      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="242Imm" title='Imm' data-type='uint64_t' data-ref="242Imm" data-ref-filename="242Imm">Imm</dfn>, <em>bool</em> <dfn class="local col3 decl" id="243IsZExt" title='IsZExt' data-type='bool' data-ref="243IsZExt" data-ref-filename="243IsZExt">IsZExt</dfn> = <b>false</b>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeInt' data-type='unsigned int (anonymous namespace)::AArch64FastISel::materializeInt(const llvm::ConstantInt * CI, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE">materializeInt</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *<dfn class="local col4 decl" id="244CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="244CI" data-ref-filename="244CI">CI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="245VT" title='VT' data-type='llvm::MVT' data-ref="245VT" data-ref-filename="245VT">VT</dfn>);</td></tr>
<tr><th id="276">276</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeFP' data-type='unsigned int (anonymous namespace)::AArch64FastISel::materializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE">materializeFP</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> *<dfn class="local col6 decl" id="246CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="246CFP" data-ref-filename="246CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="247VT" title='VT' data-type='llvm::MVT' data-ref="247VT" data-ref-filename="247VT">VT</dfn>);</td></tr>
<tr><th id="277">277</th><td>  <em>unsigned</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" title='(anonymous namespace)::AArch64FastISel::materializeGV' data-type='unsigned int (anonymous namespace)::AArch64FastISel::materializeGV(const llvm::GlobalValue * GV)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE">materializeGV</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col8 decl" id="248GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="248GV" data-ref-filename="248GV">GV</dfn>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>  <i>// Call handling routines.</i></td></tr>
<tr><th id="280">280</th><td><b>private</b>:</td></tr>
<tr><th id="281">281</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<a class="tu decl fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" title='(anonymous namespace)::AArch64FastISel::CCAssignFnForCall' data-type='llvm::CCAssignFn * (anonymous namespace)::AArch64FastISel::CCAssignFnForCall(CallingConv::ID CC) const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj">CCAssignFnForCall</a>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col9 decl" id="249CC" title='CC' data-type='CallingConv::ID' data-ref="249CC" data-ref-filename="249CC">CC</dfn>) <em>const</em>;</td></tr>
<tr><th id="282">282</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj" title='(anonymous namespace)::AArch64FastISel::processCallArgs' data-type='bool (anonymous namespace)::AArch64FastISel::processCallArgs(llvm::FastISel::CallLoweringInfo &amp; CLI, SmallVectorImpl&lt;llvm::MVT&gt; &amp; ArgVTs, unsigned int &amp; NumBytes)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj">processCallArgs</a>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col0 decl" id="250CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="250CLI" data-ref-filename="250CLI">CLI</dfn>, <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>&gt; &amp;<dfn class="local col1 decl" id="251ArgVTs" title='ArgVTs' data-type='SmallVectorImpl&lt;llvm::MVT&gt; &amp;' data-ref="251ArgVTs" data-ref-filename="251ArgVTs">ArgVTs</dfn>,</td></tr>
<tr><th id="283">283</th><td>                       <em>unsigned</em> &amp;<dfn class="local col2 decl" id="252NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="252NumBytes" data-ref-filename="252NumBytes">NumBytes</dfn>);</td></tr>
<tr><th id="284">284</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj" title='(anonymous namespace)::AArch64FastISel::finishCall' data-type='bool (anonymous namespace)::AArch64FastISel::finishCall(llvm::FastISel::CallLoweringInfo &amp; CLI, llvm::MVT RetVT, unsigned int NumBytes)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj">finishCall</a>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col3 decl" id="253CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="253CLI" data-ref-filename="253CLI">CLI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="254RetVT" title='RetVT' data-type='llvm::MVT' data-ref="254RetVT" data-ref-filename="254RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="255NumBytes" title='NumBytes' data-type='unsigned int' data-ref="255NumBytes" data-ref-filename="255NumBytes">NumBytes</dfn>);</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><b>public</b>:</td></tr>
<tr><th id="287">287</th><td>  <i  data-doc="_ZN12_GLOBAL__N_115AArch64FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">// Backend specific FastISel code.</i></td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::AArch64FastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::AArch64FastISel::fastMaterializeAlloca(const llvm::AllocaInst * AI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *<dfn class="local col6 decl" id="256AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="256AI" data-ref-filename="256AI">AI</dfn>) override;</td></tr>
<tr><th id="289">289</th><td>  <em>unsigned</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::AArch64FastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::AArch64FastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col7 decl" id="257C" title='C' data-type='const llvm::Constant *' data-ref="257C" data-ref-filename="257C">C</dfn>) override;</td></tr>
<tr><th id="290">290</th><td>  <em>unsigned</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" title='(anonymous namespace)::AArch64FastISel::fastMaterializeFloatZero' data-type='unsigned int (anonymous namespace)::AArch64FastISel::fastMaterializeFloatZero(const llvm::ConstantFP * CF)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE">fastMaterializeFloatZero</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>* <dfn class="local col8 decl" id="258CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="258CF" data-ref-filename="258CF">CF</dfn>) override;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <b>explicit</b> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::AArch64FastISel::AArch64FastISel' data-type='void (anonymous namespace)::AArch64FastISel::AArch64FastISel(llvm::FunctionLoweringInfo &amp; FuncInfo, const llvm::TargetLibraryInfo * LibInfo)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">AArch64FastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" data-ref-filename="llvm..FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col9 decl" id="259FuncInfo" title='FuncInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="259FuncInfo" data-ref-filename="259FuncInfo">FuncInfo</dfn>,</td></tr>
<tr><th id="293">293</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo" data-ref-filename="llvm..TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col0 decl" id="260LibInfo" title='LibInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="260LibInfo" data-ref-filename="260LibInfo">LibInfo</dfn>)</td></tr>
<tr><th id="294">294</th><td>      : <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel" data-ref-filename="llvm..FastISel">FastISel</a><a class="ref fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb" title='llvm::FastISel::FastISel' data-ref="_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb" data-ref-filename="_ZN4llvm8FastISelC1ERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoEb">(</a><a class="local col9 ref" href="#259FuncInfo" title='FuncInfo' data-ref="259FuncInfo" data-ref-filename="259FuncInfo">FuncInfo</a>, <a class="local col0 ref" href="#260LibInfo" title='LibInfo' data-ref="260LibInfo" data-ref-filename="260LibInfo">LibInfo</a>, <i>/*SkipTargetIndependentISel=*/</i><b>true</b>) {</td></tr>
<tr><th id="295">295</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a> =</td></tr>
<tr><th id="296">296</th><td>        &amp;<b>static_cast</b>&lt;<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" data-ref-filename="llvm..AArch64Subtarget">AArch64Subtarget</a> &amp;&gt;(<a class="local col9 ref" href="#259FuncInfo" title='FuncInfo' data-ref="259FuncInfo" data-ref-filename="259FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="297">297</th><td>    <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Context" title='(anonymous namespace)::AArch64FastISel::Context' data-use='w' data-ref="(anonymousnamespace)::AArch64FastISel::Context" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Context">Context</a> = &amp;<a class="local col9 ref" href="#259FuncInfo" title='FuncInfo' data-ref="259FuncInfo" data-ref-filename="259FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn" data-ref-filename="llvm..FunctionLoweringInfo..Fn">Fn</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>();</td></tr>
<tr><th id="298">298</th><td>  }</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::AArch64FastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel21fastSelectInstructionEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col1 decl" id="261I" title='I' data-type='const llvm::Instruction *' data-ref="261I" data-ref-filename="261I">I</dfn>) override;</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><u>#include <a href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html">"AArch64GenFastISel.inc"</a></u></td></tr>
<tr><th id="303">303</th><td>};</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i class="doc" data-doc="_ZL12isIntExtFreePKN4llvm11InstructionE">/// Check if the sign-/zero-extend will be a noop.</i></td></tr>
<tr><th id="308">308</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-type='bool isIntExtFree(const llvm::Instruction * I)' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="5662I" title='I' data-type='const llvm::Instruction *' data-ref="5662I" data-ref-filename="5662I">I</dfn>) {</td></tr>
<tr><th id="309">309</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isa&lt;ZExtInst&gt;(I) || isa&lt;SExtInst&gt;(I)) &amp;&amp;</td></tr>
<tr><th id="310">310</th><td>         <q>"Unexpected integer extend instruction."</q>);</td></tr>
<tr><th id="311">311</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!I-&gt;getType()-&gt;isVectorTy() &amp;&amp; I-&gt;getType()-&gt;isIntegerTy() &amp;&amp;</td></tr>
<tr><th id="312">312</th><td>         <q>"Unexpected value type."</q>);</td></tr>
<tr><th id="313">313</th><td>  <em>bool</em> <dfn class="local col3 decl" id="5663IsZExt" title='IsZExt' data-type='bool' data-ref="5663IsZExt" data-ref-filename="5663IsZExt">IsZExt</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col2 ref" href="#5662I" title='I' data-ref="5662I" data-ref-filename="5662I">I</a>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="5664LI" title='LI' data-type='const llvm::LoadInst *' data-ref="5664LI" data-ref-filename="5664LI"><a class="local col4 ref" href="#5664LI" title='LI' data-ref="5664LI" data-ref-filename="5664LI">LI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst" data-ref-filename="llvm..LoadInst">LoadInst</a>&gt;(<a class="local col2 ref" href="#5662I" title='I' data-ref="5662I" data-ref-filename="5662I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)))</td></tr>
<tr><th id="316">316</th><td>    <b>if</b> (<a class="local col4 ref" href="#5664LI" title='LI' data-ref="5664LI" data-ref-filename="5664LI">LI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="317">317</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="5665Arg" title='Arg' data-type='const llvm::Argument *' data-ref="5665Arg" data-ref-filename="5665Arg"><a class="local col5 ref" href="#5665Arg" title='Arg' data-ref="5665Arg" data-ref-filename="5665Arg">Arg</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a>&gt;(<a class="local col2 ref" href="#5662I" title='I' data-ref="5662I" data-ref-filename="5662I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)))</td></tr>
<tr><th id="320">320</th><td>    <b>if</b> ((<a class="local col3 ref" href="#5663IsZExt" title='IsZExt' data-ref="5663IsZExt" data-ref-filename="5663IsZExt">IsZExt</a> &amp;&amp; <a class="local col5 ref" href="#5665Arg" title='Arg' data-ref="5665Arg" data-ref-filename="5665Arg">Arg</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument11hasZExtAttrEv" title='llvm::Argument::hasZExtAttr' data-ref="_ZNK4llvm8Argument11hasZExtAttrEv" data-ref-filename="_ZNK4llvm8Argument11hasZExtAttrEv">hasZExtAttr</a>()) || (!<a class="local col3 ref" href="#5663IsZExt" title='IsZExt' data-ref="5663IsZExt" data-ref-filename="5663IsZExt">IsZExt</a> &amp;&amp; <a class="local col5 ref" href="#5665Arg" title='Arg' data-ref="5665Arg" data-ref-filename="5665Arg">Arg</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument11hasSExtAttrEv" title='llvm::Argument::hasSExtAttr' data-ref="_ZNK4llvm8Argument11hasSExtAttrEv" data-ref-filename="_ZNK4llvm8Argument11hasSExtAttrEv">hasSExtAttr</a>()))</td></tr>
<tr><th id="321">321</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="322">322</th><td></td></tr>
<tr><th id="323">323</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="324">324</th><td>}</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td><i class="doc" data-doc="_ZL22getImplicitScaleFactorN4llvm3MVTE">/// Determine the implicit scale factor that is applied by a memory</i></td></tr>
<tr><th id="327">327</th><td><i class="doc" data-doc="_ZL22getImplicitScaleFactorN4llvm3MVTE">/// operation for a given value type.</i></td></tr>
<tr><th id="328">328</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL22getImplicitScaleFactorN4llvm3MVTE" title='getImplicitScaleFactor' data-type='unsigned int getImplicitScaleFactor(llvm::MVT VT)' data-ref="_ZL22getImplicitScaleFactorN4llvm3MVTE" data-ref-filename="_ZL22getImplicitScaleFactorN4llvm3MVTE">getImplicitScaleFactor</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="5666VT" title='VT' data-type='llvm::MVT' data-ref="5666VT" data-ref-filename="5666VT">VT</dfn>) {</td></tr>
<tr><th id="329">329</th><td>  <b>switch</b> (<a class="local col6 ref" href="#5666VT" title='VT' data-ref="5666VT" data-ref-filename="5666VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="330">330</th><td>  <b>default</b>:</td></tr>
<tr><th id="331">331</th><td>    <b>return</b> <var>0</var>;    <i>// invalid</i></td></tr>
<tr><th id="332">332</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:  <i>// fall-through</i></td></tr>
<tr><th id="333">333</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="334">334</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="336">336</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="337">337</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <i>// fall-through</i></td></tr>
<tr><th id="338">338</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>:</td></tr>
<tr><th id="339">339</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>: <i>// fall-through</i></td></tr>
<tr><th id="341">341</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>:</td></tr>
<tr><th id="342">342</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="343">343</th><td>  }</td></tr>
<tr><th id="344">344</th><td>}</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" title='(anonymous namespace)::AArch64FastISel::CCAssignFnForCall' data-type='llvm::CCAssignFn * (anonymous namespace)::AArch64FastISel::CCAssignFnForCall(CallingConv::ID CC) const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj">CCAssignFnForCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col7 decl" id="5667CC" title='CC' data-type='CallingConv::ID' data-ref="5667CC" data-ref-filename="5667CC">CC</dfn>) <em>const</em> {</td></tr>
<tr><th id="347">347</th><td>  <b>if</b> (<a class="local col7 ref" href="#5667CC" title='CC' data-ref="5667CC" data-ref-filename="5667CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::WebKit_JS" title='llvm::CallingConv::WebKit_JS' data-ref="llvm::CallingConv::WebKit_JS" data-ref-filename="llvm..CallingConv..WebKit_JS">WebKit_JS</a>)</td></tr>
<tr><th id="348">348</th><td>    <b>return</b> <a class="ref fn" href="AArch64CallingConvention.h.html#_ZN4llvm20CC_AArch64_WebKit_JSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_AArch64_WebKit_JS' data-ref="_ZN4llvm20CC_AArch64_WebKit_JSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" data-ref-filename="_ZN4llvm20CC_AArch64_WebKit_JSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_AArch64_WebKit_JS</a>;</td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col7 ref" href="#5667CC" title='CC' data-ref="5667CC" data-ref-filename="5667CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::GHC" title='llvm::CallingConv::GHC' data-ref="llvm::CallingConv::GHC" data-ref-filename="llvm..CallingConv..GHC">GHC</a>)</td></tr>
<tr><th id="350">350</th><td>    <b>return</b> <a class="ref fn" href="AArch64CallingConvention.h.html#_ZN4llvm14CC_AArch64_GHCEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_AArch64_GHC' data-ref="_ZN4llvm14CC_AArch64_GHCEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" data-ref-filename="_ZN4llvm14CC_AArch64_GHCEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_AArch64_GHC</a>;</td></tr>
<tr><th id="351">351</th><td>  <b>if</b> (<a class="local col7 ref" href="#5667CC" title='CC' data-ref="5667CC" data-ref-filename="5667CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::CFGuard_Check" title='llvm::CallingConv::CFGuard_Check' data-ref="llvm::CallingConv::CFGuard_Check" data-ref-filename="llvm..CallingConv..CFGuard_Check">CFGuard_Check</a>)</td></tr>
<tr><th id="352">352</th><td>    <b>return</b> <a class="ref fn" href="AArch64CallingConvention.h.html#_ZN4llvm30CC_AArch64_Win64_CFGuard_CheckEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_AArch64_Win64_CFGuard_Check' data-ref="_ZN4llvm30CC_AArch64_Win64_CFGuard_CheckEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" data-ref-filename="_ZN4llvm30CC_AArch64_Win64_CFGuard_CheckEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_AArch64_Win64_CFGuard_Check</a>;</td></tr>
<tr><th id="353">353</th><td>  <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" title='llvm::AArch64Subtarget::isTargetDarwin' data-ref="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isTargetDarwinEv">isTargetDarwin</a>() ? <a class="ref fn" href="AArch64CallingConvention.h.html#_ZN4llvm20CC_AArch64_DarwinPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_AArch64_DarwinPCS' data-ref="_ZN4llvm20CC_AArch64_DarwinPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" data-ref-filename="_ZN4llvm20CC_AArch64_DarwinPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_AArch64_DarwinPCS</a> : <a class="ref fn" href="AArch64CallingConvention.h.html#_ZN4llvm16CC_AArch64_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::CC_AArch64_AAPCS' data-ref="_ZN4llvm16CC_AArch64_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" data-ref-filename="_ZN4llvm16CC_AArch64_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">CC_AArch64_AAPCS</a>;</td></tr>
<tr><th id="354">354</th><td>}</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" title='(anonymous namespace)::AArch64FastISel::fastMaterializeAlloca' data-type='unsigned int (anonymous namespace)::AArch64FastISel::fastMaterializeAlloca(const llvm::AllocaInst * AI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel21fastMaterializeAllocaEPKN4llvm10AllocaInstE">fastMaterializeAlloca</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *<dfn class="local col8 decl" id="5668AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="5668AI" data-ref-filename="5668AI">AI</dfn>) {</td></tr>
<tr><th id="357">357</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TLI.getValueType(DL, AI-&gt;getType(), <b>true</b>) == MVT::i64 &amp;&amp;</td></tr>
<tr><th id="358">358</th><td>         <q>"Alloca should always return a pointer."</q>);</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <i>// Don't handle dynamic allocas.</i></td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap" data-ref-filename="llvm..FunctionLoweringInfo..StaticAllocaMap">StaticAllocaMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<a class="local col8 ref" href="#5668AI" title='AI' data-ref="5668AI" data-ref-filename="5668AI">AI</a>))</td></tr>
<tr><th id="362">362</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *, <em>int</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;, const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{constllvm..AllocaInst*,int,llvm..DenseMapInfo{constllvm..AllocaInst*},llvm..detail..DenseMapPair{constllvm..AllocaIn1569864">iterator</a> <dfn class="local col9 decl" id="5669SI" title='SI' data-type='DenseMap&lt;const AllocaInst *, int&gt;::iterator' data-ref="5669SI" data-ref-filename="5669SI">SI</dfn> =</td></tr>
<tr><th id="365">365</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap" data-ref-filename="llvm..FunctionLoweringInfo..StaticAllocaMap">StaticAllocaMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#5668AI" title='AI' data-ref="5668AI" data-ref-filename="5668AI">AI</a>);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <b>if</b> (<a class="local col9 ref" href="#5669SI" title='SI' data-ref="5669SI" data-ref-filename="5669SI">SI</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">!=</a> <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap" data-ref-filename="llvm..FunctionLoweringInfo..StaticAllocaMap">StaticAllocaMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="368">368</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="5670ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5670ResultReg" data-ref-filename="5670ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="369">369</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>),</td></tr>
<tr><th id="370">370</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#5670ResultReg" title='ResultReg' data-ref="5670ResultReg" data-ref-filename="5670ResultReg">ResultReg</a>)</td></tr>
<tr><th id="371">371</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#5669SI" title='SI' data-ref="5669SI" data-ref-filename="5669SI">SI</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;const llvm::AllocaInst *, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="372">372</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="373">373</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="374">374</th><td>    <b>return</b> <a class="local col0 ref" href="#5670ResultReg" title='ResultReg' data-ref="5670ResultReg" data-ref-filename="5670ResultReg">ResultReg</a>;</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="378">378</th><td>}</td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeInt' data-type='unsigned int (anonymous namespace)::AArch64FastISel::materializeInt(const llvm::ConstantInt * CI, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE">materializeInt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *<dfn class="local col1 decl" id="5671CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="5671CI" data-ref-filename="5671CI">CI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="5672VT" title='VT' data-type='llvm::MVT' data-ref="5672VT" data-ref-filename="5672VT">VT</dfn>) {</td></tr>
<tr><th id="381">381</th><td>  <b>if</b> (<a class="local col2 ref" href="#5672VT" title='VT' data-ref="5672VT" data-ref-filename="5672VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgtERKS0_" title='llvm::MVT::operator&gt;' data-ref="_ZNK4llvm3MVTgtERKS0_" data-ref-filename="_ZNK4llvm3MVTgtERKS0_">&gt;</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="382">382</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>  <b>if</b> (!<a class="local col1 ref" href="#5671CI" title='CI' data-ref="5671CI" data-ref-filename="5671CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt6isZeroEv" title='llvm::ConstantInt::isZero' data-ref="_ZNK4llvm11ConstantInt6isZeroEv" data-ref-filename="_ZNK4llvm11ConstantInt6isZeroEv">isZero</a>())</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" title='(anonymous namespace)::AArch64FastISel::fastEmit_i' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm">fastEmit_i</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#5672VT" title='VT' data-ref="5672VT" data-ref-filename="5672VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#5672VT" title='VT' data-ref="5672VT" data-ref-filename="5672VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>, <a class="local col1 ref" href="#5671CI" title='CI' data-ref="5671CI" data-ref-filename="5671CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <i>// Create a copy from the zero register to materialize a "0" value.</i></td></tr>
<tr><th id="388">388</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="5673RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5673RC" data-ref-filename="5673RC">RC</dfn> = (<a class="local col2 ref" href="#5672VT" title='VT' data-ref="5672VT" data-ref-filename="5672VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a></td></tr>
<tr><th id="389">389</th><td>                                                   : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="390">390</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="5674ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="5674ZeroReg" data-ref-filename="5674ZeroReg">ZeroReg</dfn> = (<a class="local col2 ref" href="#5672VT" title='VT' data-ref="5672VT" data-ref-filename="5672VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="391">391</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5675ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5675ResultReg" data-ref-filename="5675ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col3 ref" href="#5673RC" title='RC' data-ref="5673RC" data-ref-filename="5673RC">RC</a>);</td></tr>
<tr><th id="392">392</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>),</td></tr>
<tr><th id="393">393</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5675ResultReg" title='ResultReg' data-ref="5675ResultReg" data-ref-filename="5675ResultReg">ResultReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5674ZeroReg" title='ZeroReg' data-ref="5674ZeroReg" data-ref-filename="5674ZeroReg">ZeroReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="394">394</th><td>  <b>return</b> <a class="local col5 ref" href="#5675ResultReg" title='ResultReg' data-ref="5675ResultReg" data-ref-filename="5675ResultReg">ResultReg</a>;</td></tr>
<tr><th id="395">395</th><td>}</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeFP' data-type='unsigned int (anonymous namespace)::AArch64FastISel::materializeFP(const llvm::ConstantFP * CFP, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE">materializeFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> *<dfn class="local col6 decl" id="5676CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="5676CFP" data-ref-filename="5676CFP">CFP</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="5677VT" title='VT' data-type='llvm::MVT' data-ref="5677VT" data-ref-filename="5677VT">VT</dfn>) {</td></tr>
<tr><th id="398">398</th><td>  <i>// Positive zero (+0.0) has to be materialized with a fmov from the zero</i></td></tr>
<tr><th id="399">399</th><td><i>  // register, because the immediate version of fmov cannot encode zero.</i></td></tr>
<tr><th id="400">400</th><td>  <b>if</b> (<a class="local col6 ref" href="#5676CFP" title='CFP' data-ref="5676CFP" data-ref-filename="5676CFP">CFP</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv" data-ref-filename="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="401">401</th><td>    <b>return</b> <a class="virtual tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" title='(anonymous namespace)::AArch64FastISel::fastMaterializeFloatZero' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE">fastMaterializeFloatZero</a>(<a class="local col6 ref" href="#5676CFP" title='CFP' data-ref="5676CFP" data-ref-filename="5676CFP">CFP</a>);</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <b>if</b> (<a class="local col7 ref" href="#5677VT" title='VT' data-ref="5677VT" data-ref-filename="5677VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a> &amp;&amp; <a class="local col7 ref" href="#5677VT" title='VT' data-ref="5677VT" data-ref-filename="5677VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>)</td></tr>
<tr><th id="404">404</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> <dfn class="local col8 decl" id="5678Val" title='Val' data-type='const llvm::APFloat' data-ref="5678Val" data-ref-filename="5678Val">Val</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKS0_" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKS0_" data-ref-filename="_ZN4llvm7APFloatC1ERKS0_"></a><a class="local col6 ref" href="#5676CFP" title='CFP' data-ref="5676CFP" data-ref-filename="5676CFP">CFP</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>();</td></tr>
<tr><th id="407">407</th><td>  <em>bool</em> <dfn class="local col9 decl" id="5679Is64Bit" title='Is64Bit' data-type='bool' data-ref="5679Is64Bit" data-ref-filename="5679Is64Bit">Is64Bit</dfn> = (<a class="local col7 ref" href="#5677VT" title='VT' data-ref="5677VT" data-ref-filename="5677VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>);</td></tr>
<tr><th id="408">408</th><td>  <i>// This checks to see if we can use FMOV instructions to materialize</i></td></tr>
<tr><th id="409">409</th><td><i>  // a constant, otherwise we have to materialize via the constant pool.</i></td></tr>
<tr><th id="410">410</th><td>  <em>int</em> <dfn class="local col0 decl" id="5680Imm" title='Imm' data-type='int' data-ref="5680Imm" data-ref-filename="5680Imm">Imm</dfn> =</td></tr>
<tr><th id="411">411</th><td>      <a class="local col9 ref" href="#5679Is64Bit" title='Is64Bit' data-ref="5679Is64Bit" data-ref-filename="5679Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE" title='llvm::AArch64_AM::getFP64Imm' data-ref="_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE" data-ref-filename="_ZN4llvm10AArch64_AML10getFP64ImmERKNS_7APFloatE">getFP64Imm</a>(<a class="local col8 ref" href="#5678Val" title='Val' data-ref="5678Val" data-ref-filename="5678Val">Val</a>) : <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE" title='llvm::AArch64_AM::getFP32Imm' data-ref="_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE" data-ref-filename="_ZN4llvm10AArch64_AML10getFP32ImmERKNS_7APFloatE">getFP32Imm</a>(<a class="local col8 ref" href="#5678Val" title='Val' data-ref="5678Val" data-ref-filename="5678Val">Val</a>);</td></tr>
<tr><th id="412">412</th><td>  <b>if</b> (<a class="local col0 ref" href="#5680Imm" title='Imm' data-ref="5680Imm" data-ref-filename="5680Imm">Imm</a> != -<var>1</var>) {</td></tr>
<tr><th id="413">413</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="5681Opc" title='Opc' data-type='unsigned int' data-ref="5681Opc" data-ref-filename="5681Opc">Opc</dfn> = <a class="local col9 ref" href="#5679Is64Bit" title='Is64Bit' data-ref="5679Is64Bit" data-ref-filename="5679Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVDi" title='llvm::AArch64::FMOVDi' data-ref="llvm::AArch64::FMOVDi" data-ref-filename="llvm..AArch64..FMOVDi">FMOVDi</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVSi" title='llvm::AArch64::FMOVSi' data-ref="llvm::AArch64::FMOVSi" data-ref-filename="llvm..AArch64..FMOVSi">FMOVSi</a>;</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm" title='llvm::FastISel::fastEmitInst_i' data-ref="_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm" data-ref-filename="_ZN4llvm8FastISel14fastEmitInst_iEjPKNS_19TargetRegisterClassEm">fastEmitInst_i</a>(<a class="local col1 ref" href="#5681Opc" title='Opc' data-ref="5681Opc" data-ref-filename="5681Opc">Opc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#5677VT" title='VT' data-ref="5677VT" data-ref-filename="5677VT">VT</a>), <a class="local col0 ref" href="#5680Imm" title='Imm' data-ref="5680Imm" data-ref-filename="5680Imm">Imm</a>);</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <i>// For the MachO large code model materialize the FP constant in code.</i></td></tr>
<tr><th id="418">418</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</a>() &amp;&amp; <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM" data-ref-filename="llvm..FastISel..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a>) {</td></tr>
<tr><th id="419">419</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="5682Opc1" title='Opc1' data-type='unsigned int' data-ref="5682Opc1" data-ref-filename="5682Opc1">Opc1</dfn> = <a class="local col9 ref" href="#5679Is64Bit" title='Is64Bit' data-ref="5679Is64Bit" data-ref-filename="5679Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVi64imm" title='llvm::AArch64::MOVi64imm' data-ref="llvm::AArch64::MOVi64imm" data-ref-filename="llvm..AArch64..MOVi64imm">MOVi64imm</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MOVi32imm" title='llvm::AArch64::MOVi32imm' data-ref="llvm::AArch64::MOVi32imm" data-ref-filename="llvm..AArch64..MOVi32imm">MOVi32imm</a>;</td></tr>
<tr><th id="420">420</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="5683RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5683RC" data-ref-filename="5683RC">RC</dfn> = <a class="local col9 ref" href="#5679Is64Bit" title='Is64Bit' data-ref="5679Is64Bit" data-ref-filename="5679Is64Bit">Is64Bit</a> ?</td></tr>
<tr><th id="421">421</th><td>        &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="5684TmpReg" title='TmpReg' data-type='unsigned int' data-ref="5684TmpReg" data-ref-filename="5684TmpReg">TmpReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col3 ref" href="#5683RC" title='RC' data-ref="5683RC" data-ref-filename="5683RC">RC</a>);</td></tr>
<tr><th id="424">424</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#5682Opc1" title='Opc1' data-ref="5682Opc1" data-ref-filename="5682Opc1">Opc1</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5684TmpReg" title='TmpReg' data-ref="5684TmpReg" data-ref-filename="5684TmpReg">TmpReg</a>)</td></tr>
<tr><th id="425">425</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#5676CFP" title='CFP' data-ref="5676CFP" data-ref-filename="5676CFP">CFP</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>().<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZNK4llvm7APFloat14bitcastToAPIntEv" title='llvm::APFloat::bitcastToAPInt' data-ref="_ZNK4llvm7APFloat14bitcastToAPIntEv" data-ref-filename="_ZNK4llvm7APFloat14bitcastToAPIntEv">bitcastToAPInt</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>());</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="5685ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5685ResultReg" data-ref-filename="5685ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#5677VT" title='VT' data-ref="5677VT" data-ref-filename="5677VT">VT</a>));</td></tr>
<tr><th id="428">428</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="429">429</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5685ResultReg" title='ResultReg' data-ref="5685ResultReg" data-ref-filename="5685ResultReg">ResultReg</a>)</td></tr>
<tr><th id="430">430</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5684TmpReg" title='TmpReg' data-ref="5684TmpReg" data-ref-filename="5684TmpReg">TmpReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>    <b>return</b> <a class="local col5 ref" href="#5685ResultReg" title='ResultReg' data-ref="5685ResultReg" data-ref-filename="5685ResultReg">ResultReg</a>;</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i>// Materialize via constant pool.  MachineConstantPool wants an explicit</i></td></tr>
<tr><th id="436">436</th><td><i>  // alignment.</i></td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col6 decl" id="5686Alignment" title='Alignment' data-type='llvm::Align' data-ref="5686Alignment" data-ref-filename="5686Alignment">Alignment</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlign' data-ref="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE">getPrefTypeAlign</a>(<a class="local col6 ref" href="#5676CFP" title='CFP' data-ref="5676CFP" data-ref-filename="5676CFP">CFP</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="5687CPI" title='CPI' data-type='unsigned int' data-ref="5687CPI" data-ref-filename="5687CPI">CPI</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MCP" title='llvm::FastISel::MCP' data-ref="llvm::FastISel::MCP" data-ref-filename="llvm..FastISel..MCP">MCP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" data-ref-filename="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE">getConstantPoolIndex</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col6 ref" href="#5676CFP" title='CFP' data-ref="5676CFP" data-ref-filename="5676CFP">CFP</a>), <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col6 ref" href="#5686Alignment" title='Alignment' data-ref="5686Alignment" data-ref-filename="5686Alignment">Alignment</a>);</td></tr>
<tr><th id="440">440</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="5688ADRPReg" title='ADRPReg' data-type='unsigned int' data-ref="5688ADRPReg" data-ref-filename="5688ADRPReg">ADRPReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>);</td></tr>
<tr><th id="441">441</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>),</td></tr>
<tr><th id="442">442</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#5688ADRPReg" title='ADRPReg' data-ref="5688ADRPReg" data-ref-filename="5688ADRPReg">ADRPReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col7 ref" href="#5687CPI" title='CPI' data-ref="5687CPI" data-ref-filename="5687CPI">CPI</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="5689Opc" title='Opc' data-type='unsigned int' data-ref="5689Opc" data-ref-filename="5689Opc">Opc</dfn> = <a class="local col9 ref" href="#5679Is64Bit" title='Is64Bit' data-ref="5679Is64Bit" data-ref-filename="5679Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>;</td></tr>
<tr><th id="445">445</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="5690ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5690ResultReg" data-ref-filename="5690ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#5677VT" title='VT' data-ref="5677VT" data-ref-filename="5677VT">VT</a>));</td></tr>
<tr><th id="446">446</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#5689Opc" title='Opc' data-ref="5689Opc" data-ref-filename="5689Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#5690ResultReg" title='ResultReg' data-ref="5690ResultReg" data-ref-filename="5690ResultReg">ResultReg</a>)</td></tr>
<tr><th id="447">447</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#5688ADRPReg" title='ADRPReg' data-ref="5688ADRPReg" data-ref-filename="5688ADRPReg">ADRPReg</a>)</td></tr>
<tr><th id="448">448</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col7 ref" href="#5687CPI" title='CPI' data-ref="5687CPI" data-ref-filename="5687CPI">CPI</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>);</td></tr>
<tr><th id="449">449</th><td>  <b>return</b> <a class="local col0 ref" href="#5690ResultReg" title='ResultReg' data-ref="5690ResultReg" data-ref-filename="5690ResultReg">ResultReg</a>;</td></tr>
<tr><th id="450">450</th><td>}</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" title='(anonymous namespace)::AArch64FastISel::materializeGV' data-type='unsigned int (anonymous namespace)::AArch64FastISel::materializeGV(const llvm::GlobalValue * GV)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE">materializeGV</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col1 decl" id="5691GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="5691GV" data-ref-filename="5691GV">GV</dfn>) {</td></tr>
<tr><th id="453">453</th><td>  <i>// We can't handle thread-local variables quickly yet.</i></td></tr>
<tr><th id="454">454</th><td>  <b>if</b> (<a class="local col1 ref" href="#5691GV" title='GV' data-ref="5691GV" data-ref-filename="5691GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue13isThreadLocalEv" title='llvm::GlobalValue::isThreadLocal' data-ref="_ZNK4llvm11GlobalValue13isThreadLocalEv" data-ref-filename="_ZNK4llvm11GlobalValue13isThreadLocalEv">isThreadLocal</a>())</td></tr>
<tr><th id="455">455</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i>// MachO still uses GOT for large code-model accesses, but ELF requires</i></td></tr>
<tr><th id="458">458</th><td><i>  // movz/movk sequences, which FastISel doesn't handle yet.</i></td></tr>
<tr><th id="459">459</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" title='llvm::AArch64Subtarget::useSmallAddressing' data-ref="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv">useSmallAddressing</a>() &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</a>())</td></tr>
<tr><th id="460">460</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="5692OpFlags" title='OpFlags' data-type='unsigned int' data-ref="5692OpFlags" data-ref-filename="5692OpFlags">OpFlags</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" title='llvm::AArch64Subtarget::ClassifyGlobalReference' data-ref="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE" data-ref-filename="_ZNK4llvm16AArch64Subtarget23ClassifyGlobalReferenceEPKNS_11GlobalValueERKNS_13TargetMachineE">ClassifyGlobalReference</a>(<a class="local col1 ref" href="#5691GV" title='GV' data-ref="5691GV" data-ref-filename="5691GV">GV</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM" data-ref-filename="llvm..FastISel..TM">TM</a>);</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col3 decl" id="5693DestEVT" title='DestEVT' data-type='llvm::EVT' data-ref="5693DestEVT" data-ref-filename="5693DestEVT">DestEVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col1 ref" href="#5691GV" title='GV' data-ref="5691GV" data-ref-filename="5691GV">GV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue7getTypeEv" title='llvm::GlobalValue::getType' data-ref="_ZNK4llvm11GlobalValue7getTypeEv" data-ref-filename="_ZNK4llvm11GlobalValue7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="465">465</th><td>  <b>if</b> (!<a class="local col3 ref" href="#5693DestEVT" title='DestEVT' data-ref="5693DestEVT" data-ref-filename="5693DestEVT">DestEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="5694ADRPReg" title='ADRPReg' data-type='unsigned int' data-ref="5694ADRPReg" data-ref-filename="5694ADRPReg">ADRPReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>);</td></tr>
<tr><th id="469">469</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5695ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>  <b>if</b> (<a class="local col2 ref" href="#5692OpFlags" title='OpFlags' data-ref="5692OpFlags" data-ref-filename="5692OpFlags">OpFlags</a> &amp; <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a>) {</td></tr>
<tr><th id="472">472</th><td>    <i>// ADRP + LDRX</i></td></tr>
<tr><th id="473">473</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>),</td></tr>
<tr><th id="474">474</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5694ADRPReg" title='ADRPReg' data-ref="5694ADRPReg" data-ref-filename="5694ADRPReg">ADRPReg</a>)</td></tr>
<tr><th id="475">475</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col1 ref" href="#5691GV" title='GV' data-ref="5691GV" data-ref-filename="5691GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a> | <a class="local col2 ref" href="#5692OpFlags" title='OpFlags' data-ref="5692OpFlags" data-ref-filename="5692OpFlags">OpFlags</a>);</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="5696LdrOpc" title='LdrOpc' data-type='unsigned int' data-ref="5696LdrOpc" data-ref-filename="5696LdrOpc">LdrOpc</dfn>;</td></tr>
<tr><th id="478">478</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>()) {</td></tr>
<tr><th id="479">479</th><td>      <a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="480">480</th><td>      <a class="local col6 ref" href="#5696LdrOpc" title='LdrOpc' data-ref="5696LdrOpc" data-ref-filename="5696LdrOpc">LdrOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>;</td></tr>
<tr><th id="481">481</th><td>    } <b>else</b> {</td></tr>
<tr><th id="482">482</th><td>      <a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="483">483</th><td>      <a class="local col6 ref" href="#5696LdrOpc" title='LdrOpc' data-ref="5696LdrOpc" data-ref-filename="5696LdrOpc">LdrOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>;</td></tr>
<tr><th id="484">484</th><td>    }</td></tr>
<tr><th id="485">485</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#5696LdrOpc" title='LdrOpc' data-ref="5696LdrOpc" data-ref-filename="5696LdrOpc">LdrOpc</a>),</td></tr>
<tr><th id="486">486</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a>)</td></tr>
<tr><th id="487">487</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5694ADRPReg" title='ADRPReg' data-ref="5694ADRPReg" data-ref-filename="5694ADRPReg">ADRPReg</a>)</td></tr>
<tr><th id="488">488</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col1 ref" href="#5691GV" title='GV' data-ref="5691GV" data-ref-filename="5691GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> |</td></tr>
<tr><th id="489">489</th><td>                        <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a> | <a class="local col2 ref" href="#5692OpFlags" title='OpFlags' data-ref="5692OpFlags" data-ref-filename="5692OpFlags">OpFlags</a>);</td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>())</td></tr>
<tr><th id="491">491</th><td>      <b>return</b> <a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>    <i>// LDRWui produces a 32-bit register, but pointers in-register are 64-bits</i></td></tr>
<tr><th id="494">494</th><td><i>    // so we must extend the result on ILP32.</i></td></tr>
<tr><th id="495">495</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="5697Result64" title='Result64' data-type='unsigned int' data-ref="5697Result64" data-ref-filename="5697Result64">Result64</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="496">496</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="497">497</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG" data-ref-filename="llvm..TargetOpcode..SUBREG_TO_REG">SUBREG_TO_REG</a>))</td></tr>
<tr><th id="498">498</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5697Result64" title='Result64' data-ref="5697Result64" data-ref-filename="5697Result64">Result64</a>)</td></tr>
<tr><th id="499">499</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="500">500</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="501">501</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <a class="local col7 ref" href="#5697Result64" title='Result64' data-ref="5697Result64" data-ref-filename="5697Result64">Result64</a>;</td></tr>
<tr><th id="503">503</th><td>  } <b>else</b> {</td></tr>
<tr><th id="504">504</th><td>    <i>// ADRP + ADDX</i></td></tr>
<tr><th id="505">505</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>),</td></tr>
<tr><th id="506">506</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5694ADRPReg" title='ADRPReg' data-ref="5694ADRPReg" data-ref-filename="5694ADRPReg">ADRPReg</a>)</td></tr>
<tr><th id="507">507</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col1 ref" href="#5691GV" title='GV' data-ref="5691GV" data-ref-filename="5691GV">GV</a>, <var>0</var>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a> | <a class="local col2 ref" href="#5692OpFlags" title='OpFlags' data-ref="5692OpFlags" data-ref-filename="5692OpFlags">OpFlags</a>);</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>    <a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="510">510</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>),</td></tr>
<tr><th id="511">511</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a>)</td></tr>
<tr><th id="512">512</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5694ADRPReg" title='ADRPReg' data-ref="5694ADRPReg" data-ref-filename="5694ADRPReg">ADRPReg</a>)</td></tr>
<tr><th id="513">513</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col1 ref" href="#5691GV" title='GV' data-ref="5691GV" data-ref-filename="5691GV">GV</a>, <var>0</var>,</td></tr>
<tr><th id="514">514</th><td>                          <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a> | <a class="local col2 ref" href="#5692OpFlags" title='OpFlags' data-ref="5692OpFlags" data-ref-filename="5692OpFlags">OpFlags</a>)</td></tr>
<tr><th id="515">515</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="516">516</th><td>  }</td></tr>
<tr><th id="517">517</th><td>  <b>return</b> <a class="local col5 ref" href="#5695ResultReg" title='ResultReg' data-ref="5695ResultReg" data-ref-filename="5695ResultReg">ResultReg</a>;</td></tr>
<tr><th id="518">518</th><td>}</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE" title='(anonymous namespace)::AArch64FastISel::fastMaterializeConstant' data-type='unsigned int (anonymous namespace)::AArch64FastISel::fastMaterializeConstant(const llvm::Constant * C)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel23fastMaterializeConstantEPKN4llvm8ConstantE">fastMaterializeConstant</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col8 decl" id="5698C" title='C' data-type='const llvm::Constant *' data-ref="5698C" data-ref-filename="5698C">C</dfn>) {</td></tr>
<tr><th id="521">521</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col9 decl" id="5699CEVT" title='CEVT' data-type='llvm::EVT' data-ref="5699CEVT" data-ref-filename="5699CEVT">CEVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col8 ref" href="#5698C" title='C' data-ref="5698C" data-ref-filename="5698C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i>// Only handle simple types.</i></td></tr>
<tr><th id="524">524</th><td>  <b>if</b> (!<a class="local col9 ref" href="#5699CEVT" title='CEVT' data-ref="5699CEVT" data-ref-filename="5699CEVT">CEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="525">525</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="526">526</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="5700VT" title='VT' data-type='llvm::MVT' data-ref="5700VT" data-ref-filename="5700VT">VT</dfn> = <a class="local col9 ref" href="#5699CEVT" title='CEVT' data-ref="5699CEVT" data-ref-filename="5699CEVT">CEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="527">527</th><td>  <i>// arm64_32 has 32-bit pointers held in 64-bit registers. Because of that,</i></td></tr>
<tr><th id="528">528</th><td><i>  // 'null' pointers need to have a somewhat special treatment.</i></td></tr>
<tr><th id="529">529</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="5701CPN" title='CPN' data-type='const llvm::ConstantPointerNull *' data-ref="5701CPN" data-ref-filename="5701CPN"><a class="local col1 ref" href="#5701CPN" title='CPN' data-ref="5701CPN" data-ref-filename="5701CPN">CPN</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantPointerNull" title='llvm::ConstantPointerNull' data-ref="llvm::ConstantPointerNull" data-ref-filename="llvm..ConstantPointerNull">ConstantPointerNull</a>&gt;(<a class="local col8 ref" href="#5698C" title='C' data-ref="5698C" data-ref-filename="5698C">C</a>)) {</td></tr>
<tr><th id="530">530</th><td>    (<em>void</em>)<a class="local col1 ref" href="#5701CPN" title='CPN' data-ref="5701CPN" data-ref-filename="5701CPN">CPN</a>;</td></tr>
<tr><th id="531">531</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CPN-&gt;getType()-&gt;getPointerAddressSpace() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="532">532</th><td>           <q>"Unexpected address space"</q>);</td></tr>
<tr><th id="533">533</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VT == MVT::i64 &amp;&amp; <q>"Expected 64-bit pointers"</q>);</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE">materializeInt</a>(<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>::<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb" data-ref-filename="_ZN4llvm11ConstantInt3getEPNS_11IntegerTypeEmb">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE" title='llvm::Type::getInt64Ty' data-ref="_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getInt64TyERNS_11LLVMContextE">getInt64Ty</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Context" title='(anonymous namespace)::AArch64FastISel::Context' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Context" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Context">Context</a></span>), <var>0</var>), <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#5700VT" title='VT' data-ref="5700VT" data-ref-filename="5700VT">VT</a>);</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="5702CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="5702CI" data-ref-filename="5702CI"><a class="local col2 ref" href="#5702CI" title='CI' data-ref="5702CI" data-ref-filename="5702CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#5698C" title='C' data-ref="5698C" data-ref-filename="5698C">C</a>))</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE">materializeInt</a>(<a class="local col2 ref" href="#5702CI" title='CI' data-ref="5702CI" data-ref-filename="5702CI">CI</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#5700VT" title='VT' data-ref="5700VT" data-ref-filename="5700VT">VT</a>);</td></tr>
<tr><th id="539">539</th><td>  <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a> *<dfn class="local col3 decl" id="5703CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="5703CFP" data-ref-filename="5703CFP"><a class="local col3 ref" href="#5703CFP" title='CFP' data-ref="5703CFP" data-ref-filename="5703CFP">CFP</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>&gt;(<a class="local col8 ref" href="#5698C" title='C' data-ref="5698C" data-ref-filename="5698C">C</a>))</td></tr>
<tr><th id="540">540</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeFP' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13materializeFPEPKN4llvm10ConstantFPENS1_3MVTE">materializeFP</a>(<a class="local col3 ref" href="#5703CFP" title='CFP' data-ref="5703CFP" data-ref-filename="5703CFP">CFP</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#5700VT" title='VT' data-ref="5700VT" data-ref-filename="5700VT">VT</a>);</td></tr>
<tr><th id="541">541</th><td>  <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col4 decl" id="5704GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="5704GV" data-ref-filename="5704GV"><a class="local col4 ref" href="#5704GV" title='GV' data-ref="5704GV" data-ref-filename="5704GV">GV</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a>&gt;(<a class="local col8 ref" href="#5698C" title='C' data-ref="5698C" data-ref-filename="5698C">C</a>))</td></tr>
<tr><th id="542">542</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" title='(anonymous namespace)::AArch64FastISel::materializeGV' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE">materializeGV</a>(<a class="local col4 ref" href="#5704GV" title='GV' data-ref="5704GV" data-ref-filename="5704GV">GV</a>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="545">545</th><td>}</td></tr>
<tr><th id="546">546</th><td></td></tr>
<tr><th id="547">547</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" title='(anonymous namespace)::AArch64FastISel::fastMaterializeFloatZero' data-type='unsigned int (anonymous namespace)::AArch64FastISel::fastMaterializeFloatZero(const llvm::ConstantFP * CFP)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel24fastMaterializeFloatZeroEPKN4llvm10ConstantFPE">fastMaterializeFloatZero</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>* <dfn class="local col5 decl" id="5705CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="5705CFP" data-ref-filename="5705CFP">CFP</dfn>) {</td></tr>
<tr><th id="548">548</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CFP-&gt;isNullValue() &amp;&amp;</td></tr>
<tr><th id="549">549</th><td>         <q>"Floating-point constant is not a positive zero."</q>);</td></tr>
<tr><th id="550">550</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="5706VT" title='VT' data-type='llvm::MVT' data-ref="5706VT" data-ref-filename="5706VT">VT</dfn>;</td></tr>
<tr><th id="551">551</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col5 ref" href="#5705CFP" title='CFP' data-ref="5705CFP" data-ref-filename="5705CFP">CFP</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col6 ref" href="#5706VT" title='VT' data-ref="5706VT" data-ref-filename="5706VT">VT</a></span>))</td></tr>
<tr><th id="552">552</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<a class="local col6 ref" href="#5706VT" title='VT' data-ref="5706VT" data-ref-filename="5706VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a> &amp;&amp; <a class="local col6 ref" href="#5706VT" title='VT' data-ref="5706VT" data-ref-filename="5706VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>)</td></tr>
<tr><th id="555">555</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>bool</em> <dfn class="local col7 decl" id="5707Is64Bit" title='Is64Bit' data-type='bool' data-ref="5707Is64Bit" data-ref-filename="5707Is64Bit">Is64Bit</dfn> = (<a class="local col6 ref" href="#5706VT" title='VT' data-ref="5706VT" data-ref-filename="5706VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>);</td></tr>
<tr><th id="558">558</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="5708ZReg" title='ZReg' data-type='unsigned int' data-ref="5708ZReg" data-ref-filename="5708ZReg">ZReg</dfn> = <a class="local col7 ref" href="#5707Is64Bit" title='Is64Bit' data-ref="5707Is64Bit" data-ref-filename="5707Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="559">559</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="5709Opc" title='Opc' data-type='unsigned int' data-ref="5709Opc" data-ref-filename="5709Opc">Opc</dfn> = <a class="local col7 ref" href="#5707Is64Bit" title='Is64Bit' data-ref="5707Is64Bit" data-ref-filename="5707Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVXDr" title='llvm::AArch64::FMOVXDr' data-ref="llvm::AArch64::FMOVXDr" data-ref-filename="llvm..AArch64..FMOVXDr">FMOVXDr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVWSr" title='llvm::AArch64::FMOVWSr' data-ref="llvm::AArch64::FMOVWSr" data-ref-filename="llvm..AArch64..FMOVWSr">FMOVWSr</a>;</td></tr>
<tr><th id="560">560</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" title='llvm::FastISel::fastEmitInst_r' data-ref="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" data-ref-filename="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb">fastEmitInst_r</a>(<a class="local col9 ref" href="#5709Opc" title='Opc' data-ref="5709Opc" data-ref-filename="5709Opc">Opc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#5706VT" title='VT' data-ref="5706VT" data-ref-filename="5706VT">VT</a>), <a class="local col8 ref" href="#5708ZReg" title='ZReg' data-ref="5708ZReg" data-ref-filename="5708ZReg">ZReg</a>, <i>/*IsKill=*/</i><b>true</b>);</td></tr>
<tr><th id="561">561</th><td>}</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i class="doc" data-doc="_ZL11isMulPowOf2PKN4llvm5ValueE">/// Check if the multiply is by a power-of-2 constant.</i></td></tr>
<tr><th id="564">564</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11isMulPowOf2PKN4llvm5ValueE" title='isMulPowOf2' data-type='bool isMulPowOf2(const llvm::Value * I)' data-ref="_ZL11isMulPowOf2PKN4llvm5ValueE" data-ref-filename="_ZL11isMulPowOf2PKN4llvm5ValueE">isMulPowOf2</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col0 decl" id="5710I" title='I' data-type='const llvm::Value *' data-ref="5710I" data-ref-filename="5710I">I</dfn>) {</td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="5711MI" title='MI' data-type='const llvm::MulOperator *' data-ref="5711MI" data-ref-filename="5711MI"><a class="local col1 ref" href="#5711MI" title='MI' data-ref="5711MI" data-ref-filename="5711MI">MI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::MulOperator" title='llvm::MulOperator' data-ref="llvm::MulOperator" data-ref-filename="llvm..MulOperator">MulOperator</a>&gt;(<a class="local col0 ref" href="#5710I" title='I' data-ref="5710I" data-ref-filename="5710I">I</a>)) {</td></tr>
<tr><th id="566">566</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="5712C" title='C' data-type='const llvm::ConstantInt *' data-ref="5712C" data-ref-filename="5712C"><a class="local col2 ref" href="#5712C" title='C' data-ref="5712C" data-ref-filename="5712C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#5711MI" title='MI' data-ref="5711MI" data-ref-filename="5711MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)))</td></tr>
<tr><th id="567">567</th><td>      <b>if</b> (<a class="local col2 ref" href="#5712C" title='C' data-ref="5712C" data-ref-filename="5712C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="568">568</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="569">569</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="5713C" title='C' data-type='const llvm::ConstantInt *' data-ref="5713C" data-ref-filename="5713C"><a class="local col3 ref" href="#5713C" title='C' data-ref="5713C" data-ref-filename="5713C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#5711MI" title='MI' data-ref="5711MI" data-ref-filename="5711MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="570">570</th><td>      <b>if</b> (<a class="local col3 ref" href="#5713C" title='C' data-ref="5713C" data-ref-filename="5713C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="571">571</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="574">574</th><td>}</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td><i  data-doc="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">// Computes the address to get to an object.</i></td></tr>
<tr><th id="577">577</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-type='bool (anonymous namespace)::AArch64FastISel::computeAddress(const llvm::Value * Obj, (anonymous namespace)::AArch64FastISel::Address &amp; Addr, llvm::Type * Ty = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="5714Obj" title='Obj' data-type='const llvm::Value *' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col5 decl" id="5715Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col6 decl" id="5716Ty" title='Ty' data-type='llvm::Type *' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</dfn>)</td></tr>
<tr><th id="578">578</th><td>{</td></tr>
<tr><th id="579">579</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User" data-ref-filename="llvm..User">User</a> *<dfn class="local col7 decl" id="5717U" title='U' data-type='const llvm::User *' data-ref="5717U" data-ref-filename="5717U">U</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="580">580</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="5718Opcode" title='Opcode' data-type='unsigned int' data-ref="5718Opcode" data-ref-filename="5718Opcode">Opcode</dfn> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#211" title='llvm::Instruction::UserOp1' data-ref="llvm::Instruction::UserOp1" data-ref-filename="llvm..Instruction..UserOp1">UserOp1</a>;</td></tr>
<tr><th id="581">581</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col9 decl" id="5719I" title='I' data-type='const llvm::Instruction *' data-ref="5719I" data-ref-filename="5719I"><a class="local col9 ref" href="#5719I" title='I' data-ref="5719I" data-ref-filename="5719I">I</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col4 ref" href="#5714Obj" title='Obj' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</a>)) {</td></tr>
<tr><th id="582">582</th><td>    <i>// Don't walk into other basic blocks unless the object is an alloca from</i></td></tr>
<tr><th id="583">583</th><td><i>    // another block, otherwise it may not have a virtual register assigned.</i></td></tr>
<tr><th id="584">584</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap" data-ref-filename="llvm..FunctionLoweringInfo..StaticAllocaMap">StaticAllocaMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::count' data-ref="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZNK4llvm12DenseMapBase5countENS_26const_pointer_or_const_refIT0_vE4typeE">count</a>(<b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *&gt;(<a class="local col4 ref" href="#5714Obj" title='Obj' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</a>)) ||</td></tr>
<tr><th id="585">585</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col9 ref" href="#5719I" title='I' data-ref="5719I" data-ref-filename="5719I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>) {</td></tr>
<tr><th id="586">586</th><td>      <a class="local col8 ref" href="#5718Opcode" title='Opcode' data-ref="5718Opcode" data-ref-filename="5718Opcode">Opcode</a> = <a class="local col9 ref" href="#5719I" title='I' data-ref="5719I" data-ref-filename="5719I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="587">587</th><td>      <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a> = <a class="local col9 ref" href="#5719I" title='I' data-ref="5719I" data-ref-filename="5719I">I</a>;</td></tr>
<tr><th id="588">588</th><td>    }</td></tr>
<tr><th id="589">589</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr" data-ref-filename="llvm..ConstantExpr">ConstantExpr</a> *<dfn class="local col0 decl" id="5720C" title='C' data-type='const llvm::ConstantExpr *' data-ref="5720C" data-ref-filename="5720C"><a class="local col0 ref" href="#5720C" title='C' data-ref="5720C" data-ref-filename="5720C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr" data-ref-filename="llvm..ConstantExpr">ConstantExpr</a>&gt;(<a class="local col4 ref" href="#5714Obj" title='Obj' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</a>)) {</td></tr>
<tr><th id="590">590</th><td>    <a class="local col8 ref" href="#5718Opcode" title='Opcode' data-ref="5718Opcode" data-ref-filename="5718Opcode">Opcode</a> = <a class="local col0 ref" href="#5720C" title='C' data-ref="5720C" data-ref-filename="5720C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm12ConstantExpr9getOpcodeEv" title='llvm::ConstantExpr::getOpcode' data-ref="_ZNK4llvm12ConstantExpr9getOpcodeEv" data-ref-filename="_ZNK4llvm12ConstantExpr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="591">591</th><td>    <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a> = <a class="local col0 ref" href="#5720C" title='C' data-ref="5720C" data-ref-filename="5720C">C</a>;</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col1 decl" id="5721Ty" title='Ty' data-type='llvm::PointerType *' data-ref="5721Ty" data-ref-filename="5721Ty"><a class="local col1 ref" href="#5721Ty" title='Ty' data-ref="5721Ty" data-ref-filename="5721Ty">Ty</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::PointerType" title='llvm::PointerType' data-ref="llvm::PointerType" data-ref-filename="llvm..PointerType">PointerType</a>&gt;(<a class="local col4 ref" href="#5714Obj" title='Obj' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()))</td></tr>
<tr><th id="595">595</th><td>    <b>if</b> (<a class="local col1 ref" href="#5721Ty" title='Ty' data-ref="5721Ty" data-ref-filename="5721Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11PointerType15getAddressSpaceEv" title='llvm::PointerType::getAddressSpace' data-ref="_ZNK4llvm11PointerType15getAddressSpaceEv" data-ref-filename="_ZNK4llvm11PointerType15getAddressSpaceEv">getAddressSpace</a>() &gt; <var>255</var>)</td></tr>
<tr><th id="596">596</th><td>      <i>// Fast instruction selection doesn't support the special</i></td></tr>
<tr><th id="597">597</th><td><i>      // address spaces.</i></td></tr>
<tr><th id="598">598</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <b>switch</b> (<a class="local col8 ref" href="#5718Opcode" title='Opcode' data-ref="5718Opcode" data-ref-filename="5718Opcode">Opcode</a>) {</td></tr>
<tr><th id="601">601</th><td>  <b>default</b>:</td></tr>
<tr><th id="602">602</th><td>    <b>break</b>;</td></tr>
<tr><th id="603">603</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::BitCast' data-ref="llvm::Instruction::BitCast" data-ref-filename="llvm..Instruction..BitCast">BitCast</a>:</td></tr>
<tr><th id="604">604</th><td>    <i>// Look through bitcasts.</i></td></tr>
<tr><th id="605">605</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>);</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#194" title='llvm::Instruction::IntToPtr' data-ref="llvm::Instruction::IntToPtr" data-ref-filename="llvm..Instruction..IntToPtr">IntToPtr</a>:</td></tr>
<tr><th id="608">608</th><td>    <i>// Look past no-op inttoptrs.</i></td></tr>
<tr><th id="609">609</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a></td></tr>
<tr><th id="610">610</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>))</td></tr>
<tr><th id="611">611</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>);</td></tr>
<tr><th id="612">612</th><td>    <b>break</b>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#193" title='llvm::Instruction::PtrToInt' data-ref="llvm::Instruction::PtrToInt" data-ref-filename="llvm..Instruction..PtrToInt">PtrToInt</a>:</td></tr>
<tr><th id="615">615</th><td>    <i>// Look past no-op ptrtoints.</i></td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>))</td></tr>
<tr><th id="617">617</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>);</td></tr>
<tr><th id="618">618</th><td>    <b>break</b>;</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#174" title='llvm::Instruction::GetElementPtr' data-ref="llvm::Instruction::GetElementPtr" data-ref-filename="llvm..Instruction..GetElementPtr">GetElementPtr</a>: {</td></tr>
<tr><th id="621">621</th><td>    <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col2 decl" id="5722SavedAddr" title='SavedAddr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="5722SavedAddr" data-ref-filename="5722SavedAddr">SavedAddr</dfn> = <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>;</td></tr>
<tr><th id="622">622</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="5723TmpOffset" title='TmpOffset' data-type='uint64_t' data-ref="5723TmpOffset" data-ref-filename="5723TmpOffset">TmpOffset</dfn> = <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>    <i>// Iterate through the GEP folding the constants into offsets where</i></td></tr>
<tr><th id="625">625</th><td><i>    // we can.</i></td></tr>
<tr><th id="626">626</th><td>    <b>for</b> (<a class="typedef" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#llvm::gep_type_iterator" title='llvm::gep_type_iterator' data-type='generic_gep_type_iterator&lt;&gt;' data-ref="llvm::gep_type_iterator" data-ref-filename="llvm..gep_type_iterator">gep_type_iterator</a> <dfn class="local col4 decl" id="5724GTI" title='GTI' data-type='llvm::gep_type_iterator' data-ref="5724GTI" data-ref-filename="5724GTI">GTI</dfn> = <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm14gep_type_beginEPKNS_4UserE" title='llvm::gep_type_begin' data-ref="_ZN4llvm14gep_type_beginEPKNS_4UserE" data-ref-filename="_ZN4llvm14gep_type_beginEPKNS_4UserE">gep_type_begin</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>), <dfn class="local col5 decl" id="5725E" title='E' data-type='llvm::gep_type_iterator' data-ref="5725E" data-ref-filename="5725E">E</dfn> = <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm12gep_type_endEPKNS_4UserE" title='llvm::gep_type_end' data-ref="_ZN4llvm12gep_type_endEPKNS_4UserE" data-ref-filename="_ZN4llvm12gep_type_endEPKNS_4UserE">gep_type_end</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>);</td></tr>
<tr><th id="627">627</th><td>         <a class="local col4 ref" href="#5724GTI" title='GTI' data-ref="5724GTI" data-ref-filename="5724GTI">GTI</a> <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iteratorneERKNS_25generic_gep_type_iteratorIT_EE" title='llvm::generic_gep_type_iterator::operator!=' data-ref="_ZNK4llvm25generic_gep_type_iteratorneERKNS_25generic_gep_type_iteratorIT_EE" data-ref-filename="_ZNK4llvm25generic_gep_type_iteratorneERKNS_25generic_gep_type_iteratorIT_EE">!=</a> <a class="local col5 ref" href="#5725E" title='E' data-ref="5725E" data-ref-filename="5725E">E</a>; <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm25generic_gep_type_iteratorppEv" title='llvm::generic_gep_type_iterator::operator++' data-ref="_ZN4llvm25generic_gep_type_iteratorppEv" data-ref-filename="_ZN4llvm25generic_gep_type_iteratorppEv">++</a><a class="local col4 ref" href="#5724GTI" title='GTI' data-ref="5724GTI" data-ref-filename="5724GTI">GTI</a>) {</td></tr>
<tr><th id="628">628</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="5726Op" title='Op' data-type='const llvm::Value *' data-ref="5726Op" data-ref-filename="5726Op">Op</dfn> = <a class="local col4 ref" href="#5724GTI" title='GTI' data-ref="5724GTI" data-ref-filename="5724GTI">GTI</a>.<a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator10getOperandEv" title='llvm::generic_gep_type_iterator::getOperand' data-ref="_ZNK4llvm25generic_gep_type_iterator10getOperandEv" data-ref-filename="_ZNK4llvm25generic_gep_type_iterator10getOperandEv">getOperand</a>();</td></tr>
<tr><th id="629">629</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType" data-ref-filename="llvm..StructType">StructType</a> *<dfn class="local col7 decl" id="5727STy" title='STy' data-type='llvm::StructType *' data-ref="5727STy" data-ref-filename="5727STy"><a class="local col7 ref" href="#5727STy" title='STy' data-ref="5727STy" data-ref-filename="5727STy">STy</a></dfn> = <a class="local col4 ref" href="#5724GTI" title='GTI' data-ref="5724GTI" data-ref-filename="5724GTI">GTI</a>.<a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv" title='llvm::generic_gep_type_iterator::getStructTypeOrNull' data-ref="_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv" data-ref-filename="_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv">getStructTypeOrNull</a>()) {</td></tr>
<tr><th id="630">630</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::StructLayout" title='llvm::StructLayout' data-ref="llvm::StructLayout" data-ref-filename="llvm..StructLayout">StructLayout</a> *<dfn class="local col8 decl" id="5728SL" title='SL' data-type='const llvm::StructLayout *' data-ref="5728SL" data-ref-filename="5728SL">SL</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE" title='llvm::DataLayout::getStructLayout' data-ref="_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE" data-ref-filename="_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE">getStructLayout</a>(<a class="local col7 ref" href="#5727STy" title='STy' data-ref="5727STy" data-ref-filename="5727STy">STy</a>);</td></tr>
<tr><th id="631">631</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="5729Idx" title='Idx' data-type='unsigned int' data-ref="5729Idx" data-ref-filename="5729Idx">Idx</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#5726Op" title='Op' data-ref="5726Op" data-ref-filename="5726Op">Op</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="632">632</th><td>        <a class="local col3 ref" href="#5723TmpOffset" title='TmpOffset' data-ref="5723TmpOffset" data-ref-filename="5723TmpOffset">TmpOffset</a> += <a class="local col8 ref" href="#5728SL" title='SL' data-ref="5728SL" data-ref-filename="5728SL">SL</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm12StructLayout16getElementOffsetEj" title='llvm::StructLayout::getElementOffset' data-ref="_ZNK4llvm12StructLayout16getElementOffsetEj" data-ref-filename="_ZNK4llvm12StructLayout16getElementOffsetEj">getElementOffset</a>(<a class="local col9 ref" href="#5729Idx" title='Idx' data-ref="5729Idx" data-ref-filename="5729Idx">Idx</a>);</td></tr>
<tr><th id="633">633</th><td>      } <b>else</b> {</td></tr>
<tr><th id="634">634</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="5730S" title='S' data-type='uint64_t' data-ref="5730S" data-ref-filename="5730S">S</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col4 ref" href="#5724GTI" title='GTI' data-ref="5724GTI" data-ref-filename="5724GTI">GTI</a>.<a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv" title='llvm::generic_gep_type_iterator::getIndexedType' data-ref="_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv" data-ref-filename="_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv">getIndexedType</a>());</td></tr>
<tr><th id="635">635</th><td>        <b>while</b> (<b>true</b>) {</td></tr>
<tr><th id="636">636</th><td>          <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *<dfn class="local col1 decl" id="5731CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="5731CI" data-ref-filename="5731CI"><a class="local col1 ref" href="#5731CI" title='CI' data-ref="5731CI" data-ref-filename="5731CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#5726Op" title='Op' data-ref="5726Op" data-ref-filename="5726Op">Op</a>)) {</td></tr>
<tr><th id="637">637</th><td>            <i>// Constant-offset addressing.</i></td></tr>
<tr><th id="638">638</th><td>            <a class="local col3 ref" href="#5723TmpOffset" title='TmpOffset' data-ref="5723TmpOffset" data-ref-filename="5723TmpOffset">TmpOffset</a> += <a class="local col1 ref" href="#5731CI" title='CI' data-ref="5731CI" data-ref-filename="5731CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col0 ref" href="#5730S" title='S' data-ref="5730S" data-ref-filename="5730S">S</a>;</td></tr>
<tr><th id="639">639</th><td>            <b>break</b>;</td></tr>
<tr><th id="640">640</th><td>          }</td></tr>
<tr><th id="641">641</th><td>          <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE" title='llvm::FastISel::canFoldAddIntoGEP' data-ref="_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel17canFoldAddIntoGEPEPKNS_4UserEPKNS_5ValueE">canFoldAddIntoGEP</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>, <a class="local col6 ref" href="#5726Op" title='Op' data-ref="5726Op" data-ref-filename="5726Op">Op</a>)) {</td></tr>
<tr><th id="642">642</th><td>            <i>// A compatible add with a constant operand. Fold the constant.</i></td></tr>
<tr><th id="643">643</th><td>            <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *<dfn class="local col2 decl" id="5732CI" title='CI' data-type='llvm::ConstantInt *' data-ref="5732CI" data-ref-filename="5732CI">CI</dfn> =</td></tr>
<tr><th id="644">644</th><td>                <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator" data-ref-filename="llvm..AddOperator">AddOperator</a>&gt;(<a class="local col6 ref" href="#5726Op" title='Op' data-ref="5726Op" data-ref-filename="5726Op">Op</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="645">645</th><td>            <a class="local col3 ref" href="#5723TmpOffset" title='TmpOffset' data-ref="5723TmpOffset" data-ref-filename="5723TmpOffset">TmpOffset</a> += <a class="local col2 ref" href="#5732CI" title='CI' data-ref="5732CI" data-ref-filename="5732CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>() * <a class="local col0 ref" href="#5730S" title='S' data-ref="5730S" data-ref-filename="5730S">S</a>;</td></tr>
<tr><th id="646">646</th><td>            <i>// Iterate on the other operand.</i></td></tr>
<tr><th id="647">647</th><td>            <a class="local col6 ref" href="#5726Op" title='Op' data-ref="5726Op" data-ref-filename="5726Op">Op</a> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::AddOperator" title='llvm::AddOperator' data-ref="llvm::AddOperator" data-ref-filename="llvm..AddOperator">AddOperator</a>&gt;(<a class="local col6 ref" href="#5726Op" title='Op' data-ref="5726Op" data-ref-filename="5726Op">Op</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="648">648</th><td>            <b>continue</b>;</td></tr>
<tr><th id="649">649</th><td>          }</td></tr>
<tr><th id="650">650</th><td>          <i>// Unsupported</i></td></tr>
<tr><th id="651">651</th><td>          <b>goto</b> <a class="lbl" href="#5733unsupported_gep" data-ref="5733unsupported_gep" data-ref-filename="5733unsupported_gep">unsupported_gep</a>;</td></tr>
<tr><th id="652">652</th><td>        }</td></tr>
<tr><th id="653">653</th><td>      }</td></tr>
<tr><th id="654">654</th><td>    }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>    <i>// Try to grab the base operand now.</i></td></tr>
<tr><th id="657">657</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</a>(<a class="local col3 ref" href="#5723TmpOffset" title='TmpOffset' data-ref="5723TmpOffset" data-ref-filename="5723TmpOffset">TmpOffset</a>);</td></tr>
<tr><th id="658">658</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>))</td></tr>
<tr><th id="659">659</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <i>// We failed, restore everything and try the other options.</i></td></tr>
<tr><th id="662">662</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a> <a class="tu ref fn" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressaSERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressaSERKS1_">=</a> <a class="local col2 ref" href="#5722SavedAddr" title='SavedAddr' data-ref="5722SavedAddr" data-ref-filename="5722SavedAddr">SavedAddr</a>;</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>  <dfn class="lbl" id="5733unsupported_gep" data-ref="5733unsupported_gep" data-ref-filename="5733unsupported_gep">unsupported_gep</dfn>:</td></tr>
<tr><th id="665">665</th><td>    <b>break</b>;</td></tr>
<tr><th id="666">666</th><td>  }</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#171" title='llvm::Instruction::Alloca' data-ref="llvm::Instruction::Alloca" data-ref-filename="llvm..Instruction..Alloca">Alloca</a>: {</td></tr>
<tr><th id="668">668</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *<dfn class="local col4 decl" id="5734AI" title='AI' data-type='const llvm::AllocaInst *' data-ref="5734AI" data-ref-filename="5734AI">AI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a>&gt;(<a class="local col4 ref" href="#5714Obj" title='Obj' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</a>);</td></tr>
<tr><th id="669">669</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *, <em>int</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;, const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;const llvm::AllocaInst *, int, llvm::DenseMapInfo&lt;const llvm::AllocaInst *&gt;, llvm::detail::DenseMapPair&lt;const llvm::AllocaInst *, int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{constllvm::AllocaInst*,int,llvm::DenseMapInfo{constllvm::AllocaInst*},llvm::detail::DenseMapPair{constllvm::AllocaIn1569864" data-ref-filename="llvm..DenseMapBase{llvm..DenseMap{constllvm..AllocaInst*,int,llvm..DenseMapInfo{constllvm..AllocaInst*},llvm..detail..DenseMapPair{constllvm..AllocaIn1569864">iterator</a> <dfn class="local col5 decl" id="5735SI" title='SI' data-type='DenseMap&lt;const AllocaInst *, int&gt;::iterator' data-ref="5735SI" data-ref-filename="5735SI">SI</dfn> =</td></tr>
<tr><th id="670">670</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap" data-ref-filename="llvm..FunctionLoweringInfo..StaticAllocaMap">StaticAllocaMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" data-ref-filename="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col4 ref" href="#5734AI" title='AI' data-ref="5734AI" data-ref-filename="5734AI">AI</a>);</td></tr>
<tr><th id="671">671</th><td>    <b>if</b> (<a class="local col5 ref" href="#5735SI" title='SI' data-ref="5735SI" data-ref-filename="5735SI">SI</a> <a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_" data-ref-filename="_ZN4llvmneERKNS_16DenseMapIteratorIT_T0_T1_T2_XT3_EEES8_">!=</a> <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::StaticAllocaMap" title='llvm::FunctionLoweringInfo::StaticAllocaMap' data-ref="llvm::FunctionLoweringInfo::StaticAllocaMap" data-ref-filename="llvm..FunctionLoweringInfo..StaticAllocaMap">StaticAllocaMap</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv" data-ref-filename="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="672">672</th><td>      <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" title='(anonymous namespace)::AArch64FastISel::Address::setKind' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE">setKind</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::AArch64FastISel::Address::FrameIndexBase" title='(anonymous namespace)::AArch64FastISel::Address::FrameIndexBase' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::FrameIndexBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..FrameIndexBase">FrameIndexBase</a>);</td></tr>
<tr><th id="673">673</th><td>      <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address5setFIEj" title='(anonymous namespace)::AArch64FastISel::Address::setFI' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address5setFIEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address5setFIEj">setFI</a>(<a class="local col5 ref" href="#5735SI" title='SI' data-ref="5735SI" data-ref-filename="5735SI">SI</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv" data-ref-filename="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><span class='ref field' title='std::pair&lt;const llvm::AllocaInst *, int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="674">674</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="675">675</th><td>    }</td></tr>
<tr><th id="676">676</th><td>    <b>break</b>;</td></tr>
<tr><th id="677">677</th><td>  }</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#147" title='llvm::Instruction::Add' data-ref="llvm::Instruction::Add" data-ref-filename="llvm..Instruction..Add">Add</a>: {</td></tr>
<tr><th id="679">679</th><td>    <i>// Adds of constants are common and easy enough.</i></td></tr>
<tr><th id="680">680</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="5736LHS" title='LHS' data-type='const llvm::Value *' data-ref="5736LHS" data-ref-filename="5736LHS">LHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="681">681</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="5737RHS" title='RHS' data-type='const llvm::Value *' data-ref="5737RHS" data-ref-filename="5737RHS">RHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#5736LHS" title='LHS' data-ref="5736LHS" data-ref-filename="5736LHS">LHS</a>))</td></tr>
<tr><th id="684">684</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col6 ref" href="#5736LHS" title='LHS' data-ref="5736LHS" data-ref-filename="5736LHS">LHS</a></span>, <span class='refarg'><a class="local col7 ref" href="#5737RHS" title='RHS' data-ref="5737RHS" data-ref-filename="5737RHS">RHS</a></span>);</td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *<dfn class="local col8 decl" id="5738CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="5738CI" data-ref-filename="5738CI"><a class="local col8 ref" href="#5738CI" title='CI' data-ref="5738CI" data-ref-filename="5738CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col7 ref" href="#5737RHS" title='RHS' data-ref="5737RHS" data-ref-filename="5737RHS">RHS</a>)) {</td></tr>
<tr><th id="687">687</th><td>      <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</a>(<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() + <a class="local col8 ref" href="#5738CI" title='CI' data-ref="5738CI" data-ref-filename="5738CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="688">688</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col6 ref" href="#5736LHS" title='LHS' data-ref="5736LHS" data-ref-filename="5736LHS">LHS</a>, <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>);</td></tr>
<tr><th id="689">689</th><td>    }</td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td>    <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col9 decl" id="5739Backup" title='Backup' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="5739Backup" data-ref-filename="5739Backup">Backup</dfn> = <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>;</td></tr>
<tr><th id="692">692</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col6 ref" href="#5736LHS" title='LHS' data-ref="5736LHS" data-ref-filename="5736LHS">LHS</a>, <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col7 ref" href="#5737RHS" title='RHS' data-ref="5737RHS" data-ref-filename="5737RHS">RHS</a>, <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>))</td></tr>
<tr><th id="693">693</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="694">694</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a> <a class="tu ref fn" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressaSERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressaSERKS1_">=</a> <a class="local col9 ref" href="#5739Backup" title='Backup' data-ref="5739Backup" data-ref-filename="5739Backup">Backup</a>;</td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td>    <b>break</b>;</td></tr>
<tr><th id="697">697</th><td>  }</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#149" title='llvm::Instruction::Sub' data-ref="llvm::Instruction::Sub" data-ref-filename="llvm..Instruction..Sub">Sub</a>: {</td></tr>
<tr><th id="699">699</th><td>    <i>// Subs of constants are common and easy enough.</i></td></tr>
<tr><th id="700">700</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col0 decl" id="5740LHS" title='LHS' data-type='const llvm::Value *' data-ref="5740LHS" data-ref-filename="5740LHS">LHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="701">701</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="5741RHS" title='RHS' data-type='const llvm::Value *' data-ref="5741RHS" data-ref-filename="5741RHS">RHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a> *<dfn class="local col2 decl" id="5742CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="5742CI" data-ref-filename="5742CI"><a class="local col2 ref" href="#5742CI" title='CI' data-ref="5742CI" data-ref-filename="5742CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#5741RHS" title='RHS' data-ref="5741RHS" data-ref-filename="5741RHS">RHS</a>)) {</td></tr>
<tr><th id="704">704</th><td>      <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</a>(<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() - <a class="local col2 ref" href="#5742CI" title='CI' data-ref="5742CI" data-ref-filename="5742CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="705">705</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col0 ref" href="#5740LHS" title='LHS' data-ref="5740LHS" data-ref-filename="5740LHS">LHS</a>, <span class='refarg'><a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a></span>, <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>);</td></tr>
<tr><th id="706">706</th><td>    }</td></tr>
<tr><th id="707">707</th><td>    <b>break</b>;</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::Shl' data-ref="llvm::Instruction::Shl" data-ref-filename="llvm..Instruction..Shl">Shl</a>: {</td></tr>
<tr><th id="710">710</th><td>    <b>if</b> (<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>())</td></tr>
<tr><th id="711">711</th><td>      <b>break</b>;</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="5743CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="5743CI" data-ref-filename="5743CI">CI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="714">714</th><td>    <b>if</b> (!<a class="local col3 ref" href="#5743CI" title='CI' data-ref="5743CI" data-ref-filename="5743CI">CI</a>)</td></tr>
<tr><th id="715">715</th><td>      <b>break</b>;</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="5744Val" title='Val' data-type='unsigned int' data-ref="5744Val" data-ref-filename="5744Val">Val</dfn> = <a class="local col3 ref" href="#5743CI" title='CI' data-ref="5743CI" data-ref-filename="5743CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="718">718</th><td>    <b>if</b> (<a class="local col4 ref" href="#5744Val" title='Val' data-ref="5744Val" data-ref-filename="5744Val">Val</a> &lt; <var>1</var> || <a class="local col4 ref" href="#5744Val" title='Val' data-ref="5744Val" data-ref-filename="5744Val">Val</a> &gt; <var>3</var>)</td></tr>
<tr><th id="719">719</th><td>      <b>break</b>;</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="5745NumBytes" title='NumBytes' data-type='uint64_t' data-ref="5745NumBytes" data-ref-filename="5745NumBytes">NumBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="722">722</th><td>    <b>if</b> (<a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a> &amp;&amp; <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE" title='llvm::Type::isSized' data-ref="_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE" data-ref-filename="_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE">isSized</a>()) {</td></tr>
<tr><th id="723">723</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="5746NumBits" title='NumBits' data-type='uint64_t' data-ref="5746NumBits" data-ref-filename="5746NumBits">NumBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>);</td></tr>
<tr><th id="724">724</th><td>      <a class="local col5 ref" href="#5745NumBytes" title='NumBytes' data-ref="5745NumBytes" data-ref-filename="5745NumBytes">NumBytes</a> = <a class="local col6 ref" href="#5746NumBits" title='NumBits' data-ref="5746NumBits" data-ref-filename="5746NumBits">NumBits</a> / <var>8</var>;</td></tr>
<tr><th id="725">725</th><td>      <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_64Em" title='llvm::isPowerOf2_64' data-ref="_ZN4llvm13isPowerOf2_64Em" data-ref-filename="_ZN4llvm13isPowerOf2_64Em">isPowerOf2_64</a>(<a class="local col6 ref" href="#5746NumBits" title='NumBits' data-ref="5746NumBits" data-ref-filename="5746NumBits">NumBits</a>))</td></tr>
<tr><th id="726">726</th><td>        <a class="local col5 ref" href="#5745NumBytes" title='NumBytes' data-ref="5745NumBytes" data-ref-filename="5745NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="727">727</th><td>    }</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>    <b>if</b> (<a class="local col5 ref" href="#5745NumBytes" title='NumBytes' data-ref="5745NumBytes" data-ref-filename="5745NumBytes">NumBytes</a> != (<var>1ULL</var> &lt;&lt; <a class="local col4 ref" href="#5744Val" title='Val' data-ref="5744Val" data-ref-filename="5744Val">Val</a>))</td></tr>
<tr><th id="730">730</th><td>      <b>break</b>;</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" title='(anonymous namespace)::AArch64FastISel::Address::setShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj">setShift</a>(<a class="local col4 ref" href="#5744Val" title='Val' data-ref="5744Val" data-ref-filename="5744Val">Val</a>);</td></tr>
<tr><th id="733">733</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>);</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="5747Src" title='Src' data-type='const llvm::Value *' data-ref="5747Src" data-ref-filename="5747Src">Src</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="736">736</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5748I" title='I' data-type='const llvm::Instruction *' data-ref="5748I" data-ref-filename="5748I"><a class="local col8 ref" href="#5748I" title='I' data-ref="5748I" data-ref-filename="5748I">I</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col7 ref" href="#5747Src" title='Src' data-ref="5747Src" data-ref-filename="5747Src">Src</a>)) {</td></tr>
<tr><th id="737">737</th><td>      <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#5748I" title='I' data-ref="5748I" data-ref-filename="5748I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>) {</td></tr>
<tr><th id="738">738</th><td>        <i>// Fold the zext or sext when it won't become a noop.</i></td></tr>
<tr><th id="739">739</th><td>        <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="5749ZE" title='ZE' data-type='const llvm::ZExtInst *' data-ref="5749ZE" data-ref-filename="5749ZE"><a class="local col9 ref" href="#5749ZE" title='ZE' data-ref="5749ZE" data-ref-filename="5749ZE">ZE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col8 ref" href="#5748I" title='I' data-ref="5748I" data-ref-filename="5748I">I</a>)) {</td></tr>
<tr><th id="740">740</th><td>          <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col9 ref" href="#5749ZE" title='ZE' data-ref="5749ZE" data-ref-filename="5749ZE">ZE</a>) &amp;&amp;</td></tr>
<tr><th id="741">741</th><td>              <a class="local col9 ref" href="#5749ZE" title='ZE' data-ref="5749ZE" data-ref-filename="5749ZE">ZE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) {</td></tr>
<tr><th id="742">742</th><td>            <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>);</td></tr>
<tr><th id="743">743</th><td>            <a class="local col7 ref" href="#5747Src" title='Src' data-ref="5747Src" data-ref-filename="5747Src">Src</a> = <a class="local col9 ref" href="#5749ZE" title='ZE' data-ref="5749ZE" data-ref-filename="5749ZE">ZE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="744">744</th><td>          }</td></tr>
<tr><th id="745">745</th><td>        } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="5750SE" title='SE' data-type='const llvm::SExtInst *' data-ref="5750SE" data-ref-filename="5750SE"><a class="local col0 ref" href="#5750SE" title='SE' data-ref="5750SE" data-ref-filename="5750SE">SE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SExtInst" title='llvm::SExtInst' data-ref="llvm::SExtInst" data-ref-filename="llvm..SExtInst">SExtInst</a>&gt;(<a class="local col8 ref" href="#5748I" title='I' data-ref="5748I" data-ref-filename="5748I">I</a>)) {</td></tr>
<tr><th id="746">746</th><td>          <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col0 ref" href="#5750SE" title='SE' data-ref="5750SE" data-ref-filename="5750SE">SE</a>) &amp;&amp;</td></tr>
<tr><th id="747">747</th><td>              <a class="local col0 ref" href="#5750SE" title='SE' data-ref="5750SE" data-ref-filename="5750SE">SE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) {</td></tr>
<tr><th id="748">748</th><td>            <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>);</td></tr>
<tr><th id="749">749</th><td>            <a class="local col7 ref" href="#5747Src" title='Src' data-ref="5747Src" data-ref-filename="5747Src">Src</a> = <a class="local col0 ref" href="#5750SE" title='SE' data-ref="5750SE" data-ref-filename="5750SE">SE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="750">750</th><td>          }</td></tr>
<tr><th id="751">751</th><td>        }</td></tr>
<tr><th id="752">752</th><td>      }</td></tr>
<tr><th id="753">753</th><td>    }</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="5751AI" title='AI' data-type='const llvm::BinaryOperator *' data-ref="5751AI" data-ref-filename="5751AI"><a class="local col1 ref" href="#5751AI" title='AI' data-ref="5751AI" data-ref-filename="5751AI">AI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::BinaryOperator" title='llvm::BinaryOperator' data-ref="llvm::BinaryOperator" data-ref-filename="llvm..BinaryOperator">BinaryOperator</a>&gt;(<a class="local col7 ref" href="#5747Src" title='Src' data-ref="5747Src" data-ref-filename="5747Src">Src</a>))</td></tr>
<tr><th id="756">756</th><td>      <b>if</b> (<a class="local col1 ref" href="#5751AI" title='AI' data-ref="5751AI" data-ref-filename="5751AI">AI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm14BinaryOperator9getOpcodeEv" title='llvm::BinaryOperator::getOpcode' data-ref="_ZNK4llvm14BinaryOperator9getOpcodeEv" data-ref-filename="_ZNK4llvm14BinaryOperator9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#164" title='llvm::Instruction::And' data-ref="llvm::Instruction::And" data-ref-filename="llvm..Instruction..And">And</a>) {</td></tr>
<tr><th id="757">757</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="5752LHS" title='LHS' data-type='const llvm::Value *' data-ref="5752LHS" data-ref-filename="5752LHS">LHS</dfn> = <a class="local col1 ref" href="#5751AI" title='AI' data-ref="5751AI" data-ref-filename="5751AI">AI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="758">758</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="5753RHS" title='RHS' data-type='const llvm::Value *' data-ref="5753RHS" data-ref-filename="5753RHS">RHS</dfn> = <a class="local col1 ref" href="#5751AI" title='AI' data-ref="5751AI" data-ref-filename="5751AI">AI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td>        <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="5754C" title='C' data-type='const llvm::ConstantInt *' data-ref="5754C" data-ref-filename="5754C"><a class="local col4 ref" href="#5754C" title='C' data-ref="5754C" data-ref-filename="5754C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#5752LHS" title='LHS' data-ref="5752LHS" data-ref-filename="5752LHS">LHS</a>))</td></tr>
<tr><th id="761">761</th><td>          <b>if</b> (<a class="local col4 ref" href="#5754C" title='C' data-ref="5754C" data-ref-filename="5754C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>0xffffffff</var>)</td></tr>
<tr><th id="762">762</th><td>            <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col2 ref" href="#5752LHS" title='LHS' data-ref="5752LHS" data-ref-filename="5752LHS">LHS</a></span>, <span class='refarg'><a class="local col3 ref" href="#5753RHS" title='RHS' data-ref="5753RHS" data-ref-filename="5753RHS">RHS</a></span>);</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>        <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="5755C" title='C' data-type='const llvm::ConstantInt *' data-ref="5755C" data-ref-filename="5755C"><a class="local col5 ref" href="#5755C" title='C' data-ref="5755C" data-ref-filename="5755C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#5753RHS" title='RHS' data-ref="5753RHS" data-ref-filename="5753RHS">RHS</a>))</td></tr>
<tr><th id="765">765</th><td>          <b>if</b> (<a class="local col5 ref" href="#5755C" title='C' data-ref="5755C" data-ref-filename="5755C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>0xffffffff</var>) {</td></tr>
<tr><th id="766">766</th><td>            <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>);</td></tr>
<tr><th id="767">767</th><td>            <em>unsigned</em> <dfn class="local col6 decl" id="5756Reg" title='Reg' data-type='unsigned int' data-ref="5756Reg" data-ref-filename="5756Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#5752LHS" title='LHS' data-ref="5752LHS" data-ref-filename="5752LHS">LHS</a>);</td></tr>
<tr><th id="768">768</th><td>            <b>if</b> (!<a class="local col6 ref" href="#5756Reg" title='Reg' data-ref="5756Reg" data-ref-filename="5756Reg">Reg</a>)</td></tr>
<tr><th id="769">769</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="770">770</th><td>            <em>bool</em> <dfn class="local col7 decl" id="5757RegIsKill" title='RegIsKill' data-type='bool' data-ref="5757RegIsKill" data-ref-filename="5757RegIsKill">RegIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#5752LHS" title='LHS' data-ref="5752LHS" data-ref-filename="5752LHS">LHS</a>);</td></tr>
<tr><th id="771">771</th><td>            <a class="local col6 ref" href="#5756Reg" title='Reg' data-ref="5756Reg" data-ref-filename="5756Reg">Reg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col6 ref" href="#5756Reg" title='Reg' data-ref="5756Reg" data-ref-filename="5756Reg">Reg</a>, <a class="local col7 ref" href="#5757RegIsKill" title='RegIsKill' data-ref="5757RegIsKill" data-ref-filename="5757RegIsKill">RegIsKill</a>,</td></tr>
<tr><th id="772">772</th><td>                                             <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="773">773</th><td>            <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(<a class="local col6 ref" href="#5756Reg" title='Reg' data-ref="5756Reg" data-ref-filename="5756Reg">Reg</a>);</td></tr>
<tr><th id="774">774</th><td>            <b>return</b> <b>true</b>;</td></tr>
<tr><th id="775">775</th><td>          }</td></tr>
<tr><th id="776">776</th><td>      }</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="5758Reg" title='Reg' data-type='unsigned int' data-ref="5758Reg" data-ref-filename="5758Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#5747Src" title='Src' data-ref="5747Src" data-ref-filename="5747Src">Src</a>);</td></tr>
<tr><th id="779">779</th><td>    <b>if</b> (!<a class="local col8 ref" href="#5758Reg" title='Reg' data-ref="5758Reg" data-ref-filename="5758Reg">Reg</a>)</td></tr>
<tr><th id="780">780</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="781">781</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(<a class="local col8 ref" href="#5758Reg" title='Reg' data-ref="5758Reg" data-ref-filename="5758Reg">Reg</a>);</td></tr>
<tr><th id="782">782</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="783">783</th><td>  }</td></tr>
<tr><th id="784">784</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#151" title='llvm::Instruction::Mul' data-ref="llvm::Instruction::Mul" data-ref-filename="llvm..Instruction..Mul">Mul</a>: {</td></tr>
<tr><th id="785">785</th><td>    <b>if</b> (<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>())</td></tr>
<tr><th id="786">786</th><td>      <b>break</b>;</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL11isMulPowOf2PKN4llvm5ValueE" title='isMulPowOf2' data-use='c' data-ref="_ZL11isMulPowOf2PKN4llvm5ValueE" data-ref-filename="_ZL11isMulPowOf2PKN4llvm5ValueE">isMulPowOf2</a>(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>))</td></tr>
<tr><th id="789">789</th><td>      <b>break</b>;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col9 decl" id="5759LHS" title='LHS' data-type='const llvm::Value *' data-ref="5759LHS" data-ref-filename="5759LHS">LHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="792">792</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col0 decl" id="5760RHS" title='RHS' data-type='const llvm::Value *' data-ref="5760RHS" data-ref-filename="5760RHS">RHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td>    <i>// Canonicalize power-of-2 value to the RHS.</i></td></tr>
<tr><th id="795">795</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="5761C" title='C' data-type='const llvm::ConstantInt *' data-ref="5761C" data-ref-filename="5761C"><a class="local col1 ref" href="#5761C" title='C' data-ref="5761C" data-ref-filename="5761C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col9 ref" href="#5759LHS" title='LHS' data-ref="5759LHS" data-ref-filename="5759LHS">LHS</a>))</td></tr>
<tr><th id="796">796</th><td>      <b>if</b> (<a class="local col1 ref" href="#5761C" title='C' data-ref="5761C" data-ref-filename="5761C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="797">797</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col9 ref" href="#5759LHS" title='LHS' data-ref="5759LHS" data-ref-filename="5759LHS">LHS</a></span>, <span class='refarg'><a class="local col0 ref" href="#5760RHS" title='RHS' data-ref="5760RHS" data-ref-filename="5760RHS">RHS</a></span>);</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isa&lt;ConstantInt&gt;(RHS) &amp;&amp; <q>"Expected an ConstantInt."</q>);</td></tr>
<tr><th id="800">800</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="5762C" title='C' data-type='const llvm::ConstantInt *' data-ref="5762C" data-ref-filename="5762C">C</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col0 ref" href="#5760RHS" title='RHS' data-ref="5760RHS" data-ref-filename="5760RHS">RHS</a>);</td></tr>
<tr><th id="801">801</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="5763Val" title='Val' data-type='unsigned int' data-ref="5763Val" data-ref-filename="5763Val">Val</dfn> = <a class="local col2 ref" href="#5762C" title='C' data-ref="5762C" data-ref-filename="5762C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="802">802</th><td>    <b>if</b> (<a class="local col3 ref" href="#5763Val" title='Val' data-ref="5763Val" data-ref-filename="5763Val">Val</a> &lt; <var>1</var> || <a class="local col3 ref" href="#5763Val" title='Val' data-ref="5763Val" data-ref-filename="5763Val">Val</a> &gt; <var>3</var>)</td></tr>
<tr><th id="803">803</th><td>      <b>break</b>;</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="5764NumBytes" title='NumBytes' data-type='uint64_t' data-ref="5764NumBytes" data-ref-filename="5764NumBytes">NumBytes</dfn> = <var>0</var>;</td></tr>
<tr><th id="806">806</th><td>    <b>if</b> (<a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a> &amp;&amp; <a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE" title='llvm::Type::isSized' data-ref="_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE" data-ref-filename="_ZNK4llvm4Type7isSizedEPNS_15SmallPtrSetImplIPS0_EE">isSized</a>()) {</td></tr>
<tr><th id="807">807</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="5765NumBits" title='NumBits' data-type='uint64_t' data-ref="5765NumBits" data-ref-filename="5765NumBits">NumBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>);</td></tr>
<tr><th id="808">808</th><td>      <a class="local col4 ref" href="#5764NumBytes" title='NumBytes' data-ref="5764NumBytes" data-ref-filename="5764NumBytes">NumBytes</a> = <a class="local col5 ref" href="#5765NumBits" title='NumBits' data-ref="5765NumBits" data-ref-filename="5765NumBits">NumBits</a> / <var>8</var>;</td></tr>
<tr><th id="809">809</th><td>      <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm13isPowerOf2_64Em" title='llvm::isPowerOf2_64' data-ref="_ZN4llvm13isPowerOf2_64Em" data-ref-filename="_ZN4llvm13isPowerOf2_64Em">isPowerOf2_64</a>(<a class="local col5 ref" href="#5765NumBits" title='NumBits' data-ref="5765NumBits" data-ref-filename="5765NumBits">NumBits</a>))</td></tr>
<tr><th id="810">810</th><td>        <a class="local col4 ref" href="#5764NumBytes" title='NumBytes' data-ref="5764NumBytes" data-ref-filename="5764NumBytes">NumBytes</a> = <var>0</var>;</td></tr>
<tr><th id="811">811</th><td>    }</td></tr>
<tr><th id="812">812</th><td></td></tr>
<tr><th id="813">813</th><td>    <b>if</b> (<a class="local col4 ref" href="#5764NumBytes" title='NumBytes' data-ref="5764NumBytes" data-ref-filename="5764NumBytes">NumBytes</a> != (<var>1ULL</var> &lt;&lt; <a class="local col3 ref" href="#5763Val" title='Val' data-ref="5763Val" data-ref-filename="5763Val">Val</a>))</td></tr>
<tr><th id="814">814</th><td>      <b>break</b>;</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" title='(anonymous namespace)::AArch64FastISel::Address::setShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj">setShift</a>(<a class="local col3 ref" href="#5763Val" title='Val' data-ref="5763Val" data-ref-filename="5763Val">Val</a>);</td></tr>
<tr><th id="817">817</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>);</td></tr>
<tr><th id="818">818</th><td></td></tr>
<tr><th id="819">819</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="5766Src" title='Src' data-type='const llvm::Value *' data-ref="5766Src" data-ref-filename="5766Src">Src</dfn> = <a class="local col9 ref" href="#5759LHS" title='LHS' data-ref="5759LHS" data-ref-filename="5759LHS">LHS</a>;</td></tr>
<tr><th id="820">820</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="5767I" title='I' data-type='const llvm::Instruction *' data-ref="5767I" data-ref-filename="5767I"><a class="local col7 ref" href="#5767I" title='I' data-ref="5767I" data-ref-filename="5767I">I</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col6 ref" href="#5766Src" title='Src' data-ref="5766Src" data-ref-filename="5766Src">Src</a>)) {</td></tr>
<tr><th id="821">821</th><td>      <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col7 ref" href="#5767I" title='I' data-ref="5767I" data-ref-filename="5767I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>) {</td></tr>
<tr><th id="822">822</th><td>        <i>// Fold the zext or sext when it won't become a noop.</i></td></tr>
<tr><th id="823">823</th><td>        <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5768ZE" title='ZE' data-type='const llvm::ZExtInst *' data-ref="5768ZE" data-ref-filename="5768ZE"><a class="local col8 ref" href="#5768ZE" title='ZE' data-ref="5768ZE" data-ref-filename="5768ZE">ZE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col7 ref" href="#5767I" title='I' data-ref="5767I" data-ref-filename="5767I">I</a>)) {</td></tr>
<tr><th id="824">824</th><td>          <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col8 ref" href="#5768ZE" title='ZE' data-ref="5768ZE" data-ref-filename="5768ZE">ZE</a>) &amp;&amp;</td></tr>
<tr><th id="825">825</th><td>              <a class="local col8 ref" href="#5768ZE" title='ZE' data-ref="5768ZE" data-ref-filename="5768ZE">ZE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) {</td></tr>
<tr><th id="826">826</th><td>            <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>);</td></tr>
<tr><th id="827">827</th><td>            <a class="local col6 ref" href="#5766Src" title='Src' data-ref="5766Src" data-ref-filename="5766Src">Src</a> = <a class="local col8 ref" href="#5768ZE" title='ZE' data-ref="5768ZE" data-ref-filename="5768ZE">ZE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="828">828</th><td>          }</td></tr>
<tr><th id="829">829</th><td>        } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="5769SE" title='SE' data-type='const llvm::SExtInst *' data-ref="5769SE" data-ref-filename="5769SE"><a class="local col9 ref" href="#5769SE" title='SE' data-ref="5769SE" data-ref-filename="5769SE">SE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SExtInst" title='llvm::SExtInst' data-ref="llvm::SExtInst" data-ref-filename="llvm..SExtInst">SExtInst</a>&gt;(<a class="local col7 ref" href="#5767I" title='I' data-ref="5767I" data-ref-filename="5767I">I</a>)) {</td></tr>
<tr><th id="830">830</th><td>          <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col9 ref" href="#5769SE" title='SE' data-ref="5769SE" data-ref-filename="5769SE">SE</a>) &amp;&amp;</td></tr>
<tr><th id="831">831</th><td>              <a class="local col9 ref" href="#5769SE" title='SE' data-ref="5769SE" data-ref-filename="5769SE">SE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) {</td></tr>
<tr><th id="832">832</th><td>            <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>);</td></tr>
<tr><th id="833">833</th><td>            <a class="local col6 ref" href="#5766Src" title='Src' data-ref="5766Src" data-ref-filename="5766Src">Src</a> = <a class="local col9 ref" href="#5769SE" title='SE' data-ref="5769SE" data-ref-filename="5769SE">SE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="834">834</th><td>          }</td></tr>
<tr><th id="835">835</th><td>        }</td></tr>
<tr><th id="836">836</th><td>      }</td></tr>
<tr><th id="837">837</th><td>    }</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="5770Reg" title='Reg' data-type='unsigned int' data-ref="5770Reg" data-ref-filename="5770Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#5766Src" title='Src' data-ref="5766Src" data-ref-filename="5766Src">Src</a>);</td></tr>
<tr><th id="840">840</th><td>    <b>if</b> (!<a class="local col0 ref" href="#5770Reg" title='Reg' data-ref="5770Reg" data-ref-filename="5770Reg">Reg</a>)</td></tr>
<tr><th id="841">841</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="842">842</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(<a class="local col0 ref" href="#5770Reg" title='Reg' data-ref="5770Reg" data-ref-filename="5770Reg">Reg</a>);</td></tr>
<tr><th id="843">843</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="844">844</th><td>  }</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#164" title='llvm::Instruction::And' data-ref="llvm::Instruction::And" data-ref-filename="llvm..Instruction..And">And</a>: {</td></tr>
<tr><th id="846">846</th><td>    <b>if</b> (<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>())</td></tr>
<tr><th id="847">847</th><td>      <b>break</b>;</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td>    <b>if</b> (!<a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a> || <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" title='llvm::DataLayout::getTypeSizeInBits' data-ref="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout17getTypeSizeInBitsEPNS_4TypeE">getTypeSizeInBits</a>(<a class="local col6 ref" href="#5716Ty" title='Ty' data-ref="5716Ty" data-ref-filename="5716Ty">Ty</a>) != <var>8</var>)</td></tr>
<tr><th id="850">850</th><td>      <b>break</b>;</td></tr>
<tr><th id="851">851</th><td></td></tr>
<tr><th id="852">852</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="5771LHS" title='LHS' data-type='const llvm::Value *' data-ref="5771LHS" data-ref-filename="5771LHS">LHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="853">853</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="5772RHS" title='RHS' data-type='const llvm::Value *' data-ref="5772RHS" data-ref-filename="5772RHS">RHS</dfn> = <a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="5773C" title='C' data-type='const llvm::ConstantInt *' data-ref="5773C" data-ref-filename="5773C"><a class="local col3 ref" href="#5773C" title='C' data-ref="5773C" data-ref-filename="5773C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#5771LHS" title='LHS' data-ref="5771LHS" data-ref-filename="5771LHS">LHS</a>))</td></tr>
<tr><th id="856">856</th><td>      <b>if</b> (<a class="local col3 ref" href="#5773C" title='C' data-ref="5773C" data-ref-filename="5773C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>0xffffffff</var>)</td></tr>
<tr><th id="857">857</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col1 ref" href="#5771LHS" title='LHS' data-ref="5771LHS" data-ref-filename="5771LHS">LHS</a></span>, <span class='refarg'><a class="local col2 ref" href="#5772RHS" title='RHS' data-ref="5772RHS" data-ref-filename="5772RHS">RHS</a></span>);</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="5774C" title='C' data-type='const llvm::ConstantInt *' data-ref="5774C" data-ref-filename="5774C"><a class="local col4 ref" href="#5774C" title='C' data-ref="5774C" data-ref-filename="5774C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#5772RHS" title='RHS' data-ref="5772RHS" data-ref-filename="5772RHS">RHS</a>))</td></tr>
<tr><th id="860">860</th><td>      <b>if</b> (<a class="local col4 ref" href="#5774C" title='C' data-ref="5774C" data-ref-filename="5774C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>0xffffffff</var>) {</td></tr>
<tr><th id="861">861</th><td>        <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" title='(anonymous namespace)::AArch64FastISel::Address::setShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj">setShift</a>(<var>0</var>);</td></tr>
<tr><th id="862">862</th><td>        <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>);</td></tr>
<tr><th id="863">863</th><td>        <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>);</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="5775Reg" title='Reg' data-type='unsigned int' data-ref="5775Reg" data-ref-filename="5775Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#5771LHS" title='LHS' data-ref="5771LHS" data-ref-filename="5771LHS">LHS</a>);</td></tr>
<tr><th id="866">866</th><td>        <b>if</b> (!<a class="local col5 ref" href="#5775Reg" title='Reg' data-ref="5775Reg" data-ref-filename="5775Reg">Reg</a>)</td></tr>
<tr><th id="867">867</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="868">868</th><td>        <em>bool</em> <dfn class="local col6 decl" id="5776RegIsKill" title='RegIsKill' data-type='bool' data-ref="5776RegIsKill" data-ref-filename="5776RegIsKill">RegIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#5771LHS" title='LHS' data-ref="5771LHS" data-ref-filename="5771LHS">LHS</a>);</td></tr>
<tr><th id="869">869</th><td>        <a class="local col5 ref" href="#5775Reg" title='Reg' data-ref="5775Reg" data-ref-filename="5775Reg">Reg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col5 ref" href="#5775Reg" title='Reg' data-ref="5775Reg" data-ref-filename="5775Reg">Reg</a>, <a class="local col6 ref" href="#5776RegIsKill" title='RegIsKill' data-ref="5776RegIsKill" data-ref-filename="5776RegIsKill">RegIsKill</a>,</td></tr>
<tr><th id="870">870</th><td>                                         <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="871">871</th><td>        <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(<a class="local col5 ref" href="#5775Reg" title='Reg' data-ref="5775Reg" data-ref-filename="5775Reg">Reg</a>);</td></tr>
<tr><th id="872">872</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="873">873</th><td>      }</td></tr>
<tr><th id="874">874</th><td>    <b>break</b>;</td></tr>
<tr><th id="875">875</th><td>  }</td></tr>
<tr><th id="876">876</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#186" title='llvm::Instruction::SExt' data-ref="llvm::Instruction::SExt" data-ref-filename="llvm..Instruction..SExt">SExt</a>:</td></tr>
<tr><th id="877">877</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#185" title='llvm::Instruction::ZExt' data-ref="llvm::Instruction::ZExt" data-ref-filename="llvm..Instruction..ZExt">ZExt</a>: {</td></tr>
<tr><th id="878">878</th><td>    <b>if</b> (!<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>() || <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>())</td></tr>
<tr><th id="879">879</th><td>      <b>break</b>;</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="5777Src" title='Src' data-type='const llvm::Value *' data-ref="5777Src" data-ref-filename="5777Src">Src</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="882">882</th><td>    <i>// Fold the zext or sext when it won't become a noop.</i></td></tr>
<tr><th id="883">883</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5778ZE" title='ZE' data-type='const llvm::ZExtInst *' data-ref="5778ZE" data-ref-filename="5778ZE"><a class="local col8 ref" href="#5778ZE" title='ZE' data-ref="5778ZE" data-ref-filename="5778ZE">ZE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>)) {</td></tr>
<tr><th id="884">884</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col8 ref" href="#5778ZE" title='ZE' data-ref="5778ZE" data-ref-filename="5778ZE">ZE</a>) &amp;&amp; <a class="local col8 ref" href="#5778ZE" title='ZE' data-ref="5778ZE" data-ref-filename="5778ZE">ZE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) {</td></tr>
<tr><th id="885">885</th><td>        <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>);</td></tr>
<tr><th id="886">886</th><td>        <a class="local col7 ref" href="#5777Src" title='Src' data-ref="5777Src" data-ref-filename="5777Src">Src</a> = <a class="local col8 ref" href="#5778ZE" title='ZE' data-ref="5778ZE" data-ref-filename="5778ZE">ZE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="887">887</th><td>      }</td></tr>
<tr><th id="888">888</th><td>    } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="5779SE" title='SE' data-type='const llvm::SExtInst *' data-ref="5779SE" data-ref-filename="5779SE"><a class="local col9 ref" href="#5779SE" title='SE' data-ref="5779SE" data-ref-filename="5779SE">SE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SExtInst" title='llvm::SExtInst' data-ref="llvm::SExtInst" data-ref-filename="llvm..SExtInst">SExtInst</a>&gt;(<a class="local col7 ref" href="#5717U" title='U' data-ref="5717U" data-ref-filename="5717U">U</a>)) {</td></tr>
<tr><th id="889">889</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col9 ref" href="#5779SE" title='SE' data-ref="5779SE" data-ref-filename="5779SE">SE</a>) &amp;&amp; <a class="local col9 ref" href="#5779SE" title='SE' data-ref="5779SE" data-ref-filename="5779SE">SE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>32</var>)) {</td></tr>
<tr><th id="890">890</th><td>        <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>);</td></tr>
<tr><th id="891">891</th><td>        <a class="local col7 ref" href="#5777Src" title='Src' data-ref="5777Src" data-ref-filename="5777Src">Src</a> = <a class="local col9 ref" href="#5779SE" title='SE' data-ref="5779SE" data-ref-filename="5779SE">SE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="892">892</th><td>      }</td></tr>
<tr><th id="893">893</th><td>    }</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>    <b>if</b> (!<a class="local col7 ref" href="#5777Src" title='Src' data-ref="5777Src" data-ref-filename="5777Src">Src</a>)</td></tr>
<tr><th id="896">896</th><td>      <b>break</b>;</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" title='(anonymous namespace)::AArch64FastISel::Address::setShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj">setShift</a>(<var>0</var>);</td></tr>
<tr><th id="899">899</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="5780Reg" title='Reg' data-type='unsigned int' data-ref="5780Reg" data-ref-filename="5780Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#5777Src" title='Src' data-ref="5777Src" data-ref-filename="5777Src">Src</a>);</td></tr>
<tr><th id="900">900</th><td>    <b>if</b> (!<a class="local col0 ref" href="#5780Reg" title='Reg' data-ref="5780Reg" data-ref-filename="5780Reg">Reg</a>)</td></tr>
<tr><th id="901">901</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="902">902</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(<a class="local col0 ref" href="#5780Reg" title='Reg' data-ref="5780Reg" data-ref-filename="5780Reg">Reg</a>);</td></tr>
<tr><th id="903">903</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="904">904</th><td>  }</td></tr>
<tr><th id="905">905</th><td>  } <i>// end switch</i></td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <b>if</b> (<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isRegBase' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv">isRegBase</a>() &amp;&amp; !<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="908">908</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="5781Reg" title='Reg' data-type='unsigned int' data-ref="5781Reg" data-ref-filename="5781Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#5714Obj" title='Obj' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</a>);</td></tr>
<tr><th id="909">909</th><td>    <b>if</b> (!<a class="local col1 ref" href="#5781Reg" title='Reg' data-ref="5781Reg" data-ref-filename="5781Reg">Reg</a>)</td></tr>
<tr><th id="910">910</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="911">911</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</a>(<a class="local col1 ref" href="#5781Reg" title='Reg' data-ref="5781Reg" data-ref-filename="5781Reg">Reg</a>);</td></tr>
<tr><th id="912">912</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="913">913</th><td>  }</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td>  <b>if</b> (!<a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>()) {</td></tr>
<tr><th id="916">916</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="5782Reg" title='Reg' data-type='unsigned int' data-ref="5782Reg" data-ref-filename="5782Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#5714Obj" title='Obj' data-ref="5714Obj" data-ref-filename="5714Obj">Obj</a>);</td></tr>
<tr><th id="917">917</th><td>    <b>if</b> (!<a class="local col2 ref" href="#5782Reg" title='Reg' data-ref="5782Reg" data-ref-filename="5782Reg">Reg</a>)</td></tr>
<tr><th id="918">918</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="919">919</th><td>    <a class="local col5 ref" href="#5715Addr" title='Addr' data-ref="5715Addr" data-ref-filename="5715Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(<a class="local col2 ref" href="#5782Reg" title='Reg' data-ref="5782Reg" data-ref-filename="5782Reg">Reg</a>);</td></tr>
<tr><th id="920">920</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="921">921</th><td>  }</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="924">924</th><td>}</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" title='(anonymous namespace)::AArch64FastISel::computeCallAddress' data-type='bool (anonymous namespace)::AArch64FastISel::computeCallAddress(const llvm::Value * V, (anonymous namespace)::AArch64FastISel::Address &amp; Addr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE">computeCallAddress</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="5783V" title='V' data-type='const llvm::Value *' data-ref="5783V" data-ref-filename="5783V">V</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col4 decl" id="5784Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</dfn>) {</td></tr>
<tr><th id="927">927</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/User.h.html#llvm::User" title='llvm::User' data-ref="llvm::User" data-ref-filename="llvm..User">User</a> *<dfn class="local col5 decl" id="5785U" title='U' data-type='const llvm::User *' data-ref="5785U" data-ref-filename="5785U">U</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="928">928</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="5786Opcode" title='Opcode' data-type='unsigned int' data-ref="5786Opcode" data-ref-filename="5786Opcode">Opcode</dfn> = <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#211" title='llvm::Instruction::UserOp1' data-ref="llvm::Instruction::UserOp1" data-ref-filename="llvm..Instruction..UserOp1">UserOp1</a>;</td></tr>
<tr><th id="929">929</th><td>  <em>bool</em> <dfn class="local col7 decl" id="5787InMBB" title='InMBB' data-type='bool' data-ref="5787InMBB" data-ref-filename="5787InMBB">InMBB</dfn> = <b>true</b>;</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5788I" title='I' data-type='const llvm::Instruction *' data-ref="5788I" data-ref-filename="5788I"><a class="local col8 ref" href="#5788I" title='I' data-ref="5788I" data-ref-filename="5788I">I</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col3 ref" href="#5783V" title='V' data-ref="5783V" data-ref-filename="5783V">V</a>)) {</td></tr>
<tr><th id="932">932</th><td>    <a class="local col6 ref" href="#5786Opcode" title='Opcode' data-ref="5786Opcode" data-ref-filename="5786Opcode">Opcode</a> = <a class="local col8 ref" href="#5788I" title='I' data-ref="5788I" data-ref-filename="5788I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="933">933</th><td>    <a class="local col5 ref" href="#5785U" title='U' data-ref="5785U" data-ref-filename="5785U">U</a> = <a class="local col8 ref" href="#5788I" title='I' data-ref="5788I" data-ref-filename="5788I">I</a>;</td></tr>
<tr><th id="934">934</th><td>    <a class="local col7 ref" href="#5787InMBB" title='InMBB' data-ref="5787InMBB" data-ref-filename="5787InMBB">InMBB</a> = <a class="local col8 ref" href="#5788I" title='I' data-ref="5788I" data-ref-filename="5788I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>() == <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>();</td></tr>
<tr><th id="935">935</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="5789C" title='C' data-type='const llvm::ConstantExpr *' data-ref="5789C" data-ref-filename="5789C"><a class="local col9 ref" href="#5789C" title='C' data-ref="5789C" data-ref-filename="5789C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantExpr" title='llvm::ConstantExpr' data-ref="llvm::ConstantExpr" data-ref-filename="llvm..ConstantExpr">ConstantExpr</a>&gt;(<a class="local col3 ref" href="#5783V" title='V' data-ref="5783V" data-ref-filename="5783V">V</a>)) {</td></tr>
<tr><th id="936">936</th><td>    <a class="local col6 ref" href="#5786Opcode" title='Opcode' data-ref="5786Opcode" data-ref-filename="5786Opcode">Opcode</a> = <a class="local col9 ref" href="#5789C" title='C' data-ref="5789C" data-ref-filename="5789C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm12ConstantExpr9getOpcodeEv" title='llvm::ConstantExpr::getOpcode' data-ref="_ZNK4llvm12ConstantExpr9getOpcodeEv" data-ref-filename="_ZNK4llvm12ConstantExpr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="937">937</th><td>    <a class="local col5 ref" href="#5785U" title='U' data-ref="5785U" data-ref-filename="5785U">U</a> = <a class="local col9 ref" href="#5789C" title='C' data-ref="5789C" data-ref-filename="5789C">C</a>;</td></tr>
<tr><th id="938">938</th><td>  }</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>  <b>switch</b> (<a class="local col6 ref" href="#5786Opcode" title='Opcode' data-ref="5786Opcode" data-ref-filename="5786Opcode">Opcode</a>) {</td></tr>
<tr><th id="941">941</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="942">942</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::BitCast' data-ref="llvm::Instruction::BitCast" data-ref-filename="llvm..Instruction..BitCast">BitCast</a>:</td></tr>
<tr><th id="943">943</th><td>    <i>// Look past bitcasts if its operand is in the same BB.</i></td></tr>
<tr><th id="944">944</th><td>    <b>if</b> (<a class="local col7 ref" href="#5787InMBB" title='InMBB' data-ref="5787InMBB" data-ref-filename="5787InMBB">InMBB</a>)</td></tr>
<tr><th id="945">945</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" title='(anonymous namespace)::AArch64FastISel::computeCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE">computeCallAddress</a>(<a class="local col5 ref" href="#5785U" title='U' data-ref="5785U" data-ref-filename="5785U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col4 ref" href="#5784Addr" title='Addr' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</a></span>);</td></tr>
<tr><th id="946">946</th><td>    <b>break</b>;</td></tr>
<tr><th id="947">947</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#194" title='llvm::Instruction::IntToPtr' data-ref="llvm::Instruction::IntToPtr" data-ref-filename="llvm..Instruction..IntToPtr">IntToPtr</a>:</td></tr>
<tr><th id="948">948</th><td>    <i>// Look past no-op inttoptrs if its operand is in the same BB.</i></td></tr>
<tr><th id="949">949</th><td>    <b>if</b> (<a class="local col7 ref" href="#5787InMBB" title='InMBB' data-ref="5787InMBB" data-ref-filename="5787InMBB">InMBB</a> &amp;&amp;</td></tr>
<tr><th id="950">950</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col5 ref" href="#5785U" title='U' data-ref="5785U" data-ref-filename="5785U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a></td></tr>
<tr><th id="951">951</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>))</td></tr>
<tr><th id="952">952</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" title='(anonymous namespace)::AArch64FastISel::computeCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE">computeCallAddress</a>(<a class="local col5 ref" href="#5785U" title='U' data-ref="5785U" data-ref-filename="5785U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col4 ref" href="#5784Addr" title='Addr' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</a></span>);</td></tr>
<tr><th id="953">953</th><td>    <b>break</b>;</td></tr>
<tr><th id="954">954</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#193" title='llvm::Instruction::PtrToInt' data-ref="llvm::Instruction::PtrToInt" data-ref-filename="llvm..Instruction..PtrToInt">PtrToInt</a>:</td></tr>
<tr><th id="955">955</th><td>    <i>// Look past no-op ptrtoints if its operand is in the same BB.</i></td></tr>
<tr><th id="956">956</th><td>    <b>if</b> (<a class="local col7 ref" href="#5787InMBB" title='InMBB' data-ref="5787InMBB" data-ref-filename="5787InMBB">InMBB</a> &amp;&amp; <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col5 ref" href="#5785U" title='U' data-ref="5785U" data-ref-filename="5785U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()) <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>))</td></tr>
<tr><th id="957">957</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" title='(anonymous namespace)::AArch64FastISel::computeCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE">computeCallAddress</a>(<a class="local col5 ref" href="#5785U" title='U' data-ref="5785U" data-ref-filename="5785U">U</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col4 ref" href="#5784Addr" title='Addr' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</a></span>);</td></tr>
<tr><th id="958">958</th><td>    <b>break</b>;</td></tr>
<tr><th id="959">959</th><td>  }</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="5790GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="5790GV" data-ref-filename="5790GV"><a class="local col0 ref" href="#5790GV" title='GV' data-ref="5790GV" data-ref-filename="5790GV">GV</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a>&gt;(<a class="local col3 ref" href="#5783V" title='V' data-ref="5783V" data-ref-filename="5783V">V</a>)) {</td></tr>
<tr><th id="962">962</th><td>    <a class="local col4 ref" href="#5784Addr" title='Addr' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14setGlobalValueEPKN4llvm11GlobalValueE" title='(anonymous namespace)::AArch64FastISel::Address::setGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14setGlobalValueEPKN4llvm11GlobalValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14setGlobalValueEPKN4llvm11GlobalValueE">setGlobalValue</a>(<a class="local col0 ref" href="#5790GV" title='GV' data-ref="5790GV" data-ref-filename="5790GV">GV</a>);</td></tr>
<tr><th id="963">963</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="964">964</th><td>  }</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td>  <i>// If all else fails, try to materialize the value in a register.</i></td></tr>
<tr><th id="967">967</th><td>  <b>if</b> (!<a class="local col4 ref" href="#5784Addr" title='Addr' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</a>()) {</td></tr>
<tr><th id="968">968</th><td>    <a class="local col4 ref" href="#5784Addr" title='Addr' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#5783V" title='V' data-ref="5783V" data-ref-filename="5783V">V</a>));</td></tr>
<tr><th id="969">969</th><td>    <b>return</b> <a class="local col4 ref" href="#5784Addr" title='Addr' data-ref="5784Addr" data-ref-filename="5784Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>() != <var>0</var>;</td></tr>
<tr><th id="970">970</th><td>  }</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="973">973</th><td>}</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-type='bool (anonymous namespace)::AArch64FastISel::isTypeLegal(llvm::Type * Ty, llvm::MVT &amp; VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col1 decl" id="5791Ty" title='Ty' data-type='llvm::Type *' data-ref="5791Ty" data-ref-filename="5791Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col2 decl" id="5792VT" title='VT' data-type='llvm::MVT &amp;' data-ref="5792VT" data-ref-filename="5792VT">VT</dfn>) {</td></tr>
<tr><th id="976">976</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col3 decl" id="5793evt" title='evt' data-type='llvm::EVT' data-ref="5793evt" data-ref-filename="5793evt">evt</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col1 ref" href="#5791Ty" title='Ty' data-ref="5791Ty" data-ref-filename="5791Ty">Ty</a>, <b>true</b>);</td></tr>
<tr><th id="977">977</th><td></td></tr>
<tr><th id="978">978</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>() &amp;&amp; <a class="local col1 ref" href="#5791Ty" title='Ty' data-ref="5791Ty" data-ref-filename="5791Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isPointerTyEv" title='llvm::Type::isPointerTy' data-ref="_ZNK4llvm4Type11isPointerTyEv" data-ref-filename="_ZNK4llvm4Type11isPointerTyEv">isPointerTy</a>())</td></tr>
<tr><th id="979">979</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>  <i>// Only handle simple types.</i></td></tr>
<tr><th id="982">982</th><td>  <b>if</b> (<a class="local col3 ref" href="#5793evt" title='evt' data-ref="5793evt" data-ref-filename="5793evt">evt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::Other" title='llvm::MVT::Other' data-ref="llvm::MVT::Other" data-ref-filename="llvm..MVT..Other">Other</a> || !<a class="local col3 ref" href="#5793evt" title='evt' data-ref="5793evt" data-ref-filename="5793evt">evt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="983">983</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="984">984</th><td>  <a class="local col2 ref" href="#5792VT" title='VT' data-ref="5792VT" data-ref-filename="5792VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="local col3 ref" href="#5793evt" title='evt' data-ref="5793evt" data-ref-filename="5793evt">evt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td>  <i>// This is a legal type, but it's not something we handle in fast-isel.</i></td></tr>
<tr><th id="987">987</th><td>  <b>if</b> (<a class="local col2 ref" href="#5792VT" title='VT' data-ref="5792VT" data-ref-filename="5792VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>)</td></tr>
<tr><th id="988">988</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>  <i>// Handle all other legal types, i.e. a register that will directly hold this</i></td></tr>
<tr><th id="991">991</th><td><i>  // value.</i></td></tr>
<tr><th id="992">992</th><td>  <b>return</b> <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" title='llvm::TargetLoweringBase::isTypeLegal' data-ref="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE" data-ref-filename="_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE">isTypeLegal</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#5792VT" title='VT' data-ref="5792VT" data-ref-filename="5792VT">VT</a>);</td></tr>
<tr><th id="993">993</th><td>}</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">/// Determine if the value type is supported by FastISel.</i></td></tr>
<tr><th id="996">996</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">///</i></td></tr>
<tr><th id="997">997</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">/// FastISel for AArch64 can handle more value types than are legal. This adds</i></td></tr>
<tr><th id="998">998</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">/// simple value type such as i1, i8, and i16.</i></td></tr>
<tr><th id="999">999</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-type='bool (anonymous namespace)::AArch64FastISel::isTypeSupported(llvm::Type * Ty, llvm::MVT &amp; VT, bool IsVectorAllowed = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col4 decl" id="5794Ty" title='Ty' data-type='llvm::Type *' data-ref="5794Ty" data-ref-filename="5794Ty">Ty</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> &amp;<dfn class="local col5 decl" id="5795VT" title='VT' data-type='llvm::MVT &amp;' data-ref="5795VT" data-ref-filename="5795VT">VT</dfn>, <em>bool</em> <dfn class="local col6 decl" id="5796IsVectorAllowed" title='IsVectorAllowed' data-type='bool' data-ref="5796IsVectorAllowed" data-ref-filename="5796IsVectorAllowed">IsVectorAllowed</dfn>) {</td></tr>
<tr><th id="1000">1000</th><td>  <b>if</b> (<a class="local col4 ref" href="#5794Ty" title='Ty' data-ref="5794Ty" data-ref-filename="5794Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isVectorTyEv" title='llvm::Type::isVectorTy' data-ref="_ZNK4llvm4Type10isVectorTyEv" data-ref-filename="_ZNK4llvm4Type10isVectorTyEv">isVectorTy</a>() &amp;&amp; !<a class="local col6 ref" href="#5796IsVectorAllowed" title='IsVectorAllowed' data-ref="5796IsVectorAllowed" data-ref-filename="5796IsVectorAllowed">IsVectorAllowed</a>)</td></tr>
<tr><th id="1001">1001</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col4 ref" href="#5794Ty" title='Ty' data-ref="5794Ty" data-ref-filename="5794Ty">Ty</a>, <span class='refarg'><a class="local col5 ref" href="#5795VT" title='VT' data-ref="5795VT" data-ref-filename="5795VT">VT</a></span>))</td></tr>
<tr><th id="1004">1004</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td>  <i>// If this is a type than can be sign or zero-extended to a basic operation</i></td></tr>
<tr><th id="1007">1007</th><td><i>  // go ahead and accept it now.</i></td></tr>
<tr><th id="1008">1008</th><td>  <b>if</b> (<a class="local col5 ref" href="#5795VT" title='VT' data-ref="5795VT" data-ref-filename="5795VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a> || <a class="local col5 ref" href="#5795VT" title='VT' data-ref="5795VT" data-ref-filename="5795VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> || <a class="local col5 ref" href="#5795VT" title='VT' data-ref="5795VT" data-ref-filename="5795VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>)</td></tr>
<tr><th id="1009">1009</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1012">1012</th><td>}</td></tr>
<tr><th id="1013">1013</th><td></td></tr>
<tr><th id="1014">1014</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-type='bool (anonymous namespace)::AArch64FastISel::isValueAvailable(const llvm::Value * V) const' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="5797V" title='V' data-type='const llvm::Value *' data-ref="5797V" data-ref-filename="5797V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="1015">1015</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col7 ref" href="#5797V" title='V' data-ref="5797V" data-ref-filename="5797V">V</a>))</td></tr>
<tr><th id="1016">1016</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5798I" title='I' data-type='const llvm::Instruction *' data-ref="5798I" data-ref-filename="5798I">I</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>&gt;(<a class="local col7 ref" href="#5797V" title='V' data-ref="5797V" data-ref-filename="5797V">V</a>);</td></tr>
<tr><th id="1019">1019</th><td>  <b>return</b> <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col8 ref" href="#5798I" title='I' data-ref="5798I" data-ref-filename="5798I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>()]</a> == <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>;</td></tr>
<tr><th id="1020">1020</th><td>}</td></tr>
<tr><th id="1021">1021</th><td></td></tr>
<tr><th id="1022">1022</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" title='(anonymous namespace)::AArch64FastISel::simplifyAddress' data-type='bool (anonymous namespace)::AArch64FastISel::simplifyAddress((anonymous namespace)::AArch64FastISel::Address &amp; Addr, llvm::MVT VT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE">simplifyAddress</dfn>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col9 decl" id="5799Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="5800VT" title='VT' data-type='llvm::MVT' data-ref="5800VT" data-ref-filename="5800VT">VT</dfn>) {</td></tr>
<tr><th id="1023">1023</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>())</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="5801ScaleFactor" title='ScaleFactor' data-type='unsigned int' data-ref="5801ScaleFactor" data-ref-filename="5801ScaleFactor">ScaleFactor</dfn> = <a class="tu ref fn" href="#_ZL22getImplicitScaleFactorN4llvm3MVTE" title='getImplicitScaleFactor' data-use='c' data-ref="_ZL22getImplicitScaleFactorN4llvm3MVTE" data-ref-filename="_ZL22getImplicitScaleFactorN4llvm3MVTE">getImplicitScaleFactor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#5800VT" title='VT' data-ref="5800VT" data-ref-filename="5800VT">VT</a>);</td></tr>
<tr><th id="1027">1027</th><td>  <b>if</b> (!<a class="local col1 ref" href="#5801ScaleFactor" title='ScaleFactor' data-ref="5801ScaleFactor" data-ref-filename="5801ScaleFactor">ScaleFactor</a>)</td></tr>
<tr><th id="1028">1028</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1029">1029</th><td></td></tr>
<tr><th id="1030">1030</th><td>  <em>bool</em> <dfn class="local col2 decl" id="5802ImmediateOffsetNeedsLowering" title='ImmediateOffsetNeedsLowering' data-type='bool' data-ref="5802ImmediateOffsetNeedsLowering" data-ref-filename="5802ImmediateOffsetNeedsLowering">ImmediateOffsetNeedsLowering</dfn> = <b>false</b>;</td></tr>
<tr><th id="1031">1031</th><td>  <em>bool</em> <dfn class="local col3 decl" id="5803RegisterOffsetNeedsLowering" title='RegisterOffsetNeedsLowering' data-type='bool' data-ref="5803RegisterOffsetNeedsLowering" data-ref-filename="5803RegisterOffsetNeedsLowering">RegisterOffsetNeedsLowering</dfn> = <b>false</b>;</td></tr>
<tr><th id="1032">1032</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="5804Offset" title='Offset' data-type='int64_t' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</dfn> = <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>();</td></tr>
<tr><th id="1033">1033</th><td>  <b>if</b> (((<a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a> &lt; <var>0</var>) || (<a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a> &amp; (<a class="local col1 ref" href="#5801ScaleFactor" title='ScaleFactor' data-ref="5801ScaleFactor" data-ref-filename="5801ScaleFactor">ScaleFactor</a> - <var>1</var>))) &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>9</var>&gt;(<a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a>))</td></tr>
<tr><th id="1034">1034</th><td>    <a class="local col2 ref" href="#5802ImmediateOffsetNeedsLowering" title='ImmediateOffsetNeedsLowering' data-ref="5802ImmediateOffsetNeedsLowering" data-ref-filename="5802ImmediateOffsetNeedsLowering">ImmediateOffsetNeedsLowering</a> = <b>true</b>;</td></tr>
<tr><th id="1035">1035</th><td>  <b>else</b> <b>if</b> (<a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a> &gt; <var>0</var> &amp;&amp; !(<a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a> &amp; (<a class="local col1 ref" href="#5801ScaleFactor" title='ScaleFactor' data-ref="5801ScaleFactor" data-ref-filename="5801ScaleFactor">ScaleFactor</a> - <var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="1036">1036</th><td>           !<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a> / <a class="local col1 ref" href="#5801ScaleFactor" title='ScaleFactor' data-ref="5801ScaleFactor" data-ref-filename="5801ScaleFactor">ScaleFactor</a>))</td></tr>
<tr><th id="1037">1037</th><td>    <a class="local col2 ref" href="#5802ImmediateOffsetNeedsLowering" title='ImmediateOffsetNeedsLowering' data-ref="5802ImmediateOffsetNeedsLowering" data-ref-filename="5802ImmediateOffsetNeedsLowering">ImmediateOffsetNeedsLowering</a> = <b>true</b>;</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>  <i>// Cannot encode an offset register and an immediate offset in the same</i></td></tr>
<tr><th id="1040">1040</th><td><i>  // instruction. Fold the immediate offset into the load/store instruction and</i></td></tr>
<tr><th id="1041">1041</th><td><i>  // emit an additional add to take care of the offset register.</i></td></tr>
<tr><th id="1042">1042</th><td>  <b>if</b> (!<a class="local col2 ref" href="#5802ImmediateOffsetNeedsLowering" title='ImmediateOffsetNeedsLowering' data-ref="5802ImmediateOffsetNeedsLowering" data-ref-filename="5802ImmediateOffsetNeedsLowering">ImmediateOffsetNeedsLowering</a> &amp;&amp; <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() &amp;&amp; <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>())</td></tr>
<tr><th id="1043">1043</th><td>    <a class="local col3 ref" href="#5803RegisterOffsetNeedsLowering" title='RegisterOffsetNeedsLowering' data-ref="5803RegisterOffsetNeedsLowering" data-ref-filename="5803RegisterOffsetNeedsLowering">RegisterOffsetNeedsLowering</a> = <b>true</b>;</td></tr>
<tr><th id="1044">1044</th><td></td></tr>
<tr><th id="1045">1045</th><td>  <i>// Cannot encode zero register as base.</i></td></tr>
<tr><th id="1046">1046</th><td>  <b>if</b> (<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isRegBase' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv">isRegBase</a>() &amp;&amp; <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>() &amp;&amp; !<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>())</td></tr>
<tr><th id="1047">1047</th><td>    <a class="local col3 ref" href="#5803RegisterOffsetNeedsLowering" title='RegisterOffsetNeedsLowering' data-ref="5803RegisterOffsetNeedsLowering" data-ref-filename="5803RegisterOffsetNeedsLowering">RegisterOffsetNeedsLowering</a> = <b>true</b>;</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <i>// If this is a stack pointer and the offset needs to be simplified then put</i></td></tr>
<tr><th id="1050">1050</th><td><i>  // the alloca address into a register, set the base type back to register and</i></td></tr>
<tr><th id="1051">1051</th><td><i>  // continue. This should almost never happen.</i></td></tr>
<tr><th id="1052">1052</th><td>  <b>if</b> ((<a class="local col2 ref" href="#5802ImmediateOffsetNeedsLowering" title='ImmediateOffsetNeedsLowering' data-ref="5802ImmediateOffsetNeedsLowering" data-ref-filename="5802ImmediateOffsetNeedsLowering">ImmediateOffsetNeedsLowering</a> || <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>()) &amp;&amp; <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isFIBase' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv">isFIBase</a>())</td></tr>
<tr><th id="1053">1053</th><td>  {</td></tr>
<tr><th id="1054">1054</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="5805ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5805ResultReg" data-ref-filename="5805ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="1055">1055</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>),</td></tr>
<tr><th id="1056">1056</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5805ResultReg" title='ResultReg' data-ref="5805ResultReg" data-ref-filename="5805ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1057">1057</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv" title='(anonymous namespace)::AArch64FastISel::Address::getFI' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv">getFI</a>())</td></tr>
<tr><th id="1058">1058</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1059">1059</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1060">1060</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" title='(anonymous namespace)::AArch64FastISel::Address::setKind' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE">setKind</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::AArch64FastISel::Address::RegBase" title='(anonymous namespace)::AArch64FastISel::Address::RegBase' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::RegBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..RegBase">RegBase</a>);</td></tr>
<tr><th id="1061">1061</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</a>(<a class="local col5 ref" href="#5805ResultReg" title='ResultReg' data-ref="5805ResultReg" data-ref-filename="5805ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1062">1062</th><td>  }</td></tr>
<tr><th id="1063">1063</th><td></td></tr>
<tr><th id="1064">1064</th><td>  <b>if</b> (<a class="local col3 ref" href="#5803RegisterOffsetNeedsLowering" title='RegisterOffsetNeedsLowering' data-ref="5803RegisterOffsetNeedsLowering" data-ref-filename="5803RegisterOffsetNeedsLowering">RegisterOffsetNeedsLowering</a>) {</td></tr>
<tr><th id="1065">1065</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="5806ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1066">1066</th><td>    <b>if</b> (<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1067">1067</th><td>      <b>if</b> (<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a> ||</td></tr>
<tr><th id="1068">1068</th><td>          <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>   )</td></tr>
<tr><th id="1069">1069</th><td>        <a class="local col6 ref" href="#5806ResultReg" title='ResultReg' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rx' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rx</a>(<i>/*UseAdd=*/</i><b>true</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1070">1070</th><td>                                  <i>/*TODO:IsKill=*/</i><b>false</b>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>(),</td></tr>
<tr><th id="1071">1071</th><td>                                  <i>/*TODO:IsKill=*/</i><b>false</b>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>(),</td></tr>
<tr><th id="1072">1072</th><td>                                  <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" title='(anonymous namespace)::AArch64FastISel::Address::getShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv">getShift</a>());</td></tr>
<tr><th id="1073">1073</th><td>      <b>else</b></td></tr>
<tr><th id="1074">1074</th><td>        <a class="local col6 ref" href="#5806ResultReg" title='ResultReg' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rs</a>(<i>/*UseAdd=*/</i><b>true</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>(),</td></tr>
<tr><th id="1075">1075</th><td>                                  <i>/*TODO:IsKill=*/</i><b>false</b>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>(),</td></tr>
<tr><th id="1076">1076</th><td>                                  <i>/*TODO:IsKill=*/</i><b>false</b>, <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>,</td></tr>
<tr><th id="1077">1077</th><td>                                  <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" title='(anonymous namespace)::AArch64FastISel::Address::getShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv">getShift</a>());</td></tr>
<tr><th id="1078">1078</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1079">1079</th><td>      <b>if</b> (<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a>)</td></tr>
<tr><th id="1080">1080</th><td>        <a class="local col6 ref" href="#5806ResultReg" title='ResultReg' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSL_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb">emitLSL_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>(),</td></tr>
<tr><th id="1081">1081</th><td>                               <i>/*Op0IsKill=*/</i><b>false</b>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" title='(anonymous namespace)::AArch64FastISel::Address::getShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv">getShift</a>(),</td></tr>
<tr><th id="1082">1082</th><td>                               <i>/*IsZExt=*/</i><b>true</b>);</td></tr>
<tr><th id="1083">1083</th><td>      <b>else</b> <b>if</b> (<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>)</td></tr>
<tr><th id="1084">1084</th><td>        <a class="local col6 ref" href="#5806ResultReg" title='ResultReg' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSL_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb">emitLSL_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>(),</td></tr>
<tr><th id="1085">1085</th><td>                               <i>/*Op0IsKill=*/</i><b>false</b>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" title='(anonymous namespace)::AArch64FastISel::Address::getShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv">getShift</a>(),</td></tr>
<tr><th id="1086">1086</th><td>                               <i>/*IsZExt=*/</i><b>false</b>);</td></tr>
<tr><th id="1087">1087</th><td>      <b>else</b></td></tr>
<tr><th id="1088">1088</th><td>        <a class="local col6 ref" href="#5806ResultReg" title='ResultReg' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSL_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb">emitLSL_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>(),</td></tr>
<tr><th id="1089">1089</th><td>                               <i>/*Op0IsKill=*/</i><b>false</b>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" title='(anonymous namespace)::AArch64FastISel::Address::getShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv">getShift</a>());</td></tr>
<tr><th id="1090">1090</th><td>    }</td></tr>
<tr><th id="1091">1091</th><td>    <b>if</b> (!<a class="local col6 ref" href="#5806ResultReg" title='ResultReg' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1092">1092</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</a>(<a class="local col6 ref" href="#5806ResultReg" title='ResultReg' data-ref="5806ResultReg" data-ref-filename="5806ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1095">1095</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(<var>0</var>);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" title='(anonymous namespace)::AArch64FastISel::Address::setShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8setShiftEj">setShift</a>(<var>0</var>);</td></tr>
<tr><th id="1097">1097</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" title='(anonymous namespace)::AArch64FastISel::Address::setExtendType' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address13setExtendTypeEN4llvm10AArch64_AM15ShiftExtendTypeE">setExtendType</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>);</td></tr>
<tr><th id="1098">1098</th><td>  }</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>  <i>// Since the offset is too large for the load/store instruction get the</i></td></tr>
<tr><th id="1101">1101</th><td><i>  // reg+offset into a register.</i></td></tr>
<tr><th id="1102">1102</th><td>  <b>if</b> (<a class="local col2 ref" href="#5802ImmediateOffsetNeedsLowering" title='ImmediateOffsetNeedsLowering' data-ref="5802ImmediateOffsetNeedsLowering" data-ref-filename="5802ImmediateOffsetNeedsLowering">ImmediateOffsetNeedsLowering</a>) {</td></tr>
<tr><th id="1103">1103</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="5807ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5807ResultReg" data-ref-filename="5807ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1104">1104</th><td>    <b>if</b> (<a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>())</td></tr>
<tr><th id="1105">1105</th><td>      <i>// Try to fold the immediate into the add instruction.</i></td></tr>
<tr><th id="1106">1106</th><td>      <a class="local col7 ref" href="#5807ResultReg" title='ResultReg' data-ref="5807ResultReg" data-ref-filename="5807ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" title='(anonymous namespace)::AArch64FastISel::emitAdd_ri_' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">emitAdd_ri_</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>(), <i>/*IsKill=*/</i><b>false</b>, <a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a>);</td></tr>
<tr><th id="1107">1107</th><td>    <b>else</b></td></tr>
<tr><th id="1108">1108</th><td>      <a class="local col7 ref" href="#5807ResultReg" title='ResultReg' data-ref="5807ResultReg" data-ref-filename="5807ResultReg">ResultReg</a> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" title='(anonymous namespace)::AArch64FastISel::fastEmit_i' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm">fastEmit_i</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>, <a class="local col4 ref" href="#5804Offset" title='Offset' data-ref="5804Offset" data-ref-filename="5804Offset">Offset</a>);</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>    <b>if</b> (!<a class="local col7 ref" href="#5807ResultReg" title='ResultReg' data-ref="5807ResultReg" data-ref-filename="5807ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1111">1111</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1112">1112</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</a>(<a class="local col7 ref" href="#5807ResultReg" title='ResultReg' data-ref="5807ResultReg" data-ref-filename="5807ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1113">1113</th><td>    <a class="local col9 ref" href="#5799Addr" title='Addr' data-ref="5799Addr" data-ref-filename="5799Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</a>(<var>0</var>);</td></tr>
<tr><th id="1114">1114</th><td>  }</td></tr>
<tr><th id="1115">1115</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1116">1116</th><td>}</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" title='(anonymous namespace)::AArch64FastISel::addLoadStoreOperands' data-type='void (anonymous namespace)::AArch64FastISel::addLoadStoreOperands((anonymous namespace)::AArch64FastISel::Address &amp; Addr, const llvm::MachineInstrBuilder &amp; MIB, MachineMemOperand::Flags Flags, unsigned int ScaleFactor, llvm::MachineMemOperand * MMO)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_">addLoadStoreOperands</dfn>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> &amp;<dfn class="local col8 decl" id="5808Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address &amp;' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</dfn>,</td></tr>
<tr><th id="1119">1119</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col9 decl" id="5809MIB" title='MIB' data-type='const llvm::MachineInstrBuilder &amp;' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</dfn>,</td></tr>
<tr><th id="1120">1120</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col0 decl" id="5810Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="5810Flags" data-ref-filename="5810Flags">Flags</dfn>,</td></tr>
<tr><th id="1121">1121</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="5811ScaleFactor" title='ScaleFactor' data-type='unsigned int' data-ref="5811ScaleFactor" data-ref-filename="5811ScaleFactor">ScaleFactor</dfn>,</td></tr>
<tr><th id="1122">1122</th><td>                                           <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col2 decl" id="5812MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="5812MMO" data-ref-filename="5812MMO">MMO</dfn>) {</td></tr>
<tr><th id="1123">1123</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="5813Offset" title='Offset' data-type='int64_t' data-ref="5813Offset" data-ref-filename="5813Offset">Offset</dfn> = <a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() / <a class="local col1 ref" href="#5811ScaleFactor" title='ScaleFactor' data-ref="5811ScaleFactor" data-ref-filename="5811ScaleFactor">ScaleFactor</a>;</td></tr>
<tr><th id="1124">1124</th><td>  <i>// Frame base works a bit differently. Handle it separately.</i></td></tr>
<tr><th id="1125">1125</th><td>  <b>if</b> (<a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isFIBase' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address8isFIBaseEv">isFIBase</a>()) {</td></tr>
<tr><th id="1126">1126</th><td>    <em>int</em> <dfn class="local col4 decl" id="5814FI" title='FI' data-type='int' data-ref="5814FI" data-ref-filename="5814FI">FI</dfn> = <a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv" title='(anonymous namespace)::AArch64FastISel::Address::getFI' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address5getFIEv">getFI</a>();</td></tr>
<tr><th id="1127">1127</th><td>    <i>// FIXME: We shouldn't be using getObjectSize/getObjectAlignment.  The size</i></td></tr>
<tr><th id="1128">1128</th><td><i>    // and alignment should be based on the VT.</i></td></tr>
<tr><th id="1129">1129</th><td>    <a class="local col2 ref" href="#5812MMO" title='MMO' data-ref="5812MMO" data-ref-filename="5812MMO">MMO</a> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1130">1130</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a></span>, <a class="local col4 ref" href="#5814FI" title='FI' data-ref="5814FI" data-ref-filename="5814FI">FI</a>, <a class="local col3 ref" href="#5813Offset" title='Offset' data-ref="5813Offset" data-ref-filename="5813Offset">Offset</a>), <a class="local col0 ref" href="#5810Flags" title='Flags' data-ref="5810Flags" data-ref-filename="5810Flags">Flags</a>,</td></tr>
<tr><th id="1131">1131</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI" data-ref-filename="llvm..FastISel..MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col4 ref" href="#5814FI" title='FI' data-ref="5814FI" data-ref-filename="5814FI">FI</a>), <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MFI" title='llvm::FastISel::MFI' data-ref="llvm::FastISel::MFI" data-ref-filename="llvm..FastISel..MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col4 ref" href="#5814FI" title='FI' data-ref="5814FI" data-ref-filename="5814FI">FI</a>));</td></tr>
<tr><th id="1132">1132</th><td>    <i>// Now add the rest of the operands.</i></td></tr>
<tr><th id="1133">1133</th><td>    <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col4 ref" href="#5814FI" title='FI' data-ref="5814FI" data-ref-filename="5814FI">FI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#5813Offset" title='Offset' data-ref="5813Offset" data-ref-filename="5813Offset">Offset</a>);</td></tr>
<tr><th id="1134">1134</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1135">1135</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Addr.isRegBase() &amp;&amp; <q>"Unexpected address kind."</q>);</td></tr>
<tr><th id="1136">1136</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="5815II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="5815II" data-ref-filename="5815II">II</dfn> = <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="1137">1137</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="5816Idx" title='Idx' data-type='unsigned int' data-ref="5816Idx" data-ref-filename="5816Idx">Idx</dfn> = (<a class="local col0 ref" href="#5810Flags" title='Flags' data-ref="5810Flags" data-ref-filename="5810Flags">Flags</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1138">1138</th><td>    <a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</a>(</td></tr>
<tr><th id="1139">1139</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#5815II" title='II' data-ref="5815II" data-ref-filename="5815II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>(), <a class="local col5 ref" href="#5815II" title='II' data-ref="5815II" data-ref-filename="5815II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>()+<a class="local col6 ref" href="#5816Idx" title='Idx' data-ref="5816Idx" data-ref-filename="5816Idx">Idx</a>));</td></tr>
<tr><th id="1140">1140</th><td>    <a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setOffsetReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address12setOffsetRegEj">setOffsetReg</a>(</td></tr>
<tr><th id="1141">1141</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col5 ref" href="#5815II" title='II' data-ref="5815II" data-ref-filename="5815II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>(), <a class="local col5 ref" href="#5815II" title='II' data-ref="5815II" data-ref-filename="5815II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>()+<a class="local col6 ref" href="#5816Idx" title='Idx' data-ref="5816Idx" data-ref-filename="5816Idx">Idx</a>+<var>1</var>));</td></tr>
<tr><th id="1142">1142</th><td>    <b>if</b> (<a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>()) {</td></tr>
<tr><th id="1143">1143</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Addr.getOffset() == <var>0</var> &amp;&amp; <q>"Unexpected offset"</q>);</td></tr>
<tr><th id="1144">1144</th><td>      <em>bool</em> <dfn class="local col7 decl" id="5817IsSigned" title='IsSigned' data-type='bool' data-ref="5817IsSigned" data-ref-filename="5817IsSigned">IsSigned</dfn> = <a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a> ||</td></tr>
<tr><th id="1145">1145</th><td>                      <a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTX" title='llvm::AArch64_AM::SXTX' data-ref="llvm::AArch64_AM::SXTX" data-ref-filename="llvm..AArch64_AM..SXTX">SXTX</a>;</td></tr>
<tr><th id="1146">1146</th><td>      <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>());</td></tr>
<tr><th id="1147">1147</th><td>      <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>());</td></tr>
<tr><th id="1148">1148</th><td>      <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#5817IsSigned" title='IsSigned' data-ref="5817IsSigned" data-ref-filename="5817IsSigned">IsSigned</a>);</td></tr>
<tr><th id="1149">1149</th><td>      <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" title='(anonymous namespace)::AArch64FastISel::Address::getShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address8getShiftEv">getShift</a>() != <var>0</var>);</td></tr>
<tr><th id="1150">1150</th><td>    } <b>else</b></td></tr>
<tr><th id="1151">1151</th><td>      <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#5808Addr" title='Addr' data-ref="5808Addr" data-ref-filename="5808Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#5813Offset" title='Offset' data-ref="5813Offset" data-ref-filename="5813Offset">Offset</a>);</td></tr>
<tr><th id="1152">1152</th><td>  }</td></tr>
<tr><th id="1153">1153</th><td></td></tr>
<tr><th id="1154">1154</th><td>  <b>if</b> (<a class="local col2 ref" href="#5812MMO" title='MMO' data-ref="5812MMO" data-ref-filename="5812MMO">MMO</a>)</td></tr>
<tr><th id="1155">1155</th><td>    <a class="local col9 ref" href="#5809MIB" title='MIB' data-ref="5809MIB" data-ref-filename="5809MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col2 ref" href="#5812MMO" title='MMO' data-ref="5812MMO" data-ref-filename="5812MMO">MMO</a>);</td></tr>
<tr><th id="1156">1156</th><td>}</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub(bool UseAdd, llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool SetFlags = false, bool WantResult = true, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAddSub</dfn>(<em>bool</em> <dfn class="local col8 decl" id="5818UseAdd" title='UseAdd' data-type='bool' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="5819RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col0 decl" id="5820LHS" title='LHS' data-type='const llvm::Value *' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</dfn>,</td></tr>
<tr><th id="1159">1159</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="5821RHS" title='RHS' data-type='const llvm::Value *' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</dfn>, <em>bool</em> <dfn class="local col2 decl" id="5822SetFlags" title='SetFlags' data-type='bool' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</dfn>,</td></tr>
<tr><th id="1160">1160</th><td>                                     <em>bool</em> <dfn class="local col3 decl" id="5823WantResult" title='WantResult' data-type='bool' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</dfn>,  <em>bool</em> <dfn class="local col4 decl" id="5824IsZExt" title='IsZExt' data-type='bool' data-ref="5824IsZExt" data-ref-filename="5824IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="1161">1161</th><td>  <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col5 decl" id="5825ExtendType" title='ExtendType' data-type='AArch64_AM::ShiftExtendType' data-ref="5825ExtendType" data-ref-filename="5825ExtendType">ExtendType</dfn> = <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="1162">1162</th><td>  <em>bool</em> <dfn class="local col6 decl" id="5826NeedExtend" title='NeedExtend' data-type='bool' data-ref="5826NeedExtend" data-ref-filename="5826NeedExtend">NeedExtend</dfn> = <b>false</b>;</td></tr>
<tr><th id="1163">1163</th><td>  <b>switch</b> (<a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1164">1164</th><td>  <b>default</b>:</td></tr>
<tr><th id="1165">1165</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1166">1166</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:</td></tr>
<tr><th id="1167">1167</th><td>    <a class="local col6 ref" href="#5826NeedExtend" title='NeedExtend' data-ref="5826NeedExtend" data-ref-filename="5826NeedExtend">NeedExtend</a> = <b>true</b>;</td></tr>
<tr><th id="1168">1168</th><td>    <b>break</b>;</td></tr>
<tr><th id="1169">1169</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="1170">1170</th><td>    <a class="local col6 ref" href="#5826NeedExtend" title='NeedExtend' data-ref="5826NeedExtend" data-ref-filename="5826NeedExtend">NeedExtend</a> = <b>true</b>;</td></tr>
<tr><th id="1171">1171</th><td>    <a class="local col5 ref" href="#5825ExtendType" title='ExtendType' data-ref="5825ExtendType" data-ref-filename="5825ExtendType">ExtendType</a> = <a class="local col4 ref" href="#5824IsZExt" title='IsZExt' data-ref="5824IsZExt" data-ref-filename="5824IsZExt">IsZExt</a> ? <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTB" title='llvm::AArch64_AM::UXTB' data-ref="llvm::AArch64_AM::UXTB" data-ref-filename="llvm..AArch64_AM..UXTB">UXTB</a> : <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTB" title='llvm::AArch64_AM::SXTB' data-ref="llvm::AArch64_AM::SXTB" data-ref-filename="llvm..AArch64_AM..SXTB">SXTB</a>;</td></tr>
<tr><th id="1172">1172</th><td>    <b>break</b>;</td></tr>
<tr><th id="1173">1173</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="1174">1174</th><td>    <a class="local col6 ref" href="#5826NeedExtend" title='NeedExtend' data-ref="5826NeedExtend" data-ref-filename="5826NeedExtend">NeedExtend</a> = <b>true</b>;</td></tr>
<tr><th id="1175">1175</th><td>    <a class="local col5 ref" href="#5825ExtendType" title='ExtendType' data-ref="5825ExtendType" data-ref-filename="5825ExtendType">ExtendType</a> = <a class="local col4 ref" href="#5824IsZExt" title='IsZExt' data-ref="5824IsZExt" data-ref-filename="5824IsZExt">IsZExt</a> ? <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTH" title='llvm::AArch64_AM::UXTH' data-ref="llvm::AArch64_AM::UXTH" data-ref-filename="llvm..AArch64_AM..UXTH">UXTH</a> : <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTH" title='llvm::AArch64_AM::SXTH' data-ref="llvm::AArch64_AM::SXTH" data-ref-filename="llvm..AArch64_AM..SXTH">SXTH</a>;</td></tr>
<tr><th id="1176">1176</th><td>    <b>break</b>;</td></tr>
<tr><th id="1177">1177</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:  <i>// fall-through</i></td></tr>
<tr><th id="1178">1178</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="1179">1179</th><td>    <b>break</b>;</td></tr>
<tr><th id="1180">1180</th><td>  }</td></tr>
<tr><th id="1181">1181</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="5827SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="5827SrcVT" data-ref-filename="5827SrcVT">SrcVT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>;</td></tr>
<tr><th id="1182">1182</th><td>  <a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>);</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td>  <i>// Canonicalize immediates to the RHS first.</i></td></tr>
<tr><th id="1185">1185</th><td>  <b>if</b> (<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a> &amp;&amp; <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>) &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>))</td></tr>
<tr><th id="1186">1186</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a></span>, <span class='refarg'><a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a></span>);</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td>  <i>// Canonicalize mul by power of 2 to the RHS.</i></td></tr>
<tr><th id="1189">1189</th><td>  <b>if</b> (<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a> &amp;&amp; <a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>))</td></tr>
<tr><th id="1190">1190</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL11isMulPowOf2PKN4llvm5ValueE" title='isMulPowOf2' data-use='c' data-ref="_ZL11isMulPowOf2PKN4llvm5ValueE" data-ref-filename="_ZL11isMulPowOf2PKN4llvm5ValueE">isMulPowOf2</a>(<a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>))</td></tr>
<tr><th id="1191">1191</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a></span>, <span class='refarg'><a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a></span>);</td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td>  <i>// Canonicalize shift immediate to the RHS.</i></td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a> &amp;&amp; <a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>))</td></tr>
<tr><th id="1195">1195</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5828SI" title='SI' data-type='const llvm::BinaryOperator *' data-ref="5828SI" data-ref-filename="5828SI"><a class="local col8 ref" href="#5828SI" title='SI' data-ref="5828SI" data-ref-filename="5828SI">SI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::BinaryOperator" title='llvm::BinaryOperator' data-ref="llvm::BinaryOperator" data-ref-filename="llvm..BinaryOperator">BinaryOperator</a>&gt;(<a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>))</td></tr>
<tr><th id="1196">1196</th><td>      <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#5828SI" title='SI' data-ref="5828SI" data-ref-filename="5828SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="1197">1197</th><td>        <b>if</b> (<a class="local col8 ref" href="#5828SI" title='SI' data-ref="5828SI" data-ref-filename="5828SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm14BinaryOperator9getOpcodeEv" title='llvm::BinaryOperator::getOpcode' data-ref="_ZNK4llvm14BinaryOperator9getOpcodeEv" data-ref-filename="_ZNK4llvm14BinaryOperator9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::Shl' data-ref="llvm::Instruction::Shl" data-ref-filename="llvm..Instruction..Shl">Shl</a>  ||</td></tr>
<tr><th id="1198">1198</th><td>            <a class="local col8 ref" href="#5828SI" title='SI' data-ref="5828SI" data-ref-filename="5828SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm14BinaryOperator9getOpcodeEv" title='llvm::BinaryOperator::getOpcode' data-ref="_ZNK4llvm14BinaryOperator9getOpcodeEv" data-ref-filename="_ZNK4llvm14BinaryOperator9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::LShr' data-ref="llvm::Instruction::LShr" data-ref-filename="llvm..Instruction..LShr">LShr</a> ||</td></tr>
<tr><th id="1199">1199</th><td>            <a class="local col8 ref" href="#5828SI" title='SI' data-ref="5828SI" data-ref-filename="5828SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm14BinaryOperator9getOpcodeEv" title='llvm::BinaryOperator::getOpcode' data-ref="_ZNK4llvm14BinaryOperator9getOpcodeEv" data-ref-filename="_ZNK4llvm14BinaryOperator9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::AShr' data-ref="llvm::Instruction::AShr" data-ref-filename="llvm..Instruction..AShr">AShr</a>   )</td></tr>
<tr><th id="1200">1200</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a></span>, <span class='refarg'><a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a></span>);</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="5829LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>);</td></tr>
<tr><th id="1203">1203</th><td>  <b>if</b> (!<a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>)</td></tr>
<tr><th id="1204">1204</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1205">1205</th><td>  <em>bool</em> <dfn class="local col0 decl" id="5830LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col0 ref" href="#5820LHS" title='LHS' data-ref="5820LHS" data-ref-filename="5820LHS">LHS</a>);</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td>  <b>if</b> (<a class="local col6 ref" href="#5826NeedExtend" title='NeedExtend' data-ref="5826NeedExtend" data-ref-filename="5826NeedExtend">NeedExtend</a>)</td></tr>
<tr><th id="1208">1208</th><td>    <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#5827SrcVT" title='SrcVT' data-ref="5827SrcVT" data-ref-filename="5827SrcVT">SrcVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col4 ref" href="#5824IsZExt" title='IsZExt' data-ref="5824IsZExt" data-ref-filename="5824IsZExt">IsZExt</a>);</td></tr>
<tr><th id="1209">1209</th><td></td></tr>
<tr><th id="1210">1210</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="5831ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1211">1211</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="5832C" title='C' data-type='const llvm::ConstantInt *' data-ref="5832C" data-ref-filename="5832C"><a class="local col2 ref" href="#5832C" title='C' data-ref="5832C" data-ref-filename="5832C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)) {</td></tr>
<tr><th id="1212">1212</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="5833Imm" title='Imm' data-type='uint64_t' data-ref="5833Imm" data-ref-filename="5833Imm">Imm</dfn> = <a class="local col4 ref" href="#5824IsZExt" title='IsZExt' data-ref="5824IsZExt" data-ref-filename="5824IsZExt">IsZExt</a> ? <a class="local col2 ref" href="#5832C" title='C' data-ref="5832C" data-ref-filename="5832C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>() : <a class="local col2 ref" href="#5832C" title='C' data-ref="5832C" data-ref-filename="5832C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="1213">1213</th><td>    <b>if</b> (<a class="local col2 ref" href="#5832C" title='C' data-ref="5832C" data-ref-filename="5832C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt10isNegativeEv" title='llvm::ConstantInt::isNegative' data-ref="_ZNK4llvm11ConstantInt10isNegativeEv" data-ref-filename="_ZNK4llvm11ConstantInt10isNegativeEv">isNegative</a>())</td></tr>
<tr><th id="1214">1214</th><td>      <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</a>(!<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, -<a class="local col3 ref" href="#5833Imm" title='Imm' data-ref="5833Imm" data-ref-filename="5833Imm">Imm</a>,</td></tr>
<tr><th id="1215">1215</th><td>                                <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>, <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1216">1216</th><td>    <b>else</b></td></tr>
<tr><th id="1217">1217</th><td>      <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</a>(<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, <a class="local col3 ref" href="#5833Imm" title='Imm' data-ref="5833Imm" data-ref-filename="5833Imm">Imm</a>, <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>,</td></tr>
<tr><th id="1218">1218</th><td>                                <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1219">1219</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="5834C" title='C' data-type='const llvm::Constant *' data-ref="5834C" data-ref-filename="5834C"><a class="local col4 ref" href="#5834C" title='C' data-ref="5834C" data-ref-filename="5834C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>))</td></tr>
<tr><th id="1220">1220</th><td>    <b>if</b> (<a class="local col4 ref" href="#5834C" title='C' data-ref="5834C" data-ref-filename="5834C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv" data-ref-filename="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="1221">1221</th><td>      <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</a>(<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, <var>0</var>, <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>,</td></tr>
<tr><th id="1222">1222</th><td>                                <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <b>if</b> (<a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1225">1225</th><td>    <b>return</b> <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>  <i>// Only extend the RHS within the instruction if there is a valid extend type.</i></td></tr>
<tr><th id="1228">1228</th><td>  <b>if</b> (<a class="local col5 ref" href="#5825ExtendType" title='ExtendType' data-ref="5825ExtendType" data-ref-filename="5825ExtendType">ExtendType</a> != <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a> &amp;&amp; <a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp;</td></tr>
<tr><th id="1229">1229</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)) {</td></tr>
<tr><th id="1230">1230</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="5835SI" title='SI' data-type='const llvm::BinaryOperator *' data-ref="5835SI" data-ref-filename="5835SI"><a class="local col5 ref" href="#5835SI" title='SI' data-ref="5835SI" data-ref-filename="5835SI">SI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::BinaryOperator" title='llvm::BinaryOperator' data-ref="llvm::BinaryOperator" data-ref-filename="llvm..BinaryOperator">BinaryOperator</a>&gt;(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>))</td></tr>
<tr><th id="1231">1231</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="5836C" title='C' data-type='const llvm::ConstantInt *' data-ref="5836C" data-ref-filename="5836C"><a class="local col6 ref" href="#5836C" title='C' data-ref="5836C" data-ref-filename="5836C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#5835SI" title='SI' data-ref="5835SI" data-ref-filename="5835SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="1232">1232</th><td>        <b>if</b> ((<a class="local col5 ref" href="#5835SI" title='SI' data-ref="5835SI" data-ref-filename="5835SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm14BinaryOperator9getOpcodeEv" title='llvm::BinaryOperator::getOpcode' data-ref="_ZNK4llvm14BinaryOperator9getOpcodeEv" data-ref-filename="_ZNK4llvm14BinaryOperator9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::Shl' data-ref="llvm::Instruction::Shl" data-ref-filename="llvm..Instruction..Shl">Shl</a>) &amp;&amp; (<a class="local col6 ref" href="#5836C" title='C' data-ref="5836C" data-ref-filename="5836C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>() &lt; <var>4</var>)) {</td></tr>
<tr><th id="1233">1233</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="5837RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5837RHSReg" data-ref-filename="5837RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#5835SI" title='SI' data-ref="5835SI" data-ref-filename="5835SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1234">1234</th><td>          <b>if</b> (!<a class="local col7 ref" href="#5837RHSReg" title='RHSReg' data-ref="5837RHSReg" data-ref-filename="5837RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1235">1235</th><td>            <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1236">1236</th><td>          <em>bool</em> <dfn class="local col8 decl" id="5838RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5838RHSIsKill" data-ref-filename="5838RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col5 ref" href="#5835SI" title='SI' data-ref="5835SI" data-ref-filename="5835SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1237">1237</th><td>          <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rx' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rx</a>(<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, <a class="local col7 ref" href="#5837RHSReg" title='RHSReg' data-ref="5837RHSReg" data-ref-filename="5837RHSReg">RHSReg</a>,</td></tr>
<tr><th id="1238">1238</th><td>                               <a class="local col8 ref" href="#5838RHSIsKill" title='RHSIsKill' data-ref="5838RHSIsKill" data-ref-filename="5838RHSIsKill">RHSIsKill</a>, <a class="local col5 ref" href="#5825ExtendType" title='ExtendType' data-ref="5825ExtendType" data-ref-filename="5825ExtendType">ExtendType</a>, <a class="local col6 ref" href="#5836C" title='C' data-ref="5836C" data-ref-filename="5836C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>(),</td></tr>
<tr><th id="1239">1239</th><td>                               <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>, <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1240">1240</th><td>        }</td></tr>
<tr><th id="1241">1241</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="5839RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5839RHSReg" data-ref-filename="5839RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>);</td></tr>
<tr><th id="1242">1242</th><td>    <b>if</b> (!<a class="local col9 ref" href="#5839RHSReg" title='RHSReg' data-ref="5839RHSReg" data-ref-filename="5839RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1243">1243</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1244">1244</th><td>    <em>bool</em> <dfn class="local col0 decl" id="5840RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5840RHSIsKill" data-ref-filename="5840RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>);</td></tr>
<tr><th id="1245">1245</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rx' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rx</a>(<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, <a class="local col9 ref" href="#5839RHSReg" title='RHSReg' data-ref="5839RHSReg" data-ref-filename="5839RHSReg">RHSReg</a>, <a class="local col0 ref" href="#5840RHSIsKill" title='RHSIsKill' data-ref="5840RHSIsKill" data-ref-filename="5840RHSIsKill">RHSIsKill</a>,</td></tr>
<tr><th id="1246">1246</th><td>                         <a class="local col5 ref" href="#5825ExtendType" title='ExtendType' data-ref="5825ExtendType" data-ref-filename="5825ExtendType">ExtendType</a>, <var>0</var>, <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>, <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1247">1247</th><td>  }</td></tr>
<tr><th id="1248">1248</th><td></td></tr>
<tr><th id="1249">1249</th><td>  <i>// Check if the mul can be folded into the instruction.</i></td></tr>
<tr><th id="1250">1250</th><td>  <b>if</b> (<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)) {</td></tr>
<tr><th id="1251">1251</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL11isMulPowOf2PKN4llvm5ValueE" title='isMulPowOf2' data-use='c' data-ref="_ZL11isMulPowOf2PKN4llvm5ValueE" data-ref-filename="_ZL11isMulPowOf2PKN4llvm5ValueE">isMulPowOf2</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)) {</td></tr>
<tr><th id="1252">1252</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="5841MulLHS" title='MulLHS' data-type='const llvm::Value *' data-ref="5841MulLHS" data-ref-filename="5841MulLHS">MulLHS</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::MulOperator" title='llvm::MulOperator' data-ref="llvm::MulOperator" data-ref-filename="llvm..MulOperator">MulOperator</a>&gt;(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1253">1253</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="5842MulRHS" title='MulRHS' data-type='const llvm::Value *' data-ref="5842MulRHS" data-ref-filename="5842MulRHS">MulRHS</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::MulOperator" title='llvm::MulOperator' data-ref="llvm::MulOperator" data-ref-filename="llvm..MulOperator">MulOperator</a>&gt;(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1254">1254</th><td></td></tr>
<tr><th id="1255">1255</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="5843C" title='C' data-type='const llvm::ConstantInt *' data-ref="5843C" data-ref-filename="5843C"><a class="local col3 ref" href="#5843C" title='C' data-ref="5843C" data-ref-filename="5843C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col1 ref" href="#5841MulLHS" title='MulLHS' data-ref="5841MulLHS" data-ref-filename="5841MulLHS">MulLHS</a>))</td></tr>
<tr><th id="1256">1256</th><td>        <b>if</b> (<a class="local col3 ref" href="#5843C" title='C' data-ref="5843C" data-ref-filename="5843C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="1257">1257</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col1 ref" href="#5841MulLHS" title='MulLHS' data-ref="5841MulLHS" data-ref-filename="5841MulLHS">MulLHS</a></span>, <span class='refarg'><a class="local col2 ref" href="#5842MulRHS" title='MulRHS' data-ref="5842MulRHS" data-ref-filename="5842MulRHS">MulRHS</a></span>);</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isa&lt;ConstantInt&gt;(MulRHS) &amp;&amp; <q>"Expected a ConstantInt."</q>);</td></tr>
<tr><th id="1260">1260</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="5844ShiftVal" title='ShiftVal' data-type='uint64_t' data-ref="5844ShiftVal" data-ref-filename="5844ShiftVal">ShiftVal</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#5842MulRHS" title='MulRHS' data-ref="5842MulRHS" data-ref-filename="5842MulRHS">MulRHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="1261">1261</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="5845RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5845RHSReg" data-ref-filename="5845RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#5841MulLHS" title='MulLHS' data-ref="5841MulLHS" data-ref-filename="5841MulLHS">MulLHS</a>);</td></tr>
<tr><th id="1262">1262</th><td>      <b>if</b> (!<a class="local col5 ref" href="#5845RHSReg" title='RHSReg' data-ref="5845RHSReg" data-ref-filename="5845RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1263">1263</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1264">1264</th><td>      <em>bool</em> <dfn class="local col6 decl" id="5846RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5846RHSIsKill" data-ref-filename="5846RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#5841MulLHS" title='MulLHS' data-ref="5841MulLHS" data-ref-filename="5841MulLHS">MulLHS</a>);</td></tr>
<tr><th id="1265">1265</th><td>      <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rs</a>(<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, <a class="local col5 ref" href="#5845RHSReg" title='RHSReg' data-ref="5845RHSReg" data-ref-filename="5845RHSReg">RHSReg</a>,</td></tr>
<tr><th id="1266">1266</th><td>                                <a class="local col6 ref" href="#5846RHSIsKill" title='RHSIsKill' data-ref="5846RHSIsKill" data-ref-filename="5846RHSIsKill">RHSIsKill</a>, <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <a class="local col4 ref" href="#5844ShiftVal" title='ShiftVal' data-ref="5844ShiftVal" data-ref-filename="5844ShiftVal">ShiftVal</a>, <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>,</td></tr>
<tr><th id="1267">1267</th><td>                                <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1268">1268</th><td>      <b>if</b> (<a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1269">1269</th><td>        <b>return</b> <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1270">1270</th><td>    }</td></tr>
<tr><th id="1271">1271</th><td>  }</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i>// Check if the shift can be folded into the instruction.</i></td></tr>
<tr><th id="1274">1274</th><td>  <b>if</b> (<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)) {</td></tr>
<tr><th id="1275">1275</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="5847SI" title='SI' data-type='const llvm::BinaryOperator *' data-ref="5847SI" data-ref-filename="5847SI"><a class="local col7 ref" href="#5847SI" title='SI' data-ref="5847SI" data-ref-filename="5847SI">SI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::BinaryOperator" title='llvm::BinaryOperator' data-ref="llvm::BinaryOperator" data-ref-filename="llvm..BinaryOperator">BinaryOperator</a>&gt;(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>)) {</td></tr>
<tr><th id="1276">1276</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5848C" title='C' data-type='const llvm::ConstantInt *' data-ref="5848C" data-ref-filename="5848C"><a class="local col8 ref" href="#5848C" title='C' data-ref="5848C" data-ref-filename="5848C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col7 ref" href="#5847SI" title='SI' data-ref="5847SI" data-ref-filename="5847SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1277">1277</th><td>        <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col9 decl" id="5849ShiftType" title='ShiftType' data-type='AArch64_AM::ShiftExtendType' data-ref="5849ShiftType" data-ref-filename="5849ShiftType">ShiftType</dfn> = <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>;</td></tr>
<tr><th id="1278">1278</th><td>        <b>switch</b> (<a class="local col7 ref" href="#5847SI" title='SI' data-ref="5847SI" data-ref-filename="5847SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm14BinaryOperator9getOpcodeEv" title='llvm::BinaryOperator::getOpcode' data-ref="_ZNK4llvm14BinaryOperator9getOpcodeEv" data-ref-filename="_ZNK4llvm14BinaryOperator9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1279">1279</th><td>        <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="1280">1280</th><td>        <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::Shl' data-ref="llvm::Instruction::Shl" data-ref-filename="llvm..Instruction..Shl">Shl</a>:  <a class="local col9 ref" href="#5849ShiftType" title='ShiftType' data-ref="5849ShiftType" data-ref-filename="5849ShiftType">ShiftType</a> = <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>; <b>break</b>;</td></tr>
<tr><th id="1281">1281</th><td>        <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::LShr' data-ref="llvm::Instruction::LShr" data-ref-filename="llvm..Instruction..LShr">LShr</a>: <a class="local col9 ref" href="#5849ShiftType" title='ShiftType' data-ref="5849ShiftType" data-ref-filename="5849ShiftType">ShiftType</a> = <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSR" title='llvm::AArch64_AM::LSR' data-ref="llvm::AArch64_AM::LSR" data-ref-filename="llvm..AArch64_AM..LSR">LSR</a>; <b>break</b>;</td></tr>
<tr><th id="1282">1282</th><td>        <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::AShr' data-ref="llvm::Instruction::AShr" data-ref-filename="llvm..Instruction..AShr">AShr</a>: <a class="local col9 ref" href="#5849ShiftType" title='ShiftType' data-ref="5849ShiftType" data-ref-filename="5849ShiftType">ShiftType</a> = <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ASR" title='llvm::AArch64_AM::ASR' data-ref="llvm::AArch64_AM::ASR" data-ref-filename="llvm..AArch64_AM..ASR">ASR</a>; <b>break</b>;</td></tr>
<tr><th id="1283">1283</th><td>        }</td></tr>
<tr><th id="1284">1284</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="5850ShiftVal" title='ShiftVal' data-type='uint64_t' data-ref="5850ShiftVal" data-ref-filename="5850ShiftVal">ShiftVal</dfn> = <a class="local col8 ref" href="#5848C" title='C' data-ref="5848C" data-ref-filename="5848C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1285">1285</th><td>        <b>if</b> (<a class="local col9 ref" href="#5849ShiftType" title='ShiftType' data-ref="5849ShiftType" data-ref-filename="5849ShiftType">ShiftType</a> != <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::InvalidShiftExtend" title='llvm::AArch64_AM::InvalidShiftExtend' data-ref="llvm::AArch64_AM::InvalidShiftExtend" data-ref-filename="llvm..AArch64_AM..InvalidShiftExtend">InvalidShiftExtend</a>) {</td></tr>
<tr><th id="1286">1286</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="5851RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5851RHSReg" data-ref-filename="5851RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#5847SI" title='SI' data-ref="5847SI" data-ref-filename="5847SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1287">1287</th><td>          <b>if</b> (!<a class="local col1 ref" href="#5851RHSReg" title='RHSReg' data-ref="5851RHSReg" data-ref-filename="5851RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1288">1288</th><td>            <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1289">1289</th><td>          <em>bool</em> <dfn class="local col2 decl" id="5852RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5852RHSIsKill" data-ref-filename="5852RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col7 ref" href="#5847SI" title='SI' data-ref="5847SI" data-ref-filename="5847SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1290">1290</th><td>          <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rs</a>(<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, <a class="local col1 ref" href="#5851RHSReg" title='RHSReg' data-ref="5851RHSReg" data-ref-filename="5851RHSReg">RHSReg</a>,</td></tr>
<tr><th id="1291">1291</th><td>                                    <a class="local col2 ref" href="#5852RHSIsKill" title='RHSIsKill' data-ref="5852RHSIsKill" data-ref-filename="5852RHSIsKill">RHSIsKill</a>, <a class="local col9 ref" href="#5849ShiftType" title='ShiftType' data-ref="5849ShiftType" data-ref-filename="5849ShiftType">ShiftType</a>, <a class="local col0 ref" href="#5850ShiftVal" title='ShiftVal' data-ref="5850ShiftVal" data-ref-filename="5850ShiftVal">ShiftVal</a>, <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>,</td></tr>
<tr><th id="1292">1292</th><td>                                    <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1293">1293</th><td>          <b>if</b> (<a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1294">1294</th><td>            <b>return</b> <a class="local col1 ref" href="#5831ResultReg" title='ResultReg' data-ref="5831ResultReg" data-ref-filename="5831ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1295">1295</th><td>        }</td></tr>
<tr><th id="1296">1296</th><td>      }</td></tr>
<tr><th id="1297">1297</th><td>    }</td></tr>
<tr><th id="1298">1298</th><td>  }</td></tr>
<tr><th id="1299">1299</th><td></td></tr>
<tr><th id="1300">1300</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="5853RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5853RHSReg" data-ref-filename="5853RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>);</td></tr>
<tr><th id="1301">1301</th><td>  <b>if</b> (!<a class="local col3 ref" href="#5853RHSReg" title='RHSReg' data-ref="5853RHSReg" data-ref-filename="5853RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1302">1302</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1303">1303</th><td>  <em>bool</em> <dfn class="local col4 decl" id="5854RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5854RHSIsKill" data-ref-filename="5854RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#5821RHS" title='RHS' data-ref="5821RHS" data-ref-filename="5821RHS">RHS</a>);</td></tr>
<tr><th id="1304">1304</th><td></td></tr>
<tr><th id="1305">1305</th><td>  <b>if</b> (<a class="local col6 ref" href="#5826NeedExtend" title='NeedExtend' data-ref="5826NeedExtend" data-ref-filename="5826NeedExtend">NeedExtend</a>)</td></tr>
<tr><th id="1306">1306</th><td>    <a class="local col3 ref" href="#5853RHSReg" title='RHSReg' data-ref="5853RHSReg" data-ref-filename="5853RHSReg">RHSReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#5827SrcVT" title='SrcVT' data-ref="5827SrcVT" data-ref-filename="5827SrcVT">SrcVT</a>, <a class="local col3 ref" href="#5853RHSReg" title='RHSReg' data-ref="5853RHSReg" data-ref-filename="5853RHSReg">RHSReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col4 ref" href="#5824IsZExt" title='IsZExt' data-ref="5824IsZExt" data-ref-filename="5824IsZExt">IsZExt</a>);</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb">emitAddSub_rr</a>(<a class="local col8 ref" href="#5818UseAdd" title='UseAdd' data-ref="5818UseAdd" data-ref-filename="5818UseAdd">UseAdd</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#5819RetVT" title='RetVT' data-ref="5819RetVT" data-ref-filename="5819RetVT">RetVT</a>, <a class="local col9 ref" href="#5829LHSReg" title='LHSReg' data-ref="5829LHSReg" data-ref-filename="5829LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5830LHSIsKill" title='LHSIsKill' data-ref="5830LHSIsKill" data-ref-filename="5830LHSIsKill">LHSIsKill</a>, <a class="local col3 ref" href="#5853RHSReg" title='RHSReg' data-ref="5853RHSReg" data-ref-filename="5853RHSReg">RHSReg</a>, <a class="local col4 ref" href="#5854RHSIsKill" title='RHSIsKill' data-ref="5854RHSIsKill" data-ref-filename="5854RHSIsKill">RHSIsKill</a>,</td></tr>
<tr><th id="1309">1309</th><td>                       <a class="local col2 ref" href="#5822SetFlags" title='SetFlags' data-ref="5822SetFlags" data-ref-filename="5822SetFlags">SetFlags</a>, <a class="local col3 ref" href="#5823WantResult" title='WantResult' data-ref="5823WantResult" data-ref-filename="5823WantResult">WantResult</a>);</td></tr>
<tr><th id="1310">1310</th><td>}</td></tr>
<tr><th id="1311">1311</th><td></td></tr>
<tr><th id="1312">1312</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_rr(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb">emitAddSub_rr</dfn>(<em>bool</em> <dfn class="local col5 decl" id="5855UseAdd" title='UseAdd' data-type='bool' data-ref="5855UseAdd" data-ref-filename="5855UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="5856RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5856RetVT" data-ref-filename="5856RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="5857LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5857LHSReg" data-ref-filename="5857LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="1313">1313</th><td>                                        <em>bool</em> <dfn class="local col8 decl" id="5858LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5858LHSIsKill" data-ref-filename="5858LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="5859RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5859RHSReg" data-ref-filename="5859RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="1314">1314</th><td>                                        <em>bool</em> <dfn class="local col0 decl" id="5860RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5860RHSIsKill" data-ref-filename="5860RHSIsKill">RHSIsKill</dfn>, <em>bool</em> <dfn class="local col1 decl" id="5861SetFlags" title='SetFlags' data-type='bool' data-ref="5861SetFlags" data-ref-filename="5861SetFlags">SetFlags</dfn>,</td></tr>
<tr><th id="1315">1315</th><td>                                        <em>bool</em> <dfn class="local col2 decl" id="5862WantResult" title='WantResult' data-type='bool' data-ref="5862WantResult" data-ref-filename="5862WantResult">WantResult</dfn>) {</td></tr>
<tr><th id="1316">1316</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHSReg &amp;&amp; RHSReg &amp;&amp; <q>"Invalid register number."</q>);</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>  <b>if</b> (<a class="local col7 ref" href="#5857LHSReg" title='LHSReg' data-ref="5857LHSReg" data-ref-filename="5857LHSReg">LHSReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a> || <a class="local col7 ref" href="#5857LHSReg" title='LHSReg' data-ref="5857LHSReg" data-ref-filename="5857LHSReg">LHSReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSP" title='llvm::AArch64::WSP' data-ref="llvm::AArch64::WSP" data-ref-filename="llvm..AArch64..WSP">WSP</a> ||</td></tr>
<tr><th id="1319">1319</th><td>      <a class="local col9 ref" href="#5859RHSReg" title='RHSReg' data-ref="5859RHSReg" data-ref-filename="5859RHSReg">RHSReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a> || <a class="local col9 ref" href="#5859RHSReg" title='RHSReg' data-ref="5859RHSReg" data-ref-filename="5859RHSReg">RHSReg</a> == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WSP" title='llvm::AArch64::WSP' data-ref="llvm::AArch64::WSP" data-ref-filename="llvm..AArch64..WSP">WSP</a>)</td></tr>
<tr><th id="1320">1320</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1321">1321</th><td></td></tr>
<tr><th id="1322">1322</th><td>  <b>if</b> (<a class="local col6 ref" href="#5856RetVT" title='RetVT' data-ref="5856RetVT" data-ref-filename="5856RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col6 ref" href="#5856RetVT" title='RetVT' data-ref="5856RetVT" data-ref-filename="5856RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="1323">1323</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="5863OpcTable" title='OpcTable' data-type='const unsigned int [2][2][2]' data-ref="5863OpcTable" data-ref-filename="5863OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="1326">1326</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrr" title='llvm::AArch64::SUBWrr' data-ref="llvm::AArch64::SUBWrr" data-ref-filename="llvm..AArch64..SUBWrr">SUBWrr</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrr" title='llvm::AArch64::SUBXrr' data-ref="llvm::AArch64::SUBXrr" data-ref-filename="llvm..AArch64..SUBXrr">SUBXrr</a>  },</td></tr>
<tr><th id="1327">1327</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrr" title='llvm::AArch64::ADDWrr' data-ref="llvm::AArch64::ADDWrr" data-ref-filename="llvm..AArch64..ADDWrr">ADDWrr</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrr" title='llvm::AArch64::ADDXrr' data-ref="llvm::AArch64::ADDXrr" data-ref-filename="llvm..AArch64..ADDXrr">ADDXrr</a>  }  },</td></tr>
<tr><th id="1328">1328</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrr" title='llvm::AArch64::SUBSWrr' data-ref="llvm::AArch64::SUBSWrr" data-ref-filename="llvm..AArch64..SUBSWrr">SUBSWrr</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrr" title='llvm::AArch64::SUBSXrr' data-ref="llvm::AArch64::SUBSXrr" data-ref-filename="llvm..AArch64..SUBSXrr">SUBSXrr</a> },</td></tr>
<tr><th id="1329">1329</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrr" title='llvm::AArch64::ADDSWrr' data-ref="llvm::AArch64::ADDSWrr" data-ref-filename="llvm..AArch64..ADDSWrr">ADDSWrr</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrr" title='llvm::AArch64::ADDSXrr' data-ref="llvm::AArch64::ADDSXrr" data-ref-filename="llvm..AArch64..ADDSXrr">ADDSXrr</a> }  }</td></tr>
<tr><th id="1330">1330</th><td>  };</td></tr>
<tr><th id="1331">1331</th><td>  <em>bool</em> <dfn class="local col4 decl" id="5864Is64Bit" title='Is64Bit' data-type='bool' data-ref="5864Is64Bit" data-ref-filename="5864Is64Bit">Is64Bit</dfn> = <a class="local col6 ref" href="#5856RetVT" title='RetVT' data-ref="5856RetVT" data-ref-filename="5856RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>;</td></tr>
<tr><th id="1332">1332</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5865Opc" title='Opc' data-type='unsigned int' data-ref="5865Opc" data-ref-filename="5865Opc">Opc</dfn> = <a class="local col3 ref" href="#5863OpcTable" title='OpcTable' data-ref="5863OpcTable" data-ref-filename="5863OpcTable">OpcTable</a>[<a class="local col1 ref" href="#5861SetFlags" title='SetFlags' data-ref="5861SetFlags" data-ref-filename="5861SetFlags">SetFlags</a>][<a class="local col5 ref" href="#5855UseAdd" title='UseAdd' data-ref="5855UseAdd" data-ref-filename="5855UseAdd">UseAdd</a>][<a class="local col4 ref" href="#5864Is64Bit" title='Is64Bit' data-ref="5864Is64Bit" data-ref-filename="5864Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="1333">1333</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="5866RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5866RC" data-ref-filename="5866RC">RC</dfn> =</td></tr>
<tr><th id="1334">1334</th><td>      <a class="local col4 ref" href="#5864Is64Bit" title='Is64Bit' data-ref="5864Is64Bit" data-ref-filename="5864Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1335">1335</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="5867ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5867ResultReg" data-ref-filename="5867ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1336">1336</th><td>  <b>if</b> (<a class="local col2 ref" href="#5862WantResult" title='WantResult' data-ref="5862WantResult" data-ref-filename="5862WantResult">WantResult</a>)</td></tr>
<tr><th id="1337">1337</th><td>    <a class="local col7 ref" href="#5867ResultReg" title='ResultReg' data-ref="5867ResultReg" data-ref-filename="5867ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#5866RC" title='RC' data-ref="5866RC" data-ref-filename="5866RC">RC</a>);</td></tr>
<tr><th id="1338">1338</th><td>  <b>else</b></td></tr>
<tr><th id="1339">1339</th><td>    <a class="local col7 ref" href="#5867ResultReg" title='ResultReg' data-ref="5867ResultReg" data-ref-filename="5867ResultReg">ResultReg</a> = <a class="local col4 ref" href="#5864Is64Bit" title='Is64Bit' data-ref="5864Is64Bit" data-ref-filename="5864Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="5868II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="5868II" data-ref-filename="5868II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#5865Opc" title='Opc' data-ref="5865Opc" data-ref-filename="5865Opc">Opc</a>);</td></tr>
<tr><th id="1342">1342</th><td>  <a class="local col7 ref" href="#5857LHSReg" title='LHSReg' data-ref="5857LHSReg" data-ref-filename="5857LHSReg">LHSReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col8 ref" href="#5868II" title='II' data-ref="5868II" data-ref-filename="5868II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5857LHSReg" title='LHSReg' data-ref="5857LHSReg" data-ref-filename="5857LHSReg">LHSReg</a>, <a class="local col8 ref" href="#5868II" title='II' data-ref="5868II" data-ref-filename="5868II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="1343">1343</th><td>  <a class="local col9 ref" href="#5859RHSReg" title='RHSReg' data-ref="5859RHSReg" data-ref-filename="5859RHSReg">RHSReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col8 ref" href="#5868II" title='II' data-ref="5868II" data-ref-filename="5868II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#5859RHSReg" title='RHSReg' data-ref="5859RHSReg" data-ref-filename="5859RHSReg">RHSReg</a>, <a class="local col8 ref" href="#5868II" title='II' data-ref="5868II" data-ref-filename="5868II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>1</var>);</td></tr>
<tr><th id="1344">1344</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col8 ref" href="#5868II" title='II' data-ref="5868II" data-ref-filename="5868II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5867ResultReg" title='ResultReg' data-ref="5867ResultReg" data-ref-filename="5867ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1345">1345</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5857LHSReg" title='LHSReg' data-ref="5857LHSReg" data-ref-filename="5857LHSReg">LHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#5858LHSIsKill" title='LHSIsKill' data-ref="5858LHSIsKill" data-ref-filename="5858LHSIsKill">LHSIsKill</a>))</td></tr>
<tr><th id="1346">1346</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#5859RHSReg" title='RHSReg' data-ref="5859RHSReg" data-ref-filename="5859RHSReg">RHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#5860RHSIsKill" title='RHSIsKill' data-ref="5860RHSIsKill" data-ref-filename="5860RHSIsKill">RHSIsKill</a>));</td></tr>
<tr><th id="1347">1347</th><td>  <b>return</b> <a class="local col7 ref" href="#5867ResultReg" title='ResultReg' data-ref="5867ResultReg" data-ref-filename="5867ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1348">1348</th><td>}</td></tr>
<tr><th id="1349">1349</th><td></td></tr>
<tr><th id="1350">1350</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_ri(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</dfn>(<em>bool</em> <dfn class="local col9 decl" id="5869UseAdd" title='UseAdd' data-type='bool' data-ref="5869UseAdd" data-ref-filename="5869UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="5870RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5870RetVT" data-ref-filename="5870RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="5871LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5871LHSReg" data-ref-filename="5871LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="1351">1351</th><td>                                        <em>bool</em> <dfn class="local col2 decl" id="5872LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5872LHSIsKill" data-ref-filename="5872LHSIsKill">LHSIsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="5873Imm" title='Imm' data-type='uint64_t' data-ref="5873Imm" data-ref-filename="5873Imm">Imm</dfn>,</td></tr>
<tr><th id="1352">1352</th><td>                                        <em>bool</em> <dfn class="local col4 decl" id="5874SetFlags" title='SetFlags' data-type='bool' data-ref="5874SetFlags" data-ref-filename="5874SetFlags">SetFlags</dfn>, <em>bool</em> <dfn class="local col5 decl" id="5875WantResult" title='WantResult' data-type='bool' data-ref="5875WantResult" data-ref-filename="5875WantResult">WantResult</dfn>) {</td></tr>
<tr><th id="1353">1353</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHSReg &amp;&amp; <q>"Invalid register number."</q>);</td></tr>
<tr><th id="1354">1354</th><td></td></tr>
<tr><th id="1355">1355</th><td>  <b>if</b> (<a class="local col0 ref" href="#5870RetVT" title='RetVT' data-ref="5870RetVT" data-ref-filename="5870RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col0 ref" href="#5870RetVT" title='RetVT' data-ref="5870RetVT" data-ref-filename="5870RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="1356">1356</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1357">1357</th><td></td></tr>
<tr><th id="1358">1358</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="5876ShiftImm" title='ShiftImm' data-type='unsigned int' data-ref="5876ShiftImm" data-ref-filename="5876ShiftImm">ShiftImm</dfn>;</td></tr>
<tr><th id="1359">1359</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>12</var>&gt;(<a class="local col3 ref" href="#5873Imm" title='Imm' data-ref="5873Imm" data-ref-filename="5873Imm">Imm</a>))</td></tr>
<tr><th id="1360">1360</th><td>    <a class="local col6 ref" href="#5876ShiftImm" title='ShiftImm' data-ref="5876ShiftImm" data-ref-filename="5876ShiftImm">ShiftImm</a> = <var>0</var>;</td></tr>
<tr><th id="1361">1361</th><td>  <b>else</b> <b>if</b> ((<a class="local col3 ref" href="#5873Imm" title='Imm' data-ref="5873Imm" data-ref-filename="5873Imm">Imm</a> &amp; <var>0xfff000</var>) == <a class="local col3 ref" href="#5873Imm" title='Imm' data-ref="5873Imm" data-ref-filename="5873Imm">Imm</a>) {</td></tr>
<tr><th id="1362">1362</th><td>    <a class="local col6 ref" href="#5876ShiftImm" title='ShiftImm' data-ref="5876ShiftImm" data-ref-filename="5876ShiftImm">ShiftImm</a> = <var>12</var>;</td></tr>
<tr><th id="1363">1363</th><td>    <a class="local col3 ref" href="#5873Imm" title='Imm' data-ref="5873Imm" data-ref-filename="5873Imm">Imm</a> &gt;&gt;= <var>12</var>;</td></tr>
<tr><th id="1364">1364</th><td>  } <b>else</b></td></tr>
<tr><th id="1365">1365</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1366">1366</th><td></td></tr>
<tr><th id="1367">1367</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="5877OpcTable" title='OpcTable' data-type='const unsigned int [2][2][2]' data-ref="5877OpcTable" data-ref-filename="5877OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="1368">1368</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWri" title='llvm::AArch64::SUBWri' data-ref="llvm::AArch64::SUBWri" data-ref-filename="llvm..AArch64..SUBWri">SUBWri</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXri" title='llvm::AArch64::SUBXri' data-ref="llvm::AArch64::SUBXri" data-ref-filename="llvm..AArch64..SUBXri">SUBXri</a>  },</td></tr>
<tr><th id="1369">1369</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWri" title='llvm::AArch64::ADDWri' data-ref="llvm::AArch64::ADDWri" data-ref-filename="llvm..AArch64..ADDWri">ADDWri</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>  }  },</td></tr>
<tr><th id="1370">1370</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWri" title='llvm::AArch64::SUBSWri' data-ref="llvm::AArch64::SUBSWri" data-ref-filename="llvm..AArch64..SUBSWri">SUBSWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXri" title='llvm::AArch64::SUBSXri' data-ref="llvm::AArch64::SUBSXri" data-ref-filename="llvm..AArch64..SUBSXri">SUBSXri</a> },</td></tr>
<tr><th id="1371">1371</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWri" title='llvm::AArch64::ADDSWri' data-ref="llvm::AArch64::ADDSWri" data-ref-filename="llvm..AArch64..ADDSWri">ADDSWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXri" title='llvm::AArch64::ADDSXri' data-ref="llvm::AArch64::ADDSXri" data-ref-filename="llvm..AArch64..ADDSXri">ADDSXri</a> }  }</td></tr>
<tr><th id="1372">1372</th><td>  };</td></tr>
<tr><th id="1373">1373</th><td>  <em>bool</em> <dfn class="local col8 decl" id="5878Is64Bit" title='Is64Bit' data-type='bool' data-ref="5878Is64Bit" data-ref-filename="5878Is64Bit">Is64Bit</dfn> = <a class="local col0 ref" href="#5870RetVT" title='RetVT' data-ref="5870RetVT" data-ref-filename="5870RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>;</td></tr>
<tr><th id="1374">1374</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="5879Opc" title='Opc' data-type='unsigned int' data-ref="5879Opc" data-ref-filename="5879Opc">Opc</dfn> = <a class="local col7 ref" href="#5877OpcTable" title='OpcTable' data-ref="5877OpcTable" data-ref-filename="5877OpcTable">OpcTable</a>[<a class="local col4 ref" href="#5874SetFlags" title='SetFlags' data-ref="5874SetFlags" data-ref-filename="5874SetFlags">SetFlags</a>][<a class="local col9 ref" href="#5869UseAdd" title='UseAdd' data-ref="5869UseAdd" data-ref-filename="5869UseAdd">UseAdd</a>][<a class="local col8 ref" href="#5878Is64Bit" title='Is64Bit' data-ref="5878Is64Bit" data-ref-filename="5878Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="1375">1375</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="5880RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5880RC" data-ref-filename="5880RC">RC</dfn>;</td></tr>
<tr><th id="1376">1376</th><td>  <b>if</b> (<a class="local col4 ref" href="#5874SetFlags" title='SetFlags' data-ref="5874SetFlags" data-ref-filename="5874SetFlags">SetFlags</a>)</td></tr>
<tr><th id="1377">1377</th><td>    <a class="local col0 ref" href="#5880RC" title='RC' data-ref="5880RC" data-ref-filename="5880RC">RC</a> = <a class="local col8 ref" href="#5878Is64Bit" title='Is64Bit' data-ref="5878Is64Bit" data-ref-filename="5878Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1378">1378</th><td>  <b>else</b></td></tr>
<tr><th id="1379">1379</th><td>    <a class="local col0 ref" href="#5880RC" title='RC' data-ref="5880RC" data-ref-filename="5880RC">RC</a> = <a class="local col8 ref" href="#5878Is64Bit" title='Is64Bit' data-ref="5878Is64Bit" data-ref-filename="5878Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>;</td></tr>
<tr><th id="1380">1380</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="5881ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5881ResultReg" data-ref-filename="5881ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1381">1381</th><td>  <b>if</b> (<a class="local col5 ref" href="#5875WantResult" title='WantResult' data-ref="5875WantResult" data-ref-filename="5875WantResult">WantResult</a>)</td></tr>
<tr><th id="1382">1382</th><td>    <a class="local col1 ref" href="#5881ResultReg" title='ResultReg' data-ref="5881ResultReg" data-ref-filename="5881ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col0 ref" href="#5880RC" title='RC' data-ref="5880RC" data-ref-filename="5880RC">RC</a>);</td></tr>
<tr><th id="1383">1383</th><td>  <b>else</b></td></tr>
<tr><th id="1384">1384</th><td>    <a class="local col1 ref" href="#5881ResultReg" title='ResultReg' data-ref="5881ResultReg" data-ref-filename="5881ResultReg">ResultReg</a> = <a class="local col8 ref" href="#5878Is64Bit" title='Is64Bit' data-ref="5878Is64Bit" data-ref-filename="5878Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="5882II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="5882II" data-ref-filename="5882II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#5879Opc" title='Opc' data-ref="5879Opc" data-ref-filename="5879Opc">Opc</a>);</td></tr>
<tr><th id="1387">1387</th><td>  <a class="local col1 ref" href="#5871LHSReg" title='LHSReg' data-ref="5871LHSReg" data-ref-filename="5871LHSReg">LHSReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col2 ref" href="#5882II" title='II' data-ref="5882II" data-ref-filename="5882II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#5871LHSReg" title='LHSReg' data-ref="5871LHSReg" data-ref-filename="5871LHSReg">LHSReg</a>, <a class="local col2 ref" href="#5882II" title='II' data-ref="5882II" data-ref-filename="5882II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="1388">1388</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col2 ref" href="#5882II" title='II' data-ref="5882II" data-ref-filename="5882II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#5881ResultReg" title='ResultReg' data-ref="5881ResultReg" data-ref-filename="5881ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1389">1389</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#5871LHSReg" title='LHSReg' data-ref="5871LHSReg" data-ref-filename="5871LHSReg">LHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#5872LHSIsKill" title='LHSIsKill' data-ref="5872LHSIsKill" data-ref-filename="5872LHSIsKill">LHSIsKill</a>))</td></tr>
<tr><th id="1390">1390</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#5873Imm" title='Imm' data-ref="5873Imm" data-ref-filename="5873Imm">Imm</a>)</td></tr>
<tr><th id="1391">1391</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <a class="local col6 ref" href="#5876ShiftImm" title='ShiftImm' data-ref="5876ShiftImm" data-ref-filename="5876ShiftImm">ShiftImm</a>));</td></tr>
<tr><th id="1392">1392</th><td>  <b>return</b> <a class="local col1 ref" href="#5881ResultReg" title='ResultReg' data-ref="5881ResultReg" data-ref-filename="5881ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1393">1393</th><td>}</td></tr>
<tr><th id="1394">1394</th><td></td></tr>
<tr><th id="1395">1395</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rs' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_rs(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ShiftType, uint64_t ShiftImm, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rs</dfn>(<em>bool</em> <dfn class="local col3 decl" id="5883UseAdd" title='UseAdd' data-type='bool' data-ref="5883UseAdd" data-ref-filename="5883UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="5884RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5884RetVT" data-ref-filename="5884RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5885LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5885LHSReg" data-ref-filename="5885LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="1396">1396</th><td>                                        <em>bool</em> <dfn class="local col6 decl" id="5886LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5886LHSIsKill" data-ref-filename="5886LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="5887RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5887RHSReg" data-ref-filename="5887RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="1397">1397</th><td>                                        <em>bool</em> <dfn class="local col8 decl" id="5888RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5888RHSIsKill" data-ref-filename="5888RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="1398">1398</th><td>                                        <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col9 decl" id="5889ShiftType" title='ShiftType' data-type='AArch64_AM::ShiftExtendType' data-ref="5889ShiftType" data-ref-filename="5889ShiftType">ShiftType</dfn>,</td></tr>
<tr><th id="1399">1399</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="5890ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="5890ShiftImm" data-ref-filename="5890ShiftImm">ShiftImm</dfn>, <em>bool</em> <dfn class="local col1 decl" id="5891SetFlags" title='SetFlags' data-type='bool' data-ref="5891SetFlags" data-ref-filename="5891SetFlags">SetFlags</dfn>,</td></tr>
<tr><th id="1400">1400</th><td>                                        <em>bool</em> <dfn class="local col2 decl" id="5892WantResult" title='WantResult' data-type='bool' data-ref="5892WantResult" data-ref-filename="5892WantResult">WantResult</dfn>) {</td></tr>
<tr><th id="1401">1401</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHSReg &amp;&amp; RHSReg &amp;&amp; <q>"Invalid register number."</q>);</td></tr>
<tr><th id="1402">1402</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHSReg != AArch64::SP &amp;&amp; LHSReg != AArch64::WSP &amp;&amp;</td></tr>
<tr><th id="1403">1403</th><td>         RHSReg != AArch64::SP &amp;&amp; RHSReg != AArch64::WSP);</td></tr>
<tr><th id="1404">1404</th><td></td></tr>
<tr><th id="1405">1405</th><td>  <b>if</b> (<a class="local col4 ref" href="#5884RetVT" title='RetVT' data-ref="5884RetVT" data-ref-filename="5884RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col4 ref" href="#5884RetVT" title='RetVT' data-ref="5884RetVT" data-ref-filename="5884RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="1406">1406</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td>  <i>// Don't deal with undefined shifts.</i></td></tr>
<tr><th id="1409">1409</th><td>  <b>if</b> (<a class="local col0 ref" href="#5890ShiftImm" title='ShiftImm' data-ref="5890ShiftImm" data-ref-filename="5890ShiftImm">ShiftImm</a> &gt;= <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col4 ref" href="#5884RetVT" title='RetVT' data-ref="5884RetVT" data-ref-filename="5884RetVT">RetVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1410">1410</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="5893OpcTable" title='OpcTable' data-type='const unsigned int [2][2][2]' data-ref="5893OpcTable" data-ref-filename="5893OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="1413">1413</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrs" title='llvm::AArch64::SUBWrs' data-ref="llvm::AArch64::SUBWrs" data-ref-filename="llvm..AArch64..SUBWrs">SUBWrs</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrs" title='llvm::AArch64::SUBXrs' data-ref="llvm::AArch64::SUBXrs" data-ref-filename="llvm..AArch64..SUBXrs">SUBXrs</a>  },</td></tr>
<tr><th id="1414">1414</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrs" title='llvm::AArch64::ADDWrs' data-ref="llvm::AArch64::ADDWrs" data-ref-filename="llvm..AArch64..ADDWrs">ADDWrs</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrs" title='llvm::AArch64::ADDXrs' data-ref="llvm::AArch64::ADDXrs" data-ref-filename="llvm..AArch64..ADDXrs">ADDXrs</a>  }  },</td></tr>
<tr><th id="1415">1415</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a> },</td></tr>
<tr><th id="1416">1416</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrs" title='llvm::AArch64::ADDSWrs' data-ref="llvm::AArch64::ADDSWrs" data-ref-filename="llvm..AArch64..ADDSWrs">ADDSWrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrs" title='llvm::AArch64::ADDSXrs' data-ref="llvm::AArch64::ADDSXrs" data-ref-filename="llvm..AArch64..ADDSXrs">ADDSXrs</a> }  }</td></tr>
<tr><th id="1417">1417</th><td>  };</td></tr>
<tr><th id="1418">1418</th><td>  <em>bool</em> <dfn class="local col4 decl" id="5894Is64Bit" title='Is64Bit' data-type='bool' data-ref="5894Is64Bit" data-ref-filename="5894Is64Bit">Is64Bit</dfn> = <a class="local col4 ref" href="#5884RetVT" title='RetVT' data-ref="5884RetVT" data-ref-filename="5884RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>;</td></tr>
<tr><th id="1419">1419</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="5895Opc" title='Opc' data-type='unsigned int' data-ref="5895Opc" data-ref-filename="5895Opc">Opc</dfn> = <a class="local col3 ref" href="#5893OpcTable" title='OpcTable' data-ref="5893OpcTable" data-ref-filename="5893OpcTable">OpcTable</a>[<a class="local col1 ref" href="#5891SetFlags" title='SetFlags' data-ref="5891SetFlags" data-ref-filename="5891SetFlags">SetFlags</a>][<a class="local col3 ref" href="#5883UseAdd" title='UseAdd' data-ref="5883UseAdd" data-ref-filename="5883UseAdd">UseAdd</a>][<a class="local col4 ref" href="#5894Is64Bit" title='Is64Bit' data-ref="5894Is64Bit" data-ref-filename="5894Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="1420">1420</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="5896RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5896RC" data-ref-filename="5896RC">RC</dfn> =</td></tr>
<tr><th id="1421">1421</th><td>      <a class="local col4 ref" href="#5894Is64Bit" title='Is64Bit' data-ref="5894Is64Bit" data-ref-filename="5894Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1422">1422</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="5897ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5897ResultReg" data-ref-filename="5897ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1423">1423</th><td>  <b>if</b> (<a class="local col2 ref" href="#5892WantResult" title='WantResult' data-ref="5892WantResult" data-ref-filename="5892WantResult">WantResult</a>)</td></tr>
<tr><th id="1424">1424</th><td>    <a class="local col7 ref" href="#5897ResultReg" title='ResultReg' data-ref="5897ResultReg" data-ref-filename="5897ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col6 ref" href="#5896RC" title='RC' data-ref="5896RC" data-ref-filename="5896RC">RC</a>);</td></tr>
<tr><th id="1425">1425</th><td>  <b>else</b></td></tr>
<tr><th id="1426">1426</th><td>    <a class="local col7 ref" href="#5897ResultReg" title='ResultReg' data-ref="5897ResultReg" data-ref-filename="5897ResultReg">ResultReg</a> = <a class="local col4 ref" href="#5894Is64Bit" title='Is64Bit' data-ref="5894Is64Bit" data-ref-filename="5894Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="1427">1427</th><td></td></tr>
<tr><th id="1428">1428</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="5898II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="5898II" data-ref-filename="5898II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#5895Opc" title='Opc' data-ref="5895Opc" data-ref-filename="5895Opc">Opc</a>);</td></tr>
<tr><th id="1429">1429</th><td>  <a class="local col5 ref" href="#5885LHSReg" title='LHSReg' data-ref="5885LHSReg" data-ref-filename="5885LHSReg">LHSReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col8 ref" href="#5898II" title='II' data-ref="5898II" data-ref-filename="5898II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5885LHSReg" title='LHSReg' data-ref="5885LHSReg" data-ref-filename="5885LHSReg">LHSReg</a>, <a class="local col8 ref" href="#5898II" title='II' data-ref="5898II" data-ref-filename="5898II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="1430">1430</th><td>  <a class="local col7 ref" href="#5887RHSReg" title='RHSReg' data-ref="5887RHSReg" data-ref-filename="5887RHSReg">RHSReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col8 ref" href="#5898II" title='II' data-ref="5898II" data-ref-filename="5898II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5887RHSReg" title='RHSReg' data-ref="5887RHSReg" data-ref-filename="5887RHSReg">RHSReg</a>, <a class="local col8 ref" href="#5898II" title='II' data-ref="5898II" data-ref-filename="5898II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>1</var>);</td></tr>
<tr><th id="1431">1431</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col8 ref" href="#5898II" title='II' data-ref="5898II" data-ref-filename="5898II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5897ResultReg" title='ResultReg' data-ref="5897ResultReg" data-ref-filename="5897ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1432">1432</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#5885LHSReg" title='LHSReg' data-ref="5885LHSReg" data-ref-filename="5885LHSReg">LHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#5886LHSIsKill" title='LHSIsKill' data-ref="5886LHSIsKill" data-ref-filename="5886LHSIsKill">LHSIsKill</a>))</td></tr>
<tr><th id="1433">1433</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5887RHSReg" title='RHSReg' data-ref="5887RHSReg" data-ref-filename="5887RHSReg">RHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#5888RHSIsKill" title='RHSIsKill' data-ref="5888RHSIsKill" data-ref-filename="5888RHSIsKill">RHSIsKill</a>))</td></tr>
<tr><th id="1434">1434</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<a class="local col9 ref" href="#5889ShiftType" title='ShiftType' data-ref="5889ShiftType" data-ref-filename="5889ShiftType">ShiftType</a>, <a class="local col0 ref" href="#5890ShiftImm" title='ShiftImm' data-ref="5890ShiftImm" data-ref-filename="5890ShiftImm">ShiftImm</a>));</td></tr>
<tr><th id="1435">1435</th><td>  <b>return</b> <a class="local col7 ref" href="#5897ResultReg" title='ResultReg' data-ref="5897ResultReg" data-ref-filename="5897ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1436">1436</th><td>}</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rx' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAddSub_rx(bool UseAdd, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ExtType, uint64_t ShiftImm, bool SetFlags = false, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rxEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rx</dfn>(<em>bool</em> <dfn class="local col9 decl" id="5899UseAdd" title='UseAdd' data-type='bool' data-ref="5899UseAdd" data-ref-filename="5899UseAdd">UseAdd</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="5900RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5900RetVT" data-ref-filename="5900RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="5901LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5901LHSReg" data-ref-filename="5901LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="1439">1439</th><td>                                        <em>bool</em> <dfn class="local col2 decl" id="5902LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5902LHSIsKill" data-ref-filename="5902LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="5903RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5903RHSReg" data-ref-filename="5903RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="1440">1440</th><td>                                        <em>bool</em> <dfn class="local col4 decl" id="5904RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5904RHSIsKill" data-ref-filename="5904RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="1441">1441</th><td>                                        <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col5 decl" id="5905ExtType" title='ExtType' data-type='AArch64_AM::ShiftExtendType' data-ref="5905ExtType" data-ref-filename="5905ExtType">ExtType</dfn>,</td></tr>
<tr><th id="1442">1442</th><td>                                        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="5906ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="5906ShiftImm" data-ref-filename="5906ShiftImm">ShiftImm</dfn>, <em>bool</em> <dfn class="local col7 decl" id="5907SetFlags" title='SetFlags' data-type='bool' data-ref="5907SetFlags" data-ref-filename="5907SetFlags">SetFlags</dfn>,</td></tr>
<tr><th id="1443">1443</th><td>                                        <em>bool</em> <dfn class="local col8 decl" id="5908WantResult" title='WantResult' data-type='bool' data-ref="5908WantResult" data-ref-filename="5908WantResult">WantResult</dfn>) {</td></tr>
<tr><th id="1444">1444</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHSReg &amp;&amp; RHSReg &amp;&amp; <q>"Invalid register number."</q>);</td></tr>
<tr><th id="1445">1445</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LHSReg != AArch64::XZR &amp;&amp; LHSReg != AArch64::WZR &amp;&amp;</td></tr>
<tr><th id="1446">1446</th><td>         RHSReg != AArch64::XZR &amp;&amp; RHSReg != AArch64::WZR);</td></tr>
<tr><th id="1447">1447</th><td></td></tr>
<tr><th id="1448">1448</th><td>  <b>if</b> (<a class="local col0 ref" href="#5900RetVT" title='RetVT' data-ref="5900RetVT" data-ref-filename="5900RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col0 ref" href="#5900RetVT" title='RetVT' data-ref="5900RetVT" data-ref-filename="5900RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="1449">1449</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td>  <b>if</b> (<a class="local col6 ref" href="#5906ShiftImm" title='ShiftImm' data-ref="5906ShiftImm" data-ref-filename="5906ShiftImm">ShiftImm</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="1452">1452</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="5909OpcTable" title='OpcTable' data-type='const unsigned int [2][2][2]' data-ref="5909OpcTable" data-ref-filename="5909OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="1455">1455</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBWrx" title='llvm::AArch64::SUBWrx' data-ref="llvm::AArch64::SUBWrx" data-ref-filename="llvm..AArch64..SUBWrx">SUBWrx</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBXrx" title='llvm::AArch64::SUBXrx' data-ref="llvm::AArch64::SUBXrx" data-ref-filename="llvm..AArch64..SUBXrx">SUBXrx</a>  },</td></tr>
<tr><th id="1456">1456</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDWrx" title='llvm::AArch64::ADDWrx' data-ref="llvm::AArch64::ADDWrx" data-ref-filename="llvm..AArch64..ADDWrx">ADDWrx</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXrx" title='llvm::AArch64::ADDXrx' data-ref="llvm::AArch64::ADDXrx" data-ref-filename="llvm..AArch64..ADDXrx">ADDXrx</a>  }  },</td></tr>
<tr><th id="1457">1457</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrx" title='llvm::AArch64::SUBSWrx' data-ref="llvm::AArch64::SUBSWrx" data-ref-filename="llvm..AArch64..SUBSWrx">SUBSWrx</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrx" title='llvm::AArch64::SUBSXrx' data-ref="llvm::AArch64::SUBSXrx" data-ref-filename="llvm..AArch64..SUBSXrx">SUBSXrx</a> },</td></tr>
<tr><th id="1458">1458</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSWrx" title='llvm::AArch64::ADDSWrx' data-ref="llvm::AArch64::ADDSWrx" data-ref-filename="llvm..AArch64..ADDSWrx">ADDSWrx</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDSXrx" title='llvm::AArch64::ADDSXrx' data-ref="llvm::AArch64::ADDSXrx" data-ref-filename="llvm..AArch64..ADDSXrx">ADDSXrx</a> }  }</td></tr>
<tr><th id="1459">1459</th><td>  };</td></tr>
<tr><th id="1460">1460</th><td>  <em>bool</em> <dfn class="local col0 decl" id="5910Is64Bit" title='Is64Bit' data-type='bool' data-ref="5910Is64Bit" data-ref-filename="5910Is64Bit">Is64Bit</dfn> = <a class="local col0 ref" href="#5900RetVT" title='RetVT' data-ref="5900RetVT" data-ref-filename="5900RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>;</td></tr>
<tr><th id="1461">1461</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="5911Opc" title='Opc' data-type='unsigned int' data-ref="5911Opc" data-ref-filename="5911Opc">Opc</dfn> = <a class="local col9 ref" href="#5909OpcTable" title='OpcTable' data-ref="5909OpcTable" data-ref-filename="5909OpcTable">OpcTable</a>[<a class="local col7 ref" href="#5907SetFlags" title='SetFlags' data-ref="5907SetFlags" data-ref-filename="5907SetFlags">SetFlags</a>][<a class="local col9 ref" href="#5899UseAdd" title='UseAdd' data-ref="5899UseAdd" data-ref-filename="5899UseAdd">UseAdd</a>][<a class="local col0 ref" href="#5910Is64Bit" title='Is64Bit' data-ref="5910Is64Bit" data-ref-filename="5910Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="1462">1462</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="5912RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="5912RC" data-ref-filename="5912RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1463">1463</th><td>  <b>if</b> (<a class="local col7 ref" href="#5907SetFlags" title='SetFlags' data-ref="5907SetFlags" data-ref-filename="5907SetFlags">SetFlags</a>)</td></tr>
<tr><th id="1464">1464</th><td>    <a class="local col2 ref" href="#5912RC" title='RC' data-ref="5912RC" data-ref-filename="5912RC">RC</a> = <a class="local col0 ref" href="#5910Is64Bit" title='Is64Bit' data-ref="5910Is64Bit" data-ref-filename="5910Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1465">1465</th><td>  <b>else</b></td></tr>
<tr><th id="1466">1466</th><td>    <a class="local col2 ref" href="#5912RC" title='RC' data-ref="5912RC" data-ref-filename="5912RC">RC</a> = <a class="local col0 ref" href="#5910Is64Bit" title='Is64Bit' data-ref="5910Is64Bit" data-ref-filename="5910Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>;</td></tr>
<tr><th id="1467">1467</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="5913ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5913ResultReg" data-ref-filename="5913ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1468">1468</th><td>  <b>if</b> (<a class="local col8 ref" href="#5908WantResult" title='WantResult' data-ref="5908WantResult" data-ref-filename="5908WantResult">WantResult</a>)</td></tr>
<tr><th id="1469">1469</th><td>    <a class="local col3 ref" href="#5913ResultReg" title='ResultReg' data-ref="5913ResultReg" data-ref-filename="5913ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col2 ref" href="#5912RC" title='RC' data-ref="5912RC" data-ref-filename="5912RC">RC</a>);</td></tr>
<tr><th id="1470">1470</th><td>  <b>else</b></td></tr>
<tr><th id="1471">1471</th><td>    <a class="local col3 ref" href="#5913ResultReg" title='ResultReg' data-ref="5913ResultReg" data-ref-filename="5913ResultReg">ResultReg</a> = <a class="local col0 ref" href="#5910Is64Bit" title='Is64Bit' data-ref="5910Is64Bit" data-ref-filename="5910Is64Bit">Is64Bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="5914II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="5914II" data-ref-filename="5914II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#5911Opc" title='Opc' data-ref="5911Opc" data-ref-filename="5911Opc">Opc</a>);</td></tr>
<tr><th id="1474">1474</th><td>  <a class="local col1 ref" href="#5901LHSReg" title='LHSReg' data-ref="5901LHSReg" data-ref-filename="5901LHSReg">LHSReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col4 ref" href="#5914II" title='II' data-ref="5914II" data-ref-filename="5914II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#5901LHSReg" title='LHSReg' data-ref="5901LHSReg" data-ref-filename="5901LHSReg">LHSReg</a>, <a class="local col4 ref" href="#5914II" title='II' data-ref="5914II" data-ref-filename="5914II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="1475">1475</th><td>  <a class="local col3 ref" href="#5903RHSReg" title='RHSReg' data-ref="5903RHSReg" data-ref-filename="5903RHSReg">RHSReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col4 ref" href="#5914II" title='II' data-ref="5914II" data-ref-filename="5914II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#5903RHSReg" title='RHSReg' data-ref="5903RHSReg" data-ref-filename="5903RHSReg">RHSReg</a>, <a class="local col4 ref" href="#5914II" title='II' data-ref="5914II" data-ref-filename="5914II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>1</var>);</td></tr>
<tr><th id="1476">1476</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#5914II" title='II' data-ref="5914II" data-ref-filename="5914II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#5913ResultReg" title='ResultReg' data-ref="5913ResultReg" data-ref-filename="5913ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1477">1477</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#5901LHSReg" title='LHSReg' data-ref="5901LHSReg" data-ref-filename="5901LHSReg">LHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#5902LHSIsKill" title='LHSIsKill' data-ref="5902LHSIsKill" data-ref-filename="5902LHSIsKill">LHSIsKill</a>))</td></tr>
<tr><th id="1478">1478</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#5903RHSReg" title='RHSReg' data-ref="5903RHSReg" data-ref-filename="5903RHSReg">RHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#5904RHSIsKill" title='RHSIsKill' data-ref="5904RHSIsKill" data-ref-filename="5904RHSIsKill">RHSIsKill</a>))</td></tr>
<tr><th id="1479">1479</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getArithExtendImm' data-ref="_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML17getArithExtendImmENS0_15ShiftExtendTypeEj">getArithExtendImm</a>(<a class="local col5 ref" href="#5905ExtType" title='ExtType' data-ref="5905ExtType" data-ref-filename="5905ExtType">ExtType</a>, <a class="local col6 ref" href="#5906ShiftImm" title='ShiftImm' data-ref="5906ShiftImm" data-ref-filename="5906ShiftImm">ShiftImm</a>));</td></tr>
<tr><th id="1480">1480</th><td>  <b>return</b> <a class="local col3 ref" href="#5913ResultReg" title='ResultReg' data-ref="5913ResultReg" data-ref-filename="5913ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1481">1481</th><td>}</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" title='(anonymous namespace)::AArch64FastISel::emitCmp' data-type='bool (anonymous namespace)::AArch64FastISel::emitCmp(const llvm::Value * LHS, const llvm::Value * RHS, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b">emitCmp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col5 decl" id="5915LHS" title='LHS' data-type='const llvm::Value *' data-ref="5915LHS" data-ref-filename="5915LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="5916RHS" title='RHS' data-type='const llvm::Value *' data-ref="5916RHS" data-ref-filename="5916RHS">RHS</dfn>, <em>bool</em> <dfn class="local col7 decl" id="5917IsZExt" title='IsZExt' data-type='bool' data-ref="5917IsZExt" data-ref-filename="5917IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="1484">1484</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col8 decl" id="5918Ty" title='Ty' data-type='llvm::Type *' data-ref="5918Ty" data-ref-filename="5918Ty">Ty</dfn> = <a class="local col5 ref" href="#5915LHS" title='LHS' data-ref="5915LHS" data-ref-filename="5915LHS">LHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="1485">1485</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col9 decl" id="5919EVT" title='EVT' data-type='llvm::EVT' data-ref="5919EVT" data-ref-filename="5919EVT">EVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col8 ref" href="#5918Ty" title='Ty' data-ref="5918Ty" data-ref-filename="5918Ty">Ty</a>, <b>true</b>);</td></tr>
<tr><th id="1486">1486</th><td>  <b>if</b> (!<a class="local col9 ref" href="#5919EVT" title='EVT' data-ref="5919EVT" data-ref-filename="5919EVT">EVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="1487">1487</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1488">1488</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="5920VT" title='VT' data-type='llvm::MVT' data-ref="5920VT" data-ref-filename="5920VT">VT</dfn> = <a class="local col9 ref" href="#5919EVT" title='EVT' data-ref="5919EVT" data-ref-filename="5919EVT">EVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="1489">1489</th><td></td></tr>
<tr><th id="1490">1490</th><td>  <b>switch</b> (<a class="local col0 ref" href="#5920VT" title='VT' data-ref="5920VT" data-ref-filename="5920VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1491">1491</th><td>  <b>default</b>:</td></tr>
<tr><th id="1492">1492</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1493">1493</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:</td></tr>
<tr><th id="1494">1494</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="1495">1495</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="1496">1496</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:</td></tr>
<tr><th id="1497">1497</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="1498">1498</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b" title='(anonymous namespace)::AArch64FastISel::emitICmp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b">emitICmp</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#5920VT" title='VT' data-ref="5920VT" data-ref-filename="5920VT">VT</a>, <a class="local col5 ref" href="#5915LHS" title='LHS' data-ref="5915LHS" data-ref-filename="5915LHS">LHS</a>, <a class="local col6 ref" href="#5916RHS" title='RHS' data-ref="5916RHS" data-ref-filename="5916RHS">RHS</a>, <a class="local col7 ref" href="#5917IsZExt" title='IsZExt' data-ref="5917IsZExt" data-ref-filename="5917IsZExt">IsZExt</a>);</td></tr>
<tr><th id="1499">1499</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>:</td></tr>
<tr><th id="1500">1500</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>:</td></tr>
<tr><th id="1501">1501</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitFCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_">emitFCmp</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#5920VT" title='VT' data-ref="5920VT" data-ref-filename="5920VT">VT</a>, <a class="local col5 ref" href="#5915LHS" title='LHS' data-ref="5915LHS" data-ref-filename="5915LHS">LHS</a>, <a class="local col6 ref" href="#5916RHS" title='RHS' data-ref="5916RHS" data-ref-filename="5916RHS">RHS</a>);</td></tr>
<tr><th id="1502">1502</th><td>  }</td></tr>
<tr><th id="1503">1503</th><td>}</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b" title='(anonymous namespace)::AArch64FastISel::emitICmp' data-type='bool (anonymous namespace)::AArch64FastISel::emitICmp(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitICmpEN4llvm3MVTEPKNS1_5ValueES5_b">emitICmp</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="5921RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5921RetVT" data-ref-filename="5921RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="5922LHS" title='LHS' data-type='const llvm::Value *' data-ref="5922LHS" data-ref-filename="5922LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="5923RHS" title='RHS' data-type='const llvm::Value *' data-ref="5923RHS" data-ref-filename="5923RHS">RHS</dfn>,</td></tr>
<tr><th id="1506">1506</th><td>                               <em>bool</em> <dfn class="local col4 decl" id="5924IsZExt" title='IsZExt' data-type='bool' data-ref="5924IsZExt" data-ref-filename="5924IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="1507">1507</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitSub' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#5921RetVT" title='RetVT' data-ref="5921RetVT" data-ref-filename="5921RetVT">RetVT</a>, <a class="local col2 ref" href="#5922LHS" title='LHS' data-ref="5922LHS" data-ref-filename="5922LHS">LHS</a>, <a class="local col3 ref" href="#5923RHS" title='RHS' data-ref="5923RHS" data-ref-filename="5923RHS">RHS</a>, <i>/*SetFlags=*/</i><b>true</b>, <i>/*WantResult=*/</i><b>false</b>,</td></tr>
<tr><th id="1508">1508</th><td>                 <a class="local col4 ref" href="#5924IsZExt" title='IsZExt' data-ref="5924IsZExt" data-ref-filename="5924IsZExt">IsZExt</a>) != <var>0</var>;</td></tr>
<tr><th id="1509">1509</th><td>}</td></tr>
<tr><th id="1510">1510</th><td></td></tr>
<tr><th id="1511">1511</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitICmp_ri' data-type='bool (anonymous namespace)::AArch64FastISel::emitICmp_ri(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm">emitICmp_ri</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="5925RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5925RetVT" data-ref-filename="5925RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="5926LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5926LHSReg" data-ref-filename="5926LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col7 decl" id="5927LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5927LHSIsKill" data-ref-filename="5927LHSIsKill">LHSIsKill</dfn>,</td></tr>
<tr><th id="1512">1512</th><td>                                  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="5928Imm" title='Imm' data-type='uint64_t' data-ref="5928Imm" data-ref-filename="5928Imm">Imm</dfn>) {</td></tr>
<tr><th id="1513">1513</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</a>(<i>/*UseAdd=*/</i><b>false</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#5925RetVT" title='RetVT' data-ref="5925RetVT" data-ref-filename="5925RetVT">RetVT</a>, <a class="local col6 ref" href="#5926LHSReg" title='LHSReg' data-ref="5926LHSReg" data-ref-filename="5926LHSReg">LHSReg</a>, <a class="local col7 ref" href="#5927LHSIsKill" title='LHSIsKill' data-ref="5927LHSIsKill" data-ref-filename="5927LHSIsKill">LHSIsKill</a>, <a class="local col8 ref" href="#5928Imm" title='Imm' data-ref="5928Imm" data-ref-filename="5928Imm">Imm</a>,</td></tr>
<tr><th id="1514">1514</th><td>                       <i>/*SetFlags=*/</i><b>true</b>, <i>/*WantResult=*/</i><b>false</b>) != <var>0</var>;</td></tr>
<tr><th id="1515">1515</th><td>}</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitFCmp' data-type='bool (anonymous namespace)::AArch64FastISel::emitFCmp(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitFCmpEN4llvm3MVTEPKNS1_5ValueES5_">emitFCmp</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="5929RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5929RetVT" data-ref-filename="5929RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col0 decl" id="5930LHS" title='LHS' data-type='const llvm::Value *' data-ref="5930LHS" data-ref-filename="5930LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="5931RHS" title='RHS' data-type='const llvm::Value *' data-ref="5931RHS" data-ref-filename="5931RHS">RHS</dfn>) {</td></tr>
<tr><th id="1518">1518</th><td>  <b>if</b> (<a class="local col9 ref" href="#5929RetVT" title='RetVT' data-ref="5929RetVT" data-ref-filename="5929RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a> &amp;&amp; <a class="local col9 ref" href="#5929RetVT" title='RetVT' data-ref="5929RetVT" data-ref-filename="5929RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>)</td></tr>
<tr><th id="1519">1519</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td>  <i>// Check to see if the 2nd operand is a constant that we can encode directly</i></td></tr>
<tr><th id="1522">1522</th><td><i>  // in the compare.</i></td></tr>
<tr><th id="1523">1523</th><td>  <em>bool</em> <dfn class="local col2 decl" id="5932UseImm" title='UseImm' data-type='bool' data-ref="5932UseImm" data-ref-filename="5932UseImm">UseImm</dfn> = <b>false</b>;</td></tr>
<tr><th id="1524">1524</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="5933CFP" title='CFP' data-type='const llvm::ConstantFP *' data-ref="5933CFP" data-ref-filename="5933CFP"><a class="local col3 ref" href="#5933CFP" title='CFP' data-ref="5933CFP" data-ref-filename="5933CFP">CFP</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>&gt;(<a class="local col1 ref" href="#5931RHS" title='RHS' data-ref="5931RHS" data-ref-filename="5931RHS">RHS</a>))</td></tr>
<tr><th id="1525">1525</th><td>    <b>if</b> (<a class="local col3 ref" href="#5933CFP" title='CFP' data-ref="5933CFP" data-ref-filename="5933CFP">CFP</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv" data-ref-filename="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>() &amp;&amp; !<a class="local col3 ref" href="#5933CFP" title='CFP' data-ref="5933CFP" data-ref-filename="5933CFP">CFP</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP10isNegativeEv" title='llvm::ConstantFP::isNegative' data-ref="_ZNK4llvm10ConstantFP10isNegativeEv" data-ref-filename="_ZNK4llvm10ConstantFP10isNegativeEv">isNegative</a>())</td></tr>
<tr><th id="1526">1526</th><td>      <a class="local col2 ref" href="#5932UseImm" title='UseImm' data-ref="5932UseImm" data-ref-filename="5932UseImm">UseImm</a> = <b>true</b>;</td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="5934LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5934LHSReg" data-ref-filename="5934LHSReg">LHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#5930LHS" title='LHS' data-ref="5930LHS" data-ref-filename="5930LHS">LHS</a>);</td></tr>
<tr><th id="1529">1529</th><td>  <b>if</b> (!<a class="local col4 ref" href="#5934LHSReg" title='LHSReg' data-ref="5934LHSReg" data-ref-filename="5934LHSReg">LHSReg</a>)</td></tr>
<tr><th id="1530">1530</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1531">1531</th><td>  <em>bool</em> <dfn class="local col5 decl" id="5935LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5935LHSIsKill" data-ref-filename="5935LHSIsKill">LHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col0 ref" href="#5930LHS" title='LHS' data-ref="5930LHS" data-ref-filename="5930LHS">LHS</a>);</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>  <b>if</b> (<a class="local col2 ref" href="#5932UseImm" title='UseImm' data-ref="5932UseImm" data-ref-filename="5932UseImm">UseImm</a>) {</td></tr>
<tr><th id="1534">1534</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="5936Opc" title='Opc' data-type='unsigned int' data-ref="5936Opc" data-ref-filename="5936Opc">Opc</dfn> = (<a class="local col9 ref" href="#5929RetVT" title='RetVT' data-ref="5929RetVT" data-ref-filename="5929RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPDri" title='llvm::AArch64::FCMPDri' data-ref="llvm::AArch64::FCMPDri" data-ref-filename="llvm..AArch64..FCMPDri">FCMPDri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPSri" title='llvm::AArch64::FCMPSri' data-ref="llvm::AArch64::FCMPSri" data-ref-filename="llvm..AArch64..FCMPSri">FCMPSri</a>;</td></tr>
<tr><th id="1535">1535</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#5936Opc" title='Opc' data-ref="5936Opc" data-ref-filename="5936Opc">Opc</a>))</td></tr>
<tr><th id="1536">1536</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5934LHSReg" title='LHSReg' data-ref="5934LHSReg" data-ref-filename="5934LHSReg">LHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#5935LHSIsKill" title='LHSIsKill' data-ref="5935LHSIsKill" data-ref-filename="5935LHSIsKill">LHSIsKill</a>));</td></tr>
<tr><th id="1537">1537</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1538">1538</th><td>  }</td></tr>
<tr><th id="1539">1539</th><td></td></tr>
<tr><th id="1540">1540</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="5937RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5937RHSReg" data-ref-filename="5937RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#5931RHS" title='RHS' data-ref="5931RHS" data-ref-filename="5931RHS">RHS</a>);</td></tr>
<tr><th id="1541">1541</th><td>  <b>if</b> (!<a class="local col7 ref" href="#5937RHSReg" title='RHSReg' data-ref="5937RHSReg" data-ref-filename="5937RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1542">1542</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1543">1543</th><td>  <em>bool</em> <dfn class="local col8 decl" id="5938RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5938RHSIsKill" data-ref-filename="5938RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#5931RHS" title='RHS' data-ref="5931RHS" data-ref-filename="5931RHS">RHS</a>);</td></tr>
<tr><th id="1544">1544</th><td></td></tr>
<tr><th id="1545">1545</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="5939Opc" title='Opc' data-type='unsigned int' data-ref="5939Opc" data-ref-filename="5939Opc">Opc</dfn> = (<a class="local col9 ref" href="#5929RetVT" title='RetVT' data-ref="5929RetVT" data-ref-filename="5929RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPDrr" title='llvm::AArch64::FCMPDrr' data-ref="llvm::AArch64::FCMPDrr" data-ref-filename="llvm..AArch64..FCMPDrr">FCMPDrr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCMPSrr" title='llvm::AArch64::FCMPSrr' data-ref="llvm::AArch64::FCMPSrr" data-ref-filename="llvm..AArch64..FCMPSrr">FCMPSrr</a>;</td></tr>
<tr><th id="1546">1546</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#5939Opc" title='Opc' data-ref="5939Opc" data-ref-filename="5939Opc">Opc</a>))</td></tr>
<tr><th id="1547">1547</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#5934LHSReg" title='LHSReg' data-ref="5934LHSReg" data-ref-filename="5934LHSReg">LHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#5935LHSIsKill" title='LHSIsKill' data-ref="5935LHSIsKill" data-ref-filename="5935LHSIsKill">LHSIsKill</a>))</td></tr>
<tr><th id="1548">1548</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#5937RHSReg" title='RHSReg' data-ref="5937RHSReg" data-ref-filename="5937RHSReg">RHSReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#5938RHSIsKill" title='RHSIsKill' data-ref="5938RHSIsKill" data-ref-filename="5938RHSIsKill">RHSIsKill</a>));</td></tr>
<tr><th id="1549">1549</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1550">1550</th><td>}</td></tr>
<tr><th id="1551">1551</th><td></td></tr>
<tr><th id="1552">1552</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAdd' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAdd(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool SetFlags = false, bool WantResult = true, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAdd</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="5940RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5940RetVT" data-ref-filename="5940RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="5941LHS" title='LHS' data-type='const llvm::Value *' data-ref="5941LHS" data-ref-filename="5941LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="5942RHS" title='RHS' data-type='const llvm::Value *' data-ref="5942RHS" data-ref-filename="5942RHS">RHS</dfn>,</td></tr>
<tr><th id="1553">1553</th><td>                                  <em>bool</em> <dfn class="local col3 decl" id="5943SetFlags" title='SetFlags' data-type='bool' data-ref="5943SetFlags" data-ref-filename="5943SetFlags">SetFlags</dfn>, <em>bool</em> <dfn class="local col4 decl" id="5944WantResult" title='WantResult' data-type='bool' data-ref="5944WantResult" data-ref-filename="5944WantResult">WantResult</dfn>, <em>bool</em> <dfn class="local col5 decl" id="5945IsZExt" title='IsZExt' data-type='bool' data-ref="5945IsZExt" data-ref-filename="5945IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="1554">1554</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAddSub</a>(<i>/*UseAdd=*/</i><b>true</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#5940RetVT" title='RetVT' data-ref="5940RetVT" data-ref-filename="5940RetVT">RetVT</a>, <a class="local col1 ref" href="#5941LHS" title='LHS' data-ref="5941LHS" data-ref-filename="5941LHS">LHS</a>, <a class="local col2 ref" href="#5942RHS" title='RHS' data-ref="5942RHS" data-ref-filename="5942RHS">RHS</a>, <a class="local col3 ref" href="#5943SetFlags" title='SetFlags' data-ref="5943SetFlags" data-ref-filename="5943SetFlags">SetFlags</a>, <a class="local col4 ref" href="#5944WantResult" title='WantResult' data-ref="5944WantResult" data-ref-filename="5944WantResult">WantResult</a>,</td></tr>
<tr><th id="1555">1555</th><td>                    <a class="local col5 ref" href="#5945IsZExt" title='IsZExt' data-ref="5945IsZExt" data-ref-filename="5945IsZExt">IsZExt</a>);</td></tr>
<tr><th id="1556">1556</th><td>}</td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">/// This method is a wrapper to simplify add emission.</i></td></tr>
<tr><th id="1559">1559</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">///</i></td></tr>
<tr><th id="1560">1560</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">/// First try to emit an add with an immediate operand using emitAddSub_ri. If</i></td></tr>
<tr><th id="1561">1561</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">/// that fails, then try to materialize the immediate into a register and use</i></td></tr>
<tr><th id="1562">1562</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">/// emitAddSub_rr instead.</i></td></tr>
<tr><th id="1563">1563</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" title='(anonymous namespace)::AArch64FastISel::emitAdd_ri_' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAdd_ri_(llvm::MVT VT, unsigned int Op0, bool Op0IsKill, int64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">emitAdd_ri_</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="5946VT" title='VT' data-type='llvm::MVT' data-ref="5946VT" data-ref-filename="5946VT">VT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="5947Op0" title='Op0' data-type='unsigned int' data-ref="5947Op0" data-ref-filename="5947Op0">Op0</dfn>, <em>bool</em> <dfn class="local col8 decl" id="5948Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="5948Op0IsKill" data-ref-filename="5948Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="1564">1564</th><td>                                      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="5949Imm" title='Imm' data-type='int64_t' data-ref="5949Imm" data-ref-filename="5949Imm">Imm</dfn>) {</td></tr>
<tr><th id="1565">1565</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="5950ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5950ResultReg" data-ref-filename="5950ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1566">1566</th><td>  <b>if</b> (<a class="local col9 ref" href="#5949Imm" title='Imm' data-ref="5949Imm" data-ref-filename="5949Imm">Imm</a> &lt; <var>0</var>)</td></tr>
<tr><th id="1567">1567</th><td>    <a class="local col0 ref" href="#5950ResultReg" title='ResultReg' data-ref="5950ResultReg" data-ref-filename="5950ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</a>(<b>false</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#5946VT" title='VT' data-ref="5946VT" data-ref-filename="5946VT">VT</a>, <a class="local col7 ref" href="#5947Op0" title='Op0' data-ref="5947Op0" data-ref-filename="5947Op0">Op0</a>, <a class="local col8 ref" href="#5948Op0IsKill" title='Op0IsKill' data-ref="5948Op0IsKill" data-ref-filename="5948Op0IsKill">Op0IsKill</a>, -<a class="local col9 ref" href="#5949Imm" title='Imm' data-ref="5949Imm" data-ref-filename="5949Imm">Imm</a>);</td></tr>
<tr><th id="1568">1568</th><td>  <b>else</b></td></tr>
<tr><th id="1569">1569</th><td>    <a class="local col0 ref" href="#5950ResultReg" title='ResultReg' data-ref="5950ResultReg" data-ref-filename="5950ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_riEbN4llvm3MVTEjbmbb">emitAddSub_ri</a>(<b>true</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#5946VT" title='VT' data-ref="5946VT" data-ref-filename="5946VT">VT</a>, <a class="local col7 ref" href="#5947Op0" title='Op0' data-ref="5947Op0" data-ref-filename="5947Op0">Op0</a>, <a class="local col8 ref" href="#5948Op0IsKill" title='Op0IsKill' data-ref="5948Op0IsKill" data-ref-filename="5948Op0IsKill">Op0IsKill</a>, <a class="local col9 ref" href="#5949Imm" title='Imm' data-ref="5949Imm" data-ref-filename="5949Imm">Imm</a>);</td></tr>
<tr><th id="1570">1570</th><td></td></tr>
<tr><th id="1571">1571</th><td>  <b>if</b> (<a class="local col0 ref" href="#5950ResultReg" title='ResultReg' data-ref="5950ResultReg" data-ref-filename="5950ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1572">1572</th><td>    <b>return</b> <a class="local col0 ref" href="#5950ResultReg" title='ResultReg' data-ref="5950ResultReg" data-ref-filename="5950ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="5951CReg" title='CReg' data-type='unsigned int' data-ref="5951CReg" data-ref-filename="5951CReg">CReg</dfn> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" title='(anonymous namespace)::AArch64FastISel::fastEmit_i' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm">fastEmit_i</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#5946VT" title='VT' data-ref="5946VT" data-ref-filename="5946VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#5946VT" title='VT' data-ref="5946VT" data-ref-filename="5946VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>, <a class="local col9 ref" href="#5949Imm" title='Imm' data-ref="5949Imm" data-ref-filename="5949Imm">Imm</a>);</td></tr>
<tr><th id="1575">1575</th><td>  <b>if</b> (!<a class="local col1 ref" href="#5951CReg" title='CReg' data-ref="5951CReg" data-ref-filename="5951CReg">CReg</a>)</td></tr>
<tr><th id="1576">1576</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <a class="local col0 ref" href="#5950ResultReg" title='ResultReg' data-ref="5950ResultReg" data-ref-filename="5950ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb">emitAddSub_rr</a>(<b>true</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#5946VT" title='VT' data-ref="5946VT" data-ref-filename="5946VT">VT</a>, <a class="local col7 ref" href="#5947Op0" title='Op0' data-ref="5947Op0" data-ref-filename="5947Op0">Op0</a>, <a class="local col8 ref" href="#5948Op0IsKill" title='Op0IsKill' data-ref="5948Op0IsKill" data-ref-filename="5948Op0IsKill">Op0IsKill</a>, <a class="local col1 ref" href="#5951CReg" title='CReg' data-ref="5951CReg" data-ref-filename="5951CReg">CReg</a>, <b>true</b>);</td></tr>
<tr><th id="1579">1579</th><td>  <b>return</b> <a class="local col0 ref" href="#5950ResultReg" title='ResultReg' data-ref="5950ResultReg" data-ref-filename="5950ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1580">1580</th><td>}</td></tr>
<tr><th id="1581">1581</th><td></td></tr>
<tr><th id="1582">1582</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitSub' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSub(llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS, bool SetFlags = false, bool WantResult = true, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitSub</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="5952RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5952RetVT" data-ref-filename="5952RetVT">RetVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="5953LHS" title='LHS' data-type='const llvm::Value *' data-ref="5953LHS" data-ref-filename="5953LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="5954RHS" title='RHS' data-type='const llvm::Value *' data-ref="5954RHS" data-ref-filename="5954RHS">RHS</dfn>,</td></tr>
<tr><th id="1583">1583</th><td>                                  <em>bool</em> <dfn class="local col5 decl" id="5955SetFlags" title='SetFlags' data-type='bool' data-ref="5955SetFlags" data-ref-filename="5955SetFlags">SetFlags</dfn>, <em>bool</em> <dfn class="local col6 decl" id="5956WantResult" title='WantResult' data-type='bool' data-ref="5956WantResult" data-ref-filename="5956WantResult">WantResult</dfn>, <em>bool</em> <dfn class="local col7 decl" id="5957IsZExt" title='IsZExt' data-type='bool' data-ref="5957IsZExt" data-ref-filename="5957IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="1584">1584</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAddSubEbN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAddSub</a>(<i>/*UseAdd=*/</i><b>false</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#5952RetVT" title='RetVT' data-ref="5952RetVT" data-ref-filename="5952RetVT">RetVT</a>, <a class="local col3 ref" href="#5953LHS" title='LHS' data-ref="5953LHS" data-ref-filename="5953LHS">LHS</a>, <a class="local col4 ref" href="#5954RHS" title='RHS' data-ref="5954RHS" data-ref-filename="5954RHS">RHS</a>, <a class="local col5 ref" href="#5955SetFlags" title='SetFlags' data-ref="5955SetFlags" data-ref-filename="5955SetFlags">SetFlags</a>, <a class="local col6 ref" href="#5956WantResult" title='WantResult' data-ref="5956WantResult" data-ref-filename="5956WantResult">WantResult</a>,</td></tr>
<tr><th id="1585">1585</th><td>                    <a class="local col7 ref" href="#5957IsZExt" title='IsZExt' data-ref="5957IsZExt" data-ref-filename="5957IsZExt">IsZExt</a>);</td></tr>
<tr><th id="1586">1586</th><td>}</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSubs_rr(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb">emitSubs_rr</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="5958RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5958RetVT" data-ref-filename="5958RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="5959LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5959LHSReg" data-ref-filename="5959LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="1589">1589</th><td>                                      <em>bool</em> <dfn class="local col0 decl" id="5960LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5960LHSIsKill" data-ref-filename="5960LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="5961RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5961RHSReg" data-ref-filename="5961RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="1590">1590</th><td>                                      <em>bool</em> <dfn class="local col2 decl" id="5962RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5962RHSIsKill" data-ref-filename="5962RHSIsKill">RHSIsKill</dfn>, <em>bool</em> <dfn class="local col3 decl" id="5963WantResult" title='WantResult' data-type='bool' data-ref="5963WantResult" data-ref-filename="5963WantResult">WantResult</dfn>) {</td></tr>
<tr><th id="1591">1591</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rrEbN4llvm3MVTEjbjbbb">emitAddSub_rr</a>(<i>/*UseAdd=*/</i><b>false</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#5958RetVT" title='RetVT' data-ref="5958RetVT" data-ref-filename="5958RetVT">RetVT</a>, <a class="local col9 ref" href="#5959LHSReg" title='LHSReg' data-ref="5959LHSReg" data-ref-filename="5959LHSReg">LHSReg</a>, <a class="local col0 ref" href="#5960LHSIsKill" title='LHSIsKill' data-ref="5960LHSIsKill" data-ref-filename="5960LHSIsKill">LHSIsKill</a>, <a class="local col1 ref" href="#5961RHSReg" title='RHSReg' data-ref="5961RHSReg" data-ref-filename="5961RHSReg">RHSReg</a>,</td></tr>
<tr><th id="1592">1592</th><td>                       <a class="local col2 ref" href="#5962RHSIsKill" title='RHSIsKill' data-ref="5962RHSIsKill" data-ref-filename="5962RHSIsKill">RHSIsKill</a>, <i>/*SetFlags=*/</i><b>true</b>, <a class="local col3 ref" href="#5963WantResult" title='WantResult' data-ref="5963WantResult" data-ref-filename="5963WantResult">WantResult</a>);</td></tr>
<tr><th id="1593">1593</th><td>}</td></tr>
<tr><th id="1594">1594</th><td></td></tr>
<tr><th id="1595">1595</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rs' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSubs_rs(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, AArch64_AM::ShiftExtendType ShiftType, uint64_t ShiftImm, bool WantResult = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb">emitSubs_rs</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="5964RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5964RetVT" data-ref-filename="5964RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="5965LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5965LHSReg" data-ref-filename="5965LHSReg">LHSReg</dfn>,</td></tr>
<tr><th id="1596">1596</th><td>                                      <em>bool</em> <dfn class="local col6 decl" id="5966LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5966LHSIsKill" data-ref-filename="5966LHSIsKill">LHSIsKill</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="5967RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5967RHSReg" data-ref-filename="5967RHSReg">RHSReg</dfn>,</td></tr>
<tr><th id="1597">1597</th><td>                                      <em>bool</em> <dfn class="local col8 decl" id="5968RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5968RHSIsKill" data-ref-filename="5968RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="1598">1598</th><td>                                      <span class="namespace">AArch64_AM::</span><a class="type" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ShiftExtendType" title='llvm::AArch64_AM::ShiftExtendType' data-ref="llvm::AArch64_AM::ShiftExtendType" data-ref-filename="llvm..AArch64_AM..ShiftExtendType">ShiftExtendType</a> <dfn class="local col9 decl" id="5969ShiftType" title='ShiftType' data-type='AArch64_AM::ShiftExtendType' data-ref="5969ShiftType" data-ref-filename="5969ShiftType">ShiftType</dfn>,</td></tr>
<tr><th id="1599">1599</th><td>                                      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="5970ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="5970ShiftImm" data-ref-filename="5970ShiftImm">ShiftImm</dfn>, <em>bool</em> <dfn class="local col1 decl" id="5971WantResult" title='WantResult' data-type='bool' data-ref="5971WantResult" data-ref-filename="5971WantResult">WantResult</dfn>) {</td></tr>
<tr><th id="1600">1600</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rs</a>(<i>/*UseAdd=*/</i><b>false</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#5964RetVT" title='RetVT' data-ref="5964RetVT" data-ref-filename="5964RetVT">RetVT</a>, <a class="local col5 ref" href="#5965LHSReg" title='LHSReg' data-ref="5965LHSReg" data-ref-filename="5965LHSReg">LHSReg</a>, <a class="local col6 ref" href="#5966LHSIsKill" title='LHSIsKill' data-ref="5966LHSIsKill" data-ref-filename="5966LHSIsKill">LHSIsKill</a>, <a class="local col7 ref" href="#5967RHSReg" title='RHSReg' data-ref="5967RHSReg" data-ref-filename="5967RHSReg">RHSReg</a>,</td></tr>
<tr><th id="1601">1601</th><td>                       <a class="local col8 ref" href="#5968RHSIsKill" title='RHSIsKill' data-ref="5968RHSIsKill" data-ref-filename="5968RHSIsKill">RHSIsKill</a>, <a class="local col9 ref" href="#5969ShiftType" title='ShiftType' data-ref="5969ShiftType" data-ref-filename="5969ShiftType">ShiftType</a>, <a class="local col0 ref" href="#5970ShiftImm" title='ShiftImm' data-ref="5970ShiftImm" data-ref-filename="5970ShiftImm">ShiftImm</a>, <i>/*SetFlags=*/</i><b>true</b>,</td></tr>
<tr><th id="1602">1602</th><td>                       <a class="local col1 ref" href="#5971WantResult" title='WantResult' data-ref="5971WantResult" data-ref-filename="5971WantResult">WantResult</a>);</td></tr>
<tr><th id="1603">1603</th><td>}</td></tr>
<tr><th id="1604">1604</th><td></td></tr>
<tr><th id="1605">1605</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLogicalOp(unsigned int ISDOpc, llvm::MVT RetVT, const llvm::Value * LHS, const llvm::Value * RHS)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_">emitLogicalOp</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="5972ISDOpc" title='ISDOpc' data-type='unsigned int' data-ref="5972ISDOpc" data-ref-filename="5972ISDOpc">ISDOpc</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="5973RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</dfn>,</td></tr>
<tr><th id="1606">1606</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="5974LHS" title='LHS' data-type='const llvm::Value *' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col5 decl" id="5975RHS" title='RHS' data-type='const llvm::Value *' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</dfn>) {</td></tr>
<tr><th id="1607">1607</th><td>  <i>// Canonicalize immediates to the RHS first.</i></td></tr>
<tr><th id="1608">1608</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>) &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>))</td></tr>
<tr><th id="1609">1609</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a></span>, <span class='refarg'><a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a></span>);</td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td>  <i>// Canonicalize mul by power-of-2 to the RHS.</i></td></tr>
<tr><th id="1612">1612</th><td>  <b>if</b> (<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>))</td></tr>
<tr><th id="1613">1613</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL11isMulPowOf2PKN4llvm5ValueE" title='isMulPowOf2' data-use='c' data-ref="_ZL11isMulPowOf2PKN4llvm5ValueE" data-ref-filename="_ZL11isMulPowOf2PKN4llvm5ValueE">isMulPowOf2</a>(<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>))</td></tr>
<tr><th id="1614">1614</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a></span>, <span class='refarg'><a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a></span>);</td></tr>
<tr><th id="1615">1615</th><td></td></tr>
<tr><th id="1616">1616</th><td>  <i>// Canonicalize shift immediate to the RHS.</i></td></tr>
<tr><th id="1617">1617</th><td>  <b>if</b> (<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>))</td></tr>
<tr><th id="1618">1618</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="5976SI" title='SI' data-type='const llvm::ShlOperator *' data-ref="5976SI" data-ref-filename="5976SI"><a class="local col6 ref" href="#5976SI" title='SI' data-ref="5976SI" data-ref-filename="5976SI">SI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::ShlOperator" title='llvm::ShlOperator' data-ref="llvm::ShlOperator" data-ref-filename="llvm..ShlOperator">ShlOperator</a>&gt;(<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>))</td></tr>
<tr><th id="1619">1619</th><td>      <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col6 ref" href="#5976SI" title='SI' data-ref="5976SI" data-ref-filename="5976SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="1620">1620</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a></span>, <span class='refarg'><a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a></span>);</td></tr>
<tr><th id="1621">1621</th><td></td></tr>
<tr><th id="1622">1622</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="5977LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5977LHSReg" data-ref-filename="5977LHSReg">LHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>);</td></tr>
<tr><th id="1623">1623</th><td>  <b>if</b> (!<a class="local col7 ref" href="#5977LHSReg" title='LHSReg' data-ref="5977LHSReg" data-ref-filename="5977LHSReg">LHSReg</a>)</td></tr>
<tr><th id="1624">1624</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1625">1625</th><td>  <em>bool</em> <dfn class="local col8 decl" id="5978LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="5978LHSIsKill" data-ref-filename="5978LHSIsKill">LHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#5974LHS" title='LHS' data-ref="5974LHS" data-ref-filename="5974LHS">LHS</a>);</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="5979ResultReg" title='ResultReg' data-type='unsigned int' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="1628">1628</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="5980C" title='C' data-type='const llvm::ConstantInt *' data-ref="5980C" data-ref-filename="5980C"><a class="local col0 ref" href="#5980C" title='C' data-ref="5980C" data-ref-filename="5980C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>)) {</td></tr>
<tr><th id="1629">1629</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="5981Imm" title='Imm' data-type='uint64_t' data-ref="5981Imm" data-ref-filename="5981Imm">Imm</dfn> = <a class="local col0 ref" href="#5980C" title='C' data-ref="5980C" data-ref-filename="5980C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1630">1630</th><td>    <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm">emitLogicalOp_ri</a>(<a class="local col2 ref" href="#5972ISDOpc" title='ISDOpc' data-ref="5972ISDOpc" data-ref-filename="5972ISDOpc">ISDOpc</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#5973RetVT" title='RetVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</a>, <a class="local col7 ref" href="#5977LHSReg" title='LHSReg' data-ref="5977LHSReg" data-ref-filename="5977LHSReg">LHSReg</a>, <a class="local col8 ref" href="#5978LHSIsKill" title='LHSIsKill' data-ref="5978LHSIsKill" data-ref-filename="5978LHSIsKill">LHSIsKill</a>, <a class="local col1 ref" href="#5981Imm" title='Imm' data-ref="5981Imm" data-ref-filename="5981Imm">Imm</a>);</td></tr>
<tr><th id="1631">1631</th><td>  }</td></tr>
<tr><th id="1632">1632</th><td>  <b>if</b> (<a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1633">1633</th><td>    <b>return</b> <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <i>// Check if the mul can be folded into the instruction.</i></td></tr>
<tr><th id="1636">1636</th><td>  <b>if</b> (<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>)) {</td></tr>
<tr><th id="1637">1637</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL11isMulPowOf2PKN4llvm5ValueE" title='isMulPowOf2' data-use='c' data-ref="_ZL11isMulPowOf2PKN4llvm5ValueE" data-ref-filename="_ZL11isMulPowOf2PKN4llvm5ValueE">isMulPowOf2</a>(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>)) {</td></tr>
<tr><th id="1638">1638</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="5982MulLHS" title='MulLHS' data-type='const llvm::Value *' data-ref="5982MulLHS" data-ref-filename="5982MulLHS">MulLHS</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::MulOperator" title='llvm::MulOperator' data-ref="llvm::MulOperator" data-ref-filename="llvm..MulOperator">MulOperator</a>&gt;(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1639">1639</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="5983MulRHS" title='MulRHS' data-type='const llvm::Value *' data-ref="5983MulRHS" data-ref-filename="5983MulRHS">MulRHS</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::MulOperator" title='llvm::MulOperator' data-ref="llvm::MulOperator" data-ref-filename="llvm..MulOperator">MulOperator</a>&gt;(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1640">1640</th><td></td></tr>
<tr><th id="1641">1641</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="5984C" title='C' data-type='const llvm::ConstantInt *' data-ref="5984C" data-ref-filename="5984C"><a class="local col4 ref" href="#5984C" title='C' data-ref="5984C" data-ref-filename="5984C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#5982MulLHS" title='MulLHS' data-ref="5982MulLHS" data-ref-filename="5982MulLHS">MulLHS</a>))</td></tr>
<tr><th id="1642">1642</th><td>        <b>if</b> (<a class="local col4 ref" href="#5984C" title='C' data-ref="5984C" data-ref-filename="5984C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="1643">1643</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col2 ref" href="#5982MulLHS" title='MulLHS' data-ref="5982MulLHS" data-ref-filename="5982MulLHS">MulLHS</a></span>, <span class='refarg'><a class="local col3 ref" href="#5983MulRHS" title='MulRHS' data-ref="5983MulRHS" data-ref-filename="5983MulRHS">MulRHS</a></span>);</td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isa&lt;ConstantInt&gt;(MulRHS) &amp;&amp; <q>"Expected a ConstantInt."</q>);</td></tr>
<tr><th id="1646">1646</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="5985ShiftVal" title='ShiftVal' data-type='uint64_t' data-ref="5985ShiftVal" data-ref-filename="5985ShiftVal">ShiftVal</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#5983MulRHS" title='MulRHS' data-ref="5983MulRHS" data-ref-filename="5983MulRHS">MulRHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="5986RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5986RHSReg" data-ref-filename="5986RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#5982MulLHS" title='MulLHS' data-ref="5982MulLHS" data-ref-filename="5982MulLHS">MulLHS</a>);</td></tr>
<tr><th id="1649">1649</th><td>      <b>if</b> (!<a class="local col6 ref" href="#5986RHSReg" title='RHSReg' data-ref="5986RHSReg" data-ref-filename="5986RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1650">1650</th><td>        <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1651">1651</th><td>      <em>bool</em> <dfn class="local col7 decl" id="5987RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5987RHSIsKill" data-ref-filename="5987RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#5982MulLHS" title='MulLHS' data-ref="5982MulLHS" data-ref-filename="5982MulLHS">MulLHS</a>);</td></tr>
<tr><th id="1652">1652</th><td>      <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm">emitLogicalOp_rs</a>(<a class="local col2 ref" href="#5972ISDOpc" title='ISDOpc' data-ref="5972ISDOpc" data-ref-filename="5972ISDOpc">ISDOpc</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#5973RetVT" title='RetVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</a>, <a class="local col7 ref" href="#5977LHSReg" title='LHSReg' data-ref="5977LHSReg" data-ref-filename="5977LHSReg">LHSReg</a>, <a class="local col8 ref" href="#5978LHSIsKill" title='LHSIsKill' data-ref="5978LHSIsKill" data-ref-filename="5978LHSIsKill">LHSIsKill</a>, <a class="local col6 ref" href="#5986RHSReg" title='RHSReg' data-ref="5986RHSReg" data-ref-filename="5986RHSReg">RHSReg</a>,</td></tr>
<tr><th id="1653">1653</th><td>                                   <a class="local col7 ref" href="#5987RHSIsKill" title='RHSIsKill' data-ref="5987RHSIsKill" data-ref-filename="5987RHSIsKill">RHSIsKill</a>, <a class="local col5 ref" href="#5985ShiftVal" title='ShiftVal' data-ref="5985ShiftVal" data-ref-filename="5985ShiftVal">ShiftVal</a>);</td></tr>
<tr><th id="1654">1654</th><td>      <b>if</b> (<a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1655">1655</th><td>        <b>return</b> <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1656">1656</th><td>    }</td></tr>
<tr><th id="1657">1657</th><td>  }</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>  <i>// Check if the shift can be folded into the instruction.</i></td></tr>
<tr><th id="1660">1660</th><td>  <b>if</b> (<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>)) {</td></tr>
<tr><th id="1661">1661</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="5988SI" title='SI' data-type='const llvm::ShlOperator *' data-ref="5988SI" data-ref-filename="5988SI"><a class="local col8 ref" href="#5988SI" title='SI' data-ref="5988SI" data-ref-filename="5988SI">SI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Operator.h.html#llvm::ShlOperator" title='llvm::ShlOperator' data-ref="llvm::ShlOperator" data-ref-filename="llvm..ShlOperator">ShlOperator</a>&gt;(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>))</td></tr>
<tr><th id="1662">1662</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="5989C" title='C' data-type='const llvm::ConstantInt *' data-ref="5989C" data-ref-filename="5989C"><a class="local col9 ref" href="#5989C" title='C' data-ref="5989C" data-ref-filename="5989C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#5988SI" title='SI' data-ref="5988SI" data-ref-filename="5988SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="1663">1663</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="5990ShiftVal" title='ShiftVal' data-type='uint64_t' data-ref="5990ShiftVal" data-ref-filename="5990ShiftVal">ShiftVal</dfn> = <a class="local col9 ref" href="#5989C" title='C' data-ref="5989C" data-ref-filename="5989C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="1664">1664</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="5991RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5991RHSReg" data-ref-filename="5991RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#5988SI" title='SI' data-ref="5988SI" data-ref-filename="5988SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1665">1665</th><td>        <b>if</b> (!<a class="local col1 ref" href="#5991RHSReg" title='RHSReg' data-ref="5991RHSReg" data-ref-filename="5991RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1666">1666</th><td>          <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1667">1667</th><td>        <em>bool</em> <dfn class="local col2 decl" id="5992RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5992RHSIsKill" data-ref-filename="5992RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col8 ref" href="#5988SI" title='SI' data-ref="5988SI" data-ref-filename="5988SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1668">1668</th><td>        <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm">emitLogicalOp_rs</a>(<a class="local col2 ref" href="#5972ISDOpc" title='ISDOpc' data-ref="5972ISDOpc" data-ref-filename="5972ISDOpc">ISDOpc</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#5973RetVT" title='RetVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</a>, <a class="local col7 ref" href="#5977LHSReg" title='LHSReg' data-ref="5977LHSReg" data-ref-filename="5977LHSReg">LHSReg</a>, <a class="local col8 ref" href="#5978LHSIsKill" title='LHSIsKill' data-ref="5978LHSIsKill" data-ref-filename="5978LHSIsKill">LHSIsKill</a>, <a class="local col1 ref" href="#5991RHSReg" title='RHSReg' data-ref="5991RHSReg" data-ref-filename="5991RHSReg">RHSReg</a>,</td></tr>
<tr><th id="1669">1669</th><td>                                     <a class="local col2 ref" href="#5992RHSIsKill" title='RHSIsKill' data-ref="5992RHSIsKill" data-ref-filename="5992RHSIsKill">RHSIsKill</a>, <a class="local col0 ref" href="#5990ShiftVal" title='ShiftVal' data-ref="5990ShiftVal" data-ref-filename="5990ShiftVal">ShiftVal</a>);</td></tr>
<tr><th id="1670">1670</th><td>        <b>if</b> (<a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1671">1671</th><td>          <b>return</b> <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1672">1672</th><td>      }</td></tr>
<tr><th id="1673">1673</th><td>  }</td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="5993RHSReg" title='RHSReg' data-type='unsigned int' data-ref="5993RHSReg" data-ref-filename="5993RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>);</td></tr>
<tr><th id="1676">1676</th><td>  <b>if</b> (!<a class="local col3 ref" href="#5993RHSReg" title='RHSReg' data-ref="5993RHSReg" data-ref-filename="5993RHSReg">RHSReg</a>)</td></tr>
<tr><th id="1677">1677</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1678">1678</th><td>  <em>bool</em> <dfn class="local col4 decl" id="5994RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="5994RHSIsKill" data-ref-filename="5994RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col5 ref" href="#5975RHS" title='RHS' data-ref="5975RHS" data-ref-filename="5975RHS">RHS</a>);</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="5995VT" title='VT' data-type='llvm::MVT' data-ref="5995VT" data-ref-filename="5995VT">VT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col3 ref" href="#5973RetVT" title='RetVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>);</td></tr>
<tr><th id="1681">1681</th><td>  <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" title='(anonymous namespace)::AArch64FastISel::fastEmit_rr' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb">fastEmit_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#5995VT" title='VT' data-ref="5995VT" data-ref-filename="5995VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#5995VT" title='VT' data-ref="5995VT" data-ref-filename="5995VT">VT</a>, <a class="local col2 ref" href="#5972ISDOpc" title='ISDOpc' data-ref="5972ISDOpc" data-ref-filename="5972ISDOpc">ISDOpc</a>, <a class="local col7 ref" href="#5977LHSReg" title='LHSReg' data-ref="5977LHSReg" data-ref-filename="5977LHSReg">LHSReg</a>, <a class="local col8 ref" href="#5978LHSIsKill" title='LHSIsKill' data-ref="5978LHSIsKill" data-ref-filename="5978LHSIsKill">LHSIsKill</a>, <a class="local col3 ref" href="#5993RHSReg" title='RHSReg' data-ref="5993RHSReg" data-ref-filename="5993RHSReg">RHSReg</a>, <a class="local col4 ref" href="#5994RHSIsKill" title='RHSIsKill' data-ref="5994RHSIsKill" data-ref-filename="5994RHSIsKill">RHSIsKill</a>);</td></tr>
<tr><th id="1682">1682</th><td>  <b>if</b> (<a class="local col3 ref" href="#5973RetVT" title='RetVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgeERKS0_" title='llvm::MVT::operator&gt;=' data-ref="_ZNK4llvm3MVTgeERKS0_" data-ref-filename="_ZNK4llvm3MVTgeERKS0_">&gt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> &amp;&amp; <a class="local col3 ref" href="#5973RetVT" title='RetVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>) {</td></tr>
<tr><th id="1683">1683</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="5996Mask" title='Mask' data-type='uint64_t' data-ref="5996Mask" data-ref-filename="5996Mask">Mask</dfn> = (<a class="local col3 ref" href="#5973RetVT" title='RetVT' data-ref="5973RetVT" data-ref-filename="5973RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) ? <var>0xff</var> : <var>0xffff</var>;</td></tr>
<tr><th id="1684">1684</th><td>    <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col6 ref" href="#5996Mask" title='Mask' data-ref="5996Mask" data-ref-filename="5996Mask">Mask</a>);</td></tr>
<tr><th id="1685">1685</th><td>  }</td></tr>
<tr><th id="1686">1686</th><td>  <b>return</b> <a class="local col9 ref" href="#5979ResultReg" title='ResultReg' data-ref="5979ResultReg" data-ref-filename="5979ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1687">1687</th><td>}</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLogicalOp_ri(unsigned int ISDOpc, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm">emitLogicalOp_ri</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="5997ISDOpc" title='ISDOpc' data-type='unsigned int' data-ref="5997ISDOpc" data-ref-filename="5997ISDOpc">ISDOpc</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="5998RetVT" title='RetVT' data-type='llvm::MVT' data-ref="5998RetVT" data-ref-filename="5998RetVT">RetVT</dfn>,</td></tr>
<tr><th id="1690">1690</th><td>                                           <em>unsigned</em> <dfn class="local col9 decl" id="5999LHSReg" title='LHSReg' data-type='unsigned int' data-ref="5999LHSReg" data-ref-filename="5999LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col0 decl" id="6000LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="6000LHSIsKill" data-ref-filename="6000LHSIsKill">LHSIsKill</dfn>,</td></tr>
<tr><th id="1691">1691</th><td>                                           <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="6001Imm" title='Imm' data-type='uint64_t' data-ref="6001Imm" data-ref-filename="6001Imm">Imm</dfn>) {</td></tr>
<tr><th id="1692">1692</th><td>  <b>static_assert</b>((<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a> + <var>1</var> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::OR" title='llvm::ISD::OR' data-ref="llvm::ISD::OR" data-ref-filename="llvm..ISD..OR">OR</a>) &amp;&amp; (<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a> + <var>2</var> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1693">1693</th><td>                <q>"ISD nodes are not consecutive!"</q>);</td></tr>
<tr><th id="1694">1694</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="6002OpcTable" title='OpcTable' data-type='const unsigned int [3][2]' data-ref="6002OpcTable" data-ref-filename="6002OpcTable">OpcTable</dfn>[<var>3</var>][<var>2</var>] = {</td></tr>
<tr><th id="1695">1695</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWri" title='llvm::AArch64::ANDWri' data-ref="llvm::AArch64::ANDWri" data-ref-filename="llvm..AArch64..ANDWri">ANDWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXri" title='llvm::AArch64::ANDXri' data-ref="llvm::AArch64::ANDXri" data-ref-filename="llvm..AArch64..ANDXri">ANDXri</a> },</td></tr>
<tr><th id="1696">1696</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWri" title='llvm::AArch64::ORRWri' data-ref="llvm::AArch64::ORRWri" data-ref-filename="llvm..AArch64..ORRWri">ORRWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXri" title='llvm::AArch64::ORRXri' data-ref="llvm::AArch64::ORRXri" data-ref-filename="llvm..AArch64..ORRXri">ORRXri</a> },</td></tr>
<tr><th id="1697">1697</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWri" title='llvm::AArch64::EORWri' data-ref="llvm::AArch64::EORWri" data-ref-filename="llvm..AArch64..EORWri">EORWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXri" title='llvm::AArch64::EORXri' data-ref="llvm::AArch64::EORXri" data-ref-filename="llvm..AArch64..EORXri">EORXri</a> }</td></tr>
<tr><th id="1698">1698</th><td>  };</td></tr>
<tr><th id="1699">1699</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="6003RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6003RC" data-ref-filename="6003RC">RC</dfn>;</td></tr>
<tr><th id="1700">1700</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6004Opc" title='Opc' data-type='unsigned int' data-ref="6004Opc" data-ref-filename="6004Opc">Opc</dfn>;</td></tr>
<tr><th id="1701">1701</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6005RegSize" title='RegSize' data-type='unsigned int' data-ref="6005RegSize" data-ref-filename="6005RegSize">RegSize</dfn>;</td></tr>
<tr><th id="1702">1702</th><td>  <b>switch</b> (<a class="local col8 ref" href="#5998RetVT" title='RetVT' data-ref="5998RetVT" data-ref-filename="5998RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1703">1703</th><td>  <b>default</b>:</td></tr>
<tr><th id="1704">1704</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1705">1705</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:</td></tr>
<tr><th id="1706">1706</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="1707">1707</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="1708">1708</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: {</td></tr>
<tr><th id="1709">1709</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="6006Idx" title='Idx' data-type='unsigned int' data-ref="6006Idx" data-ref-filename="6006Idx">Idx</dfn> = <a class="local col7 ref" href="#5997ISDOpc" title='ISDOpc' data-ref="5997ISDOpc" data-ref-filename="5997ISDOpc">ISDOpc</a> - <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>;</td></tr>
<tr><th id="1710">1710</th><td>    <a class="local col4 ref" href="#6004Opc" title='Opc' data-ref="6004Opc" data-ref-filename="6004Opc">Opc</a> = <a class="local col2 ref" href="#6002OpcTable" title='OpcTable' data-ref="6002OpcTable" data-ref-filename="6002OpcTable">OpcTable</a>[<a class="local col6 ref" href="#6006Idx" title='Idx' data-ref="6006Idx" data-ref-filename="6006Idx">Idx</a>][<var>0</var>];</td></tr>
<tr><th id="1711">1711</th><td>    <a class="local col3 ref" href="#6003RC" title='RC' data-ref="6003RC" data-ref-filename="6003RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32spRegClass" title='llvm::AArch64::GPR32spRegClass' data-ref="llvm::AArch64::GPR32spRegClass" data-ref-filename="llvm..AArch64..GPR32spRegClass">GPR32spRegClass</a>;</td></tr>
<tr><th id="1712">1712</th><td>    <a class="local col5 ref" href="#6005RegSize" title='RegSize' data-ref="6005RegSize" data-ref-filename="6005RegSize">RegSize</a> = <var>32</var>;</td></tr>
<tr><th id="1713">1713</th><td>    <b>break</b>;</td></tr>
<tr><th id="1714">1714</th><td>  }</td></tr>
<tr><th id="1715">1715</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="1716">1716</th><td>    <a class="local col4 ref" href="#6004Opc" title='Opc' data-ref="6004Opc" data-ref-filename="6004Opc">Opc</a> = <a class="local col2 ref" href="#6002OpcTable" title='OpcTable' data-ref="6002OpcTable" data-ref-filename="6002OpcTable">OpcTable</a>[<a class="local col7 ref" href="#5997ISDOpc" title='ISDOpc' data-ref="5997ISDOpc" data-ref-filename="5997ISDOpc">ISDOpc</a> - <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>][<var>1</var>];</td></tr>
<tr><th id="1717">1717</th><td>    <a class="local col3 ref" href="#6003RC" title='RC' data-ref="6003RC" data-ref-filename="6003RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>;</td></tr>
<tr><th id="1718">1718</th><td>    <a class="local col5 ref" href="#6005RegSize" title='RegSize' data-ref="6005RegSize" data-ref-filename="6005RegSize">RegSize</a> = <var>64</var>;</td></tr>
<tr><th id="1719">1719</th><td>    <b>break</b>;</td></tr>
<tr><th id="1720">1720</th><td>  }</td></tr>
<tr><th id="1721">1721</th><td></td></tr>
<tr><th id="1722">1722</th><td>  <b>if</b> (!<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML18isLogicalImmediateEmj" title='llvm::AArch64_AM::isLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML18isLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML18isLogicalImmediateEmj">isLogicalImmediate</a>(<a class="local col1 ref" href="#6001Imm" title='Imm' data-ref="6001Imm" data-ref-filename="6001Imm">Imm</a>, <a class="local col5 ref" href="#6005RegSize" title='RegSize' data-ref="6005RegSize" data-ref-filename="6005RegSize">RegSize</a>))</td></tr>
<tr><th id="1723">1723</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6007ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6007ResultReg" data-ref-filename="6007ResultReg">ResultReg</dfn> =</td></tr>
<tr><th id="1726">1726</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm" title='llvm::FastISel::fastEmitInst_ri' data-ref="_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm" data-ref-filename="_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm">fastEmitInst_ri</a>(<a class="local col4 ref" href="#6004Opc" title='Opc' data-ref="6004Opc" data-ref-filename="6004Opc">Opc</a>, <a class="local col3 ref" href="#6003RC" title='RC' data-ref="6003RC" data-ref-filename="6003RC">RC</a>, <a class="local col9 ref" href="#5999LHSReg" title='LHSReg' data-ref="5999LHSReg" data-ref-filename="5999LHSReg">LHSReg</a>, <a class="local col0 ref" href="#6000LHSIsKill" title='LHSIsKill' data-ref="6000LHSIsKill" data-ref-filename="6000LHSIsKill">LHSIsKill</a>,</td></tr>
<tr><th id="1727">1727</th><td>                      <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<a class="local col1 ref" href="#6001Imm" title='Imm' data-ref="6001Imm" data-ref-filename="6001Imm">Imm</a>, <a class="local col5 ref" href="#6005RegSize" title='RegSize' data-ref="6005RegSize" data-ref-filename="6005RegSize">RegSize</a>));</td></tr>
<tr><th id="1728">1728</th><td>  <b>if</b> (<a class="local col8 ref" href="#5998RetVT" title='RetVT' data-ref="5998RetVT" data-ref-filename="5998RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgeERKS0_" title='llvm::MVT::operator&gt;=' data-ref="_ZNK4llvm3MVTgeERKS0_" data-ref-filename="_ZNK4llvm3MVTgeERKS0_">&gt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> &amp;&amp; <a class="local col8 ref" href="#5998RetVT" title='RetVT' data-ref="5998RetVT" data-ref-filename="5998RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a> &amp;&amp; <a class="local col7 ref" href="#5997ISDOpc" title='ISDOpc' data-ref="5997ISDOpc" data-ref-filename="5997ISDOpc">ISDOpc</a> != <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>) {</td></tr>
<tr><th id="1729">1729</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="6008Mask" title='Mask' data-type='uint64_t' data-ref="6008Mask" data-ref-filename="6008Mask">Mask</dfn> = (<a class="local col8 ref" href="#5998RetVT" title='RetVT' data-ref="5998RetVT" data-ref-filename="5998RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) ? <var>0xff</var> : <var>0xffff</var>;</td></tr>
<tr><th id="1730">1730</th><td>    <a class="local col7 ref" href="#6007ResultReg" title='ResultReg' data-ref="6007ResultReg" data-ref-filename="6007ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col7 ref" href="#6007ResultReg" title='ResultReg' data-ref="6007ResultReg" data-ref-filename="6007ResultReg">ResultReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col8 ref" href="#6008Mask" title='Mask' data-ref="6008Mask" data-ref-filename="6008Mask">Mask</a>);</td></tr>
<tr><th id="1731">1731</th><td>  }</td></tr>
<tr><th id="1732">1732</th><td>  <b>return</b> <a class="local col7 ref" href="#6007ResultReg" title='ResultReg' data-ref="6007ResultReg" data-ref-filename="6007ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1733">1733</th><td>}</td></tr>
<tr><th id="1734">1734</th><td></td></tr>
<tr><th id="1735">1735</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_rs' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLogicalOp_rs(unsigned int ISDOpc, llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, unsigned int RHSReg, bool RHSIsKill, uint64_t ShiftImm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_rsEjN4llvm3MVTEjbjbm">emitLogicalOp_rs</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="6009ISDOpc" title='ISDOpc' data-type='unsigned int' data-ref="6009ISDOpc" data-ref-filename="6009ISDOpc">ISDOpc</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="6010RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6010RetVT" data-ref-filename="6010RetVT">RetVT</dfn>,</td></tr>
<tr><th id="1736">1736</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="6011LHSReg" title='LHSReg' data-type='unsigned int' data-ref="6011LHSReg" data-ref-filename="6011LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="6012LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="6012LHSIsKill" data-ref-filename="6012LHSIsKill">LHSIsKill</dfn>,</td></tr>
<tr><th id="1737">1737</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="6013RHSReg" title='RHSReg' data-type='unsigned int' data-ref="6013RHSReg" data-ref-filename="6013RHSReg">RHSReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="6014RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="6014RHSIsKill" data-ref-filename="6014RHSIsKill">RHSIsKill</dfn>,</td></tr>
<tr><th id="1738">1738</th><td>                                           <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="6015ShiftImm" title='ShiftImm' data-type='uint64_t' data-ref="6015ShiftImm" data-ref-filename="6015ShiftImm">ShiftImm</dfn>) {</td></tr>
<tr><th id="1739">1739</th><td>  <b>static_assert</b>((<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a> + <var>1</var> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::OR" title='llvm::ISD::OR' data-ref="llvm::ISD::OR" data-ref-filename="llvm..ISD..OR">OR</a>) &amp;&amp; (<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a> + <var>2</var> == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>),</td></tr>
<tr><th id="1740">1740</th><td>                <q>"ISD nodes are not consecutive!"</q>);</td></tr>
<tr><th id="1741">1741</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="6016OpcTable" title='OpcTable' data-type='const unsigned int [3][2]' data-ref="6016OpcTable" data-ref-filename="6016OpcTable">OpcTable</dfn>[<var>3</var>][<var>2</var>] = {</td></tr>
<tr><th id="1742">1742</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrs" title='llvm::AArch64::ANDWrs' data-ref="llvm::AArch64::ANDWrs" data-ref-filename="llvm..AArch64..ANDWrs">ANDWrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDXrs" title='llvm::AArch64::ANDXrs' data-ref="llvm::AArch64::ANDXrs" data-ref-filename="llvm..AArch64..ANDXrs">ANDXrs</a> },</td></tr>
<tr><th id="1743">1743</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrs" title='llvm::AArch64::ORRWrs' data-ref="llvm::AArch64::ORRWrs" data-ref-filename="llvm..AArch64..ORRWrs">ORRWrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRXrs" title='llvm::AArch64::ORRXrs' data-ref="llvm::AArch64::ORRXrs" data-ref-filename="llvm..AArch64..ORRXrs">ORRXrs</a> },</td></tr>
<tr><th id="1744">1744</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORWrs" title='llvm::AArch64::EORWrs' data-ref="llvm::AArch64::EORWrs" data-ref-filename="llvm..AArch64..EORWrs">EORWrs</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::EORXrs" title='llvm::AArch64::EORXrs' data-ref="llvm::AArch64::EORXrs" data-ref-filename="llvm..AArch64..EORXrs">EORXrs</a> }</td></tr>
<tr><th id="1745">1745</th><td>  };</td></tr>
<tr><th id="1746">1746</th><td></td></tr>
<tr><th id="1747">1747</th><td>  <i>// Don't deal with undefined shifts.</i></td></tr>
<tr><th id="1748">1748</th><td>  <b>if</b> (<a class="local col5 ref" href="#6015ShiftImm" title='ShiftImm' data-ref="6015ShiftImm" data-ref-filename="6015ShiftImm">ShiftImm</a> &gt;= <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col0 ref" href="#6010RetVT" title='RetVT' data-ref="6010RetVT" data-ref-filename="6010RetVT">RetVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>())</td></tr>
<tr><th id="1749">1749</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="6017RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6017RC" data-ref-filename="6017RC">RC</dfn>;</td></tr>
<tr><th id="1752">1752</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="6018Opc" title='Opc' data-type='unsigned int' data-ref="6018Opc" data-ref-filename="6018Opc">Opc</dfn>;</td></tr>
<tr><th id="1753">1753</th><td>  <b>switch</b> (<a class="local col0 ref" href="#6010RetVT" title='RetVT' data-ref="6010RetVT" data-ref-filename="6010RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1754">1754</th><td>  <b>default</b>:</td></tr>
<tr><th id="1755">1755</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1756">1756</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:</td></tr>
<tr><th id="1757">1757</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="1758">1758</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="1759">1759</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:</td></tr>
<tr><th id="1760">1760</th><td>    <a class="local col8 ref" href="#6018Opc" title='Opc' data-ref="6018Opc" data-ref-filename="6018Opc">Opc</a> = <a class="local col6 ref" href="#6016OpcTable" title='OpcTable' data-ref="6016OpcTable" data-ref-filename="6016OpcTable">OpcTable</a>[<a class="local col9 ref" href="#6009ISDOpc" title='ISDOpc' data-ref="6009ISDOpc" data-ref-filename="6009ISDOpc">ISDOpc</a> - <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>][<var>0</var>];</td></tr>
<tr><th id="1761">1761</th><td>    <a class="local col7 ref" href="#6017RC" title='RC' data-ref="6017RC" data-ref-filename="6017RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1762">1762</th><td>    <b>break</b>;</td></tr>
<tr><th id="1763">1763</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="1764">1764</th><td>    <a class="local col8 ref" href="#6018Opc" title='Opc' data-ref="6018Opc" data-ref-filename="6018Opc">Opc</a> = <a class="local col6 ref" href="#6016OpcTable" title='OpcTable' data-ref="6016OpcTable" data-ref-filename="6016OpcTable">OpcTable</a>[<a class="local col9 ref" href="#6009ISDOpc" title='ISDOpc' data-ref="6009ISDOpc" data-ref-filename="6009ISDOpc">ISDOpc</a> - <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>][<var>1</var>];</td></tr>
<tr><th id="1765">1765</th><td>    <a class="local col7 ref" href="#6017RC" title='RC' data-ref="6017RC" data-ref-filename="6017RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="1766">1766</th><td>    <b>break</b>;</td></tr>
<tr><th id="1767">1767</th><td>  }</td></tr>
<tr><th id="1768">1768</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6019ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6019ResultReg" data-ref-filename="6019ResultReg">ResultReg</dfn> =</td></tr>
<tr><th id="1769">1769</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col8 ref" href="#6018Opc" title='Opc' data-ref="6018Opc" data-ref-filename="6018Opc">Opc</a>, <a class="local col7 ref" href="#6017RC" title='RC' data-ref="6017RC" data-ref-filename="6017RC">RC</a>, <a class="local col1 ref" href="#6011LHSReg" title='LHSReg' data-ref="6011LHSReg" data-ref-filename="6011LHSReg">LHSReg</a>, <a class="local col2 ref" href="#6012LHSIsKill" title='LHSIsKill' data-ref="6012LHSIsKill" data-ref-filename="6012LHSIsKill">LHSIsKill</a>, <a class="local col3 ref" href="#6013RHSReg" title='RHSReg' data-ref="6013RHSReg" data-ref-filename="6013RHSReg">RHSReg</a>, <a class="local col4 ref" href="#6014RHSIsKill" title='RHSIsKill' data-ref="6014RHSIsKill" data-ref-filename="6014RHSIsKill">RHSIsKill</a>,</td></tr>
<tr><th id="1770">1770</th><td>                       <span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" title='llvm::AArch64_AM::getShifterImm' data-ref="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj" data-ref-filename="_ZN4llvm10AArch64_AML13getShifterImmENS0_15ShiftExtendTypeEj">getShifterImm</a>(<span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSL" title='llvm::AArch64_AM::LSL' data-ref="llvm::AArch64_AM::LSL" data-ref-filename="llvm..AArch64_AM..LSL">LSL</a>, <a class="local col5 ref" href="#6015ShiftImm" title='ShiftImm' data-ref="6015ShiftImm" data-ref-filename="6015ShiftImm">ShiftImm</a>));</td></tr>
<tr><th id="1771">1771</th><td>  <b>if</b> (<a class="local col0 ref" href="#6010RetVT" title='RetVT' data-ref="6010RetVT" data-ref-filename="6010RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgeERKS0_" title='llvm::MVT::operator&gt;=' data-ref="_ZNK4llvm3MVTgeERKS0_" data-ref-filename="_ZNK4llvm3MVTgeERKS0_">&gt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> &amp;&amp; <a class="local col0 ref" href="#6010RetVT" title='RetVT' data-ref="6010RetVT" data-ref-filename="6010RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>) {</td></tr>
<tr><th id="1772">1772</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="6020Mask" title='Mask' data-type='uint64_t' data-ref="6020Mask" data-ref-filename="6020Mask">Mask</dfn> = (<a class="local col0 ref" href="#6010RetVT" title='RetVT' data-ref="6010RetVT" data-ref-filename="6010RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) ? <var>0xff</var> : <var>0xffff</var>;</td></tr>
<tr><th id="1773">1773</th><td>    <a class="local col9 ref" href="#6019ResultReg" title='ResultReg' data-ref="6019ResultReg" data-ref-filename="6019ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col9 ref" href="#6019ResultReg" title='ResultReg' data-ref="6019ResultReg" data-ref-filename="6019ResultReg">ResultReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col0 ref" href="#6020Mask" title='Mask' data-ref="6020Mask" data-ref-filename="6020Mask">Mask</a>);</td></tr>
<tr><th id="1774">1774</th><td>  }</td></tr>
<tr><th id="1775">1775</th><td>  <b>return</b> <a class="local col9 ref" href="#6019ResultReg" title='ResultReg' data-ref="6019ResultReg" data-ref-filename="6019ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1776">1776</th><td>}</td></tr>
<tr><th id="1777">1777</th><td></td></tr>
<tr><th id="1778">1778</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitAnd_ri(llvm::MVT RetVT, unsigned int LHSReg, bool LHSIsKill, uint64_t Imm)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="6021RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6021RetVT" data-ref-filename="6021RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="6022LHSReg" title='LHSReg' data-type='unsigned int' data-ref="6022LHSReg" data-ref-filename="6022LHSReg">LHSReg</dfn>, <em>bool</em> <dfn class="local col3 decl" id="6023LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="6023LHSIsKill" data-ref-filename="6023LHSIsKill">LHSIsKill</dfn>,</td></tr>
<tr><th id="1779">1779</th><td>                                     <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="6024Imm" title='Imm' data-type='uint64_t' data-ref="6024Imm" data-ref-filename="6024Imm">Imm</dfn>) {</td></tr>
<tr><th id="1780">1780</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm">emitLogicalOp_ri</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#6021RetVT" title='RetVT' data-ref="6021RetVT" data-ref-filename="6021RetVT">RetVT</a>, <a class="local col2 ref" href="#6022LHSReg" title='LHSReg' data-ref="6022LHSReg" data-ref-filename="6022LHSReg">LHSReg</a>, <a class="local col3 ref" href="#6023LHSIsKill" title='LHSIsKill' data-ref="6023LHSIsKill" data-ref-filename="6023LHSIsKill">LHSIsKill</a>, <a class="local col4 ref" href="#6024Imm" title='Imm' data-ref="6024Imm" data-ref-filename="6024Imm">Imm</a>);</td></tr>
<tr><th id="1781">1781</th><td>}</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitLoad' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLoad(llvm::MVT VT, llvm::MVT RetVT, (anonymous namespace)::AArch64FastISel::Address Addr, bool WantZExt = true, llvm::MachineMemOperand * MMO = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE">emitLoad</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="6025VT" title='VT' data-type='llvm::MVT' data-ref="6025VT" data-ref-filename="6025VT">VT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="6026RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6026RetVT" data-ref-filename="6026RetVT">RetVT</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col7 decl" id="6027Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</dfn>,</td></tr>
<tr><th id="1784">1784</th><td>                                   <em>bool</em> <dfn class="local col8 decl" id="6028WantZExt" title='WantZExt' data-type='bool' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="6029MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="6029MMO" data-ref-filename="6029MMO">MMO</dfn>) {</td></tr>
<tr><th id="1785">1785</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::TargetLoweringBase::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm18TargetLoweringBase30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" data-ref-filename="_ZNK4llvm18TargetLoweringBase30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col5 ref" href="#6025VT" title='VT' data-ref="6025VT" data-ref-filename="6025VT">VT</a>))</td></tr>
<tr><th id="1786">1786</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1787">1787</th><td></td></tr>
<tr><th id="1788">1788</th><td>  <i>// Simplify this down to something we can handle.</i></td></tr>
<tr><th id="1789">1789</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" title='(anonymous namespace)::AArch64FastISel::simplifyAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE">simplifyAddress</a>(<span class='refarg'><a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6025VT" title='VT' data-ref="6025VT" data-ref-filename="6025VT">VT</a>))</td></tr>
<tr><th id="1790">1790</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1791">1791</th><td></td></tr>
<tr><th id="1792">1792</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="6030ScaleFactor" title='ScaleFactor' data-type='unsigned int' data-ref="6030ScaleFactor" data-ref-filename="6030ScaleFactor">ScaleFactor</dfn> = <a class="tu ref fn" href="#_ZL22getImplicitScaleFactorN4llvm3MVTE" title='getImplicitScaleFactor' data-use='c' data-ref="_ZL22getImplicitScaleFactorN4llvm3MVTE" data-ref-filename="_ZL22getImplicitScaleFactorN4llvm3MVTE">getImplicitScaleFactor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6025VT" title='VT' data-ref="6025VT" data-ref-filename="6025VT">VT</a>);</td></tr>
<tr><th id="1793">1793</th><td>  <b>if</b> (!<a class="local col0 ref" href="#6030ScaleFactor" title='ScaleFactor' data-ref="6030ScaleFactor" data-ref-filename="6030ScaleFactor">ScaleFactor</a>)</td></tr>
<tr><th id="1794">1794</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type."</q>);</td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td>  <i>// Negative offsets require unscaled, 9-bit, signed immediate offsets.</i></td></tr>
<tr><th id="1797">1797</th><td><i>  // Otherwise, we try using scaled, 12-bit, unsigned immediate offsets.</i></td></tr>
<tr><th id="1798">1798</th><td>  <em>bool</em> <dfn class="local col1 decl" id="6031UseScaled" title='UseScaled' data-type='bool' data-ref="6031UseScaled" data-ref-filename="6031UseScaled">UseScaled</dfn> = <b>true</b>;</td></tr>
<tr><th id="1799">1799</th><td>  <b>if</b> ((<a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() &lt; <var>0</var>) || (<a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() &amp; (<a class="local col0 ref" href="#6030ScaleFactor" title='ScaleFactor' data-ref="6030ScaleFactor" data-ref-filename="6030ScaleFactor">ScaleFactor</a> - <var>1</var>))) {</td></tr>
<tr><th id="1800">1800</th><td>    <a class="local col1 ref" href="#6031UseScaled" title='UseScaled' data-ref="6031UseScaled" data-ref-filename="6031UseScaled">UseScaled</a> = <b>false</b>;</td></tr>
<tr><th id="1801">1801</th><td>    <a class="local col0 ref" href="#6030ScaleFactor" title='ScaleFactor' data-ref="6030ScaleFactor" data-ref-filename="6030ScaleFactor">ScaleFactor</a> = <var>1</var>;</td></tr>
<tr><th id="1802">1802</th><td>  }</td></tr>
<tr><th id="1803">1803</th><td></td></tr>
<tr><th id="1804">1804</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="6032GPOpcTable" title='GPOpcTable' data-type='const unsigned int [2][8][4]' data-ref="6032GPOpcTable" data-ref-filename="6032GPOpcTable">GPOpcTable</dfn>[<var>2</var>][<var>8</var>][<var>4</var>] = {</td></tr>
<tr><th id="1805">1805</th><td>    <i>// Sign-extend.</i></td></tr>
<tr><th id="1806">1806</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBWi" title='llvm::AArch64::LDURSBWi' data-ref="llvm::AArch64::LDURSBWi" data-ref-filename="llvm..AArch64..LDURSBWi">LDURSBWi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHWi" title='llvm::AArch64::LDURSHWi' data-ref="llvm::AArch64::LDURSHWi" data-ref-filename="llvm..AArch64..LDURSHWi">LDURSHWi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>,</td></tr>
<tr><th id="1807">1807</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>  },</td></tr>
<tr><th id="1808">1808</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBXi" title='llvm::AArch64::LDURSBXi' data-ref="llvm::AArch64::LDURSBXi" data-ref-filename="llvm..AArch64..LDURSBXi">LDURSBXi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHXi" title='llvm::AArch64::LDURSHXi' data-ref="llvm::AArch64::LDURSHXi" data-ref-filename="llvm..AArch64..LDURSHXi">LDURSHXi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>,</td></tr>
<tr><th id="1809">1809</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>  },</td></tr>
<tr><th id="1810">1810</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWui" title='llvm::AArch64::LDRSBWui' data-ref="llvm::AArch64::LDRSBWui" data-ref-filename="llvm..AArch64..LDRSBWui">LDRSBWui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWui" title='llvm::AArch64::LDRSHWui' data-ref="llvm::AArch64::LDRSHWui" data-ref-filename="llvm..AArch64..LDRSHWui">LDRSHWui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>,</td></tr>
<tr><th id="1811">1811</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>  },</td></tr>
<tr><th id="1812">1812</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXui" title='llvm::AArch64::LDRSBXui' data-ref="llvm::AArch64::LDRSBXui" data-ref-filename="llvm..AArch64..LDRSBXui">LDRSBXui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXui" title='llvm::AArch64::LDRSHXui' data-ref="llvm::AArch64::LDRSHXui" data-ref-filename="llvm..AArch64..LDRSHXui">LDRSHXui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>,</td></tr>
<tr><th id="1813">1813</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>  },</td></tr>
<tr><th id="1814">1814</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWroX" title='llvm::AArch64::LDRSBWroX' data-ref="llvm::AArch64::LDRSBWroX" data-ref-filename="llvm..AArch64..LDRSBWroX">LDRSBWroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWroX" title='llvm::AArch64::LDRSHWroX' data-ref="llvm::AArch64::LDRSHWroX" data-ref-filename="llvm..AArch64..LDRSHWroX">LDRSHWroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroX" title='llvm::AArch64::LDRWroX' data-ref="llvm::AArch64::LDRWroX" data-ref-filename="llvm..AArch64..LDRWroX">LDRWroX</a>,</td></tr>
<tr><th id="1815">1815</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroX" title='llvm::AArch64::LDRXroX' data-ref="llvm::AArch64::LDRXroX" data-ref-filename="llvm..AArch64..LDRXroX">LDRXroX</a> },</td></tr>
<tr><th id="1816">1816</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXroX" title='llvm::AArch64::LDRSBXroX' data-ref="llvm::AArch64::LDRSBXroX" data-ref-filename="llvm..AArch64..LDRSBXroX">LDRSBXroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXroX" title='llvm::AArch64::LDRSHXroX' data-ref="llvm::AArch64::LDRSHXroX" data-ref-filename="llvm..AArch64..LDRSHXroX">LDRSHXroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWroX" title='llvm::AArch64::LDRSWroX' data-ref="llvm::AArch64::LDRSWroX" data-ref-filename="llvm..AArch64..LDRSWroX">LDRSWroX</a>,</td></tr>
<tr><th id="1817">1817</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroX" title='llvm::AArch64::LDRXroX' data-ref="llvm::AArch64::LDRXroX" data-ref-filename="llvm..AArch64..LDRXroX">LDRXroX</a> },</td></tr>
<tr><th id="1818">1818</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWroW" title='llvm::AArch64::LDRSBWroW' data-ref="llvm::AArch64::LDRSBWroW" data-ref-filename="llvm..AArch64..LDRSBWroW">LDRSBWroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWroW" title='llvm::AArch64::LDRSHWroW' data-ref="llvm::AArch64::LDRSHWroW" data-ref-filename="llvm..AArch64..LDRSHWroW">LDRSHWroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroW" title='llvm::AArch64::LDRWroW' data-ref="llvm::AArch64::LDRWroW" data-ref-filename="llvm..AArch64..LDRWroW">LDRWroW</a>,</td></tr>
<tr><th id="1819">1819</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroW" title='llvm::AArch64::LDRXroW' data-ref="llvm::AArch64::LDRXroW" data-ref-filename="llvm..AArch64..LDRXroW">LDRXroW</a> },</td></tr>
<tr><th id="1820">1820</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXroW" title='llvm::AArch64::LDRSBXroW' data-ref="llvm::AArch64::LDRSBXroW" data-ref-filename="llvm..AArch64..LDRSBXroW">LDRSBXroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXroW" title='llvm::AArch64::LDRSHXroW' data-ref="llvm::AArch64::LDRSHXroW" data-ref-filename="llvm..AArch64..LDRSHXroW">LDRSHXroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWroW" title='llvm::AArch64::LDRSWroW' data-ref="llvm::AArch64::LDRSWroW" data-ref-filename="llvm..AArch64..LDRSWroW">LDRSWroW</a>,</td></tr>
<tr><th id="1821">1821</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroW" title='llvm::AArch64::LDRXroW' data-ref="llvm::AArch64::LDRXroW" data-ref-filename="llvm..AArch64..LDRXroW">LDRXroW</a> }</td></tr>
<tr><th id="1822">1822</th><td>    },</td></tr>
<tr><th id="1823">1823</th><td>    <i>// Zero-extend.</i></td></tr>
<tr><th id="1824">1824</th><td>    { { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>,</td></tr>
<tr><th id="1825">1825</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>  },</td></tr>
<tr><th id="1826">1826</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>,</td></tr>
<tr><th id="1827">1827</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURXi" title='llvm::AArch64::LDURXi' data-ref="llvm::AArch64::LDURXi" data-ref-filename="llvm..AArch64..LDURXi">LDURXi</a>  },</td></tr>
<tr><th id="1828">1828</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>,</td></tr>
<tr><th id="1829">1829</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>  },</td></tr>
<tr><th id="1830">1830</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>,</td></tr>
<tr><th id="1831">1831</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>  },</td></tr>
<tr><th id="1832">1832</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroX" title='llvm::AArch64::LDRBBroX' data-ref="llvm::AArch64::LDRBBroX" data-ref-filename="llvm..AArch64..LDRBBroX">LDRBBroX</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroX" title='llvm::AArch64::LDRHHroX' data-ref="llvm::AArch64::LDRHHroX" data-ref-filename="llvm..AArch64..LDRHHroX">LDRHHroX</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroX" title='llvm::AArch64::LDRWroX' data-ref="llvm::AArch64::LDRWroX" data-ref-filename="llvm..AArch64..LDRWroX">LDRWroX</a>,</td></tr>
<tr><th id="1833">1833</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroX" title='llvm::AArch64::LDRXroX' data-ref="llvm::AArch64::LDRXroX" data-ref-filename="llvm..AArch64..LDRXroX">LDRXroX</a> },</td></tr>
<tr><th id="1834">1834</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroX" title='llvm::AArch64::LDRBBroX' data-ref="llvm::AArch64::LDRBBroX" data-ref-filename="llvm..AArch64..LDRBBroX">LDRBBroX</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroX" title='llvm::AArch64::LDRHHroX' data-ref="llvm::AArch64::LDRHHroX" data-ref-filename="llvm..AArch64..LDRHHroX">LDRHHroX</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroX" title='llvm::AArch64::LDRWroX' data-ref="llvm::AArch64::LDRWroX" data-ref-filename="llvm..AArch64..LDRWroX">LDRWroX</a>,</td></tr>
<tr><th id="1835">1835</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroX" title='llvm::AArch64::LDRXroX' data-ref="llvm::AArch64::LDRXroX" data-ref-filename="llvm..AArch64..LDRXroX">LDRXroX</a> },</td></tr>
<tr><th id="1836">1836</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroW" title='llvm::AArch64::LDRBBroW' data-ref="llvm::AArch64::LDRBBroW" data-ref-filename="llvm..AArch64..LDRBBroW">LDRBBroW</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroW" title='llvm::AArch64::LDRHHroW' data-ref="llvm::AArch64::LDRHHroW" data-ref-filename="llvm..AArch64..LDRHHroW">LDRHHroW</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroW" title='llvm::AArch64::LDRWroW' data-ref="llvm::AArch64::LDRWroW" data-ref-filename="llvm..AArch64..LDRWroW">LDRWroW</a>,</td></tr>
<tr><th id="1837">1837</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroW" title='llvm::AArch64::LDRXroW' data-ref="llvm::AArch64::LDRXroW" data-ref-filename="llvm..AArch64..LDRXroW">LDRXroW</a> },</td></tr>
<tr><th id="1838">1838</th><td>      { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroW" title='llvm::AArch64::LDRBBroW' data-ref="llvm::AArch64::LDRBBroW" data-ref-filename="llvm..AArch64..LDRBBroW">LDRBBroW</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroW" title='llvm::AArch64::LDRHHroW' data-ref="llvm::AArch64::LDRHHroW" data-ref-filename="llvm..AArch64..LDRHHroW">LDRHHroW</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroW" title='llvm::AArch64::LDRWroW' data-ref="llvm::AArch64::LDRWroW" data-ref-filename="llvm..AArch64..LDRWroW">LDRWroW</a>,</td></tr>
<tr><th id="1839">1839</th><td>        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXroW" title='llvm::AArch64::LDRXroW' data-ref="llvm::AArch64::LDRXroW" data-ref-filename="llvm..AArch64..LDRXroW">LDRXroW</a> }</td></tr>
<tr><th id="1840">1840</th><td>    }</td></tr>
<tr><th id="1841">1841</th><td>  };</td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="6033FPOpcTable" title='FPOpcTable' data-type='const unsigned int [4][2]' data-ref="6033FPOpcTable" data-ref-filename="6033FPOpcTable">FPOpcTable</dfn>[<var>4</var>][<var>2</var>] = {</td></tr>
<tr><th id="1844">1844</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSi" title='llvm::AArch64::LDURSi' data-ref="llvm::AArch64::LDURSi" data-ref-filename="llvm..AArch64..LDURSi">LDURSi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURDi" title='llvm::AArch64::LDURDi' data-ref="llvm::AArch64::LDURDi" data-ref-filename="llvm..AArch64..LDURDi">LDURDi</a>  },</td></tr>
<tr><th id="1845">1845</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSui" title='llvm::AArch64::LDRSui' data-ref="llvm::AArch64::LDRSui" data-ref-filename="llvm..AArch64..LDRSui">LDRSui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDui" title='llvm::AArch64::LDRDui' data-ref="llvm::AArch64::LDRDui" data-ref-filename="llvm..AArch64..LDRDui">LDRDui</a>  },</td></tr>
<tr><th id="1846">1846</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSroX" title='llvm::AArch64::LDRSroX' data-ref="llvm::AArch64::LDRSroX" data-ref-filename="llvm..AArch64..LDRSroX">LDRSroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDroX" title='llvm::AArch64::LDRDroX' data-ref="llvm::AArch64::LDRDroX" data-ref-filename="llvm..AArch64..LDRDroX">LDRDroX</a> },</td></tr>
<tr><th id="1847">1847</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSroW" title='llvm::AArch64::LDRSroW' data-ref="llvm::AArch64::LDRSroW" data-ref-filename="llvm..AArch64..LDRSroW">LDRSroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRDroW" title='llvm::AArch64::LDRDroW' data-ref="llvm::AArch64::LDRDroW" data-ref-filename="llvm..AArch64..LDRDroW">LDRDroW</a> }</td></tr>
<tr><th id="1848">1848</th><td>  };</td></tr>
<tr><th id="1849">1849</th><td></td></tr>
<tr><th id="1850">1850</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6034Opc" title='Opc' data-type='unsigned int' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</dfn>;</td></tr>
<tr><th id="1851">1851</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="6035RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6035RC" data-ref-filename="6035RC">RC</dfn>;</td></tr>
<tr><th id="1852">1852</th><td>  <em>bool</em> <dfn class="local col6 decl" id="6036UseRegOffset" title='UseRegOffset' data-type='bool' data-ref="6036UseRegOffset" data-ref-filename="6036UseRegOffset">UseRegOffset</dfn> = <a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isRegBase' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv">isRegBase</a>() &amp;&amp; !<a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() &amp;&amp; <a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="1853">1853</th><td>                      <a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>();</td></tr>
<tr><th id="1854">1854</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6037Idx" title='Idx' data-type='unsigned int' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</dfn> = <a class="local col6 ref" href="#6036UseRegOffset" title='UseRegOffset' data-ref="6036UseRegOffset" data-ref-filename="6036UseRegOffset">UseRegOffset</a> ? <var>2</var> : <a class="local col1 ref" href="#6031UseScaled" title='UseScaled' data-ref="6031UseScaled" data-ref-filename="6031UseScaled">UseScaled</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="1855">1855</th><td>  <b>if</b> (<a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a> ||</td></tr>
<tr><th id="1856">1856</th><td>      <a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>)</td></tr>
<tr><th id="1857">1857</th><td>    <a class="local col7 ref" href="#6037Idx" title='Idx' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</a>++;</td></tr>
<tr><th id="1858">1858</th><td></td></tr>
<tr><th id="1859">1859</th><td>  <em>bool</em> <dfn class="local col8 decl" id="6038IsRet64Bit" title='IsRet64Bit' data-type='bool' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</dfn> = <a class="local col6 ref" href="#6026RetVT" title='RetVT' data-ref="6026RetVT" data-ref-filename="6026RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>;</td></tr>
<tr><th id="1860">1860</th><td>  <b>switch</b> (<a class="local col5 ref" href="#6025VT" title='VT' data-ref="6025VT" data-ref-filename="6025VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="1861">1861</th><td>  <b>default</b>:</td></tr>
<tr><th id="1862">1862</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type."</q>);</td></tr>
<tr><th id="1863">1863</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>: <i>// Intentional fall-through.</i></td></tr>
<tr><th id="1864">1864</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="1865">1865</th><td>    <a class="local col4 ref" href="#6034Opc" title='Opc' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</a> = <a class="local col2 ref" href="#6032GPOpcTable" title='GPOpcTable' data-ref="6032GPOpcTable" data-ref-filename="6032GPOpcTable">GPOpcTable</a>[<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a>][<var>2</var> * <a class="local col7 ref" href="#6037Idx" title='Idx' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</a> + <a class="local col8 ref" href="#6038IsRet64Bit" title='IsRet64Bit' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</a>][<var>0</var>];</td></tr>
<tr><th id="1866">1866</th><td>    <a class="local col5 ref" href="#6035RC" title='RC' data-ref="6035RC" data-ref-filename="6035RC">RC</a> = (<a class="local col8 ref" href="#6038IsRet64Bit" title='IsRet64Bit' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</a> &amp;&amp; !<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a>) ?</td></tr>
<tr><th id="1867">1867</th><td>             &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>: &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1868">1868</th><td>    <b>break</b>;</td></tr>
<tr><th id="1869">1869</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="1870">1870</th><td>    <a class="local col4 ref" href="#6034Opc" title='Opc' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</a> = <a class="local col2 ref" href="#6032GPOpcTable" title='GPOpcTable' data-ref="6032GPOpcTable" data-ref-filename="6032GPOpcTable">GPOpcTable</a>[<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a>][<var>2</var> * <a class="local col7 ref" href="#6037Idx" title='Idx' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</a> + <a class="local col8 ref" href="#6038IsRet64Bit" title='IsRet64Bit' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</a>][<var>1</var>];</td></tr>
<tr><th id="1871">1871</th><td>    <a class="local col5 ref" href="#6035RC" title='RC' data-ref="6035RC" data-ref-filename="6035RC">RC</a> = (<a class="local col8 ref" href="#6038IsRet64Bit" title='IsRet64Bit' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</a> &amp;&amp; !<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a>) ?</td></tr>
<tr><th id="1872">1872</th><td>             &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>: &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1873">1873</th><td>    <b>break</b>;</td></tr>
<tr><th id="1874">1874</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:</td></tr>
<tr><th id="1875">1875</th><td>    <a class="local col4 ref" href="#6034Opc" title='Opc' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</a> = <a class="local col2 ref" href="#6032GPOpcTable" title='GPOpcTable' data-ref="6032GPOpcTable" data-ref-filename="6032GPOpcTable">GPOpcTable</a>[<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a>][<var>2</var> * <a class="local col7 ref" href="#6037Idx" title='Idx' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</a> + <a class="local col8 ref" href="#6038IsRet64Bit" title='IsRet64Bit' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</a>][<var>2</var>];</td></tr>
<tr><th id="1876">1876</th><td>    <a class="local col5 ref" href="#6035RC" title='RC' data-ref="6035RC" data-ref-filename="6035RC">RC</a> = (<a class="local col8 ref" href="#6038IsRet64Bit" title='IsRet64Bit' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</a> &amp;&amp; !<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a>) ?</td></tr>
<tr><th id="1877">1877</th><td>             &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>: &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="1878">1878</th><td>    <b>break</b>;</td></tr>
<tr><th id="1879">1879</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="1880">1880</th><td>    <a class="local col4 ref" href="#6034Opc" title='Opc' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</a> = <a class="local col2 ref" href="#6032GPOpcTable" title='GPOpcTable' data-ref="6032GPOpcTable" data-ref-filename="6032GPOpcTable">GPOpcTable</a>[<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a>][<var>2</var> * <a class="local col7 ref" href="#6037Idx" title='Idx' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</a> + <a class="local col8 ref" href="#6038IsRet64Bit" title='IsRet64Bit' data-ref="6038IsRet64Bit" data-ref-filename="6038IsRet64Bit">IsRet64Bit</a>][<var>3</var>];</td></tr>
<tr><th id="1881">1881</th><td>    <a class="local col5 ref" href="#6035RC" title='RC' data-ref="6035RC" data-ref-filename="6035RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="1882">1882</th><td>    <b>break</b>;</td></tr>
<tr><th id="1883">1883</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>:</td></tr>
<tr><th id="1884">1884</th><td>    <a class="local col4 ref" href="#6034Opc" title='Opc' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</a> = <a class="local col3 ref" href="#6033FPOpcTable" title='FPOpcTable' data-ref="6033FPOpcTable" data-ref-filename="6033FPOpcTable">FPOpcTable</a>[<a class="local col7 ref" href="#6037Idx" title='Idx' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</a>][<var>0</var>];</td></tr>
<tr><th id="1885">1885</th><td>    <a class="local col5 ref" href="#6035RC" title='RC' data-ref="6035RC" data-ref-filename="6035RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="1886">1886</th><td>    <b>break</b>;</td></tr>
<tr><th id="1887">1887</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>:</td></tr>
<tr><th id="1888">1888</th><td>    <a class="local col4 ref" href="#6034Opc" title='Opc' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</a> = <a class="local col3 ref" href="#6033FPOpcTable" title='FPOpcTable' data-ref="6033FPOpcTable" data-ref-filename="6033FPOpcTable">FPOpcTable</a>[<a class="local col7 ref" href="#6037Idx" title='Idx' data-ref="6037Idx" data-ref-filename="6037Idx">Idx</a>][<var>1</var>];</td></tr>
<tr><th id="1889">1889</th><td>    <a class="local col5 ref" href="#6035RC" title='RC' data-ref="6035RC" data-ref-filename="6035RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="1890">1890</th><td>    <b>break</b>;</td></tr>
<tr><th id="1891">1891</th><td>  }</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>  <i>// Create the base instruction, then add the operands.</i></td></tr>
<tr><th id="1894">1894</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6039ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6039ResultReg" data-ref-filename="6039ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col5 ref" href="#6035RC" title='RC' data-ref="6035RC" data-ref-filename="6035RC">RC</a>);</td></tr>
<tr><th id="1895">1895</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="6040MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="6040MIB" data-ref-filename="6040MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1896">1896</th><td>                                    <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#6034Opc" title='Opc' data-ref="6034Opc" data-ref-filename="6034Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6039ResultReg" title='ResultReg' data-ref="6039ResultReg" data-ref-filename="6039ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1897">1897</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" title='(anonymous namespace)::AArch64FastISel::addLoadStoreOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_">addLoadStoreOperands</a>(<span class='refarg'><a class="local col7 ref" href="#6027Addr" title='Addr' data-ref="6027Addr" data-ref-filename="6027Addr">Addr</a></span>, <a class="local col0 ref" href="#6040MIB" title='MIB' data-ref="6040MIB" data-ref-filename="6040MIB">MIB</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>, <a class="local col0 ref" href="#6030ScaleFactor" title='ScaleFactor' data-ref="6030ScaleFactor" data-ref-filename="6030ScaleFactor">ScaleFactor</a>, <a class="local col9 ref" href="#6029MMO" title='MMO' data-ref="6029MMO" data-ref-filename="6029MMO">MMO</a>);</td></tr>
<tr><th id="1898">1898</th><td></td></tr>
<tr><th id="1899">1899</th><td>  <i>// Loading an i1 requires special handling.</i></td></tr>
<tr><th id="1900">1900</th><td>  <b>if</b> (<a class="local col5 ref" href="#6025VT" title='VT' data-ref="6025VT" data-ref-filename="6025VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>) {</td></tr>
<tr><th id="1901">1901</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="6041ANDReg" title='ANDReg' data-type='unsigned int' data-ref="6041ANDReg" data-ref-filename="6041ANDReg">ANDReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col9 ref" href="#6039ResultReg" title='ResultReg' data-ref="6039ResultReg" data-ref-filename="6039ResultReg">ResultReg</a>, <i>/*IsKill=*/</i><b>true</b>, <var>1</var>);</td></tr>
<tr><th id="1902">1902</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ANDReg &amp;&amp; <q>"Unexpected AND instruction emission failure."</q>);</td></tr>
<tr><th id="1903">1903</th><td>    <a class="local col9 ref" href="#6039ResultReg" title='ResultReg' data-ref="6039ResultReg" data-ref-filename="6039ResultReg">ResultReg</a> = <a class="local col1 ref" href="#6041ANDReg" title='ANDReg' data-ref="6041ANDReg" data-ref-filename="6041ANDReg">ANDReg</a>;</td></tr>
<tr><th id="1904">1904</th><td>  }</td></tr>
<tr><th id="1905">1905</th><td></td></tr>
<tr><th id="1906">1906</th><td>  <i>// For zero-extending loads to 64bit we emit a 32bit load and then convert</i></td></tr>
<tr><th id="1907">1907</th><td><i>  // the 32bit reg to a 64bit reg.</i></td></tr>
<tr><th id="1908">1908</th><td>  <b>if</b> (<a class="local col8 ref" href="#6028WantZExt" title='WantZExt' data-ref="6028WantZExt" data-ref-filename="6028WantZExt">WantZExt</a> &amp;&amp; <a class="local col6 ref" href="#6026RetVT" title='RetVT' data-ref="6026RetVT" data-ref-filename="6026RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> &amp;&amp; <a class="local col5 ref" href="#6025VT" title='VT' data-ref="6025VT" data-ref-filename="6025VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) {</td></tr>
<tr><th id="1909">1909</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="6042Reg64" title='Reg64' data-type='unsigned int' data-ref="6042Reg64" data-ref-filename="6042Reg64">Reg64</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="1910">1910</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="1911">1911</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6042Reg64" title='Reg64' data-ref="6042Reg64" data-ref-filename="6042Reg64">Reg64</a>)</td></tr>
<tr><th id="1912">1912</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1913">1913</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6039ResultReg" title='ResultReg' data-ref="6039ResultReg" data-ref-filename="6039ResultReg">ResultReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="1914">1914</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="1915">1915</th><td>    <a class="local col9 ref" href="#6039ResultReg" title='ResultReg' data-ref="6039ResultReg" data-ref-filename="6039ResultReg">ResultReg</a> = <a class="local col2 ref" href="#6042Reg64" title='Reg64' data-ref="6042Reg64" data-ref-filename="6042Reg64">Reg64</a>;</td></tr>
<tr><th id="1916">1916</th><td>  }</td></tr>
<tr><th id="1917">1917</th><td>  <b>return</b> <a class="local col9 ref" href="#6039ResultReg" title='ResultReg' data-ref="6039ResultReg" data-ref-filename="6039ResultReg">ResultReg</a>;</td></tr>
<tr><th id="1918">1918</th><td>}</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectAddSub' data-type='bool (anonymous namespace)::AArch64FastISel::selectAddSub(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE">selectAddSub</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col3 decl" id="6043I" title='I' data-type='const llvm::Instruction *' data-ref="6043I" data-ref-filename="6043I">I</dfn>) {</td></tr>
<tr><th id="1921">1921</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col4 decl" id="6044VT" title='VT' data-type='llvm::MVT' data-ref="6044VT" data-ref-filename="6044VT">VT</dfn>;</td></tr>
<tr><th id="1922">1922</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col4 ref" href="#6044VT" title='VT' data-ref="6044VT" data-ref-filename="6044VT">VT</a></span>, <i>/*IsVectorAllowed=*/</i><b>true</b>))</td></tr>
<tr><th id="1923">1923</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1924">1924</th><td></td></tr>
<tr><th id="1925">1925</th><td>  <b>if</b> (<a class="local col4 ref" href="#6044VT" title='VT' data-ref="6044VT" data-ref-filename="6044VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1926">1926</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" title='llvm::FastISel::selectOperator' data-ref="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj">selectOperator</a>(<a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>, <a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1927">1927</th><td></td></tr>
<tr><th id="1928">1928</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6045ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6045ResultReg" data-ref-filename="6045ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1929">1929</th><td>  <b>switch</b> (<a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1930">1930</th><td>  <b>default</b>:</td></tr>
<tr><th id="1931">1931</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction."</q>);</td></tr>
<tr><th id="1932">1932</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#147" title='llvm::Instruction::Add' data-ref="llvm::Instruction::Add" data-ref-filename="llvm..Instruction..Add">Add</a>:</td></tr>
<tr><th id="1933">1933</th><td>    <a class="local col5 ref" href="#6045ResultReg" title='ResultReg' data-ref="6045ResultReg" data-ref-filename="6045ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAdd' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6044VT" title='VT' data-ref="6044VT" data-ref-filename="6044VT">VT</a>, <a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1934">1934</th><td>    <b>break</b>;</td></tr>
<tr><th id="1935">1935</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#149" title='llvm::Instruction::Sub' data-ref="llvm::Instruction::Sub" data-ref-filename="llvm..Instruction..Sub">Sub</a>:</td></tr>
<tr><th id="1936">1936</th><td>    <a class="local col5 ref" href="#6045ResultReg" title='ResultReg' data-ref="6045ResultReg" data-ref-filename="6045ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitSub' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6044VT" title='VT' data-ref="6044VT" data-ref-filename="6044VT">VT</a>, <a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1937">1937</th><td>    <b>break</b>;</td></tr>
<tr><th id="1938">1938</th><td>  }</td></tr>
<tr><th id="1939">1939</th><td>  <b>if</b> (!<a class="local col5 ref" href="#6045ResultReg" title='ResultReg' data-ref="6045ResultReg" data-ref-filename="6045ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1940">1940</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1941">1941</th><td></td></tr>
<tr><th id="1942">1942</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col3 ref" href="#6043I" title='I' data-ref="6043I" data-ref-filename="6043I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6045ResultReg" title='ResultReg' data-ref="6045ResultReg" data-ref-filename="6045ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1943">1943</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1944">1944</th><td>}</td></tr>
<tr><th id="1945">1945</th><td></td></tr>
<tr><th id="1946">1946</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectLogicalOp' data-type='bool (anonymous namespace)::AArch64FastISel::selectLogicalOp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE">selectLogicalOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col6 decl" id="6046I" title='I' data-type='const llvm::Instruction *' data-ref="6046I" data-ref-filename="6046I">I</dfn>) {</td></tr>
<tr><th id="1947">1947</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col7 decl" id="6047VT" title='VT' data-type='llvm::MVT' data-ref="6047VT" data-ref-filename="6047VT">VT</dfn>;</td></tr>
<tr><th id="1948">1948</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col7 ref" href="#6047VT" title='VT' data-ref="6047VT" data-ref-filename="6047VT">VT</a></span>, <i>/*IsVectorAllowed=*/</i><b>true</b>))</td></tr>
<tr><th id="1949">1949</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1950">1950</th><td></td></tr>
<tr><th id="1951">1951</th><td>  <b>if</b> (<a class="local col7 ref" href="#6047VT" title='VT' data-ref="6047VT" data-ref-filename="6047VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="1952">1952</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" title='llvm::FastISel::selectOperator' data-ref="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj">selectOperator</a>(<a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>, <a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1953">1953</th><td></td></tr>
<tr><th id="1954">1954</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="6048ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6048ResultReg" data-ref-filename="6048ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="1955">1955</th><td>  <b>switch</b> (<a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1956">1956</th><td>  <b>default</b>:</td></tr>
<tr><th id="1957">1957</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction."</q>);</td></tr>
<tr><th id="1958">1958</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#164" title='llvm::Instruction::And' data-ref="llvm::Instruction::And" data-ref-filename="llvm..Instruction..And">And</a>:</td></tr>
<tr><th id="1959">1959</th><td>    <a class="local col8 ref" href="#6048ResultReg" title='ResultReg' data-ref="6048ResultReg" data-ref-filename="6048ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_">emitLogicalOp</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::AND" title='llvm::ISD::AND' data-ref="llvm::ISD::AND" data-ref-filename="llvm..ISD..AND">AND</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6047VT" title='VT' data-ref="6047VT" data-ref-filename="6047VT">VT</a>, <a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1960">1960</th><td>    <b>break</b>;</td></tr>
<tr><th id="1961">1961</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#165" title='llvm::Instruction::Or' data-ref="llvm::Instruction::Or" data-ref-filename="llvm..Instruction..Or">Or</a>:</td></tr>
<tr><th id="1962">1962</th><td>    <a class="local col8 ref" href="#6048ResultReg" title='ResultReg' data-ref="6048ResultReg" data-ref-filename="6048ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_">emitLogicalOp</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::OR" title='llvm::ISD::OR' data-ref="llvm::ISD::OR" data-ref-filename="llvm..ISD..OR">OR</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6047VT" title='VT' data-ref="6047VT" data-ref-filename="6047VT">VT</a>, <a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1963">1963</th><td>    <b>break</b>;</td></tr>
<tr><th id="1964">1964</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#166" title='llvm::Instruction::Xor' data-ref="llvm::Instruction::Xor" data-ref-filename="llvm..Instruction..Xor">Xor</a>:</td></tr>
<tr><th id="1965">1965</th><td>    <a class="local col8 ref" href="#6048ResultReg" title='ResultReg' data-ref="6048ResultReg" data-ref-filename="6048ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitLogicalOpEjN4llvm3MVTEPKNS1_5ValueES5_">emitLogicalOp</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6047VT" title='VT' data-ref="6047VT" data-ref-filename="6047VT">VT</a>, <a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1966">1966</th><td>    <b>break</b>;</td></tr>
<tr><th id="1967">1967</th><td>  }</td></tr>
<tr><th id="1968">1968</th><td>  <b>if</b> (!<a class="local col8 ref" href="#6048ResultReg" title='ResultReg' data-ref="6048ResultReg" data-ref-filename="6048ResultReg">ResultReg</a>)</td></tr>
<tr><th id="1969">1969</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col6 ref" href="#6046I" title='I' data-ref="6046I" data-ref-filename="6046I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6048ResultReg" title='ResultReg' data-ref="6048ResultReg" data-ref-filename="6048ResultReg">ResultReg</a>);</td></tr>
<tr><th id="1972">1972</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1973">1973</th><td>}</td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectLoad' data-type='bool (anonymous namespace)::AArch64FastISel::selectLoad(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE">selectLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col9 decl" id="6049I" title='I' data-type='const llvm::Instruction *' data-ref="6049I" data-ref-filename="6049I">I</dfn>) {</td></tr>
<tr><th id="1976">1976</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col0 decl" id="6050VT" title='VT' data-type='llvm::MVT' data-ref="6050VT" data-ref-filename="6050VT">VT</dfn>;</td></tr>
<tr><th id="1977">1977</th><td>  <i>// Verify we have a legal type before going any further.  Currently, we handle</i></td></tr>
<tr><th id="1978">1978</th><td><i>  // simple types that will directly fit in a register (i32/f32/i64/f64) or</i></td></tr>
<tr><th id="1979">1979</th><td><i>  // those that can be sign or zero-extended to a basic operation (i1/i8/i16).</i></td></tr>
<tr><th id="1980">1980</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col0 ref" href="#6050VT" title='VT' data-ref="6050VT" data-ref-filename="6050VT">VT</a></span>, <i>/*IsVectorAllowed=*/</i><b>true</b>) ||</td></tr>
<tr><th id="1981">1981</th><td>      <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst" data-ref-filename="llvm..LoadInst">LoadInst</a>&gt;(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv" data-ref-filename="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>())</td></tr>
<tr><th id="1982">1982</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="6051SV" title='SV' data-type='const llvm::Value *' data-ref="6051SV" data-ref-filename="6051SV">SV</dfn> = <a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1985">1985</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17supportSwiftErrorEv" title='llvm::TargetLowering::supportSwiftError' data-ref="_ZNK4llvm14TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm14TargetLowering17supportSwiftErrorEv">supportSwiftError</a>()) {</td></tr>
<tr><th id="1986">1986</th><td>    <i>// Swifterror values can come from either a function parameter with</i></td></tr>
<tr><th id="1987">1987</th><td><i>    // swifterror attribute or an alloca with swifterror attribute.</i></td></tr>
<tr><th id="1988">1988</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a> *<dfn class="local col2 decl" id="6052Arg" title='Arg' data-type='const llvm::Argument *' data-ref="6052Arg" data-ref-filename="6052Arg"><a class="local col2 ref" href="#6052Arg" title='Arg' data-ref="6052Arg" data-ref-filename="6052Arg">Arg</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a>&gt;(<a class="local col1 ref" href="#6051SV" title='SV' data-ref="6051SV" data-ref-filename="6051SV">SV</a>)) {</td></tr>
<tr><th id="1989">1989</th><td>      <b>if</b> (<a class="local col2 ref" href="#6052Arg" title='Arg' data-ref="6052Arg" data-ref-filename="6052Arg">Arg</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument17hasSwiftErrorAttrEv" title='llvm::Argument::hasSwiftErrorAttr' data-ref="_ZNK4llvm8Argument17hasSwiftErrorAttrEv" data-ref-filename="_ZNK4llvm8Argument17hasSwiftErrorAttrEv">hasSwiftErrorAttr</a>())</td></tr>
<tr><th id="1990">1990</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1991">1991</th><td>    }</td></tr>
<tr><th id="1992">1992</th><td></td></tr>
<tr><th id="1993">1993</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *<dfn class="local col3 decl" id="6053Alloca" title='Alloca' data-type='const llvm::AllocaInst *' data-ref="6053Alloca" data-ref-filename="6053Alloca"><a class="local col3 ref" href="#6053Alloca" title='Alloca' data-ref="6053Alloca" data-ref-filename="6053Alloca">Alloca</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a>&gt;(<a class="local col1 ref" href="#6051SV" title='SV' data-ref="6051SV" data-ref-filename="6051SV">SV</a>)) {</td></tr>
<tr><th id="1994">1994</th><td>      <b>if</b> (<a class="local col3 ref" href="#6053Alloca" title='Alloca' data-ref="6053Alloca" data-ref-filename="6053Alloca">Alloca</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst12isSwiftErrorEv" title='llvm::AllocaInst::isSwiftError' data-ref="_ZNK4llvm10AllocaInst12isSwiftErrorEv" data-ref-filename="_ZNK4llvm10AllocaInst12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="1995">1995</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1996">1996</th><td>    }</td></tr>
<tr><th id="1997">1997</th><td>  }</td></tr>
<tr><th id="1998">1998</th><td></td></tr>
<tr><th id="1999">1999</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="2000">2000</th><td>  <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev"></a><dfn class="local col4 decl" id="6054Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6054Addr" data-ref-filename="6054Addr">Addr</dfn>;</td></tr>
<tr><th id="2001">2001</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>), <span class='refarg'><a class="local col4 ref" href="#6054Addr" title='Addr' data-ref="6054Addr" data-ref-filename="6054Addr">Addr</a></span>, <a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()))</td></tr>
<tr><th id="2002">2002</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td>  <i>// Fold the following sign-/zero-extend into the load instruction.</i></td></tr>
<tr><th id="2005">2005</th><td>  <em>bool</em> <dfn class="local col5 decl" id="6055WantZExt" title='WantZExt' data-type='bool' data-ref="6055WantZExt" data-ref-filename="6055WantZExt">WantZExt</dfn> = <b>true</b>;</td></tr>
<tr><th id="2006">2006</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="6056RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6056RetVT" data-ref-filename="6056RetVT">RetVT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#6050VT" title='VT' data-ref="6050VT" data-ref-filename="6050VT">VT</a>;</td></tr>
<tr><th id="2007">2007</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="6057IntExtVal" title='IntExtVal' data-type='const llvm::Value *' data-ref="6057IntExtVal" data-ref-filename="6057IntExtVal">IntExtVal</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2008">2008</th><td>  <b>if</b> (<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>()) {</td></tr>
<tr><th id="2009">2009</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="6058ZE" title='ZE' data-type='const llvm::ZExtInst *' data-ref="6058ZE" data-ref-filename="6058ZE"><a class="local col8 ref" href="#6058ZE" title='ZE' data-ref="6058ZE" data-ref-filename="6058ZE">ZE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9use_beginEv" title='llvm::Value::use_begin' data-ref="_ZNK4llvm5Value9use_beginEv" data-ref-filename="_ZNK4llvm5Value9use_beginEv">use_begin</a>()<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value17use_iterator_implptEv" title='llvm::Value::use_iterator_impl::operator-&gt;' data-ref="_ZNK4llvm5Value17use_iterator_implptEv" data-ref-filename="_ZNK4llvm5Value17use_iterator_implptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3Use7getUserEv" title='llvm::Use::getUser' data-ref="_ZNK4llvm3Use7getUserEv" data-ref-filename="_ZNK4llvm3Use7getUserEv">getUser</a>())) {</td></tr>
<tr><th id="2010">2010</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col8 ref" href="#6058ZE" title='ZE' data-ref="6058ZE" data-ref-filename="6058ZE">ZE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col6 ref" href="#6056RetVT" title='RetVT' data-ref="6056RetVT" data-ref-filename="6056RetVT">RetVT</a></span>))</td></tr>
<tr><th id="2011">2011</th><td>        <a class="local col7 ref" href="#6057IntExtVal" title='IntExtVal' data-ref="6057IntExtVal" data-ref-filename="6057IntExtVal">IntExtVal</a> = <a class="local col8 ref" href="#6058ZE" title='ZE' data-ref="6058ZE" data-ref-filename="6058ZE">ZE</a>;</td></tr>
<tr><th id="2012">2012</th><td>      <b>else</b></td></tr>
<tr><th id="2013">2013</th><td>        <a class="local col6 ref" href="#6056RetVT" title='RetVT' data-ref="6056RetVT" data-ref-filename="6056RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_" data-ref-filename="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col0 ref" href="#6050VT" title='VT' data-ref="6050VT" data-ref-filename="6050VT">VT</a>;</td></tr>
<tr><th id="2014">2014</th><td>    } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="6059SE" title='SE' data-type='const llvm::SExtInst *' data-ref="6059SE" data-ref-filename="6059SE"><a class="local col9 ref" href="#6059SE" title='SE' data-ref="6059SE" data-ref-filename="6059SE">SE</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SExtInst" title='llvm::SExtInst' data-ref="llvm::SExtInst" data-ref-filename="llvm..SExtInst">SExtInst</a>&gt;(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9use_beginEv" title='llvm::Value::use_begin' data-ref="_ZNK4llvm5Value9use_beginEv" data-ref-filename="_ZNK4llvm5Value9use_beginEv">use_begin</a>()<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value17use_iterator_implptEv" title='llvm::Value::use_iterator_impl::operator-&gt;' data-ref="_ZNK4llvm5Value17use_iterator_implptEv" data-ref-filename="_ZNK4llvm5Value17use_iterator_implptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3Use7getUserEv" title='llvm::Use::getUser' data-ref="_ZNK4llvm3Use7getUserEv" data-ref-filename="_ZNK4llvm3Use7getUserEv">getUser</a>())) {</td></tr>
<tr><th id="2015">2015</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col9 ref" href="#6059SE" title='SE' data-ref="6059SE" data-ref-filename="6059SE">SE</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col6 ref" href="#6056RetVT" title='RetVT' data-ref="6056RetVT" data-ref-filename="6056RetVT">RetVT</a></span>))</td></tr>
<tr><th id="2016">2016</th><td>        <a class="local col7 ref" href="#6057IntExtVal" title='IntExtVal' data-ref="6057IntExtVal" data-ref-filename="6057IntExtVal">IntExtVal</a> = <a class="local col9 ref" href="#6059SE" title='SE' data-ref="6059SE" data-ref-filename="6059SE">SE</a>;</td></tr>
<tr><th id="2017">2017</th><td>      <b>else</b></td></tr>
<tr><th id="2018">2018</th><td>        <a class="local col6 ref" href="#6056RetVT" title='RetVT' data-ref="6056RetVT" data-ref-filename="6056RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_" data-ref-filename="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col0 ref" href="#6050VT" title='VT' data-ref="6050VT" data-ref-filename="6050VT">VT</a>;</td></tr>
<tr><th id="2019">2019</th><td>      <a class="local col5 ref" href="#6055WantZExt" title='WantZExt' data-ref="6055WantZExt" data-ref-filename="6055WantZExt">WantZExt</a> = <b>false</b>;</td></tr>
<tr><th id="2020">2020</th><td>    }</td></tr>
<tr><th id="2021">2021</th><td>  }</td></tr>
<tr><th id="2022">2022</th><td></td></tr>
<tr><th id="2023">2023</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="6060ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</dfn> =</td></tr>
<tr><th id="2024">2024</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE">emitLoad</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#6050VT" title='VT' data-ref="6050VT" data-ref-filename="6050VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#6056RetVT" title='RetVT' data-ref="6056RetVT" data-ref-filename="6056RetVT">RetVT</a>, <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col4 ref" href="#6054Addr" title='Addr' data-ref="6054Addr" data-ref-filename="6054Addr">Addr</a>, <a class="local col5 ref" href="#6055WantZExt" title='WantZExt' data-ref="6055WantZExt" data-ref-filename="6055WantZExt">WantZExt</a>, <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" title='llvm::FastISel::createMachineMemOperandFor' data-ref="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" data-ref-filename="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE">createMachineMemOperandFor</a>(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>));</td></tr>
<tr><th id="2025">2025</th><td>  <b>if</b> (!<a class="local col0 ref" href="#6060ResultReg" title='ResultReg' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2026">2026</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2027">2027</th><td></td></tr>
<tr><th id="2028">2028</th><td>  <i>// There are a few different cases we have to handle, because the load or the</i></td></tr>
<tr><th id="2029">2029</th><td><i>  // sign-/zero-extend might not be selected by FastISel if we fall-back to</i></td></tr>
<tr><th id="2030">2030</th><td><i>  // SelectionDAG. There is also an ordering issue when both instructions are in</i></td></tr>
<tr><th id="2031">2031</th><td><i>  // different basic blocks.</i></td></tr>
<tr><th id="2032">2032</th><td><i>  // 1.) The load instruction is selected by FastISel, but the integer extend</i></td></tr>
<tr><th id="2033">2033</th><td><i>  //     not. This usually happens when the integer extend is in a different</i></td></tr>
<tr><th id="2034">2034</th><td><i>  //     basic block and SelectionDAG took over for that basic block.</i></td></tr>
<tr><th id="2035">2035</th><td><i>  // 2.) The load instruction is selected before the integer extend. This only</i></td></tr>
<tr><th id="2036">2036</th><td><i>  //     happens when the integer extend is in a different basic block.</i></td></tr>
<tr><th id="2037">2037</th><td><i>  // 3.) The load instruction is selected by SelectionDAG and the integer extend</i></td></tr>
<tr><th id="2038">2038</th><td><i>  //     by FastISel. This happens if there are instructions between the load</i></td></tr>
<tr><th id="2039">2039</th><td><i>  //     and the integer extend that couldn't be selected by FastISel.</i></td></tr>
<tr><th id="2040">2040</th><td>  <b>if</b> (<a class="local col7 ref" href="#6057IntExtVal" title='IntExtVal' data-ref="6057IntExtVal" data-ref-filename="6057IntExtVal">IntExtVal</a>) {</td></tr>
<tr><th id="2041">2041</th><td>    <i>// The integer extend hasn't been emitted yet. FastISel or SelectionDAG</i></td></tr>
<tr><th id="2042">2042</th><td><i>    // could select it. Emit a copy to subreg if necessary. FastISel will remove</i></td></tr>
<tr><th id="2043">2043</th><td><i>    // it when it selects the integer extend.</i></td></tr>
<tr><th id="2044">2044</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="6061Reg" title='Reg' data-type='unsigned int' data-ref="6061Reg" data-ref-filename="6061Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" title='llvm::FastISel::lookUpRegForValue' data-ref="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE">lookUpRegForValue</a>(<a class="local col7 ref" href="#6057IntExtVal" title='IntExtVal' data-ref="6057IntExtVal" data-ref-filename="6057IntExtVal">IntExtVal</a>);</td></tr>
<tr><th id="2045">2045</th><td>    <em>auto</em> *<dfn class="local col2 decl" id="6062MI" title='MI' data-type='llvm::MachineInstr *' data-ref="6062MI" data-ref-filename="6062MI">MI</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6061Reg" title='Reg' data-ref="6061Reg" data-ref-filename="6061Reg">Reg</a>);</td></tr>
<tr><th id="2046">2046</th><td>    <b>if</b> (!<a class="local col2 ref" href="#6062MI" title='MI' data-ref="6062MI" data-ref-filename="6062MI">MI</a>) {</td></tr>
<tr><th id="2047">2047</th><td>      <b>if</b> (<a class="local col6 ref" href="#6056RetVT" title='RetVT' data-ref="6056RetVT" data-ref-filename="6056RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> &amp;&amp; <a class="local col0 ref" href="#6050VT" title='VT' data-ref="6050VT" data-ref-filename="6050VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) {</td></tr>
<tr><th id="2048">2048</th><td>        <b>if</b> (<a class="local col5 ref" href="#6055WantZExt" title='WantZExt' data-ref="6055WantZExt" data-ref-filename="6055WantZExt">WantZExt</a>) {</td></tr>
<tr><th id="2049">2049</th><td>          <i>// Delete the last emitted instruction from emitLoad (SUBREG_TO_REG).</i></td></tr>
<tr><th id="2050">2050</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="6063I" title='I' data-type='MachineBasicBlock::iterator' data-ref="6063I" data-ref-filename="6063I">I</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_">(</a><span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>));</td></tr>
<tr><th id="2051">2051</th><td>          <a class="local col0 ref" href="#6060ResultReg" title='ResultReg' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#6063I" title='I' data-ref="6063I" data-ref-filename="6063I">I</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2052">2052</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::FastISel::removeDeadCode' data-ref="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" data-ref-filename="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">removeDeadCode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#6063I" title='I' data-ref="6063I" data-ref-filename="6063I">I</a>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#6063I" title='I' data-ref="6063I" data-ref-filename="6063I">I</a>));</td></tr>
<tr><th id="2053">2053</th><td>        } <b>else</b></td></tr>
<tr><th id="2054">2054</th><td>          <a class="local col0 ref" href="#6060ResultReg" title='ResultReg' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col0 ref" href="#6060ResultReg" title='ResultReg' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</a>,</td></tr>
<tr><th id="2055">2055</th><td>                                                 <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="2056">2056</th><td>                                                 <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2057">2057</th><td>      }</td></tr>
<tr><th id="2058">2058</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6060ResultReg" title='ResultReg' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2059">2059</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2060">2060</th><td>    }</td></tr>
<tr><th id="2061">2061</th><td></td></tr>
<tr><th id="2062">2062</th><td>    <i>// The integer extend has already been emitted - delete all the instructions</i></td></tr>
<tr><th id="2063">2063</th><td><i>    // that have been emitted by the integer extend lowering code and use the</i></td></tr>
<tr><th id="2064">2064</th><td><i>    // result from the load instruction directly.</i></td></tr>
<tr><th id="2065">2065</th><td>    <b>while</b> (<a class="local col2 ref" href="#6062MI" title='MI' data-ref="6062MI" data-ref-filename="6062MI">MI</a>) {</td></tr>
<tr><th id="2066">2066</th><td>      <a class="local col1 ref" href="#6061Reg" title='Reg' data-ref="6061Reg" data-ref-filename="6061Reg">Reg</a> = <var>0</var>;</td></tr>
<tr><th id="2067">2067</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col4 decl" id="6064Opnd" title='Opnd' data-type='llvm::MachineOperand &amp;' data-ref="6064Opnd" data-ref-filename="6064Opnd">Opnd</dfn> : <a class="local col2 ref" href="#6062MI" title='MI' data-ref="6062MI" data-ref-filename="6062MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv" data-ref-filename="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="2068">2068</th><td>        <b>if</b> (<a class="local col4 ref" href="#6064Opnd" title='Opnd' data-ref="6064Opnd" data-ref-filename="6064Opnd">Opnd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2069">2069</th><td>          <a class="local col1 ref" href="#6061Reg" title='Reg' data-ref="6061Reg" data-ref-filename="6061Reg">Reg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#6064Opnd" title='Opnd' data-ref="6064Opnd" data-ref-filename="6064Opnd">Opnd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2070">2070</th><td>          <b>break</b>;</td></tr>
<tr><th id="2071">2071</th><td>        }</td></tr>
<tr><th id="2072">2072</th><td>      }</td></tr>
<tr><th id="2073">2073</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="6065I" title='I' data-type='MachineBasicBlock::iterator' data-ref="6065I" data-ref-filename="6065I">I</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col2 ref" href="#6062MI" title='MI' data-ref="6062MI" data-ref-filename="6062MI">MI</a>);</td></tr>
<tr><th id="2074">2074</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::FastISel::removeDeadCode' data-ref="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" data-ref-filename="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">removeDeadCode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#6065I" title='I' data-ref="6065I" data-ref-filename="6065I">I</a>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#6065I" title='I' data-ref="6065I" data-ref-filename="6065I">I</a>));</td></tr>
<tr><th id="2075">2075</th><td>      <a class="local col2 ref" href="#6062MI" title='MI' data-ref="6062MI" data-ref-filename="6062MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2076">2076</th><td>      <b>if</b> (<a class="local col1 ref" href="#6061Reg" title='Reg' data-ref="6061Reg" data-ref-filename="6061Reg">Reg</a>)</td></tr>
<tr><th id="2077">2077</th><td>        <a class="local col2 ref" href="#6062MI" title='MI' data-ref="6062MI" data-ref-filename="6062MI">MI</a> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6061Reg" title='Reg' data-ref="6061Reg" data-ref-filename="6061Reg">Reg</a>);</td></tr>
<tr><th id="2078">2078</th><td>    }</td></tr>
<tr><th id="2079">2079</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col7 ref" href="#6057IntExtVal" title='IntExtVal' data-ref="6057IntExtVal" data-ref-filename="6057IntExtVal">IntExtVal</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6060ResultReg" title='ResultReg' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2080">2080</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2081">2081</th><td>  }</td></tr>
<tr><th id="2082">2082</th><td></td></tr>
<tr><th id="2083">2083</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col9 ref" href="#6049I" title='I' data-ref="6049I" data-ref-filename="6049I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6060ResultReg" title='ResultReg' data-ref="6060ResultReg" data-ref-filename="6060ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2084">2084</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2085">2085</th><td>}</td></tr>
<tr><th id="2086">2086</th><td></td></tr>
<tr><th id="2087">2087</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStoreRelease' data-type='bool (anonymous namespace)::AArch64FastISel::emitStoreRelease(llvm::MVT VT, unsigned int SrcReg, unsigned int AddrReg, llvm::MachineMemOperand * MMO = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE">emitStoreRelease</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="6066VT" title='VT' data-type='llvm::MVT' data-ref="6066VT" data-ref-filename="6066VT">VT</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="6067SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6067SrcReg" data-ref-filename="6067SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2088">2088</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="6068AddrReg" title='AddrReg' data-type='unsigned int' data-ref="6068AddrReg" data-ref-filename="6068AddrReg">AddrReg</dfn>,</td></tr>
<tr><th id="2089">2089</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col9 decl" id="6069MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="6069MMO" data-ref-filename="6069MMO">MMO</dfn>) {</td></tr>
<tr><th id="2090">2090</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="6070Opc" title='Opc' data-type='unsigned int' data-ref="6070Opc" data-ref-filename="6070Opc">Opc</dfn>;</td></tr>
<tr><th id="2091">2091</th><td>  <b>switch</b> (<a class="local col6 ref" href="#6066VT" title='VT' data-ref="6066VT" data-ref-filename="6066VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2092">2092</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2093">2093</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:  <a class="local col0 ref" href="#6070Opc" title='Opc' data-ref="6070Opc" data-ref-filename="6070Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRB" title='llvm::AArch64::STLRB' data-ref="llvm::AArch64::STLRB" data-ref-filename="llvm..AArch64..STLRB">STLRB</a>; <b>break</b>;</td></tr>
<tr><th id="2094">2094</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>: <a class="local col0 ref" href="#6070Opc" title='Opc' data-ref="6070Opc" data-ref-filename="6070Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRH" title='llvm::AArch64::STLRH' data-ref="llvm::AArch64::STLRH" data-ref-filename="llvm..AArch64..STLRH">STLRH</a>; <b>break</b>;</td></tr>
<tr><th id="2095">2095</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <a class="local col0 ref" href="#6070Opc" title='Opc' data-ref="6070Opc" data-ref-filename="6070Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRW" title='llvm::AArch64::STLRW' data-ref="llvm::AArch64::STLRW" data-ref-filename="llvm..AArch64..STLRW">STLRW</a>; <b>break</b>;</td></tr>
<tr><th id="2096">2096</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>: <a class="local col0 ref" href="#6070Opc" title='Opc' data-ref="6070Opc" data-ref-filename="6070Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STLRX" title='llvm::AArch64::STLRX' data-ref="llvm::AArch64::STLRX" data-ref-filename="llvm..AArch64..STLRX">STLRX</a>; <b>break</b>;</td></tr>
<tr><th id="2097">2097</th><td>  }</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="6071II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6071II" data-ref-filename="6071II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#6070Opc" title='Opc' data-ref="6070Opc" data-ref-filename="6070Opc">Opc</a>);</td></tr>
<tr><th id="2100">2100</th><td>  <a class="local col7 ref" href="#6067SrcReg" title='SrcReg' data-ref="6067SrcReg" data-ref-filename="6067SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col1 ref" href="#6071II" title='II' data-ref="6071II" data-ref-filename="6071II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#6067SrcReg" title='SrcReg' data-ref="6067SrcReg" data-ref-filename="6067SrcReg">SrcReg</a>, <var>0</var>);</td></tr>
<tr><th id="2101">2101</th><td>  <a class="local col8 ref" href="#6068AddrReg" title='AddrReg' data-ref="6068AddrReg" data-ref-filename="6068AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col1 ref" href="#6071II" title='II' data-ref="6071II" data-ref-filename="6071II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6068AddrReg" title='AddrReg' data-ref="6068AddrReg" data-ref-filename="6068AddrReg">AddrReg</a>, <var>1</var>);</td></tr>
<tr><th id="2102">2102</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col1 ref" href="#6071II" title='II' data-ref="6071II" data-ref-filename="6071II">II</a>)</td></tr>
<tr><th id="2103">2103</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#6067SrcReg" title='SrcReg' data-ref="6067SrcReg" data-ref-filename="6067SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2104">2104</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6068AddrReg" title='AddrReg' data-ref="6068AddrReg" data-ref-filename="6068AddrReg">AddrReg</a>)</td></tr>
<tr><th id="2105">2105</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col9 ref" href="#6069MMO" title='MMO' data-ref="6069MMO" data-ref-filename="6069MMO">MMO</a>);</td></tr>
<tr><th id="2106">2106</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2107">2107</th><td>}</td></tr>
<tr><th id="2108">2108</th><td></td></tr>
<tr><th id="2109">2109</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStore' data-type='bool (anonymous namespace)::AArch64FastISel::emitStore(llvm::MVT VT, unsigned int SrcReg, (anonymous namespace)::AArch64FastISel::Address Addr, llvm::MachineMemOperand * MMO = nullptr)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE">emitStore</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="6072VT" title='VT' data-type='llvm::MVT' data-ref="6072VT" data-ref-filename="6072VT">VT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="6073SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6073SrcReg" data-ref-filename="6073SrcReg">SrcReg</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col4 decl" id="6074Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</dfn>,</td></tr>
<tr><th id="2110">2110</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="6075MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="6075MMO" data-ref-filename="6075MMO">MMO</dfn>) {</td></tr>
<tr><th id="2111">2111</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" title='llvm::TargetLoweringBase::allowsMisalignedMemoryAccesses' data-ref="_ZNK4llvm18TargetLoweringBase30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb" data-ref-filename="_ZNK4llvm18TargetLoweringBase30allowsMisalignedMemoryAccessesENS_3EVTEjjNS_17MachineMemOperand5FlagsEPb">allowsMisalignedMemoryAccesses</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col2 ref" href="#6072VT" title='VT' data-ref="6072VT" data-ref-filename="6072VT">VT</a>))</td></tr>
<tr><th id="2112">2112</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td>  <i>// Simplify this down to something we can handle.</i></td></tr>
<tr><th id="2115">2115</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" title='(anonymous namespace)::AArch64FastISel::simplifyAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15simplifyAddressERNS0_7AddressEN4llvm3MVTE">simplifyAddress</a>(<span class='refarg'><a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6072VT" title='VT' data-ref="6072VT" data-ref-filename="6072VT">VT</a>))</td></tr>
<tr><th id="2116">2116</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6076ScaleFactor" title='ScaleFactor' data-type='unsigned int' data-ref="6076ScaleFactor" data-ref-filename="6076ScaleFactor">ScaleFactor</dfn> = <a class="tu ref fn" href="#_ZL22getImplicitScaleFactorN4llvm3MVTE" title='getImplicitScaleFactor' data-use='c' data-ref="_ZL22getImplicitScaleFactorN4llvm3MVTE" data-ref-filename="_ZL22getImplicitScaleFactorN4llvm3MVTE">getImplicitScaleFactor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6072VT" title='VT' data-ref="6072VT" data-ref-filename="6072VT">VT</a>);</td></tr>
<tr><th id="2119">2119</th><td>  <b>if</b> (!<a class="local col6 ref" href="#6076ScaleFactor" title='ScaleFactor' data-ref="6076ScaleFactor" data-ref-filename="6076ScaleFactor">ScaleFactor</a>)</td></tr>
<tr><th id="2120">2120</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type."</q>);</td></tr>
<tr><th id="2121">2121</th><td></td></tr>
<tr><th id="2122">2122</th><td>  <i>// Negative offsets require unscaled, 9-bit, signed immediate offsets.</i></td></tr>
<tr><th id="2123">2123</th><td><i>  // Otherwise, we try using scaled, 12-bit, unsigned immediate offsets.</i></td></tr>
<tr><th id="2124">2124</th><td>  <em>bool</em> <dfn class="local col7 decl" id="6077UseScaled" title='UseScaled' data-type='bool' data-ref="6077UseScaled" data-ref-filename="6077UseScaled">UseScaled</dfn> = <b>true</b>;</td></tr>
<tr><th id="2125">2125</th><td>  <b>if</b> ((<a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() &lt; <var>0</var>) || (<a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() &amp; (<a class="local col6 ref" href="#6076ScaleFactor" title='ScaleFactor' data-ref="6076ScaleFactor" data-ref-filename="6076ScaleFactor">ScaleFactor</a> - <var>1</var>))) {</td></tr>
<tr><th id="2126">2126</th><td>    <a class="local col7 ref" href="#6077UseScaled" title='UseScaled' data-ref="6077UseScaled" data-ref-filename="6077UseScaled">UseScaled</a> = <b>false</b>;</td></tr>
<tr><th id="2127">2127</th><td>    <a class="local col6 ref" href="#6076ScaleFactor" title='ScaleFactor' data-ref="6076ScaleFactor" data-ref-filename="6076ScaleFactor">ScaleFactor</a> = <var>1</var>;</td></tr>
<tr><th id="2128">2128</th><td>  }</td></tr>
<tr><th id="2129">2129</th><td></td></tr>
<tr><th id="2130">2130</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="6078OpcTable" title='OpcTable' data-type='const unsigned int [4][6]' data-ref="6078OpcTable" data-ref-filename="6078OpcTable">OpcTable</dfn>[<var>4</var>][<var>6</var>] = {</td></tr>
<tr><th id="2131">2131</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURBBi" title='llvm::AArch64::STURBBi' data-ref="llvm::AArch64::STURBBi" data-ref-filename="llvm..AArch64..STURBBi">STURBBi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURHHi" title='llvm::AArch64::STURHHi' data-ref="llvm::AArch64::STURHHi" data-ref-filename="llvm..AArch64..STURHHi">STURHHi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURWi" title='llvm::AArch64::STURWi' data-ref="llvm::AArch64::STURWi" data-ref-filename="llvm..AArch64..STURWi">STURWi</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURXi" title='llvm::AArch64::STURXi' data-ref="llvm::AArch64::STURXi" data-ref-filename="llvm..AArch64..STURXi">STURXi</a>,</td></tr>
<tr><th id="2132">2132</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURSi" title='llvm::AArch64::STURSi' data-ref="llvm::AArch64::STURSi" data-ref-filename="llvm..AArch64..STURSi">STURSi</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STURDi" title='llvm::AArch64::STURDi' data-ref="llvm::AArch64::STURDi" data-ref-filename="llvm..AArch64..STURDi">STURDi</a> },</td></tr>
<tr><th id="2133">2133</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBui" title='llvm::AArch64::STRBBui' data-ref="llvm::AArch64::STRBBui" data-ref-filename="llvm..AArch64..STRBBui">STRBBui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHui" title='llvm::AArch64::STRHHui' data-ref="llvm::AArch64::STRHHui" data-ref-filename="llvm..AArch64..STRHHui">STRHHui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWui" title='llvm::AArch64::STRWui' data-ref="llvm::AArch64::STRWui" data-ref-filename="llvm..AArch64..STRWui">STRWui</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXui" title='llvm::AArch64::STRXui' data-ref="llvm::AArch64::STRXui" data-ref-filename="llvm..AArch64..STRXui">STRXui</a>,</td></tr>
<tr><th id="2134">2134</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSui" title='llvm::AArch64::STRSui' data-ref="llvm::AArch64::STRSui" data-ref-filename="llvm..AArch64..STRSui">STRSui</a>,   <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDui" title='llvm::AArch64::STRDui' data-ref="llvm::AArch64::STRDui" data-ref-filename="llvm..AArch64..STRDui">STRDui</a> },</td></tr>
<tr><th id="2135">2135</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBroX" title='llvm::AArch64::STRBBroX' data-ref="llvm::AArch64::STRBBroX" data-ref-filename="llvm..AArch64..STRBBroX">STRBBroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHroX" title='llvm::AArch64::STRHHroX' data-ref="llvm::AArch64::STRHHroX" data-ref-filename="llvm..AArch64..STRHHroX">STRHHroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWroX" title='llvm::AArch64::STRWroX' data-ref="llvm::AArch64::STRWroX" data-ref-filename="llvm..AArch64..STRWroX">STRWroX</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXroX" title='llvm::AArch64::STRXroX' data-ref="llvm::AArch64::STRXroX" data-ref-filename="llvm..AArch64..STRXroX">STRXroX</a>,</td></tr>
<tr><th id="2136">2136</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSroX" title='llvm::AArch64::STRSroX' data-ref="llvm::AArch64::STRSroX" data-ref-filename="llvm..AArch64..STRSroX">STRSroX</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDroX" title='llvm::AArch64::STRDroX' data-ref="llvm::AArch64::STRDroX" data-ref-filename="llvm..AArch64..STRDroX">STRDroX</a> },</td></tr>
<tr><th id="2137">2137</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRBBroW" title='llvm::AArch64::STRBBroW' data-ref="llvm::AArch64::STRBBroW" data-ref-filename="llvm..AArch64..STRBBroW">STRBBroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRHHroW" title='llvm::AArch64::STRHHroW' data-ref="llvm::AArch64::STRHHroW" data-ref-filename="llvm..AArch64..STRHHroW">STRHHroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRWroW" title='llvm::AArch64::STRWroW' data-ref="llvm::AArch64::STRWroW" data-ref-filename="llvm..AArch64..STRWroW">STRWroW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRXroW" title='llvm::AArch64::STRXroW' data-ref="llvm::AArch64::STRXroW" data-ref-filename="llvm..AArch64..STRXroW">STRXroW</a>,</td></tr>
<tr><th id="2138">2138</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRSroW" title='llvm::AArch64::STRSroW' data-ref="llvm::AArch64::STRSroW" data-ref-filename="llvm..AArch64..STRSroW">STRSroW</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::STRDroW" title='llvm::AArch64::STRDroW' data-ref="llvm::AArch64::STRDroW" data-ref-filename="llvm..AArch64..STRDroW">STRDroW</a> }</td></tr>
<tr><th id="2139">2139</th><td>  };</td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6079Opc" title='Opc' data-type='unsigned int' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</dfn>;</td></tr>
<tr><th id="2142">2142</th><td>  <em>bool</em> <dfn class="local col0 decl" id="6080VTIsi1" title='VTIsi1' data-type='bool' data-ref="6080VTIsi1" data-ref-filename="6080VTIsi1">VTIsi1</dfn> = <b>false</b>;</td></tr>
<tr><th id="2143">2143</th><td>  <em>bool</em> <dfn class="local col1 decl" id="6081UseRegOffset" title='UseRegOffset' data-type='bool' data-ref="6081UseRegOffset" data-ref-filename="6081UseRegOffset">UseRegOffset</dfn> = <a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" title='(anonymous namespace)::AArch64FastISel::Address::isRegBase' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address9isRegBaseEv">isRegBase</a>() &amp;&amp; !<a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() &amp;&amp; <a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="2144">2144</th><td>                      <a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffsetReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address12getOffsetRegEv">getOffsetReg</a>();</td></tr>
<tr><th id="2145">2145</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6082Idx" title='Idx' data-type='unsigned int' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</dfn> = <a class="local col1 ref" href="#6081UseRegOffset" title='UseRegOffset' data-ref="6081UseRegOffset" data-ref-filename="6081UseRegOffset">UseRegOffset</a> ? <var>2</var> : <a class="local col7 ref" href="#6077UseScaled" title='UseScaled' data-ref="6077UseScaled" data-ref-filename="6077UseScaled">UseScaled</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="2146">2146</th><td>  <b>if</b> (<a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::UXTW" title='llvm::AArch64_AM::UXTW' data-ref="llvm::AArch64_AM::UXTW" data-ref-filename="llvm..AArch64_AM..UXTW">UXTW</a> ||</td></tr>
<tr><th id="2147">2147</th><td>      <a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" title='(anonymous namespace)::AArch64FastISel::Address::getExtendType' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address13getExtendTypeEv">getExtendType</a>() == <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::SXTW" title='llvm::AArch64_AM::SXTW' data-ref="llvm::AArch64_AM::SXTW" data-ref-filename="llvm..AArch64_AM..SXTW">SXTW</a>)</td></tr>
<tr><th id="2148">2148</th><td>    <a class="local col2 ref" href="#6082Idx" title='Idx' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</a>++;</td></tr>
<tr><th id="2149">2149</th><td></td></tr>
<tr><th id="2150">2150</th><td>  <b>switch</b> (<a class="local col2 ref" href="#6072VT" title='VT' data-ref="6072VT" data-ref-filename="6072VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2151">2151</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type."</q>);</td></tr>
<tr><th id="2152">2152</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:  <a class="local col0 ref" href="#6080VTIsi1" title='VTIsi1' data-ref="6080VTIsi1" data-ref-filename="6080VTIsi1">VTIsi1</a> = <b>true</b>; <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2153">2153</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:  <a class="local col9 ref" href="#6079Opc" title='Opc' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</a> = <a class="local col8 ref" href="#6078OpcTable" title='OpcTable' data-ref="6078OpcTable" data-ref-filename="6078OpcTable">OpcTable</a>[<a class="local col2 ref" href="#6082Idx" title='Idx' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</a>][<var>0</var>]; <b>break</b>;</td></tr>
<tr><th id="2154">2154</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>: <a class="local col9 ref" href="#6079Opc" title='Opc' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</a> = <a class="local col8 ref" href="#6078OpcTable" title='OpcTable' data-ref="6078OpcTable" data-ref-filename="6078OpcTable">OpcTable</a>[<a class="local col2 ref" href="#6082Idx" title='Idx' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</a>][<var>1</var>]; <b>break</b>;</td></tr>
<tr><th id="2155">2155</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <a class="local col9 ref" href="#6079Opc" title='Opc' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</a> = <a class="local col8 ref" href="#6078OpcTable" title='OpcTable' data-ref="6078OpcTable" data-ref-filename="6078OpcTable">OpcTable</a>[<a class="local col2 ref" href="#6082Idx" title='Idx' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</a>][<var>2</var>]; <b>break</b>;</td></tr>
<tr><th id="2156">2156</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>: <a class="local col9 ref" href="#6079Opc" title='Opc' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</a> = <a class="local col8 ref" href="#6078OpcTable" title='OpcTable' data-ref="6078OpcTable" data-ref-filename="6078OpcTable">OpcTable</a>[<a class="local col2 ref" href="#6082Idx" title='Idx' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</a>][<var>3</var>]; <b>break</b>;</td></tr>
<tr><th id="2157">2157</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>: <a class="local col9 ref" href="#6079Opc" title='Opc' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</a> = <a class="local col8 ref" href="#6078OpcTable" title='OpcTable' data-ref="6078OpcTable" data-ref-filename="6078OpcTable">OpcTable</a>[<a class="local col2 ref" href="#6082Idx" title='Idx' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</a>][<var>4</var>]; <b>break</b>;</td></tr>
<tr><th id="2158">2158</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>: <a class="local col9 ref" href="#6079Opc" title='Opc' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</a> = <a class="local col8 ref" href="#6078OpcTable" title='OpcTable' data-ref="6078OpcTable" data-ref-filename="6078OpcTable">OpcTable</a>[<a class="local col2 ref" href="#6082Idx" title='Idx' data-ref="6082Idx" data-ref-filename="6082Idx">Idx</a>][<var>5</var>]; <b>break</b>;</td></tr>
<tr><th id="2159">2159</th><td>  }</td></tr>
<tr><th id="2160">2160</th><td></td></tr>
<tr><th id="2161">2161</th><td>  <i>// Storing an i1 requires special handling.</i></td></tr>
<tr><th id="2162">2162</th><td>  <b>if</b> (<a class="local col0 ref" href="#6080VTIsi1" title='VTIsi1' data-ref="6080VTIsi1" data-ref-filename="6080VTIsi1">VTIsi1</a> &amp;&amp; <a class="local col3 ref" href="#6073SrcReg" title='SrcReg' data-ref="6073SrcReg" data-ref-filename="6073SrcReg">SrcReg</a> != <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>) {</td></tr>
<tr><th id="2163">2163</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="6083ANDReg" title='ANDReg' data-type='unsigned int' data-ref="6083ANDReg" data-ref-filename="6083ANDReg">ANDReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col3 ref" href="#6073SrcReg" title='SrcReg' data-ref="6073SrcReg" data-ref-filename="6073SrcReg">SrcReg</a>, <i>/*TODO:IsKill=*/</i><b>false</b>, <var>1</var>);</td></tr>
<tr><th id="2164">2164</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ANDReg &amp;&amp; <q>"Unexpected AND instruction emission failure."</q>);</td></tr>
<tr><th id="2165">2165</th><td>    <a class="local col3 ref" href="#6073SrcReg" title='SrcReg' data-ref="6073SrcReg" data-ref-filename="6073SrcReg">SrcReg</a> = <a class="local col3 ref" href="#6083ANDReg" title='ANDReg' data-ref="6083ANDReg" data-ref-filename="6083ANDReg">ANDReg</a>;</td></tr>
<tr><th id="2166">2166</th><td>  }</td></tr>
<tr><th id="2167">2167</th><td>  <i>// Create the base instruction, then add the operands.</i></td></tr>
<tr><th id="2168">2168</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="6084II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6084II" data-ref-filename="6084II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#6079Opc" title='Opc' data-ref="6079Opc" data-ref-filename="6079Opc">Opc</a>);</td></tr>
<tr><th id="2169">2169</th><td>  <a class="local col3 ref" href="#6073SrcReg" title='SrcReg' data-ref="6073SrcReg" data-ref-filename="6073SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col4 ref" href="#6084II" title='II' data-ref="6084II" data-ref-filename="6084II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6073SrcReg" title='SrcReg' data-ref="6073SrcReg" data-ref-filename="6073SrcReg">SrcReg</a>, <a class="local col4 ref" href="#6084II" title='II' data-ref="6084II" data-ref-filename="6084II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="2170">2170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="6085MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="6085MIB" data-ref-filename="6085MIB">MIB</dfn> =</td></tr>
<tr><th id="2171">2171</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col4 ref" href="#6084II" title='II' data-ref="6084II" data-ref-filename="6084II">II</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6073SrcReg" title='SrcReg' data-ref="6073SrcReg" data-ref-filename="6073SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2172">2172</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" title='(anonymous namespace)::AArch64FastISel::addLoadStoreOperands' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel20addLoadStoreOperandsERNS0_7AddressERKN4llvm19MachineInstrBuilderENS3_17MachineMemOperand5FlagsEjPS7_">addLoadStoreOperands</a>(<span class='refarg'><a class="local col4 ref" href="#6074Addr" title='Addr' data-ref="6074Addr" data-ref-filename="6074Addr">Addr</a></span>, <a class="local col5 ref" href="#6085MIB" title='MIB' data-ref="6085MIB" data-ref-filename="6085MIB">MIB</a>, <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>, <a class="local col6 ref" href="#6076ScaleFactor" title='ScaleFactor' data-ref="6076ScaleFactor" data-ref-filename="6076ScaleFactor">ScaleFactor</a>, <a class="local col5 ref" href="#6075MMO" title='MMO' data-ref="6075MMO" data-ref-filename="6075MMO">MMO</a>);</td></tr>
<tr><th id="2173">2173</th><td></td></tr>
<tr><th id="2174">2174</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2175">2175</th><td>}</td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectStore' data-type='bool (anonymous namespace)::AArch64FastISel::selectStore(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE">selectStore</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col6 decl" id="6086I" title='I' data-type='const llvm::Instruction *' data-ref="6086I" data-ref-filename="6086I">I</dfn>) {</td></tr>
<tr><th id="2178">2178</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col7 decl" id="6087VT" title='VT' data-type='llvm::MVT' data-ref="6087VT" data-ref-filename="6087VT">VT</dfn>;</td></tr>
<tr><th id="2179">2179</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col8 decl" id="6088Op0" title='Op0' data-type='const llvm::Value *' data-ref="6088Op0" data-ref-filename="6088Op0">Op0</dfn> = <a class="local col6 ref" href="#6086I" title='I' data-ref="6086I" data-ref-filename="6086I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2180">2180</th><td>  <i>// Verify we have a legal type before going any further.  Currently, we handle</i></td></tr>
<tr><th id="2181">2181</th><td><i>  // simple types that will directly fit in a register (i32/f32/i64/f64) or</i></td></tr>
<tr><th id="2182">2182</th><td><i>  // those that can be sign or zero-extended to a basic operation (i1/i8/i16).</i></td></tr>
<tr><th id="2183">2183</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col8 ref" href="#6088Op0" title='Op0' data-ref="6088Op0" data-ref-filename="6088Op0">Op0</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col7 ref" href="#6087VT" title='VT' data-ref="6087VT" data-ref-filename="6087VT">VT</a></span>, <i>/*IsVectorAllowed=*/</i><b>true</b>))</td></tr>
<tr><th id="2184">2184</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2185">2185</th><td></td></tr>
<tr><th id="2186">2186</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col9 decl" id="6089PtrV" title='PtrV' data-type='const llvm::Value *' data-ref="6089PtrV" data-ref-filename="6089PtrV">PtrV</dfn> = <a class="local col6 ref" href="#6086I" title='I' data-ref="6086I" data-ref-filename="6086I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2187">2187</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17supportSwiftErrorEv" title='llvm::TargetLowering::supportSwiftError' data-ref="_ZNK4llvm14TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm14TargetLowering17supportSwiftErrorEv">supportSwiftError</a>()) {</td></tr>
<tr><th id="2188">2188</th><td>    <i>// Swifterror values can come from either a function parameter with</i></td></tr>
<tr><th id="2189">2189</th><td><i>    // swifterror attribute or an alloca with swifterror attribute.</i></td></tr>
<tr><th id="2190">2190</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a> *<dfn class="local col0 decl" id="6090Arg" title='Arg' data-type='const llvm::Argument *' data-ref="6090Arg" data-ref-filename="6090Arg"><a class="local col0 ref" href="#6090Arg" title='Arg' data-ref="6090Arg" data-ref-filename="6090Arg">Arg</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a>&gt;(<a class="local col9 ref" href="#6089PtrV" title='PtrV' data-ref="6089PtrV" data-ref-filename="6089PtrV">PtrV</a>)) {</td></tr>
<tr><th id="2191">2191</th><td>      <b>if</b> (<a class="local col0 ref" href="#6090Arg" title='Arg' data-ref="6090Arg" data-ref-filename="6090Arg">Arg</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument17hasSwiftErrorAttrEv" title='llvm::Argument::hasSwiftErrorAttr' data-ref="_ZNK4llvm8Argument17hasSwiftErrorAttrEv" data-ref-filename="_ZNK4llvm8Argument17hasSwiftErrorAttrEv">hasSwiftErrorAttr</a>())</td></tr>
<tr><th id="2192">2192</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2193">2193</th><td>    }</td></tr>
<tr><th id="2194">2194</th><td></td></tr>
<tr><th id="2195">2195</th><td>    <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a> *<dfn class="local col1 decl" id="6091Alloca" title='Alloca' data-type='const llvm::AllocaInst *' data-ref="6091Alloca" data-ref-filename="6091Alloca"><a class="local col1 ref" href="#6091Alloca" title='Alloca' data-ref="6091Alloca" data-ref-filename="6091Alloca">Alloca</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AllocaInst" title='llvm::AllocaInst' data-ref="llvm::AllocaInst" data-ref-filename="llvm..AllocaInst">AllocaInst</a>&gt;(<a class="local col9 ref" href="#6089PtrV" title='PtrV' data-ref="6089PtrV" data-ref-filename="6089PtrV">PtrV</a>)) {</td></tr>
<tr><th id="2196">2196</th><td>      <b>if</b> (<a class="local col1 ref" href="#6091Alloca" title='Alloca' data-ref="6091Alloca" data-ref-filename="6091Alloca">Alloca</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10AllocaInst12isSwiftErrorEv" title='llvm::AllocaInst::isSwiftError' data-ref="_ZNK4llvm10AllocaInst12isSwiftErrorEv" data-ref-filename="_ZNK4llvm10AllocaInst12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="2197">2197</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2198">2198</th><td>    }</td></tr>
<tr><th id="2199">2199</th><td>  }</td></tr>
<tr><th id="2200">2200</th><td></td></tr>
<tr><th id="2201">2201</th><td>  <i>// Get the value to be stored into a register. Use the zero register directly</i></td></tr>
<tr><th id="2202">2202</th><td><i>  // when possible to avoid an unnecessary copy and a wasted register.</i></td></tr>
<tr><th id="2203">2203</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6092SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2204">2204</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="6093CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="6093CI" data-ref-filename="6093CI"><a class="local col3 ref" href="#6093CI" title='CI' data-ref="6093CI" data-ref-filename="6093CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#6088Op0" title='Op0' data-ref="6088Op0" data-ref-filename="6088Op0">Op0</a>)) {</td></tr>
<tr><th id="2205">2205</th><td>    <b>if</b> (<a class="local col3 ref" href="#6093CI" title='CI' data-ref="6093CI" data-ref-filename="6093CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt6isZeroEv" title='llvm::ConstantInt::isZero' data-ref="_ZNK4llvm11ConstantInt6isZeroEv" data-ref-filename="_ZNK4llvm11ConstantInt6isZeroEv">isZero</a>())</td></tr>
<tr><th id="2206">2206</th><td>      <a class="local col2 ref" href="#6092SrcReg" title='SrcReg' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</a> = (<a class="local col7 ref" href="#6087VT" title='VT' data-ref="6087VT" data-ref-filename="6087VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="2207">2207</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="6094CF" title='CF' data-type='const llvm::ConstantFP *' data-ref="6094CF" data-ref-filename="6094CF"><a class="local col4 ref" href="#6094CF" title='CF' data-ref="6094CF" data-ref-filename="6094CF">CF</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>&gt;(<a class="local col8 ref" href="#6088Op0" title='Op0' data-ref="6088Op0" data-ref-filename="6088Op0">Op0</a>)) {</td></tr>
<tr><th id="2208">2208</th><td>    <b>if</b> (<a class="local col4 ref" href="#6094CF" title='CF' data-ref="6094CF" data-ref-filename="6094CF">CF</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP6isZeroEv" title='llvm::ConstantFP::isZero' data-ref="_ZNK4llvm10ConstantFP6isZeroEv" data-ref-filename="_ZNK4llvm10ConstantFP6isZeroEv">isZero</a>() &amp;&amp; !<a class="local col4 ref" href="#6094CF" title='CF' data-ref="6094CF" data-ref-filename="6094CF">CF</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP10isNegativeEv" title='llvm::ConstantFP::isNegative' data-ref="_ZNK4llvm10ConstantFP10isNegativeEv" data-ref-filename="_ZNK4llvm10ConstantFP10isNegativeEv">isNegative</a>()) {</td></tr>
<tr><th id="2209">2209</th><td>      <a class="local col7 ref" href="#6087VT" title='VT' data-ref="6087VT" data-ref-filename="6087VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVT12getIntegerVTEj" title='llvm::MVT::getIntegerVT' data-ref="_ZN4llvm3MVT12getIntegerVTEj" data-ref-filename="_ZN4llvm3MVT12getIntegerVTEj">getIntegerVT</a>(<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col7 ref" href="#6087VT" title='VT' data-ref="6087VT" data-ref-filename="6087VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>());</td></tr>
<tr><th id="2210">2210</th><td>      <a class="local col2 ref" href="#6092SrcReg" title='SrcReg' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</a> = (<a class="local col7 ref" href="#6087VT" title='VT' data-ref="6087VT" data-ref-filename="6087VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="2211">2211</th><td>    }</td></tr>
<tr><th id="2212">2212</th><td>  }</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td>  <b>if</b> (!<a class="local col2 ref" href="#6092SrcReg" title='SrcReg' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2215">2215</th><td>    <a class="local col2 ref" href="#6092SrcReg" title='SrcReg' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#6088Op0" title='Op0' data-ref="6088Op0" data-ref-filename="6088Op0">Op0</a>);</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>  <b>if</b> (!<a class="local col2 ref" href="#6092SrcReg" title='SrcReg' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2218">2218</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td>  <em>auto</em> *<dfn class="local col5 decl" id="6095SI" title='SI' data-type='const llvm::StoreInst *' data-ref="6095SI" data-ref-filename="6095SI">SI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::StoreInst" title='llvm::StoreInst' data-ref="llvm::StoreInst" data-ref-filename="llvm..StoreInst">StoreInst</a>&gt;(<a class="local col6 ref" href="#6086I" title='I' data-ref="6086I" data-ref-filename="6086I">I</a>);</td></tr>
<tr><th id="2221">2221</th><td></td></tr>
<tr><th id="2222">2222</th><td>  <i>// Try to emit a STLR for seq_cst/release.</i></td></tr>
<tr><th id="2223">2223</th><td>  <b>if</b> (<a class="local col5 ref" href="#6095SI" title='SI' data-ref="6095SI" data-ref-filename="6095SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction8isAtomicEv" title='llvm::Instruction::isAtomic' data-ref="_ZNK4llvm11Instruction8isAtomicEv" data-ref-filename="_ZNK4llvm11Instruction8isAtomicEv">isAtomic</a>()) {</td></tr>
<tr><th id="2224">2224</th><td>    <a class="type" href="../../../include/llvm/Support/AtomicOrdering.h.html#llvm::AtomicOrdering" title='llvm::AtomicOrdering' data-ref="llvm::AtomicOrdering" data-ref-filename="llvm..AtomicOrdering">AtomicOrdering</a> <dfn class="local col6 decl" id="6096Ord" title='Ord' data-type='llvm::AtomicOrdering' data-ref="6096Ord" data-ref-filename="6096Ord">Ord</dfn> = <a class="local col5 ref" href="#6095SI" title='SI' data-ref="6095SI" data-ref-filename="6095SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm9StoreInst11getOrderingEv" title='llvm::StoreInst::getOrdering' data-ref="_ZNK4llvm9StoreInst11getOrderingEv" data-ref-filename="_ZNK4llvm9StoreInst11getOrderingEv">getOrdering</a>();</td></tr>
<tr><th id="2225">2225</th><td>    <i>// The non-atomic instructions are sufficient for relaxed stores.</i></td></tr>
<tr><th id="2226">2226</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/AtomicOrdering.h.html#_ZN4llvm19isReleaseOrStrongerENS_14AtomicOrderingE" title='llvm::isReleaseOrStronger' data-ref="_ZN4llvm19isReleaseOrStrongerENS_14AtomicOrderingE" data-ref-filename="_ZN4llvm19isReleaseOrStrongerENS_14AtomicOrderingE">isReleaseOrStronger</a>(<a class="local col6 ref" href="#6096Ord" title='Ord' data-ref="6096Ord" data-ref-filename="6096Ord">Ord</a>)) {</td></tr>
<tr><th id="2227">2227</th><td>      <i>// The STLR addressing mode only supports a base reg; pass that directly.</i></td></tr>
<tr><th id="2228">2228</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="6097AddrReg" title='AddrReg' data-type='unsigned int' data-ref="6097AddrReg" data-ref-filename="6097AddrReg">AddrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#6089PtrV" title='PtrV' data-ref="6089PtrV" data-ref-filename="6089PtrV">PtrV</a>);</td></tr>
<tr><th id="2229">2229</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStoreRelease' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitStoreReleaseEN4llvm3MVTEjjPNS1_17MachineMemOperandE">emitStoreRelease</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6087VT" title='VT' data-ref="6087VT" data-ref-filename="6087VT">VT</a>, <a class="local col2 ref" href="#6092SrcReg" title='SrcReg' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</a>, <a class="local col7 ref" href="#6097AddrReg" title='AddrReg' data-ref="6097AddrReg" data-ref-filename="6097AddrReg">AddrReg</a>,</td></tr>
<tr><th id="2230">2230</th><td>                              <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" title='llvm::FastISel::createMachineMemOperandFor' data-ref="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" data-ref-filename="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE">createMachineMemOperandFor</a>(<a class="local col6 ref" href="#6086I" title='I' data-ref="6086I" data-ref-filename="6086I">I</a>));</td></tr>
<tr><th id="2231">2231</th><td>    }</td></tr>
<tr><th id="2232">2232</th><td>  }</td></tr>
<tr><th id="2233">2233</th><td></td></tr>
<tr><th id="2234">2234</th><td>  <i>// See if we can handle this address.</i></td></tr>
<tr><th id="2235">2235</th><td>  <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev"></a><dfn class="local col8 decl" id="6098Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6098Addr" data-ref-filename="6098Addr">Addr</dfn>;</td></tr>
<tr><th id="2236">2236</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col9 ref" href="#6089PtrV" title='PtrV' data-ref="6089PtrV" data-ref-filename="6089PtrV">PtrV</a>, <span class='refarg'><a class="local col8 ref" href="#6098Addr" title='Addr' data-ref="6098Addr" data-ref-filename="6098Addr">Addr</a></span>, <a class="local col8 ref" href="#6088Op0" title='Op0' data-ref="6088Op0" data-ref-filename="6088Op0">Op0</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()))</td></tr>
<tr><th id="2237">2237</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2238">2238</th><td></td></tr>
<tr><th id="2239">2239</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE">emitStore</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6087VT" title='VT' data-ref="6087VT" data-ref-filename="6087VT">VT</a>, <a class="local col2 ref" href="#6092SrcReg" title='SrcReg' data-ref="6092SrcReg" data-ref-filename="6092SrcReg">SrcReg</a>, <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col8 ref" href="#6098Addr" title='Addr' data-ref="6098Addr" data-ref-filename="6098Addr">Addr</a>, <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" title='llvm::FastISel::createMachineMemOperandFor' data-ref="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE" data-ref-filename="_ZNK4llvm8FastISel26createMachineMemOperandForEPKNS_11InstructionE">createMachineMemOperandFor</a>(<a class="local col6 ref" href="#6086I" title='I' data-ref="6086I" data-ref-filename="6086I">I</a>)))</td></tr>
<tr><th id="2240">2240</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2241">2241</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2242">2242</th><td>}</td></tr>
<tr><th id="2243">2243</th><td></td></tr>
<tr><th id="2244">2244</th><td><em>static</em> <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="tu decl def fn" id="_ZL12getCompareCCN4llvm7CmpInst9PredicateE" title='getCompareCC' data-type='AArch64CC::CondCode getCompareCC(CmpInst::Predicate Pred)' data-ref="_ZL12getCompareCCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL12getCompareCCN4llvm7CmpInst9PredicateE">getCompareCC</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col9 decl" id="6099Pred" title='Pred' data-type='CmpInst::Predicate' data-ref="6099Pred" data-ref-filename="6099Pred">Pred</dfn>) {</td></tr>
<tr><th id="2245">2245</th><td>  <b>switch</b> (<a class="local col9 ref" href="#6099Pred" title='Pred' data-ref="6099Pred" data-ref-filename="6099Pred">Pred</a>) {</td></tr>
<tr><th id="2246">2246</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="2247">2247</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="2248">2248</th><td>  <b>default</b>:</td></tr>
<tr><th id="2249">2249</th><td>    <i>// AL is our "false" for now. The other two need more compares.</i></td></tr>
<tr><th id="2250">2250</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>;</td></tr>
<tr><th id="2251">2251</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="2252">2252</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OEQ" title='llvm::CmpInst::FCMP_OEQ' data-ref="llvm::CmpInst::FCMP_OEQ" data-ref-filename="llvm..CmpInst..FCMP_OEQ">FCMP_OEQ</a>:</td></tr>
<tr><th id="2253">2253</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="2254">2254</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="2255">2255</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGT" title='llvm::CmpInst::FCMP_OGT' data-ref="llvm::CmpInst::FCMP_OGT" data-ref-filename="llvm..CmpInst..FCMP_OGT">FCMP_OGT</a>:</td></tr>
<tr><th id="2256">2256</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GT" title='llvm::AArch64CC::GT' data-ref="llvm::AArch64CC::GT" data-ref-filename="llvm..AArch64CC..GT">GT</a>;</td></tr>
<tr><th id="2257">2257</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="2258">2258</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGE" title='llvm::CmpInst::FCMP_OGE' data-ref="llvm::CmpInst::FCMP_OGE" data-ref-filename="llvm..CmpInst..FCMP_OGE">FCMP_OGE</a>:</td></tr>
<tr><th id="2259">2259</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GE" title='llvm::AArch64CC::GE' data-ref="llvm::AArch64CC::GE" data-ref-filename="llvm..AArch64CC..GE">GE</a>;</td></tr>
<tr><th id="2260">2260</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>:</td></tr>
<tr><th id="2261">2261</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGT" title='llvm::CmpInst::FCMP_UGT' data-ref="llvm::CmpInst::FCMP_UGT" data-ref-filename="llvm..CmpInst..FCMP_UGT">FCMP_UGT</a>:</td></tr>
<tr><th id="2262">2262</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HI" title='llvm::AArch64CC::HI' data-ref="llvm::AArch64CC::HI" data-ref-filename="llvm..AArch64CC..HI">HI</a>;</td></tr>
<tr><th id="2263">2263</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLT" title='llvm::CmpInst::FCMP_OLT' data-ref="llvm::CmpInst::FCMP_OLT" data-ref-filename="llvm..CmpInst..FCMP_OLT">FCMP_OLT</a>:</td></tr>
<tr><th id="2264">2264</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::MI" title='llvm::AArch64CC::MI' data-ref="llvm::AArch64CC::MI" data-ref-filename="llvm..AArch64CC..MI">MI</a>;</td></tr>
<tr><th id="2265">2265</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>:</td></tr>
<tr><th id="2266">2266</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLE" title='llvm::CmpInst::FCMP_OLE' data-ref="llvm::CmpInst::FCMP_OLE" data-ref-filename="llvm..CmpInst..FCMP_OLE">FCMP_OLE</a>:</td></tr>
<tr><th id="2267">2267</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LS" title='llvm::AArch64CC::LS' data-ref="llvm::AArch64CC::LS" data-ref-filename="llvm..AArch64CC..LS">LS</a>;</td></tr>
<tr><th id="2268">2268</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ORD" title='llvm::CmpInst::FCMP_ORD' data-ref="llvm::CmpInst::FCMP_ORD" data-ref-filename="llvm..CmpInst..FCMP_ORD">FCMP_ORD</a>:</td></tr>
<tr><th id="2269">2269</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VC" title='llvm::AArch64CC::VC' data-ref="llvm::AArch64CC::VC" data-ref-filename="llvm..AArch64CC..VC">VC</a>;</td></tr>
<tr><th id="2270">2270</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNO" title='llvm::CmpInst::FCMP_UNO' data-ref="llvm::CmpInst::FCMP_UNO" data-ref-filename="llvm..CmpInst..FCMP_UNO">FCMP_UNO</a>:</td></tr>
<tr><th id="2271">2271</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="2272">2272</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGE" title='llvm::CmpInst::FCMP_UGE' data-ref="llvm::CmpInst::FCMP_UGE" data-ref-filename="llvm..CmpInst..FCMP_UGE">FCMP_UGE</a>:</td></tr>
<tr><th id="2273">2273</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::PL" title='llvm::AArch64CC::PL' data-ref="llvm::AArch64CC::PL" data-ref-filename="llvm..AArch64CC..PL">PL</a>;</td></tr>
<tr><th id="2274">2274</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="2275">2275</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULT" title='llvm::CmpInst::FCMP_ULT' data-ref="llvm::CmpInst::FCMP_ULT" data-ref-filename="llvm..CmpInst..FCMP_ULT">FCMP_ULT</a>:</td></tr>
<tr><th id="2276">2276</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LT" title='llvm::AArch64CC::LT' data-ref="llvm::AArch64CC::LT" data-ref-filename="llvm..AArch64CC..LT">LT</a>;</td></tr>
<tr><th id="2277">2277</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="2278">2278</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULE" title='llvm::CmpInst::FCMP_ULE' data-ref="llvm::CmpInst::FCMP_ULE" data-ref-filename="llvm..CmpInst..FCMP_ULE">FCMP_ULE</a>:</td></tr>
<tr><th id="2279">2279</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LE" title='llvm::AArch64CC::LE' data-ref="llvm::AArch64CC::LE" data-ref-filename="llvm..AArch64CC..LE">LE</a>;</td></tr>
<tr><th id="2280">2280</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNE" title='llvm::CmpInst::FCMP_UNE' data-ref="llvm::CmpInst::FCMP_UNE" data-ref-filename="llvm..CmpInst..FCMP_UNE">FCMP_UNE</a>:</td></tr>
<tr><th id="2281">2281</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="2282">2282</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="2283">2283</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>:</td></tr>
<tr><th id="2284">2284</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HS" title='llvm::AArch64CC::HS' data-ref="llvm::AArch64CC::HS" data-ref-filename="llvm..AArch64CC..HS">HS</a>;</td></tr>
<tr><th id="2285">2285</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>:</td></tr>
<tr><th id="2286">2286</th><td>    <b>return</b> <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LO" title='llvm::AArch64CC::LO' data-ref="llvm::AArch64CC::LO" data-ref-filename="llvm..AArch64CC..LO">LO</a>;</td></tr>
<tr><th id="2287">2287</th><td>  }</td></tr>
<tr><th id="2288">2288</th><td>}</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE">/// Try to emit a combined compare-and-branch instruction.</i></td></tr>
<tr><th id="2291">2291</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE" title='(anonymous namespace)::AArch64FastISel::emitCompareAndBranch' data-type='bool (anonymous namespace)::AArch64FastISel::emitCompareAndBranch(const llvm::BranchInst * BI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE">emitCompareAndBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst" data-ref-filename="llvm..BranchInst">BranchInst</a> *<dfn class="local col0 decl" id="6100BI" title='BI' data-type='const llvm::BranchInst *' data-ref="6100BI" data-ref-filename="6100BI">BI</dfn>) {</td></tr>
<tr><th id="2292">2292</th><td>  <i>// Speculation tracking/SLH assumes that optimized TB(N)Z/CB(N)Z instructions</i></td></tr>
<tr><th id="2293">2293</th><td><i>  // will not be produced, as they are conditional branch instructions that do</i></td></tr>
<tr><th id="2294">2294</th><td><i>  // not set flags.</i></td></tr>
<tr><th id="2295">2295</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" title='llvm::Function::hasFnAttribute' data-ref="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Function14hasFnAttributeENS_9Attribute8AttrKindE">hasFnAttribute</a>(</td></tr>
<tr><th id="2296">2296</th><td>          <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#63" title='llvm::Attribute::SpeculativeLoadHardening' data-ref="llvm::Attribute::SpeculativeLoadHardening" data-ref-filename="llvm..Attribute..SpeculativeLoadHardening">SpeculativeLoadHardening</a>))</td></tr>
<tr><th id="2297">2297</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2298">2298</th><td></td></tr>
<tr><th id="2299">2299</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isa&lt;CmpInst&gt;(BI-&gt;getCondition()) &amp;&amp; <q>"Expected cmp instruction"</q>);</td></tr>
<tr><th id="2300">2300</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a> *<dfn class="local col1 decl" id="6101CI" title='CI' data-type='const llvm::CmpInst *' data-ref="6101CI" data-ref-filename="6101CI">CI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>&gt;(<a class="local col0 ref" href="#6100BI" title='BI' data-ref="6100BI" data-ref-filename="6100BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv" data-ref-filename="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>());</td></tr>
<tr><th id="2301">2301</th><td>  <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col2 decl" id="6102Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="6102Predicate" data-ref-filename="6102Predicate">Predicate</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" data-ref-filename="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col1 ref" href="#6101CI" title='CI' data-ref="6101CI" data-ref-filename="6101CI">CI</a>);</td></tr>
<tr><th id="2302">2302</th><td></td></tr>
<tr><th id="2303">2303</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="6103LHS" title='LHS' data-type='const llvm::Value *' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</dfn> = <a class="local col1 ref" href="#6101CI" title='CI' data-ref="6101CI" data-ref-filename="6101CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2304">2304</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="6104RHS" title='RHS' data-type='const llvm::Value *' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</dfn> = <a class="local col1 ref" href="#6101CI" title='CI' data-ref="6101CI" data-ref-filename="6101CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="6105VT" title='VT' data-type='llvm::MVT' data-ref="6105VT" data-ref-filename="6105VT">VT</dfn>;</td></tr>
<tr><th id="2307">2307</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#6105VT" title='VT' data-ref="6105VT" data-ref-filename="6105VT">VT</a></span>))</td></tr>
<tr><th id="2308">2308</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2309">2309</th><td></td></tr>
<tr><th id="2310">2310</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6106BW" title='BW' data-type='unsigned int' data-ref="6106BW" data-ref-filename="6106BW">BW</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col5 ref" href="#6105VT" title='VT' data-ref="6105VT" data-ref-filename="6105VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="2311">2311</th><td>  <b>if</b> (<a class="local col6 ref" href="#6106BW" title='BW' data-ref="6106BW" data-ref-filename="6106BW">BW</a> &gt; <var>64</var>)</td></tr>
<tr><th id="2312">2312</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2313">2313</th><td></td></tr>
<tr><th id="2314">2314</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="6107TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="6107TBB" data-ref-filename="6107TBB">TBB</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col0 ref" href="#6100BI" title='BI' data-ref="6100BI" data-ref-filename="6100BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj" data-ref-filename="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>0</var>)]</a>;</td></tr>
<tr><th id="2315">2315</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="6108FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="6108FBB" data-ref-filename="6108FBB">FBB</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col0 ref" href="#6100BI" title='BI' data-ref="6100BI" data-ref-filename="6100BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj" data-ref-filename="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>1</var>)]</a>;</td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td>  <i>// Try to take advantage of fallthrough opportunities.</i></td></tr>
<tr><th id="2318">2318</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col7 ref" href="#6107TBB" title='TBB' data-ref="6107TBB" data-ref-filename="6107TBB">TBB</a>)) {</td></tr>
<tr><th id="2319">2319</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#6107TBB" title='TBB' data-ref="6107TBB" data-ref-filename="6107TBB">TBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#6108FBB" title='FBB' data-ref="6108FBB" data-ref-filename="6108FBB">FBB</a></span>);</td></tr>
<tr><th id="2320">2320</th><td>    <a class="local col2 ref" href="#6102Predicate" title='Predicate' data-ref="6102Predicate" data-ref-filename="6102Predicate">Predicate</a> = <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" title='llvm::CmpInst::getInversePredicate' data-ref="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" data-ref-filename="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE">getInversePredicate</a>(<a class="local col2 ref" href="#6102Predicate" title='Predicate' data-ref="6102Predicate" data-ref-filename="6102Predicate">Predicate</a>);</td></tr>
<tr><th id="2321">2321</th><td>  }</td></tr>
<tr><th id="2322">2322</th><td></td></tr>
<tr><th id="2323">2323</th><td>  <em>int</em> <dfn class="local col9 decl" id="6109TestBit" title='TestBit' data-type='int' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</dfn> = -<var>1</var>;</td></tr>
<tr><th id="2324">2324</th><td>  <em>bool</em> <dfn class="local col0 decl" id="6110IsCmpNE" title='IsCmpNE' data-type='bool' data-ref="6110IsCmpNE" data-ref-filename="6110IsCmpNE">IsCmpNE</dfn>;</td></tr>
<tr><th id="2325">2325</th><td>  <b>switch</b> (<a class="local col2 ref" href="#6102Predicate" title='Predicate' data-ref="6102Predicate" data-ref-filename="6102Predicate">Predicate</a>) {</td></tr>
<tr><th id="2326">2326</th><td>  <b>default</b>:</td></tr>
<tr><th id="2327">2327</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2328">2328</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:</td></tr>
<tr><th id="2329">2329</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:</td></tr>
<tr><th id="2330">2330</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a>) &amp;&amp; <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv" data-ref-filename="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="2331">2331</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a></span>, <span class='refarg'><a class="local col4 ref" href="#6104RHS" title='RHS' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</a></span>);</td></tr>
<tr><th id="2332">2332</th><td></td></tr>
<tr><th id="2333">2333</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col4 ref" href="#6104RHS" title='RHS' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</a>) || !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col4 ref" href="#6104RHS" title='RHS' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv" data-ref-filename="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="2334">2334</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2335">2335</th><td></td></tr>
<tr><th id="2336">2336</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="6111AI" title='AI' data-type='const llvm::BinaryOperator *' data-ref="6111AI" data-ref-filename="6111AI"><a class="local col1 ref" href="#6111AI" title='AI' data-ref="6111AI" data-ref-filename="6111AI">AI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::BinaryOperator" title='llvm::BinaryOperator' data-ref="llvm::BinaryOperator" data-ref-filename="llvm..BinaryOperator">BinaryOperator</a>&gt;(<a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a>))</td></tr>
<tr><th id="2337">2337</th><td>      <b>if</b> (<a class="local col1 ref" href="#6111AI" title='AI' data-ref="6111AI" data-ref-filename="6111AI">AI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm14BinaryOperator9getOpcodeEv" title='llvm::BinaryOperator::getOpcode' data-ref="_ZNK4llvm14BinaryOperator9getOpcodeEv" data-ref-filename="_ZNK4llvm14BinaryOperator9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#164" title='llvm::Instruction::And' data-ref="llvm::Instruction::And" data-ref-filename="llvm..Instruction..And">And</a> &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col1 ref" href="#6111AI" title='AI' data-ref="6111AI" data-ref-filename="6111AI">AI</a>)) {</td></tr>
<tr><th id="2338">2338</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col2 decl" id="6112AndLHS" title='AndLHS' data-type='const llvm::Value *' data-ref="6112AndLHS" data-ref-filename="6112AndLHS">AndLHS</dfn> = <a class="local col1 ref" href="#6111AI" title='AI' data-ref="6111AI" data-ref-filename="6111AI">AI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2339">2339</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="6113AndRHS" title='AndRHS' data-type='const llvm::Value *' data-ref="6113AndRHS" data-ref-filename="6113AndRHS">AndRHS</dfn> = <a class="local col1 ref" href="#6111AI" title='AI' data-ref="6111AI" data-ref-filename="6111AI">AI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#211" title='llvm::BinaryOperator::getOperand' data-ref="_ZNK4llvm14BinaryOperator10getOperandEj" data-ref-filename="_ZNK4llvm14BinaryOperator10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td>        <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="6114C" title='C' data-type='const llvm::ConstantInt *' data-ref="6114C" data-ref-filename="6114C"><a class="local col4 ref" href="#6114C" title='C' data-ref="6114C" data-ref-filename="6114C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#6112AndLHS" title='AndLHS' data-ref="6112AndLHS" data-ref-filename="6112AndLHS">AndLHS</a>))</td></tr>
<tr><th id="2342">2342</th><td>          <b>if</b> (<a class="local col4 ref" href="#6114C" title='C' data-ref="6114C" data-ref-filename="6114C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="2343">2343</th><td>            <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col2 ref" href="#6112AndLHS" title='AndLHS' data-ref="6112AndLHS" data-ref-filename="6112AndLHS">AndLHS</a></span>, <span class='refarg'><a class="local col3 ref" href="#6113AndRHS" title='AndRHS' data-ref="6113AndRHS" data-ref-filename="6113AndRHS">AndRHS</a></span>);</td></tr>
<tr><th id="2344">2344</th><td></td></tr>
<tr><th id="2345">2345</th><td>        <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="6115C" title='C' data-type='const llvm::ConstantInt *' data-ref="6115C" data-ref-filename="6115C"><a class="local col5 ref" href="#6115C" title='C' data-ref="6115C" data-ref-filename="6115C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#6113AndRHS" title='AndRHS' data-ref="6113AndRHS" data-ref-filename="6113AndRHS">AndRHS</a>))</td></tr>
<tr><th id="2346">2346</th><td>          <b>if</b> (<a class="local col5 ref" href="#6115C" title='C' data-ref="6115C" data-ref-filename="6115C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) {</td></tr>
<tr><th id="2347">2347</th><td>            <a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a> = <a class="local col5 ref" href="#6115C" title='C' data-ref="6115C" data-ref-filename="6115C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="2348">2348</th><td>            <a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a> = <a class="local col2 ref" href="#6112AndLHS" title='AndLHS' data-ref="6112AndLHS" data-ref-filename="6112AndLHS">AndLHS</a>;</td></tr>
<tr><th id="2349">2349</th><td>          }</td></tr>
<tr><th id="2350">2350</th><td>      }</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>    <b>if</b> (<a class="local col5 ref" href="#6105VT" title='VT' data-ref="6105VT" data-ref-filename="6105VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>)</td></tr>
<tr><th id="2353">2353</th><td>      <a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a> = <var>0</var>;</td></tr>
<tr><th id="2354">2354</th><td></td></tr>
<tr><th id="2355">2355</th><td>    <a class="local col0 ref" href="#6110IsCmpNE" title='IsCmpNE' data-ref="6110IsCmpNE" data-ref-filename="6110IsCmpNE">IsCmpNE</a> = <a class="local col2 ref" href="#6102Predicate" title='Predicate' data-ref="6102Predicate" data-ref-filename="6102Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>;</td></tr>
<tr><th id="2356">2356</th><td>    <b>break</b>;</td></tr>
<tr><th id="2357">2357</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>:</td></tr>
<tr><th id="2358">2358</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>:</td></tr>
<tr><th id="2359">2359</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col4 ref" href="#6104RHS" title='RHS' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</a>) || !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>&gt;(<a class="local col4 ref" href="#6104RHS" title='RHS' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constant.h.html#_ZNK4llvm8Constant11isNullValueEv" title='llvm::Constant::isNullValue' data-ref="_ZNK4llvm8Constant11isNullValueEv" data-ref-filename="_ZNK4llvm8Constant11isNullValueEv">isNullValue</a>())</td></tr>
<tr><th id="2360">2360</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2361">2361</th><td></td></tr>
<tr><th id="2362">2362</th><td>    <a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a> = <a class="local col6 ref" href="#6106BW" title='BW' data-ref="6106BW" data-ref-filename="6106BW">BW</a> - <var>1</var>;</td></tr>
<tr><th id="2363">2363</th><td>    <a class="local col0 ref" href="#6110IsCmpNE" title='IsCmpNE' data-ref="6110IsCmpNE" data-ref-filename="6110IsCmpNE">IsCmpNE</a> = <a class="local col2 ref" href="#6102Predicate" title='Predicate' data-ref="6102Predicate" data-ref-filename="6102Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>;</td></tr>
<tr><th id="2364">2364</th><td>    <b>break</b>;</td></tr>
<tr><th id="2365">2365</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>:</td></tr>
<tr><th id="2366">2366</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>:</td></tr>
<tr><th id="2367">2367</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#6104RHS" title='RHS' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</a>))</td></tr>
<tr><th id="2368">2368</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#6104RHS" title='RHS' data-ref="6104RHS" data-ref-filename="6104RHS">RHS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntneERKS0_" title='llvm::APInt::operator!=' data-ref="_ZNK4llvm5APIntneERKS0_" data-ref-filename="_ZNK4llvm5APIntneERKS0_">!=</a> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col6 ref" href="#6106BW" title='BW' data-ref="6106BW" data-ref-filename="6106BW">BW</a>, -<var>1</var>, <b>true</b>))</td></tr>
<tr><th id="2371">2371</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2372">2372</th><td></td></tr>
<tr><th id="2373">2373</th><td>    <a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a> = <a class="local col6 ref" href="#6106BW" title='BW' data-ref="6106BW" data-ref-filename="6106BW">BW</a> - <var>1</var>;</td></tr>
<tr><th id="2374">2374</th><td>    <a class="local col0 ref" href="#6110IsCmpNE" title='IsCmpNE' data-ref="6110IsCmpNE" data-ref-filename="6110IsCmpNE">IsCmpNE</a> = <a class="local col2 ref" href="#6102Predicate" title='Predicate' data-ref="6102Predicate" data-ref-filename="6102Predicate">Predicate</a> == <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>;</td></tr>
<tr><th id="2375">2375</th><td>    <b>break</b>;</td></tr>
<tr><th id="2376">2376</th><td>  } <i>// end switch</i></td></tr>
<tr><th id="2377">2377</th><td></td></tr>
<tr><th id="2378">2378</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="6116OpcTable" title='OpcTable' data-type='const unsigned int [2][2][2]' data-ref="6116OpcTable" data-ref-filename="6116OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="2379">2379</th><td>    { {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZW" title='llvm::AArch64::CBZW' data-ref="llvm::AArch64::CBZW" data-ref-filename="llvm..AArch64..CBZW">CBZW</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBZX" title='llvm::AArch64::CBZX' data-ref="llvm::AArch64::CBZX" data-ref-filename="llvm..AArch64..CBZX">CBZX</a> },</td></tr>
<tr><th id="2380">2380</th><td>      {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZW" title='llvm::AArch64::CBNZW' data-ref="llvm::AArch64::CBNZW" data-ref-filename="llvm..AArch64..CBNZW">CBNZW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CBNZX" title='llvm::AArch64::CBNZX' data-ref="llvm::AArch64::CBNZX" data-ref-filename="llvm..AArch64..CBNZX">CBNZX</a>} },</td></tr>
<tr><th id="2381">2381</th><td>    { {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>,  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZX" title='llvm::AArch64::TBZX' data-ref="llvm::AArch64::TBZX" data-ref-filename="llvm..AArch64..TBZX">TBZX</a> },</td></tr>
<tr><th id="2382">2382</th><td>      {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZX" title='llvm::AArch64::TBNZX' data-ref="llvm::AArch64::TBNZX" data-ref-filename="llvm..AArch64..TBNZX">TBNZX</a>} }</td></tr>
<tr><th id="2383">2383</th><td>  };</td></tr>
<tr><th id="2384">2384</th><td></td></tr>
<tr><th id="2385">2385</th><td>  <em>bool</em> <dfn class="local col7 decl" id="6117IsBitTest" title='IsBitTest' data-type='bool' data-ref="6117IsBitTest" data-ref-filename="6117IsBitTest">IsBitTest</dfn> = <a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a> != -<var>1</var>;</td></tr>
<tr><th id="2386">2386</th><td>  <em>bool</em> <dfn class="local col8 decl" id="6118Is64Bit" title='Is64Bit' data-type='bool' data-ref="6118Is64Bit" data-ref-filename="6118Is64Bit">Is64Bit</dfn> = <a class="local col6 ref" href="#6106BW" title='BW' data-ref="6106BW" data-ref-filename="6106BW">BW</a> == <var>64</var>;</td></tr>
<tr><th id="2387">2387</th><td>  <b>if</b> (<a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a> &lt; <var>32</var> &amp;&amp; <a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="2388">2388</th><td>    <a class="local col8 ref" href="#6118Is64Bit" title='Is64Bit' data-ref="6118Is64Bit" data-ref-filename="6118Is64Bit">Is64Bit</a> = <b>false</b>;</td></tr>
<tr><th id="2389">2389</th><td></td></tr>
<tr><th id="2390">2390</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6119Opc" title='Opc' data-type='unsigned int' data-ref="6119Opc" data-ref-filename="6119Opc">Opc</dfn> = <a class="local col6 ref" href="#6116OpcTable" title='OpcTable' data-ref="6116OpcTable" data-ref-filename="6116OpcTable">OpcTable</a>[<a class="local col7 ref" href="#6117IsBitTest" title='IsBitTest' data-ref="6117IsBitTest" data-ref-filename="6117IsBitTest">IsBitTest</a>][<a class="local col0 ref" href="#6110IsCmpNE" title='IsCmpNE' data-ref="6110IsCmpNE" data-ref-filename="6110IsCmpNE">IsCmpNE</a>][<a class="local col8 ref" href="#6118Is64Bit" title='Is64Bit' data-ref="6118Is64Bit" data-ref-filename="6118Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="2391">2391</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="6120II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6120II" data-ref-filename="6120II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#6119Opc" title='Opc' data-ref="6119Opc" data-ref-filename="6119Opc">Opc</a>);</td></tr>
<tr><th id="2392">2392</th><td></td></tr>
<tr><th id="2393">2393</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6121SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a>);</td></tr>
<tr><th id="2394">2394</th><td>  <b>if</b> (!<a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2395">2395</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2396">2396</th><td>  <em>bool</em> <dfn class="local col2 decl" id="6122SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="6122SrcIsKill" data-ref-filename="6122SrcIsKill">SrcIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col3 ref" href="#6103LHS" title='LHS' data-ref="6103LHS" data-ref-filename="6103LHS">LHS</a>);</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>  <b>if</b> (<a class="local col6 ref" href="#6106BW" title='BW' data-ref="6106BW" data-ref-filename="6106BW">BW</a> == <var>64</var> &amp;&amp; !<a class="local col8 ref" href="#6118Is64Bit" title='Is64Bit' data-ref="6118Is64Bit" data-ref-filename="6118Is64Bit">Is64Bit</a>)</td></tr>
<tr><th id="2399">2399</th><td>    <a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a>, <a class="local col2 ref" href="#6122SrcIsKill" title='SrcIsKill' data-ref="6122SrcIsKill" data-ref-filename="6122SrcIsKill">SrcIsKill</a>,</td></tr>
<tr><th id="2400">2400</th><td>                                        <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="2401">2401</th><td></td></tr>
<tr><th id="2402">2402</th><td>  <b>if</b> ((<a class="local col6 ref" href="#6106BW" title='BW' data-ref="6106BW" data-ref-filename="6106BW">BW</a> &lt; <var>32</var>) &amp;&amp; !<a class="local col7 ref" href="#6117IsBitTest" title='IsBitTest' data-ref="6117IsBitTest" data-ref-filename="6117IsBitTest">IsBitTest</a>)</td></tr>
<tr><th id="2403">2403</th><td>    <a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6105VT" title='VT' data-ref="6105VT" data-ref-filename="6105VT">VT</a>, <a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <i>/*isZExt=*/</i><b>true</b>);</td></tr>
<tr><th id="2404">2404</th><td></td></tr>
<tr><th id="2405">2405</th><td>  <i>// Emit the combined compare and branch instruction.</i></td></tr>
<tr><th id="2406">2406</th><td>  <a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col0 ref" href="#6120II" title='II' data-ref="6120II" data-ref-filename="6120II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a>,  <a class="local col0 ref" href="#6120II" title='II' data-ref="6120II" data-ref-filename="6120II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="2407">2407</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="6123MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="6123MIB" data-ref-filename="6123MIB">MIB</dfn> =</td></tr>
<tr><th id="2408">2408</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#6119Opc" title='Opc' data-ref="6119Opc" data-ref-filename="6119Opc">Opc</a>))</td></tr>
<tr><th id="2409">2409</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6121SrcReg" title='SrcReg' data-ref="6121SrcReg" data-ref-filename="6121SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#6122SrcIsKill" title='SrcIsKill' data-ref="6122SrcIsKill" data-ref-filename="6122SrcIsKill">SrcIsKill</a>));</td></tr>
<tr><th id="2410">2410</th><td>  <b>if</b> (<a class="local col7 ref" href="#6117IsBitTest" title='IsBitTest' data-ref="6117IsBitTest" data-ref-filename="6117IsBitTest">IsBitTest</a>)</td></tr>
<tr><th id="2411">2411</th><td>    <a class="local col3 ref" href="#6123MIB" title='MIB' data-ref="6123MIB" data-ref-filename="6123MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#6109TestBit" title='TestBit' data-ref="6109TestBit" data-ref-filename="6109TestBit">TestBit</a>);</td></tr>
<tr><th id="2412">2412</th><td>  <a class="local col3 ref" href="#6123MIB" title='MIB' data-ref="6123MIB" data-ref-filename="6123MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#6107TBB" title='TBB' data-ref="6107TBB" data-ref-filename="6107TBB">TBB</a>);</td></tr>
<tr><th id="2413">2413</th><td></td></tr>
<tr><th id="2414">2414</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" data-ref-filename="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col0 ref" href="#6100BI" title='BI' data-ref="6100BI" data-ref-filename="6100BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col7 ref" href="#6107TBB" title='TBB' data-ref="6107TBB" data-ref-filename="6107TBB">TBB</a>, <a class="local col8 ref" href="#6108FBB" title='FBB' data-ref="6108FBB" data-ref-filename="6108FBB">FBB</a>);</td></tr>
<tr><th id="2415">2415</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2416">2416</th><td>}</td></tr>
<tr><th id="2417">2417</th><td></td></tr>
<tr><th id="2418">2418</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectBranch' data-type='bool (anonymous namespace)::AArch64FastISel::selectBranch(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE">selectBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="6124I" title='I' data-type='const llvm::Instruction *' data-ref="6124I" data-ref-filename="6124I">I</dfn>) {</td></tr>
<tr><th id="2419">2419</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst" data-ref-filename="llvm..BranchInst">BranchInst</a> *<dfn class="local col5 decl" id="6125BI" title='BI' data-type='const llvm::BranchInst *' data-ref="6125BI" data-ref-filename="6125BI">BI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::BranchInst" title='llvm::BranchInst' data-ref="llvm::BranchInst" data-ref-filename="llvm..BranchInst">BranchInst</a>&gt;(<a class="local col4 ref" href="#6124I" title='I' data-ref="6124I" data-ref-filename="6124I">I</a>);</td></tr>
<tr><th id="2420">2420</th><td>  <b>if</b> (<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst15isUnconditionalEv" title='llvm::BranchInst::isUnconditional' data-ref="_ZNK4llvm10BranchInst15isUnconditionalEv" data-ref-filename="_ZNK4llvm10BranchInst15isUnconditionalEv">isUnconditional</a>()) {</td></tr>
<tr><th id="2421">2421</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6126MSucc" title='MSucc' data-type='llvm::MachineBasicBlock *' data-ref="6126MSucc" data-ref-filename="6126MSucc">MSucc</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj" data-ref-filename="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>0</var>)]</a>;</td></tr>
<tr><th id="2422">2422</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" data-ref-filename="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="local col6 ref" href="#6126MSucc" title='MSucc' data-ref="6126MSucc" data-ref-filename="6126MSucc">MSucc</a>, <a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction11getDebugLocEv" title='llvm::Instruction::getDebugLoc' data-ref="_ZNK4llvm11Instruction11getDebugLocEv" data-ref-filename="_ZNK4llvm11Instruction11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="2423">2423</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2424">2424</th><td>  }</td></tr>
<tr><th id="2425">2425</th><td></td></tr>
<tr><th id="2426">2426</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="6127TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj" data-ref-filename="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>0</var>)]</a>;</td></tr>
<tr><th id="2427">2427</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="6128FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getSuccessorEj" title='llvm::BranchInst::getSuccessor' data-ref="_ZNK4llvm10BranchInst12getSuccessorEj" data-ref-filename="_ZNK4llvm10BranchInst12getSuccessorEj">getSuccessor</a>(<var>1</var>)]</a>;</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td>  <b>if</b> (<em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a> *<dfn class="local col9 decl" id="6129CI" title='CI' data-type='const llvm::CmpInst *' data-ref="6129CI" data-ref-filename="6129CI"><a class="local col9 ref" href="#6129CI" title='CI' data-ref="6129CI" data-ref-filename="6129CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>&gt;(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv" data-ref-filename="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="2430">2430</th><td>    <b>if</b> (<a class="local col9 ref" href="#6129CI" title='CI' data-ref="6129CI" data-ref-filename="6129CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp; <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col9 ref" href="#6129CI" title='CI' data-ref="6129CI" data-ref-filename="6129CI">CI</a>)) {</td></tr>
<tr><th id="2431">2431</th><td>      <i>// Try to optimize or fold the cmp.</i></td></tr>
<tr><th id="2432">2432</th><td>      <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col0 decl" id="6130Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="6130Predicate" data-ref-filename="6130Predicate">Predicate</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" data-ref-filename="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col9 ref" href="#6129CI" title='CI' data-ref="6129CI" data-ref-filename="6129CI">CI</a>);</td></tr>
<tr><th id="2433">2433</th><td>      <b>switch</b> (<a class="local col0 ref" href="#6130Predicate" title='Predicate' data-ref="6130Predicate" data-ref-filename="6130Predicate">Predicate</a>) {</td></tr>
<tr><th id="2434">2434</th><td>      <b>default</b>:</td></tr>
<tr><th id="2435">2435</th><td>        <b>break</b>;</td></tr>
<tr><th id="2436">2436</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_FALSE" title='llvm::CmpInst::FCMP_FALSE' data-ref="llvm::CmpInst::FCMP_FALSE" data-ref-filename="llvm..CmpInst..FCMP_FALSE">FCMP_FALSE</a>:</td></tr>
<tr><th id="2437">2437</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" data-ref-filename="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="local col8 ref" href="#6128FBB" title='FBB' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>);</td></tr>
<tr><th id="2438">2438</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2439">2439</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_TRUE" title='llvm::CmpInst::FCMP_TRUE' data-ref="llvm::CmpInst::FCMP_TRUE" data-ref-filename="llvm..CmpInst..FCMP_TRUE">FCMP_TRUE</a>:</td></tr>
<tr><th id="2440">2440</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" title='llvm::FastISel::fastEmitBranch' data-ref="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE" data-ref-filename="_ZN4llvm8FastISel14fastEmitBranchEPNS_17MachineBasicBlockERKNS_8DebugLocE">fastEmitBranch</a>(<a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>);</td></tr>
<tr><th id="2441">2441</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2442">2442</th><td>      }</td></tr>
<tr><th id="2443">2443</th><td></td></tr>
<tr><th id="2444">2444</th><td>      <i>// Try to emit a combined compare-and-branch first.</i></td></tr>
<tr><th id="2445">2445</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE" title='(anonymous namespace)::AArch64FastISel::emitCompareAndBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel20emitCompareAndBranchEPKN4llvm10BranchInstE">emitCompareAndBranch</a>(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>))</td></tr>
<tr><th id="2446">2446</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2447">2447</th><td></td></tr>
<tr><th id="2448">2448</th><td>      <i>// Try to take advantage of fallthrough opportunities.</i></td></tr>
<tr><th id="2449">2449</th><td>      <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>)) {</td></tr>
<tr><th id="2450">2450</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#6128FBB" title='FBB' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</a></span>);</td></tr>
<tr><th id="2451">2451</th><td>        <a class="local col0 ref" href="#6130Predicate" title='Predicate' data-ref="6130Predicate" data-ref-filename="6130Predicate">Predicate</a> = <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" title='llvm::CmpInst::getInversePredicate' data-ref="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE" data-ref-filename="_ZN4llvm7CmpInst19getInversePredicateENS0_9PredicateE">getInversePredicate</a>(<a class="local col0 ref" href="#6130Predicate" title='Predicate' data-ref="6130Predicate" data-ref-filename="6130Predicate">Predicate</a>);</td></tr>
<tr><th id="2452">2452</th><td>      }</td></tr>
<tr><th id="2453">2453</th><td></td></tr>
<tr><th id="2454">2454</th><td>      <i>// Emit the cmp.</i></td></tr>
<tr><th id="2455">2455</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" title='(anonymous namespace)::AArch64FastISel::emitCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b">emitCmp</a>(<a class="local col9 ref" href="#6129CI" title='CI' data-ref="6129CI" data-ref-filename="6129CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col9 ref" href="#6129CI" title='CI' data-ref="6129CI" data-ref-filename="6129CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col9 ref" href="#6129CI" title='CI' data-ref="6129CI" data-ref-filename="6129CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isUnsignedEv" title='llvm::CmpInst::isUnsigned' data-ref="_ZNK4llvm7CmpInst10isUnsignedEv" data-ref-filename="_ZNK4llvm7CmpInst10isUnsignedEv">isUnsigned</a>()))</td></tr>
<tr><th id="2456">2456</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>      <i>// FCMP_UEQ and FCMP_ONE cannot be checked with a single branch</i></td></tr>
<tr><th id="2459">2459</th><td><i>      // instruction.</i></td></tr>
<tr><th id="2460">2460</th><td>      <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col1 decl" id="6131CC" title='CC' data-type='AArch64CC::CondCode' data-ref="6131CC" data-ref-filename="6131CC">CC</dfn> = <a class="tu ref fn" href="#_ZL12getCompareCCN4llvm7CmpInst9PredicateE" title='getCompareCC' data-use='c' data-ref="_ZL12getCompareCCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL12getCompareCCN4llvm7CmpInst9PredicateE">getCompareCC</a>(<a class="local col0 ref" href="#6130Predicate" title='Predicate' data-ref="6130Predicate" data-ref-filename="6130Predicate">Predicate</a>);</td></tr>
<tr><th id="2461">2461</th><td>      <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col2 decl" id="6132ExtraCC" title='ExtraCC' data-type='AArch64CC::CondCode' data-ref="6132ExtraCC" data-ref-filename="6132ExtraCC">ExtraCC</dfn> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>;</td></tr>
<tr><th id="2462">2462</th><td>      <b>switch</b> (<a class="local col0 ref" href="#6130Predicate" title='Predicate' data-ref="6130Predicate" data-ref-filename="6130Predicate">Predicate</a>) {</td></tr>
<tr><th id="2463">2463</th><td>      <b>default</b>:</td></tr>
<tr><th id="2464">2464</th><td>        <b>break</b>;</td></tr>
<tr><th id="2465">2465</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="2466">2466</th><td>        <a class="local col2 ref" href="#6132ExtraCC" title='ExtraCC' data-ref="6132ExtraCC" data-ref-filename="6132ExtraCC">ExtraCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="2467">2467</th><td>        <a class="local col1 ref" href="#6131CC" title='CC' data-ref="6131CC" data-ref-filename="6131CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="2468">2468</th><td>        <b>break</b>;</td></tr>
<tr><th id="2469">2469</th><td>      <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="2470">2470</th><td>        <a class="local col2 ref" href="#6132ExtraCC" title='ExtraCC' data-ref="6132ExtraCC" data-ref-filename="6132ExtraCC">ExtraCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::MI" title='llvm::AArch64CC::MI' data-ref="llvm::AArch64CC::MI" data-ref-filename="llvm..AArch64CC..MI">MI</a>;</td></tr>
<tr><th id="2471">2471</th><td>        <a class="local col1 ref" href="#6131CC" title='CC' data-ref="6131CC" data-ref-filename="6131CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GT" title='llvm::AArch64CC::GT' data-ref="llvm::AArch64CC::GT" data-ref-filename="llvm..AArch64CC..GT">GT</a>;</td></tr>
<tr><th id="2472">2472</th><td>        <b>break</b>;</td></tr>
<tr><th id="2473">2473</th><td>      }</td></tr>
<tr><th id="2474">2474</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((CC != AArch64CC::AL) &amp;&amp; <q>"Unexpected condition code."</q>);</td></tr>
<tr><th id="2475">2475</th><td></td></tr>
<tr><th id="2476">2476</th><td>      <i>// Emit the extra branch for FCMP_UEQ and FCMP_ONE.</i></td></tr>
<tr><th id="2477">2477</th><td>      <b>if</b> (<a class="local col2 ref" href="#6132ExtraCC" title='ExtraCC' data-ref="6132ExtraCC" data-ref-filename="6132ExtraCC">ExtraCC</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>) {</td></tr>
<tr><th id="2478">2478</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>))</td></tr>
<tr><th id="2479">2479</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#6132ExtraCC" title='ExtraCC' data-ref="6132ExtraCC" data-ref-filename="6132ExtraCC">ExtraCC</a>)</td></tr>
<tr><th id="2480">2480</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>);</td></tr>
<tr><th id="2481">2481</th><td>      }</td></tr>
<tr><th id="2482">2482</th><td></td></tr>
<tr><th id="2483">2483</th><td>      <i>// Emit the branch.</i></td></tr>
<tr><th id="2484">2484</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>))</td></tr>
<tr><th id="2485">2485</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#6131CC" title='CC' data-ref="6131CC" data-ref-filename="6131CC">CC</a>)</td></tr>
<tr><th id="2486">2486</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>);</td></tr>
<tr><th id="2487">2487</th><td></td></tr>
<tr><th id="2488">2488</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" data-ref-filename="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>, <a class="local col8 ref" href="#6128FBB" title='FBB' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</a>);</td></tr>
<tr><th id="2489">2489</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2490">2490</th><td>    }</td></tr>
<tr><th id="2491">2491</th><td>  } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="6133CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="6133CI" data-ref-filename="6133CI"><a class="local col3 ref" href="#6133CI" title='CI' data-ref="6133CI" data-ref-filename="6133CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv" data-ref-filename="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="2492">2492</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="6134Imm" title='Imm' data-type='uint64_t' data-ref="6134Imm" data-ref-filename="6134Imm">Imm</dfn> = <a class="local col3 ref" href="#6133CI" title='CI' data-ref="6133CI" data-ref-filename="6133CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="2493">2493</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="6135Target" title='Target' data-type='llvm::MachineBasicBlock *' data-ref="6135Target" data-ref-filename="6135Target">Target</dfn> = (<a class="local col4 ref" href="#6134Imm" title='Imm' data-ref="6134Imm" data-ref-filename="6134Imm">Imm</a> == <var>0</var>) ? <a class="local col8 ref" href="#6128FBB" title='FBB' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</a> : <a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>;</td></tr>
<tr><th id="2494">2494</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::B" title='llvm::AArch64::B' data-ref="llvm::AArch64::B" data-ref-filename="llvm..AArch64..B">B</a>))</td></tr>
<tr><th id="2495">2495</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col5 ref" href="#6135Target" title='Target' data-ref="6135Target" data-ref-filename="6135Target">Target</a>);</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>    <i>// Obtain the branch probability and add the target to the successor list.</i></td></tr>
<tr><th id="2498">2498</th><td>    <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::BPI" title='llvm::FunctionLoweringInfo::BPI' data-ref="llvm::FunctionLoweringInfo::BPI" data-ref-filename="llvm..FunctionLoweringInfo..BPI">BPI</a>) {</td></tr>
<tr><th id="2499">2499</th><td>      <em>auto</em> <dfn class="local col6 decl" id="6136BranchProbability" title='BranchProbability' data-type='llvm::BranchProbability' data-ref="6136BranchProbability" data-ref-filename="6136BranchProbability">BranchProbability</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::BPI" title='llvm::FunctionLoweringInfo::BPI' data-ref="llvm::FunctionLoweringInfo::BPI" data-ref-filename="llvm..FunctionLoweringInfo..BPI">BPI</a>-&gt;<a class="ref fn" href="../../../include/llvm/Analysis/BranchProbabilityInfo.h.html#_ZNK4llvm21BranchProbabilityInfo18getEdgeProbabilityEPKNS_10BasicBlockES3_" title='llvm::BranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm21BranchProbabilityInfo18getEdgeProbabilityEPKNS_10BasicBlockES3_" data-ref-filename="_ZNK4llvm21BranchProbabilityInfo18getEdgeProbabilityEPKNS_10BasicBlockES3_">getEdgeProbability</a>(</td></tr>
<tr><th id="2500">2500</th><td>          <a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col5 ref" href="#6135Target" title='Target' data-ref="6135Target" data-ref-filename="6135Target">Target</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="2501">2501</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#6135Target" title='Target' data-ref="6135Target" data-ref-filename="6135Target">Target</a>, <a class="ref fn fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_" data-ref-filename="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col6 ref" href="#6136BranchProbability" title='BranchProbability' data-ref="6136BranchProbability" data-ref-filename="6136BranchProbability">BranchProbability</a>);</td></tr>
<tr><th id="2502">2502</th><td>    } <b>else</b></td></tr>
<tr><th id="2503">2503</th><td>      <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23addSuccessorWithoutProbEPS0_" title='llvm::MachineBasicBlock::addSuccessorWithoutProb' data-ref="_ZN4llvm17MachineBasicBlock23addSuccessorWithoutProbEPS0_" data-ref-filename="_ZN4llvm17MachineBasicBlock23addSuccessorWithoutProbEPS0_">addSuccessorWithoutProb</a>(<a class="local col5 ref" href="#6135Target" title='Target' data-ref="6135Target" data-ref-filename="6135Target">Target</a>);</td></tr>
<tr><th id="2504">2504</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2505">2505</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2506">2506</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col7 decl" id="6137CC" title='CC' data-type='AArch64CC::CondCode' data-ref="6137CC" data-ref-filename="6137CC">CC</dfn> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="2507">2507</th><td>    <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::AArch64FastISel::foldXALUIntrinsic' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldXALUIntrinsic</a>(<span class='refarg'><a class="local col7 ref" href="#6137CC" title='CC' data-ref="6137CC" data-ref-filename="6137CC">CC</a></span>, <a class="local col4 ref" href="#6124I" title='I' data-ref="6124I" data-ref-filename="6124I">I</a>, <a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv" data-ref-filename="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>())) {</td></tr>
<tr><th id="2508">2508</th><td>      <i>// Fake request the condition, otherwise the intrinsic might be completely</i></td></tr>
<tr><th id="2509">2509</th><td><i>      // optimized away.</i></td></tr>
<tr><th id="2510">2510</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="6138CondReg" title='CondReg' data-type='unsigned int' data-ref="6138CondReg" data-ref-filename="6138CondReg">CondReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv" data-ref-filename="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>());</td></tr>
<tr><th id="2511">2511</th><td>      <b>if</b> (!<a class="local col8 ref" href="#6138CondReg" title='CondReg' data-ref="6138CondReg" data-ref-filename="6138CondReg">CondReg</a>)</td></tr>
<tr><th id="2512">2512</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td>      <i>// Emit the branch.</i></td></tr>
<tr><th id="2515">2515</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::Bcc" title='llvm::AArch64::Bcc' data-ref="llvm::AArch64::Bcc" data-ref-filename="llvm..AArch64..Bcc">Bcc</a>))</td></tr>
<tr><th id="2516">2516</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#6137CC" title='CC' data-ref="6137CC" data-ref-filename="6137CC">CC</a>)</td></tr>
<tr><th id="2517">2517</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>);</td></tr>
<tr><th id="2518">2518</th><td></td></tr>
<tr><th id="2519">2519</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" data-ref-filename="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>, <a class="local col8 ref" href="#6128FBB" title='FBB' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</a>);</td></tr>
<tr><th id="2520">2520</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2521">2521</th><td>    }</td></tr>
<tr><th id="2522">2522</th><td>  }</td></tr>
<tr><th id="2523">2523</th><td></td></tr>
<tr><th id="2524">2524</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6139CondReg" title='CondReg' data-type='unsigned int' data-ref="6139CondReg" data-ref-filename="6139CondReg">CondReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv" data-ref-filename="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>());</td></tr>
<tr><th id="2525">2525</th><td>  <b>if</b> (<a class="local col9 ref" href="#6139CondReg" title='CondReg' data-ref="6139CondReg" data-ref-filename="6139CondReg">CondReg</a> == <var>0</var>)</td></tr>
<tr><th id="2526">2526</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2527">2527</th><td>  <em>bool</em> <dfn class="local col0 decl" id="6140CondRegIsKill" title='CondRegIsKill' data-type='bool' data-ref="6140CondRegIsKill" data-ref-filename="6140CondRegIsKill">CondRegIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10BranchInst12getConditionEv" title='llvm::BranchInst::getCondition' data-ref="_ZNK4llvm10BranchInst12getConditionEv" data-ref-filename="_ZNK4llvm10BranchInst12getConditionEv">getCondition</a>());</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>  <i>// i1 conditions come as i32 values, test the lowest bit with tb(n)z.</i></td></tr>
<tr><th id="2530">2530</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6141Opcode" title='Opcode' data-type='unsigned int' data-ref="6141Opcode" data-ref-filename="6141Opcode">Opcode</dfn> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBNZW" title='llvm::AArch64::TBNZW' data-ref="llvm::AArch64::TBNZW" data-ref-filename="llvm..AArch64..TBNZW">TBNZW</a>;</td></tr>
<tr><th id="2531">2531</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>)) {</td></tr>
<tr><th id="2532">2532</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#6128FBB" title='FBB' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</a></span>);</td></tr>
<tr><th id="2533">2533</th><td>    <a class="local col1 ref" href="#6141Opcode" title='Opcode' data-ref="6141Opcode" data-ref-filename="6141Opcode">Opcode</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::TBZW" title='llvm::AArch64::TBZW' data-ref="llvm::AArch64::TBZW" data-ref-filename="llvm..AArch64..TBZW">TBZW</a>;</td></tr>
<tr><th id="2534">2534</th><td>  }</td></tr>
<tr><th id="2535">2535</th><td></td></tr>
<tr><th id="2536">2536</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="6142II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6142II" data-ref-filename="6142II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#6141Opcode" title='Opcode' data-ref="6141Opcode" data-ref-filename="6141Opcode">Opcode</a>);</td></tr>
<tr><th id="2537">2537</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6143ConstrainedCondReg" title='ConstrainedCondReg' data-type='unsigned int' data-ref="6143ConstrainedCondReg" data-ref-filename="6143ConstrainedCondReg">ConstrainedCondReg</dfn></td></tr>
<tr><th id="2538">2538</th><td>    = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col2 ref" href="#6142II" title='II' data-ref="6142II" data-ref-filename="6142II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6139CondReg" title='CondReg' data-ref="6139CondReg" data-ref-filename="6139CondReg">CondReg</a>, <a class="local col2 ref" href="#6142II" title='II' data-ref="6142II" data-ref-filename="6142II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="2539">2539</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col2 ref" href="#6142II" title='II' data-ref="6142II" data-ref-filename="6142II">II</a>)</td></tr>
<tr><th id="2540">2540</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6143ConstrainedCondReg" title='ConstrainedCondReg' data-ref="6143ConstrainedCondReg" data-ref-filename="6143ConstrainedCondReg">ConstrainedCondReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#6140CondRegIsKill" title='CondRegIsKill' data-ref="6140CondRegIsKill" data-ref-filename="6140CondRegIsKill">CondRegIsKill</a>))</td></tr>
<tr><th id="2541">2541</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="2542">2542</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>);</td></tr>
<tr><th id="2543">2543</th><td></td></tr>
<tr><th id="2544">2544</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" title='llvm::FastISel::finishCondBranch' data-ref="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_" data-ref-filename="_ZN4llvm8FastISel16finishCondBranchEPKNS_10BasicBlockEPNS_17MachineBasicBlockES5_">finishCondBranch</a>(<a class="local col5 ref" href="#6125BI" title='BI' data-ref="6125BI" data-ref-filename="6125BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>(), <a class="local col7 ref" href="#6127TBB" title='TBB' data-ref="6127TBB" data-ref-filename="6127TBB">TBB</a>, <a class="local col8 ref" href="#6128FBB" title='FBB' data-ref="6128FBB" data-ref-filename="6128FBB">FBB</a>);</td></tr>
<tr><th id="2545">2545</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2546">2546</th><td>}</td></tr>
<tr><th id="2547">2547</th><td></td></tr>
<tr><th id="2548">2548</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectIndirectBr' data-type='bool (anonymous namespace)::AArch64FastISel::selectIndirectBr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE">selectIndirectBr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="6144I" title='I' data-type='const llvm::Instruction *' data-ref="6144I" data-ref-filename="6144I">I</dfn>) {</td></tr>
<tr><th id="2549">2549</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::IndirectBrInst" title='llvm::IndirectBrInst' data-ref="llvm::IndirectBrInst" data-ref-filename="llvm..IndirectBrInst">IndirectBrInst</a> *<dfn class="local col5 decl" id="6145BI" title='BI' data-type='const llvm::IndirectBrInst *' data-ref="6145BI" data-ref-filename="6145BI">BI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::IndirectBrInst" title='llvm::IndirectBrInst' data-ref="llvm::IndirectBrInst" data-ref-filename="llvm..IndirectBrInst">IndirectBrInst</a>&gt;(<a class="local col4 ref" href="#6144I" title='I' data-ref="6144I" data-ref-filename="6144I">I</a>);</td></tr>
<tr><th id="2550">2550</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6146AddrReg" title='AddrReg' data-type='unsigned int' data-ref="6146AddrReg" data-ref-filename="6146AddrReg">AddrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#6145BI" title='BI' data-ref="6145BI" data-ref-filename="6145BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#3633" title='llvm::IndirectBrInst::getOperand' data-ref="_ZNK4llvm14IndirectBrInst10getOperandEj" data-ref-filename="_ZNK4llvm14IndirectBrInst10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2551">2551</th><td>  <b>if</b> (<a class="local col6 ref" href="#6146AddrReg" title='AddrReg' data-ref="6146AddrReg" data-ref-filename="6146AddrReg">AddrReg</a> == <var>0</var>)</td></tr>
<tr><th id="2552">2552</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2553">2553</th><td></td></tr>
<tr><th id="2554">2554</th><td>  <i>// Emit the indirect branch.</i></td></tr>
<tr><th id="2555">2555</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="6147II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6147II" data-ref-filename="6147II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BR" title='llvm::AArch64::BR' data-ref="llvm::AArch64::BR" data-ref-filename="llvm..AArch64..BR">BR</a>);</td></tr>
<tr><th id="2556">2556</th><td>  <a class="local col6 ref" href="#6146AddrReg" title='AddrReg' data-ref="6146AddrReg" data-ref-filename="6146AddrReg">AddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col7 ref" href="#6147II" title='II' data-ref="6147II" data-ref-filename="6147II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6146AddrReg" title='AddrReg' data-ref="6146AddrReg" data-ref-filename="6146AddrReg">AddrReg</a>,  <a class="local col7 ref" href="#6147II" title='II' data-ref="6147II" data-ref-filename="6147II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="2557">2557</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col7 ref" href="#6147II" title='II' data-ref="6147II" data-ref-filename="6147II">II</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6146AddrReg" title='AddrReg' data-ref="6146AddrReg" data-ref-filename="6146AddrReg">AddrReg</a>);</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td>  <i>// Make sure the CFG is up-to-date.</i></td></tr>
<tr><th id="2560">2560</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col8 decl" id="6148Succ" title='Succ' data-type='const llvm::BasicBlock *' data-ref="6148Succ" data-ref-filename="6148Succ">Succ</dfn> : <a class="local col5 ref" href="#6145BI" title='BI' data-ref="6145BI" data-ref-filename="6145BI">BI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm14IndirectBrInst10successorsEv" title='llvm::IndirectBrInst::successors' data-ref="_ZNK4llvm14IndirectBrInst10successorsEv" data-ref-filename="_ZNK4llvm14IndirectBrInst10successorsEv">successors</a>())</td></tr>
<tr><th id="2561">2561</th><td>    <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBBMap" title='llvm::FunctionLoweringInfo::MBBMap' data-ref="llvm::FunctionLoweringInfo::MBBMap" data-ref-filename="llvm..FunctionLoweringInfo..MBBMap">MBBMap</a><a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_" data-ref-filename="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col8 ref" href="#6148Succ" title='Succ' data-ref="6148Succ" data-ref-filename="6148Succ">Succ</a>]</a>);</td></tr>
<tr><th id="2562">2562</th><td></td></tr>
<tr><th id="2563">2563</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2564">2564</th><td>}</td></tr>
<tr><th id="2565">2565</th><td></td></tr>
<tr><th id="2566">2566</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectCmp' data-type='bool (anonymous namespace)::AArch64FastISel::selectCmp(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE">selectCmp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col9 decl" id="6149I" title='I' data-type='const llvm::Instruction *' data-ref="6149I" data-ref-filename="6149I">I</dfn>) {</td></tr>
<tr><th id="2567">2567</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a> *<dfn class="local col0 decl" id="6150CI" title='CI' data-type='const llvm::CmpInst *' data-ref="6150CI" data-ref-filename="6150CI">CI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>&gt;(<a class="local col9 ref" href="#6149I" title='I' data-ref="6149I" data-ref-filename="6149I">I</a>);</td></tr>
<tr><th id="2568">2568</th><td></td></tr>
<tr><th id="2569">2569</th><td>  <i>// Vectors of i1 are weird: bail out.</i></td></tr>
<tr><th id="2570">2570</th><td>  <b>if</b> (<a class="local col0 ref" href="#6150CI" title='CI' data-ref="6150CI" data-ref-filename="6150CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isVectorTyEv" title='llvm::Type::isVectorTy' data-ref="_ZNK4llvm4Type10isVectorTyEv" data-ref-filename="_ZNK4llvm4Type10isVectorTyEv">isVectorTy</a>())</td></tr>
<tr><th id="2571">2571</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>  <i>// Try to optimize or fold the cmp.</i></td></tr>
<tr><th id="2574">2574</th><td>  <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col1 decl" id="6151Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="6151Predicate" data-ref-filename="6151Predicate">Predicate</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" data-ref-filename="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col0 ref" href="#6150CI" title='CI' data-ref="6150CI" data-ref-filename="6150CI">CI</a>);</td></tr>
<tr><th id="2575">2575</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6152ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="2576">2576</th><td>  <b>switch</b> (<a class="local col1 ref" href="#6151Predicate" title='Predicate' data-ref="6151Predicate" data-ref-filename="6151Predicate">Predicate</a>) {</td></tr>
<tr><th id="2577">2577</th><td>  <b>default</b>:</td></tr>
<tr><th id="2578">2578</th><td>    <b>break</b>;</td></tr>
<tr><th id="2579">2579</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_FALSE" title='llvm::CmpInst::FCMP_FALSE' data-ref="llvm::CmpInst::FCMP_FALSE" data-ref-filename="llvm..CmpInst..FCMP_FALSE">FCMP_FALSE</a>:</td></tr>
<tr><th id="2580">2580</th><td>    <a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="2581">2581</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="2582">2582</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2583">2583</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="2584">2584</th><td>    <b>break</b>;</td></tr>
<tr><th id="2585">2585</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_TRUE" title='llvm::CmpInst::FCMP_TRUE' data-ref="llvm::CmpInst::FCMP_TRUE" data-ref-filename="llvm..CmpInst..FCMP_TRUE">FCMP_TRUE</a>:</td></tr>
<tr><th id="2586">2586</th><td>    <a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" title='(anonymous namespace)::AArch64FastISel::fastEmit_i' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm">fastEmit_i</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>, <var>1</var>);</td></tr>
<tr><th id="2587">2587</th><td>    <b>break</b>;</td></tr>
<tr><th id="2588">2588</th><td>  }</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>  <b>if</b> (<a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a>) {</td></tr>
<tr><th id="2591">2591</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col9 ref" href="#6149I" title='I' data-ref="6149I" data-ref-filename="6149I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2592">2592</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2593">2593</th><td>  }</td></tr>
<tr><th id="2594">2594</th><td></td></tr>
<tr><th id="2595">2595</th><td>  <i>// Emit the cmp.</i></td></tr>
<tr><th id="2596">2596</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" title='(anonymous namespace)::AArch64FastISel::emitCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b">emitCmp</a>(<a class="local col0 ref" href="#6150CI" title='CI' data-ref="6150CI" data-ref-filename="6150CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col0 ref" href="#6150CI" title='CI' data-ref="6150CI" data-ref-filename="6150CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col0 ref" href="#6150CI" title='CI' data-ref="6150CI" data-ref-filename="6150CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isUnsignedEv" title='llvm::CmpInst::isUnsigned' data-ref="_ZNK4llvm7CmpInst10isUnsignedEv" data-ref-filename="_ZNK4llvm7CmpInst10isUnsignedEv">isUnsigned</a>()))</td></tr>
<tr><th id="2597">2597</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2598">2598</th><td></td></tr>
<tr><th id="2599">2599</th><td>  <a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="2600">2600</th><td></td></tr>
<tr><th id="2601">2601</th><td>  <i>// FCMP_UEQ and FCMP_ONE cannot be checked with a single instruction. These</i></td></tr>
<tr><th id="2602">2602</th><td><i>  // condition codes are inverted, because they are used by CSINC.</i></td></tr>
<tr><th id="2603">2603</th><td>  <em>static</em> <em>unsigned</em> <dfn class="local col3 decl" id="6153CondCodeTable" title='CondCodeTable' data-type='unsigned int [2][2]' data-ref="6153CondCodeTable" data-ref-filename="6153CondCodeTable">CondCodeTable</dfn>[<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="2604">2604</th><td>    { <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>, <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VC" title='llvm::AArch64CC::VC' data-ref="llvm::AArch64CC::VC" data-ref-filename="llvm..AArch64CC..VC">VC</a> },</td></tr>
<tr><th id="2605">2605</th><td>    { <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::PL" title='llvm::AArch64CC::PL' data-ref="llvm::AArch64CC::PL" data-ref-filename="llvm..AArch64CC..PL">PL</a>, <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LE" title='llvm::AArch64CC::LE' data-ref="llvm::AArch64CC::LE" data-ref-filename="llvm..AArch64CC..LE">LE</a> }</td></tr>
<tr><th id="2606">2606</th><td>  };</td></tr>
<tr><th id="2607">2607</th><td>  <em>unsigned</em> *<dfn class="local col4 decl" id="6154CondCodes" title='CondCodes' data-type='unsigned int *' data-ref="6154CondCodes" data-ref-filename="6154CondCodes">CondCodes</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2608">2608</th><td>  <b>switch</b> (<a class="local col1 ref" href="#6151Predicate" title='Predicate' data-ref="6151Predicate" data-ref-filename="6151Predicate">Predicate</a>) {</td></tr>
<tr><th id="2609">2609</th><td>  <b>default</b>:</td></tr>
<tr><th id="2610">2610</th><td>    <b>break</b>;</td></tr>
<tr><th id="2611">2611</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="2612">2612</th><td>    <a class="local col4 ref" href="#6154CondCodes" title='CondCodes' data-ref="6154CondCodes" data-ref-filename="6154CondCodes">CondCodes</a> = &amp;<a class="local col3 ref" href="#6153CondCodeTable" title='CondCodeTable' data-ref="6153CondCodeTable" data-ref-filename="6153CondCodeTable">CondCodeTable</a>[<var>0</var>][<var>0</var>];</td></tr>
<tr><th id="2613">2613</th><td>    <b>break</b>;</td></tr>
<tr><th id="2614">2614</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="2615">2615</th><td>    <a class="local col4 ref" href="#6154CondCodes" title='CondCodes' data-ref="6154CondCodes" data-ref-filename="6154CondCodes">CondCodes</a> = &amp;<a class="local col3 ref" href="#6153CondCodeTable" title='CondCodeTable' data-ref="6153CondCodeTable" data-ref-filename="6153CondCodeTable">CondCodeTable</a>[<var>1</var>][<var>0</var>];</td></tr>
<tr><th id="2616">2616</th><td>    <b>break</b>;</td></tr>
<tr><th id="2617">2617</th><td>  }</td></tr>
<tr><th id="2618">2618</th><td></td></tr>
<tr><th id="2619">2619</th><td>  <b>if</b> (<a class="local col4 ref" href="#6154CondCodes" title='CondCodes' data-ref="6154CondCodes" data-ref-filename="6154CondCodes">CondCodes</a>) {</td></tr>
<tr><th id="2620">2620</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="6155TmpReg1" title='TmpReg1' data-type='unsigned int' data-ref="6155TmpReg1" data-ref-filename="6155TmpReg1">TmpReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="2621">2621</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>),</td></tr>
<tr><th id="2622">2622</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6155TmpReg1" title='TmpReg1' data-ref="6155TmpReg1" data-ref-filename="6155TmpReg1">TmpReg1</a>)</td></tr>
<tr><th id="2623">2623</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="2624">2624</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="2625">2625</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#6154CondCodes" title='CondCodes' data-ref="6154CondCodes" data-ref-filename="6154CondCodes">CondCodes</a>[<var>0</var>]);</td></tr>
<tr><th id="2626">2626</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>),</td></tr>
<tr><th id="2627">2627</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2628">2628</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6155TmpReg1" title='TmpReg1' data-ref="6155TmpReg1" data-ref-filename="6155TmpReg1">TmpReg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="2629">2629</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="2630">2630</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#6154CondCodes" title='CondCodes' data-ref="6154CondCodes" data-ref-filename="6154CondCodes">CondCodes</a>[<var>1</var>]);</td></tr>
<tr><th id="2631">2631</th><td></td></tr>
<tr><th id="2632">2632</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col9 ref" href="#6149I" title='I' data-ref="6149I" data-ref-filename="6149I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2633">2633</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2634">2634</th><td>  }</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>  <i>// Now set a register based on the comparison.</i></td></tr>
<tr><th id="2637">2637</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col6 decl" id="6156CC" title='CC' data-type='AArch64CC::CondCode' data-ref="6156CC" data-ref-filename="6156CC">CC</dfn> = <a class="tu ref fn" href="#_ZL12getCompareCCN4llvm7CmpInst9PredicateE" title='getCompareCC' data-use='c' data-ref="_ZL12getCompareCCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL12getCompareCCN4llvm7CmpInst9PredicateE">getCompareCC</a>(<a class="local col1 ref" href="#6151Predicate" title='Predicate' data-ref="6151Predicate" data-ref-filename="6151Predicate">Predicate</a>);</td></tr>
<tr><th id="2638">2638</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((CC != AArch64CC::AL) &amp;&amp; <q>"Unexpected condition code."</q>);</td></tr>
<tr><th id="2639">2639</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col7 decl" id="6157invertedCC" title='invertedCC' data-type='AArch64CC::CondCode' data-ref="6157invertedCC" data-ref-filename="6157invertedCC">invertedCC</dfn> = <a class="ref fn" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col6 ref" href="#6156CC" title='CC' data-ref="6156CC" data-ref-filename="6156CC">CC</a>);</td></tr>
<tr><th id="2640">2640</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>),</td></tr>
<tr><th id="2641">2641</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2642">2642</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="2643">2643</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="2644">2644</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#6157invertedCC" title='invertedCC' data-ref="6157invertedCC" data-ref-filename="6157invertedCC">invertedCC</a>);</td></tr>
<tr><th id="2645">2645</th><td></td></tr>
<tr><th id="2646">2646</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col9 ref" href="#6149I" title='I' data-ref="6149I" data-ref-filename="6149I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6152ResultReg" title='ResultReg' data-ref="6152ResultReg" data-ref-filename="6152ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2647">2647</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2648">2648</th><td>}</td></tr>
<tr><th id="2649">2649</th><td></td></tr>
<tr><th id="2650">2650</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE">/// Optimize selects of i1 if one of the operands has a 'true' or 'false'</i></td></tr>
<tr><th id="2651">2651</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE">/// value.</i></td></tr>
<tr><th id="2652">2652</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE" title='(anonymous namespace)::AArch64FastISel::optimizeSelect' data-type='bool (anonymous namespace)::AArch64FastISel::optimizeSelect(const llvm::SelectInst * SI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE">optimizeSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SelectInst" title='llvm::SelectInst' data-ref="llvm::SelectInst" data-ref-filename="llvm..SelectInst">SelectInst</a> *<dfn class="local col8 decl" id="6158SI" title='SI' data-type='const llvm::SelectInst *' data-ref="6158SI" data-ref-filename="6158SI">SI</dfn>) {</td></tr>
<tr><th id="2653">2653</th><td>  <b>if</b> (!<a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>1</var>))</td></tr>
<tr><th id="2654">2654</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col9 decl" id="6159Src1Val" title='Src1Val' data-type='const llvm::Value *' data-ref="6159Src1Val" data-ref-filename="6159Src1Val">Src1Val</dfn>, *<dfn class="local col0 decl" id="6160Src2Val" title='Src2Val' data-type='const llvm::Value *' data-ref="6160Src2Val" data-ref-filename="6160Src2Val">Src2Val</dfn>;</td></tr>
<tr><th id="2657">2657</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6161Opc" title='Opc' data-type='unsigned int' data-ref="6161Opc" data-ref-filename="6161Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="2658">2658</th><td>  <em>bool</em> <dfn class="local col2 decl" id="6162NeedExtraOp" title='NeedExtraOp' data-type='bool' data-ref="6162NeedExtraOp" data-ref-filename="6162NeedExtraOp">NeedExtraOp</dfn> = <b>false</b>;</td></tr>
<tr><th id="2659">2659</th><td>  <b>if</b> (<em>auto</em> *<dfn class="local col3 decl" id="6163CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="6163CI" data-ref-filename="6163CI"><a class="local col3 ref" href="#6163CI" title='CI' data-ref="6163CI" data-ref-filename="6163CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getTrueValueEv" title='llvm::SelectInst::getTrueValue' data-ref="_ZNK4llvm10SelectInst12getTrueValueEv" data-ref-filename="_ZNK4llvm10SelectInst12getTrueValueEv">getTrueValue</a>())) {</td></tr>
<tr><th id="2660">2660</th><td>    <b>if</b> (<a class="local col3 ref" href="#6163CI" title='CI' data-ref="6163CI" data-ref-filename="6163CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt5isOneEv" title='llvm::ConstantInt::isOne' data-ref="_ZNK4llvm11ConstantInt5isOneEv" data-ref-filename="_ZNK4llvm11ConstantInt5isOneEv">isOne</a>()) {</td></tr>
<tr><th id="2661">2661</th><td>      <a class="local col9 ref" href="#6159Src1Val" title='Src1Val' data-ref="6159Src1Val" data-ref-filename="6159Src1Val">Src1Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getConditionEv" title='llvm::SelectInst::getCondition' data-ref="_ZNK4llvm10SelectInst12getConditionEv" data-ref-filename="_ZNK4llvm10SelectInst12getConditionEv">getCondition</a>();</td></tr>
<tr><th id="2662">2662</th><td>      <a class="local col0 ref" href="#6160Src2Val" title='Src2Val' data-ref="6160Src2Val" data-ref-filename="6160Src2Val">Src2Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst13getFalseValueEv" title='llvm::SelectInst::getFalseValue' data-ref="_ZNK4llvm10SelectInst13getFalseValueEv" data-ref-filename="_ZNK4llvm10SelectInst13getFalseValueEv">getFalseValue</a>();</td></tr>
<tr><th id="2663">2663</th><td>      <a class="local col1 ref" href="#6161Opc" title='Opc' data-ref="6161Opc" data-ref-filename="6161Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrr" title='llvm::AArch64::ORRWrr' data-ref="llvm::AArch64::ORRWrr" data-ref-filename="llvm..AArch64..ORRWrr">ORRWrr</a>;</td></tr>
<tr><th id="2664">2664</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2665">2665</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CI-&gt;isZero());</td></tr>
<tr><th id="2666">2666</th><td>      <a class="local col9 ref" href="#6159Src1Val" title='Src1Val' data-ref="6159Src1Val" data-ref-filename="6159Src1Val">Src1Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst13getFalseValueEv" title='llvm::SelectInst::getFalseValue' data-ref="_ZNK4llvm10SelectInst13getFalseValueEv" data-ref-filename="_ZNK4llvm10SelectInst13getFalseValueEv">getFalseValue</a>();</td></tr>
<tr><th id="2667">2667</th><td>      <a class="local col0 ref" href="#6160Src2Val" title='Src2Val' data-ref="6160Src2Val" data-ref-filename="6160Src2Val">Src2Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getConditionEv" title='llvm::SelectInst::getCondition' data-ref="_ZNK4llvm10SelectInst12getConditionEv" data-ref-filename="_ZNK4llvm10SelectInst12getConditionEv">getCondition</a>();</td></tr>
<tr><th id="2668">2668</th><td>      <a class="local col1 ref" href="#6161Opc" title='Opc' data-ref="6161Opc" data-ref-filename="6161Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BICWrr" title='llvm::AArch64::BICWrr' data-ref="llvm::AArch64::BICWrr" data-ref-filename="llvm..AArch64..BICWrr">BICWrr</a>;</td></tr>
<tr><th id="2669">2669</th><td>    }</td></tr>
<tr><th id="2670">2670</th><td>  } <b>else</b> <b>if</b> (<em>auto</em> *<dfn class="local col4 decl" id="6164CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="6164CI" data-ref-filename="6164CI"><a class="local col4 ref" href="#6164CI" title='CI' data-ref="6164CI" data-ref-filename="6164CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst13getFalseValueEv" title='llvm::SelectInst::getFalseValue' data-ref="_ZNK4llvm10SelectInst13getFalseValueEv" data-ref-filename="_ZNK4llvm10SelectInst13getFalseValueEv">getFalseValue</a>())) {</td></tr>
<tr><th id="2671">2671</th><td>    <b>if</b> (<a class="local col4 ref" href="#6164CI" title='CI' data-ref="6164CI" data-ref-filename="6164CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt5isOneEv" title='llvm::ConstantInt::isOne' data-ref="_ZNK4llvm11ConstantInt5isOneEv" data-ref-filename="_ZNK4llvm11ConstantInt5isOneEv">isOne</a>()) {</td></tr>
<tr><th id="2672">2672</th><td>      <a class="local col9 ref" href="#6159Src1Val" title='Src1Val' data-ref="6159Src1Val" data-ref-filename="6159Src1Val">Src1Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getConditionEv" title='llvm::SelectInst::getCondition' data-ref="_ZNK4llvm10SelectInst12getConditionEv" data-ref-filename="_ZNK4llvm10SelectInst12getConditionEv">getCondition</a>();</td></tr>
<tr><th id="2673">2673</th><td>      <a class="local col0 ref" href="#6160Src2Val" title='Src2Val' data-ref="6160Src2Val" data-ref-filename="6160Src2Val">Src2Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getTrueValueEv" title='llvm::SelectInst::getTrueValue' data-ref="_ZNK4llvm10SelectInst12getTrueValueEv" data-ref-filename="_ZNK4llvm10SelectInst12getTrueValueEv">getTrueValue</a>();</td></tr>
<tr><th id="2674">2674</th><td>      <a class="local col1 ref" href="#6161Opc" title='Opc' data-ref="6161Opc" data-ref-filename="6161Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ORRWrr" title='llvm::AArch64::ORRWrr' data-ref="llvm::AArch64::ORRWrr" data-ref-filename="llvm..AArch64..ORRWrr">ORRWrr</a>;</td></tr>
<tr><th id="2675">2675</th><td>      <a class="local col2 ref" href="#6162NeedExtraOp" title='NeedExtraOp' data-ref="6162NeedExtraOp" data-ref-filename="6162NeedExtraOp">NeedExtraOp</a> = <b>true</b>;</td></tr>
<tr><th id="2676">2676</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2677">2677</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(CI-&gt;isZero());</td></tr>
<tr><th id="2678">2678</th><td>      <a class="local col9 ref" href="#6159Src1Val" title='Src1Val' data-ref="6159Src1Val" data-ref-filename="6159Src1Val">Src1Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getConditionEv" title='llvm::SelectInst::getCondition' data-ref="_ZNK4llvm10SelectInst12getConditionEv" data-ref-filename="_ZNK4llvm10SelectInst12getConditionEv">getCondition</a>();</td></tr>
<tr><th id="2679">2679</th><td>      <a class="local col0 ref" href="#6160Src2Val" title='Src2Val' data-ref="6160Src2Val" data-ref-filename="6160Src2Val">Src2Val</a> = <a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getTrueValueEv" title='llvm::SelectInst::getTrueValue' data-ref="_ZNK4llvm10SelectInst12getTrueValueEv" data-ref-filename="_ZNK4llvm10SelectInst12getTrueValueEv">getTrueValue</a>();</td></tr>
<tr><th id="2680">2680</th><td>      <a class="local col1 ref" href="#6161Opc" title='Opc' data-ref="6161Opc" data-ref-filename="6161Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDWrr" title='llvm::AArch64::ANDWrr' data-ref="llvm::AArch64::ANDWrr" data-ref-filename="llvm..AArch64..ANDWrr">ANDWrr</a>;</td></tr>
<tr><th id="2681">2681</th><td>    }</td></tr>
<tr><th id="2682">2682</th><td>  }</td></tr>
<tr><th id="2683">2683</th><td></td></tr>
<tr><th id="2684">2684</th><td>  <b>if</b> (!<a class="local col1 ref" href="#6161Opc" title='Opc' data-ref="6161Opc" data-ref-filename="6161Opc">Opc</a>)</td></tr>
<tr><th id="2685">2685</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2686">2686</th><td></td></tr>
<tr><th id="2687">2687</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6165Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="6165Src1Reg" data-ref-filename="6165Src1Reg">Src1Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col9 ref" href="#6159Src1Val" title='Src1Val' data-ref="6159Src1Val" data-ref-filename="6159Src1Val">Src1Val</a>);</td></tr>
<tr><th id="2688">2688</th><td>  <b>if</b> (!<a class="local col5 ref" href="#6165Src1Reg" title='Src1Reg' data-ref="6165Src1Reg" data-ref-filename="6165Src1Reg">Src1Reg</a>)</td></tr>
<tr><th id="2689">2689</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2690">2690</th><td>  <em>bool</em> <dfn class="local col6 decl" id="6166Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="6166Src1IsKill" data-ref-filename="6166Src1IsKill">Src1IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col9 ref" href="#6159Src1Val" title='Src1Val' data-ref="6159Src1Val" data-ref-filename="6159Src1Val">Src1Val</a>);</td></tr>
<tr><th id="2691">2691</th><td></td></tr>
<tr><th id="2692">2692</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6167Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="6167Src2Reg" data-ref-filename="6167Src2Reg">Src2Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#6160Src2Val" title='Src2Val' data-ref="6160Src2Val" data-ref-filename="6160Src2Val">Src2Val</a>);</td></tr>
<tr><th id="2693">2693</th><td>  <b>if</b> (!<a class="local col7 ref" href="#6167Src2Reg" title='Src2Reg' data-ref="6167Src2Reg" data-ref-filename="6167Src2Reg">Src2Reg</a>)</td></tr>
<tr><th id="2694">2694</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2695">2695</th><td>  <em>bool</em> <dfn class="local col8 decl" id="6168Src2IsKill" title='Src2IsKill' data-type='bool' data-ref="6168Src2IsKill" data-ref-filename="6168Src2IsKill">Src2IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col0 ref" href="#6160Src2Val" title='Src2Val' data-ref="6160Src2Val" data-ref-filename="6160Src2Val">Src2Val</a>);</td></tr>
<tr><th id="2696">2696</th><td></td></tr>
<tr><th id="2697">2697</th><td>  <b>if</b> (<a class="local col2 ref" href="#6162NeedExtraOp" title='NeedExtraOp' data-ref="6162NeedExtraOp" data-ref-filename="6162NeedExtraOp">NeedExtraOp</a>) {</td></tr>
<tr><th id="2698">2698</th><td>    <a class="local col5 ref" href="#6165Src1Reg" title='Src1Reg' data-ref="6165Src1Reg" data-ref-filename="6165Src1Reg">Src1Reg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitLogicalOp_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16emitLogicalOp_riEjN4llvm3MVTEjbm">emitLogicalOp_ri</a>(<span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::XOR" title='llvm::ISD::XOR' data-ref="llvm::ISD::XOR" data-ref-filename="llvm..ISD..XOR">XOR</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col5 ref" href="#6165Src1Reg" title='Src1Reg' data-ref="6165Src1Reg" data-ref-filename="6165Src1Reg">Src1Reg</a>, <a class="local col6 ref" href="#6166Src1IsKill" title='Src1IsKill' data-ref="6166Src1IsKill" data-ref-filename="6166Src1IsKill">Src1IsKill</a>, <var>1</var>);</td></tr>
<tr><th id="2699">2699</th><td>    <a class="local col6 ref" href="#6166Src1IsKill" title='Src1IsKill' data-ref="6166Src1IsKill" data-ref-filename="6166Src1IsKill">Src1IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="2700">2700</th><td>  }</td></tr>
<tr><th id="2701">2701</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6169ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6169ResultReg" data-ref-filename="6169ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" data-ref-filename="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col1 ref" href="#6161Opc" title='Opc' data-ref="6161Opc" data-ref-filename="6161Opc">Opc</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <a class="local col5 ref" href="#6165Src1Reg" title='Src1Reg' data-ref="6165Src1Reg" data-ref-filename="6165Src1Reg">Src1Reg</a>,</td></tr>
<tr><th id="2702">2702</th><td>                                       <a class="local col6 ref" href="#6166Src1IsKill" title='Src1IsKill' data-ref="6166Src1IsKill" data-ref-filename="6166Src1IsKill">Src1IsKill</a>, <a class="local col7 ref" href="#6167Src2Reg" title='Src2Reg' data-ref="6167Src2Reg" data-ref-filename="6167Src2Reg">Src2Reg</a>, <a class="local col8 ref" href="#6168Src2IsKill" title='Src2IsKill' data-ref="6168Src2IsKill" data-ref-filename="6168Src2IsKill">Src2IsKill</a>);</td></tr>
<tr><th id="2703">2703</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col8 ref" href="#6158SI" title='SI' data-ref="6158SI" data-ref-filename="6158SI">SI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6169ResultReg" title='ResultReg' data-ref="6169ResultReg" data-ref-filename="6169ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2704">2704</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2705">2705</th><td>}</td></tr>
<tr><th id="2706">2706</th><td></td></tr>
<tr><th id="2707">2707</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectSelect' data-type='bool (anonymous namespace)::AArch64FastISel::selectSelect(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE">selectSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col0 decl" id="6170I" title='I' data-type='const llvm::Instruction *' data-ref="6170I" data-ref-filename="6170I">I</dfn>) {</td></tr>
<tr><th id="2708">2708</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isa&lt;SelectInst&gt;(I) &amp;&amp; <q>"Expected a select instruction."</q>);</td></tr>
<tr><th id="2709">2709</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col1 decl" id="6171VT" title='VT' data-type='llvm::MVT' data-ref="6171VT" data-ref-filename="6171VT">VT</dfn>;</td></tr>
<tr><th id="2710">2710</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col0 ref" href="#6170I" title='I' data-ref="6170I" data-ref-filename="6170I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col1 ref" href="#6171VT" title='VT' data-ref="6171VT" data-ref-filename="6171VT">VT</a></span>))</td></tr>
<tr><th id="2711">2711</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2712">2712</th><td></td></tr>
<tr><th id="2713">2713</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6172Opc" title='Opc' data-type='unsigned int' data-ref="6172Opc" data-ref-filename="6172Opc">Opc</dfn>;</td></tr>
<tr><th id="2714">2714</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="6173RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6173RC" data-ref-filename="6173RC">RC</dfn>;</td></tr>
<tr><th id="2715">2715</th><td>  <b>switch</b> (<a class="local col1 ref" href="#6171VT" title='VT' data-ref="6171VT" data-ref-filename="6171VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="2716">2716</th><td>  <b>default</b>:</td></tr>
<tr><th id="2717">2717</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2718">2718</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:</td></tr>
<tr><th id="2719">2719</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="2720">2720</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="2721">2721</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:</td></tr>
<tr><th id="2722">2722</th><td>    <a class="local col2 ref" href="#6172Opc" title='Opc' data-ref="6172Opc" data-ref-filename="6172Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELWr" title='llvm::AArch64::CSELWr' data-ref="llvm::AArch64::CSELWr" data-ref-filename="llvm..AArch64..CSELWr">CSELWr</a>;</td></tr>
<tr><th id="2723">2723</th><td>    <a class="local col3 ref" href="#6173RC" title='RC' data-ref="6173RC" data-ref-filename="6173RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="2724">2724</th><td>    <b>break</b>;</td></tr>
<tr><th id="2725">2725</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="2726">2726</th><td>    <a class="local col2 ref" href="#6172Opc" title='Opc' data-ref="6172Opc" data-ref-filename="6172Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELXr" title='llvm::AArch64::CSELXr' data-ref="llvm::AArch64::CSELXr" data-ref-filename="llvm..AArch64..CSELXr">CSELXr</a>;</td></tr>
<tr><th id="2727">2727</th><td>    <a class="local col3 ref" href="#6173RC" title='RC' data-ref="6173RC" data-ref-filename="6173RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="2728">2728</th><td>    <b>break</b>;</td></tr>
<tr><th id="2729">2729</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>:</td></tr>
<tr><th id="2730">2730</th><td>    <a class="local col2 ref" href="#6172Opc" title='Opc' data-ref="6172Opc" data-ref-filename="6172Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELSrrr" title='llvm::AArch64::FCSELSrrr' data-ref="llvm::AArch64::FCSELSrrr" data-ref-filename="llvm..AArch64..FCSELSrrr">FCSELSrrr</a>;</td></tr>
<tr><th id="2731">2731</th><td>    <a class="local col3 ref" href="#6173RC" title='RC' data-ref="6173RC" data-ref-filename="6173RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="2732">2732</th><td>    <b>break</b>;</td></tr>
<tr><th id="2733">2733</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>:</td></tr>
<tr><th id="2734">2734</th><td>    <a class="local col2 ref" href="#6172Opc" title='Opc' data-ref="6172Opc" data-ref-filename="6172Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCSELDrrr" title='llvm::AArch64::FCSELDrrr' data-ref="llvm::AArch64::FCSELDrrr" data-ref-filename="llvm..AArch64..FCSELDrrr">FCSELDrrr</a>;</td></tr>
<tr><th id="2735">2735</th><td>    <a class="local col3 ref" href="#6173RC" title='RC' data-ref="6173RC" data-ref-filename="6173RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="2736">2736</th><td>    <b>break</b>;</td></tr>
<tr><th id="2737">2737</th><td>  }</td></tr>
<tr><th id="2738">2738</th><td></td></tr>
<tr><th id="2739">2739</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SelectInst" title='llvm::SelectInst' data-ref="llvm::SelectInst" data-ref-filename="llvm..SelectInst">SelectInst</a> *<dfn class="local col4 decl" id="6174SI" title='SI' data-type='const llvm::SelectInst *' data-ref="6174SI" data-ref-filename="6174SI">SI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SelectInst" title='llvm::SelectInst' data-ref="llvm::SelectInst" data-ref-filename="llvm..SelectInst">SelectInst</a>&gt;(<a class="local col0 ref" href="#6170I" title='I' data-ref="6170I" data-ref-filename="6170I">I</a>);</td></tr>
<tr><th id="2740">2740</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col5 decl" id="6175Cond" title='Cond' data-type='const llvm::Value *' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</dfn> = <a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getConditionEv" title='llvm::SelectInst::getCondition' data-ref="_ZNK4llvm10SelectInst12getConditionEv" data-ref-filename="_ZNK4llvm10SelectInst12getConditionEv">getCondition</a>();</td></tr>
<tr><th id="2741">2741</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col6 decl" id="6176CC" title='CC' data-type='AArch64CC::CondCode' data-ref="6176CC" data-ref-filename="6176CC">CC</dfn> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="2742">2742</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col7 decl" id="6177ExtraCC" title='ExtraCC' data-type='AArch64CC::CondCode' data-ref="6177ExtraCC" data-ref-filename="6177ExtraCC">ExtraCC</dfn> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>;</td></tr>
<tr><th id="2743">2743</th><td></td></tr>
<tr><th id="2744">2744</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE" title='(anonymous namespace)::AArch64FastISel::optimizeSelect' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14optimizeSelectEPKN4llvm10SelectInstE">optimizeSelect</a>(<a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>))</td></tr>
<tr><th id="2745">2745</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2746">2746</th><td></td></tr>
<tr><th id="2747">2747</th><td>  <i>// Try to pickup the flags, so we don't have to emit another compare.</i></td></tr>
<tr><th id="2748">2748</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::AArch64FastISel::foldXALUIntrinsic' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldXALUIntrinsic</a>(<span class='refarg'><a class="local col6 ref" href="#6176CC" title='CC' data-ref="6176CC" data-ref-filename="6176CC">CC</a></span>, <a class="local col0 ref" href="#6170I" title='I' data-ref="6170I" data-ref-filename="6170I">I</a>, <a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>)) {</td></tr>
<tr><th id="2749">2749</th><td>    <i>// Fake request the condition to force emission of the XALU intrinsic.</i></td></tr>
<tr><th id="2750">2750</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="6178CondReg" title='CondReg' data-type='unsigned int' data-ref="6178CondReg" data-ref-filename="6178CondReg">CondReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>);</td></tr>
<tr><th id="2751">2751</th><td>    <b>if</b> (!<a class="local col8 ref" href="#6178CondReg" title='CondReg' data-ref="6178CondReg" data-ref-filename="6178CondReg">CondReg</a>)</td></tr>
<tr><th id="2752">2752</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2753">2753</th><td>  } <b>else</b> <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>&gt;(<a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>) &amp;&amp; <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>&gt;(<a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>() &amp;&amp;</td></tr>
<tr><th id="2754">2754</th><td>             <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>)) {</td></tr>
<tr><th id="2755">2755</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="6179Cmp" title='Cmp' data-type='const llvm::CmpInst *' data-ref="6179Cmp" data-ref-filename="6179Cmp">Cmp</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>&gt;(<a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>);</td></tr>
<tr><th id="2756">2756</th><td>    <i>// Try to optimize or fold the cmp.</i></td></tr>
<tr><th id="2757">2757</th><td>    <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col0 decl" id="6180Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="6180Predicate" data-ref-filename="6180Predicate">Predicate</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" title='llvm::FastISel::optimizeCmpPredicate' data-ref="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE" data-ref-filename="_ZNK4llvm8FastISel20optimizeCmpPredicateEPKNS_7CmpInstE">optimizeCmpPredicate</a>(<a class="local col9 ref" href="#6179Cmp" title='Cmp' data-ref="6179Cmp" data-ref-filename="6179Cmp">Cmp</a>);</td></tr>
<tr><th id="2758">2758</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col1 decl" id="6181FoldSelect" title='FoldSelect' data-type='const llvm::Value *' data-ref="6181FoldSelect" data-ref-filename="6181FoldSelect">FoldSelect</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2759">2759</th><td>    <b>switch</b> (<a class="local col0 ref" href="#6180Predicate" title='Predicate' data-ref="6180Predicate" data-ref-filename="6180Predicate">Predicate</a>) {</td></tr>
<tr><th id="2760">2760</th><td>    <b>default</b>:</td></tr>
<tr><th id="2761">2761</th><td>      <b>break</b>;</td></tr>
<tr><th id="2762">2762</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_FALSE" title='llvm::CmpInst::FCMP_FALSE' data-ref="llvm::CmpInst::FCMP_FALSE" data-ref-filename="llvm..CmpInst..FCMP_FALSE">FCMP_FALSE</a>:</td></tr>
<tr><th id="2763">2763</th><td>      <a class="local col1 ref" href="#6181FoldSelect" title='FoldSelect' data-ref="6181FoldSelect" data-ref-filename="6181FoldSelect">FoldSelect</a> = <a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst13getFalseValueEv" title='llvm::SelectInst::getFalseValue' data-ref="_ZNK4llvm10SelectInst13getFalseValueEv" data-ref-filename="_ZNK4llvm10SelectInst13getFalseValueEv">getFalseValue</a>();</td></tr>
<tr><th id="2764">2764</th><td>      <b>break</b>;</td></tr>
<tr><th id="2765">2765</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_TRUE" title='llvm::CmpInst::FCMP_TRUE' data-ref="llvm::CmpInst::FCMP_TRUE" data-ref-filename="llvm..CmpInst..FCMP_TRUE">FCMP_TRUE</a>:</td></tr>
<tr><th id="2766">2766</th><td>      <a class="local col1 ref" href="#6181FoldSelect" title='FoldSelect' data-ref="6181FoldSelect" data-ref-filename="6181FoldSelect">FoldSelect</a> = <a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getTrueValueEv" title='llvm::SelectInst::getTrueValue' data-ref="_ZNK4llvm10SelectInst12getTrueValueEv" data-ref-filename="_ZNK4llvm10SelectInst12getTrueValueEv">getTrueValue</a>();</td></tr>
<tr><th id="2767">2767</th><td>      <b>break</b>;</td></tr>
<tr><th id="2768">2768</th><td>    }</td></tr>
<tr><th id="2769">2769</th><td></td></tr>
<tr><th id="2770">2770</th><td>    <b>if</b> (<a class="local col1 ref" href="#6181FoldSelect" title='FoldSelect' data-ref="6181FoldSelect" data-ref-filename="6181FoldSelect">FoldSelect</a>) {</td></tr>
<tr><th id="2771">2771</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="6182SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6182SrcReg" data-ref-filename="6182SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#6181FoldSelect" title='FoldSelect' data-ref="6181FoldSelect" data-ref-filename="6181FoldSelect">FoldSelect</a>);</td></tr>
<tr><th id="2772">2772</th><td>      <b>if</b> (!<a class="local col2 ref" href="#6182SrcReg" title='SrcReg' data-ref="6182SrcReg" data-ref-filename="6182SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2773">2773</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2774">2774</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="6183UseReg" title='UseReg' data-type='unsigned int' data-ref="6183UseReg" data-ref-filename="6183UseReg">UseReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" title='llvm::FastISel::lookUpRegForValue' data-ref="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE">lookUpRegForValue</a>(<a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>);</td></tr>
<tr><th id="2775">2775</th><td>      <b>if</b> (<a class="local col3 ref" href="#6183UseReg" title='UseReg' data-ref="6183UseReg" data-ref-filename="6183UseReg">UseReg</a>)</td></tr>
<tr><th id="2776">2776</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6183UseReg" title='UseReg' data-ref="6183UseReg" data-ref-filename="6183UseReg">UseReg</a>);</td></tr>
<tr><th id="2777">2777</th><td></td></tr>
<tr><th id="2778">2778</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col0 ref" href="#6170I" title='I' data-ref="6170I" data-ref-filename="6170I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6182SrcReg" title='SrcReg' data-ref="6182SrcReg" data-ref-filename="6182SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2779">2779</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2780">2780</th><td>    }</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td>    <i>// Emit the cmp.</i></td></tr>
<tr><th id="2783">2783</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" title='(anonymous namespace)::AArch64FastISel::emitCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitCmpEPKN4llvm5ValueES4_b">emitCmp</a>(<a class="local col9 ref" href="#6179Cmp" title='Cmp' data-ref="6179Cmp" data-ref-filename="6179Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col9 ref" href="#6179Cmp" title='Cmp' data-ref="6179Cmp" data-ref-filename="6179Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#910" title='llvm::CmpInst::getOperand' data-ref="_ZNK4llvm7CmpInst10getOperandEj" data-ref-filename="_ZNK4llvm7CmpInst10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col9 ref" href="#6179Cmp" title='Cmp' data-ref="6179Cmp" data-ref-filename="6179Cmp">Cmp</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm7CmpInst10isUnsignedEv" title='llvm::CmpInst::isUnsigned' data-ref="_ZNK4llvm7CmpInst10isUnsignedEv" data-ref-filename="_ZNK4llvm7CmpInst10isUnsignedEv">isUnsigned</a>()))</td></tr>
<tr><th id="2784">2784</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2785">2785</th><td></td></tr>
<tr><th id="2786">2786</th><td>    <i>// FCMP_UEQ and FCMP_ONE cannot be checked with a single select instruction.</i></td></tr>
<tr><th id="2787">2787</th><td>    <a class="local col6 ref" href="#6176CC" title='CC' data-ref="6176CC" data-ref-filename="6176CC">CC</a> = <a class="tu ref fn" href="#_ZL12getCompareCCN4llvm7CmpInst9PredicateE" title='getCompareCC' data-use='c' data-ref="_ZL12getCompareCCN4llvm7CmpInst9PredicateE" data-ref-filename="_ZL12getCompareCCN4llvm7CmpInst9PredicateE">getCompareCC</a>(<a class="local col0 ref" href="#6180Predicate" title='Predicate' data-ref="6180Predicate" data-ref-filename="6180Predicate">Predicate</a>);</td></tr>
<tr><th id="2788">2788</th><td>    <b>switch</b> (<a class="local col0 ref" href="#6180Predicate" title='Predicate' data-ref="6180Predicate" data-ref-filename="6180Predicate">Predicate</a>) {</td></tr>
<tr><th id="2789">2789</th><td>    <b>default</b>:</td></tr>
<tr><th id="2790">2790</th><td>      <b>break</b>;</td></tr>
<tr><th id="2791">2791</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a>:</td></tr>
<tr><th id="2792">2792</th><td>      <a class="local col7 ref" href="#6177ExtraCC" title='ExtraCC' data-ref="6177ExtraCC" data-ref-filename="6177ExtraCC">ExtraCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::EQ" title='llvm::AArch64CC::EQ' data-ref="llvm::AArch64CC::EQ" data-ref-filename="llvm..AArch64CC..EQ">EQ</a>;</td></tr>
<tr><th id="2793">2793</th><td>      <a class="local col6 ref" href="#6176CC" title='CC' data-ref="6176CC" data-ref-filename="6176CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="2794">2794</th><td>      <b>break</b>;</td></tr>
<tr><th id="2795">2795</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>:</td></tr>
<tr><th id="2796">2796</th><td>      <a class="local col7 ref" href="#6177ExtraCC" title='ExtraCC' data-ref="6177ExtraCC" data-ref-filename="6177ExtraCC">ExtraCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::MI" title='llvm::AArch64CC::MI' data-ref="llvm::AArch64CC::MI" data-ref-filename="llvm..AArch64CC..MI">MI</a>;</td></tr>
<tr><th id="2797">2797</th><td>      <a class="local col6 ref" href="#6176CC" title='CC' data-ref="6176CC" data-ref-filename="6176CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::GT" title='llvm::AArch64CC::GT' data-ref="llvm::AArch64CC::GT" data-ref-filename="llvm..AArch64CC..GT">GT</a>;</td></tr>
<tr><th id="2798">2798</th><td>      <b>break</b>;</td></tr>
<tr><th id="2799">2799</th><td>    }</td></tr>
<tr><th id="2800">2800</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((CC != AArch64CC::AL) &amp;&amp; <q>"Unexpected condition code."</q>);</td></tr>
<tr><th id="2801">2801</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2802">2802</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="6184CondReg" title='CondReg' data-type='unsigned int' data-ref="6184CondReg" data-ref-filename="6184CondReg">CondReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>);</td></tr>
<tr><th id="2803">2803</th><td>    <b>if</b> (!<a class="local col4 ref" href="#6184CondReg" title='CondReg' data-ref="6184CondReg" data-ref-filename="6184CondReg">CondReg</a>)</td></tr>
<tr><th id="2804">2804</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2805">2805</th><td>    <em>bool</em> <dfn class="local col5 decl" id="6185CondIsKill" title='CondIsKill' data-type='bool' data-ref="6185CondIsKill" data-ref-filename="6185CondIsKill">CondIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col5 ref" href="#6175Cond" title='Cond' data-ref="6175Cond" data-ref-filename="6175Cond">Cond</a>);</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="6186II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6186II" data-ref-filename="6186II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ANDSWri" title='llvm::AArch64::ANDSWri' data-ref="llvm::AArch64::ANDSWri" data-ref-filename="llvm..AArch64..ANDSWri">ANDSWri</a>);</td></tr>
<tr><th id="2808">2808</th><td>    <a class="local col4 ref" href="#6184CondReg" title='CondReg' data-ref="6184CondReg" data-ref-filename="6184CondReg">CondReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col6 ref" href="#6186II" title='II' data-ref="6186II" data-ref-filename="6186II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6184CondReg" title='CondReg' data-ref="6184CondReg" data-ref-filename="6184CondReg">CondReg</a>, <var>1</var>);</td></tr>
<tr><th id="2809">2809</th><td></td></tr>
<tr><th id="2810">2810</th><td>    <i>// Emit a TST instruction (ANDS wzr, reg, #imm).</i></td></tr>
<tr><th id="2811">2811</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col6 ref" href="#6186II" title='II' data-ref="6186II" data-ref-filename="6186II">II</a>,</td></tr>
<tr><th id="2812">2812</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="2813">2813</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6184CondReg" title='CondReg' data-ref="6184CondReg" data-ref-filename="6184CondReg">CondReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#6185CondIsKill" title='CondIsKill' data-ref="6185CondIsKill" data-ref-filename="6185CondIsKill">CondIsKill</a>))</td></tr>
<tr><th id="2814">2814</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64_AM::</span><a class="ref fn" href="MCTargetDesc/AArch64AddressingModes.h.html#_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" title='llvm::AArch64_AM::encodeLogicalImmediate' data-ref="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj" data-ref-filename="_ZN4llvm10AArch64_AML22encodeLogicalImmediateEmj">encodeLogicalImmediate</a>(<var>1</var>, <var>32</var>));</td></tr>
<tr><th id="2815">2815</th><td>  }</td></tr>
<tr><th id="2816">2816</th><td></td></tr>
<tr><th id="2817">2817</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6187Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="6187Src1Reg" data-ref-filename="6187Src1Reg">Src1Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getTrueValueEv" title='llvm::SelectInst::getTrueValue' data-ref="_ZNK4llvm10SelectInst12getTrueValueEv" data-ref-filename="_ZNK4llvm10SelectInst12getTrueValueEv">getTrueValue</a>());</td></tr>
<tr><th id="2818">2818</th><td>  <em>bool</em> <dfn class="local col8 decl" id="6188Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="6188Src1IsKill" data-ref-filename="6188Src1IsKill">Src1IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst12getTrueValueEv" title='llvm::SelectInst::getTrueValue' data-ref="_ZNK4llvm10SelectInst12getTrueValueEv" data-ref-filename="_ZNK4llvm10SelectInst12getTrueValueEv">getTrueValue</a>());</td></tr>
<tr><th id="2819">2819</th><td></td></tr>
<tr><th id="2820">2820</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6189Src2Reg" title='Src2Reg' data-type='unsigned int' data-ref="6189Src2Reg" data-ref-filename="6189Src2Reg">Src2Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst13getFalseValueEv" title='llvm::SelectInst::getFalseValue' data-ref="_ZNK4llvm10SelectInst13getFalseValueEv" data-ref-filename="_ZNK4llvm10SelectInst13getFalseValueEv">getFalseValue</a>());</td></tr>
<tr><th id="2821">2821</th><td>  <em>bool</em> <dfn class="local col0 decl" id="6190Src2IsKill" title='Src2IsKill' data-type='bool' data-ref="6190Src2IsKill" data-ref-filename="6190Src2IsKill">Src2IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#6174SI" title='SI' data-ref="6174SI" data-ref-filename="6174SI">SI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm10SelectInst13getFalseValueEv" title='llvm::SelectInst::getFalseValue' data-ref="_ZNK4llvm10SelectInst13getFalseValueEv" data-ref-filename="_ZNK4llvm10SelectInst13getFalseValueEv">getFalseValue</a>());</td></tr>
<tr><th id="2822">2822</th><td></td></tr>
<tr><th id="2823">2823</th><td>  <b>if</b> (!<a class="local col7 ref" href="#6187Src1Reg" title='Src1Reg' data-ref="6187Src1Reg" data-ref-filename="6187Src1Reg">Src1Reg</a> || !<a class="local col9 ref" href="#6189Src2Reg" title='Src2Reg' data-ref="6189Src2Reg" data-ref-filename="6189Src2Reg">Src2Reg</a>)</td></tr>
<tr><th id="2824">2824</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2825">2825</th><td></td></tr>
<tr><th id="2826">2826</th><td>  <b>if</b> (<a class="local col7 ref" href="#6177ExtraCC" title='ExtraCC' data-ref="6177ExtraCC" data-ref-filename="6177ExtraCC">ExtraCC</a> != <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::AL" title='llvm::AArch64CC::AL' data-ref="llvm::AArch64CC::AL" data-ref-filename="llvm..AArch64CC..AL">AL</a>) {</td></tr>
<tr><th id="2827">2827</th><td>    <a class="local col9 ref" href="#6189Src2Reg" title='Src2Reg' data-ref="6189Src2Reg" data-ref-filename="6189Src2Reg">Src2Reg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col2 ref" href="#6172Opc" title='Opc' data-ref="6172Opc" data-ref-filename="6172Opc">Opc</a>, <a class="local col3 ref" href="#6173RC" title='RC' data-ref="6173RC" data-ref-filename="6173RC">RC</a>, <a class="local col7 ref" href="#6187Src1Reg" title='Src1Reg' data-ref="6187Src1Reg" data-ref-filename="6187Src1Reg">Src1Reg</a>, <a class="local col8 ref" href="#6188Src1IsKill" title='Src1IsKill' data-ref="6188Src1IsKill" data-ref-filename="6188Src1IsKill">Src1IsKill</a>, <a class="local col9 ref" href="#6189Src2Reg" title='Src2Reg' data-ref="6189Src2Reg" data-ref-filename="6189Src2Reg">Src2Reg</a>,</td></tr>
<tr><th id="2828">2828</th><td>                               <a class="local col0 ref" href="#6190Src2IsKill" title='Src2IsKill' data-ref="6190Src2IsKill" data-ref-filename="6190Src2IsKill">Src2IsKill</a>, <a class="local col7 ref" href="#6177ExtraCC" title='ExtraCC' data-ref="6177ExtraCC" data-ref-filename="6177ExtraCC">ExtraCC</a>);</td></tr>
<tr><th id="2829">2829</th><td>    <a class="local col0 ref" href="#6190Src2IsKill" title='Src2IsKill' data-ref="6190Src2IsKill" data-ref-filename="6190Src2IsKill">Src2IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="2830">2830</th><td>  }</td></tr>
<tr><th id="2831">2831</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6191ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6191ResultReg" data-ref-filename="6191ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col2 ref" href="#6172Opc" title='Opc' data-ref="6172Opc" data-ref-filename="6172Opc">Opc</a>, <a class="local col3 ref" href="#6173RC" title='RC' data-ref="6173RC" data-ref-filename="6173RC">RC</a>, <a class="local col7 ref" href="#6187Src1Reg" title='Src1Reg' data-ref="6187Src1Reg" data-ref-filename="6187Src1Reg">Src1Reg</a>, <a class="local col8 ref" href="#6188Src1IsKill" title='Src1IsKill' data-ref="6188Src1IsKill" data-ref-filename="6188Src1IsKill">Src1IsKill</a>, <a class="local col9 ref" href="#6189Src2Reg" title='Src2Reg' data-ref="6189Src2Reg" data-ref-filename="6189Src2Reg">Src2Reg</a>,</td></tr>
<tr><th id="2832">2832</th><td>                                        <a class="local col0 ref" href="#6190Src2IsKill" title='Src2IsKill' data-ref="6190Src2IsKill" data-ref-filename="6190Src2IsKill">Src2IsKill</a>, <a class="local col6 ref" href="#6176CC" title='CC' data-ref="6176CC" data-ref-filename="6176CC">CC</a>);</td></tr>
<tr><th id="2833">2833</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col0 ref" href="#6170I" title='I' data-ref="6170I" data-ref-filename="6170I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6191ResultReg" title='ResultReg' data-ref="6191ResultReg" data-ref-filename="6191ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2834">2834</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2835">2835</th><td>}</td></tr>
<tr><th id="2836">2836</th><td></td></tr>
<tr><th id="2837">2837</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFPExt' data-type='bool (anonymous namespace)::AArch64FastISel::selectFPExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE">selectFPExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="6192I" title='I' data-type='const llvm::Instruction *' data-ref="6192I" data-ref-filename="6192I">I</dfn>) {</td></tr>
<tr><th id="2838">2838</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="6193V" title='V' data-type='llvm::Value *' data-ref="6193V" data-ref-filename="6193V">V</dfn> = <a class="local col2 ref" href="#6192I" title='I' data-ref="6192I" data-ref-filename="6192I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2839">2839</th><td>  <b>if</b> (!<a class="local col2 ref" href="#6192I" title='I' data-ref="6192I" data-ref-filename="6192I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv" data-ref-filename="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>() || !<a class="local col3 ref" href="#6193V" title='V' data-ref="6193V" data-ref-filename="6193V">V</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv" data-ref-filename="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>())</td></tr>
<tr><th id="2840">2840</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2841">2841</th><td></td></tr>
<tr><th id="2842">2842</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6194Op" title='Op' data-type='unsigned int' data-ref="6194Op" data-ref-filename="6194Op">Op</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#6193V" title='V' data-ref="6193V" data-ref-filename="6193V">V</a>);</td></tr>
<tr><th id="2843">2843</th><td>  <b>if</b> (<a class="local col4 ref" href="#6194Op" title='Op' data-ref="6194Op" data-ref-filename="6194Op">Op</a> == <var>0</var>)</td></tr>
<tr><th id="2844">2844</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2845">2845</th><td></td></tr>
<tr><th id="2846">2846</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6195ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6195ResultReg" data-ref-filename="6195ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>);</td></tr>
<tr><th id="2847">2847</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTDSr" title='llvm::AArch64::FCVTDSr' data-ref="llvm::AArch64::FCVTDSr" data-ref-filename="llvm..AArch64..FCVTDSr">FCVTDSr</a>),</td></tr>
<tr><th id="2848">2848</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6195ResultReg" title='ResultReg' data-ref="6195ResultReg" data-ref-filename="6195ResultReg">ResultReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6194Op" title='Op' data-ref="6194Op" data-ref-filename="6194Op">Op</a>);</td></tr>
<tr><th id="2849">2849</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col2 ref" href="#6192I" title='I' data-ref="6192I" data-ref-filename="6192I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6195ResultReg" title='ResultReg' data-ref="6195ResultReg" data-ref-filename="6195ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2850">2850</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2851">2851</th><td>}</td></tr>
<tr><th id="2852">2852</th><td></td></tr>
<tr><th id="2853">2853</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFPTrunc' data-type='bool (anonymous namespace)::AArch64FastISel::selectFPTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE">selectFPTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col6 decl" id="6196I" title='I' data-type='const llvm::Instruction *' data-ref="6196I" data-ref-filename="6196I">I</dfn>) {</td></tr>
<tr><th id="2854">2854</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="6197V" title='V' data-type='llvm::Value *' data-ref="6197V" data-ref-filename="6197V">V</dfn> = <a class="local col6 ref" href="#6196I" title='I' data-ref="6196I" data-ref-filename="6196I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2855">2855</th><td>  <b>if</b> (!<a class="local col6 ref" href="#6196I" title='I' data-ref="6196I" data-ref-filename="6196I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv" data-ref-filename="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>() || !<a class="local col7 ref" href="#6197V" title='V' data-ref="6197V" data-ref-filename="6197V">V</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isDoubleTyEv" title='llvm::Type::isDoubleTy' data-ref="_ZNK4llvm4Type10isDoubleTyEv" data-ref-filename="_ZNK4llvm4Type10isDoubleTyEv">isDoubleTy</a>())</td></tr>
<tr><th id="2856">2856</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2857">2857</th><td></td></tr>
<tr><th id="2858">2858</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="6198Op" title='Op' data-type='unsigned int' data-ref="6198Op" data-ref-filename="6198Op">Op</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#6197V" title='V' data-ref="6197V" data-ref-filename="6197V">V</a>);</td></tr>
<tr><th id="2859">2859</th><td>  <b>if</b> (<a class="local col8 ref" href="#6198Op" title='Op' data-ref="6198Op" data-ref-filename="6198Op">Op</a> == <var>0</var>)</td></tr>
<tr><th id="2860">2860</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2861">2861</th><td></td></tr>
<tr><th id="2862">2862</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6199ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6199ResultReg" data-ref-filename="6199ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>);</td></tr>
<tr><th id="2863">2863</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTSDr" title='llvm::AArch64::FCVTSDr' data-ref="llvm::AArch64::FCVTSDr" data-ref-filename="llvm..AArch64..FCVTSDr">FCVTSDr</a>),</td></tr>
<tr><th id="2864">2864</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6199ResultReg" title='ResultReg' data-ref="6199ResultReg" data-ref-filename="6199ResultReg">ResultReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6198Op" title='Op' data-ref="6198Op" data-ref-filename="6198Op">Op</a>);</td></tr>
<tr><th id="2865">2865</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col6 ref" href="#6196I" title='I' data-ref="6196I" data-ref-filename="6196I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6199ResultReg" title='ResultReg' data-ref="6199ResultReg" data-ref-filename="6199ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2866">2866</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2867">2867</th><td>}</td></tr>
<tr><th id="2868">2868</th><td></td></tr>
<tr><th id="2869">2869</th><td><i  data-doc="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb">// FPToUI and FPToSI</i></td></tr>
<tr><th id="2870">2870</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectFPToInt' data-type='bool (anonymous namespace)::AArch64FastISel::selectFPToInt(const llvm::Instruction * I, bool Signed)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb">selectFPToInt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col0 decl" id="6200I" title='I' data-type='const llvm::Instruction *' data-ref="6200I" data-ref-filename="6200I">I</dfn>, <em>bool</em> <dfn class="local col1 decl" id="6201Signed" title='Signed' data-type='bool' data-ref="6201Signed" data-ref-filename="6201Signed">Signed</dfn>) {</td></tr>
<tr><th id="2871">2871</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col2 decl" id="6202DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</dfn>;</td></tr>
<tr><th id="2872">2872</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col0 ref" href="#6200I" title='I' data-ref="6200I" data-ref-filename="6200I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col2 ref" href="#6202DestVT" title='DestVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</a></span>) || <a class="local col2 ref" href="#6202DestVT" title='DestVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="2873">2873</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2874">2874</th><td></td></tr>
<tr><th id="2875">2875</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6203SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6203SrcReg" data-ref-filename="6203SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#6200I" title='I' data-ref="6200I" data-ref-filename="6200I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2876">2876</th><td>  <b>if</b> (<a class="local col3 ref" href="#6203SrcReg" title='SrcReg' data-ref="6203SrcReg" data-ref-filename="6203SrcReg">SrcReg</a> == <var>0</var>)</td></tr>
<tr><th id="2877">2877</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2878">2878</th><td></td></tr>
<tr><th id="2879">2879</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="6204SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="6204SrcVT" data-ref-filename="6204SrcVT">SrcVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col0 ref" href="#6200I" title='I' data-ref="6200I" data-ref-filename="6200I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="2880">2880</th><td>  <b>if</b> (<a class="local col4 ref" href="#6204SrcVT" title='SrcVT' data-ref="6204SrcVT" data-ref-filename="6204SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a> || <a class="local col4 ref" href="#6204SrcVT" title='SrcVT' data-ref="6204SrcVT" data-ref-filename="6204SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f16" title='llvm::MVT::f16' data-ref="llvm::MVT::f16" data-ref-filename="llvm..MVT..f16">f16</a>)</td></tr>
<tr><th id="2881">2881</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2882">2882</th><td></td></tr>
<tr><th id="2883">2883</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6205Opc" title='Opc' data-type='unsigned int' data-ref="6205Opc" data-ref-filename="6205Opc">Opc</dfn>;</td></tr>
<tr><th id="2884">2884</th><td>  <b>if</b> (<a class="local col4 ref" href="#6204SrcVT" title='SrcVT' data-ref="6204SrcVT" data-ref-filename="6204SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>) {</td></tr>
<tr><th id="2885">2885</th><td>    <b>if</b> (<a class="local col1 ref" href="#6201Signed" title='Signed' data-ref="6201Signed" data-ref-filename="6201Signed">Signed</a>)</td></tr>
<tr><th id="2886">2886</th><td>      <a class="local col5 ref" href="#6205Opc" title='Opc' data-ref="6205Opc" data-ref-filename="6205Opc">Opc</a> = (<a class="local col2 ref" href="#6202DestVT" title='DestVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUWDr" title='llvm::AArch64::FCVTZSUWDr' data-ref="llvm::AArch64::FCVTZSUWDr" data-ref-filename="llvm..AArch64..FCVTZSUWDr">FCVTZSUWDr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUXDr" title='llvm::AArch64::FCVTZSUXDr' data-ref="llvm::AArch64::FCVTZSUXDr" data-ref-filename="llvm..AArch64..FCVTZSUXDr">FCVTZSUXDr</a>;</td></tr>
<tr><th id="2887">2887</th><td>    <b>else</b></td></tr>
<tr><th id="2888">2888</th><td>      <a class="local col5 ref" href="#6205Opc" title='Opc' data-ref="6205Opc" data-ref-filename="6205Opc">Opc</a> = (<a class="local col2 ref" href="#6202DestVT" title='DestVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUWDr" title='llvm::AArch64::FCVTZUUWDr' data-ref="llvm::AArch64::FCVTZUUWDr" data-ref-filename="llvm..AArch64..FCVTZUUWDr">FCVTZUUWDr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUXDr" title='llvm::AArch64::FCVTZUUXDr' data-ref="llvm::AArch64::FCVTZUUXDr" data-ref-filename="llvm..AArch64..FCVTZUUXDr">FCVTZUUXDr</a>;</td></tr>
<tr><th id="2889">2889</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2890">2890</th><td>    <b>if</b> (<a class="local col1 ref" href="#6201Signed" title='Signed' data-ref="6201Signed" data-ref-filename="6201Signed">Signed</a>)</td></tr>
<tr><th id="2891">2891</th><td>      <a class="local col5 ref" href="#6205Opc" title='Opc' data-ref="6205Opc" data-ref-filename="6205Opc">Opc</a> = (<a class="local col2 ref" href="#6202DestVT" title='DestVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUWSr" title='llvm::AArch64::FCVTZSUWSr' data-ref="llvm::AArch64::FCVTZSUWSr" data-ref-filename="llvm..AArch64..FCVTZSUWSr">FCVTZSUWSr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZSUXSr" title='llvm::AArch64::FCVTZSUXSr' data-ref="llvm::AArch64::FCVTZSUXSr" data-ref-filename="llvm..AArch64..FCVTZSUXSr">FCVTZSUXSr</a>;</td></tr>
<tr><th id="2892">2892</th><td>    <b>else</b></td></tr>
<tr><th id="2893">2893</th><td>      <a class="local col5 ref" href="#6205Opc" title='Opc' data-ref="6205Opc" data-ref-filename="6205Opc">Opc</a> = (<a class="local col2 ref" href="#6202DestVT" title='DestVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUWSr" title='llvm::AArch64::FCVTZUUWSr' data-ref="llvm::AArch64::FCVTZUUWSr" data-ref-filename="llvm..AArch64..FCVTZUUWSr">FCVTZUUWSr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FCVTZUUXSr" title='llvm::AArch64::FCVTZUUXSr' data-ref="llvm::AArch64::FCVTZUUXSr" data-ref-filename="llvm..AArch64..FCVTZUUXSr">FCVTZUUXSr</a>;</td></tr>
<tr><th id="2894">2894</th><td>  }</td></tr>
<tr><th id="2895">2895</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6206ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6206ResultReg" data-ref-filename="6206ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(</td></tr>
<tr><th id="2896">2896</th><td>      <a class="local col2 ref" href="#6202DestVT" title='DestVT' data-ref="6202DestVT" data-ref-filename="6202DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="2897">2897</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#6205Opc" title='Opc' data-ref="6205Opc" data-ref-filename="6205Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6206ResultReg" title='ResultReg' data-ref="6206ResultReg" data-ref-filename="6206ResultReg">ResultReg</a>)</td></tr>
<tr><th id="2898">2898</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6203SrcReg" title='SrcReg' data-ref="6203SrcReg" data-ref-filename="6203SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2899">2899</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col0 ref" href="#6200I" title='I' data-ref="6200I" data-ref-filename="6200I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6206ResultReg" title='ResultReg' data-ref="6206ResultReg" data-ref-filename="6206ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2900">2900</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2901">2901</th><td>}</td></tr>
<tr><th id="2902">2902</th><td></td></tr>
<tr><th id="2903">2903</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectIntToFP' data-type='bool (anonymous namespace)::AArch64FastISel::selectIntToFP(const llvm::Instruction * I, bool Signed)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb">selectIntToFP</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col7 decl" id="6207I" title='I' data-type='const llvm::Instruction *' data-ref="6207I" data-ref-filename="6207I">I</dfn>, <em>bool</em> <dfn class="local col8 decl" id="6208Signed" title='Signed' data-type='bool' data-ref="6208Signed" data-ref-filename="6208Signed">Signed</dfn>) {</td></tr>
<tr><th id="2904">2904</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col9 decl" id="6209DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</dfn>;</td></tr>
<tr><th id="2905">2905</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col7 ref" href="#6207I" title='I' data-ref="6207I" data-ref-filename="6207I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a></span>) || <a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="2906">2906</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2907">2907</th><td>  <i>// Let regular ISEL handle FP16</i></td></tr>
<tr><th id="2908">2908</th><td>  <b>if</b> (<a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f16" title='llvm::MVT::f16' data-ref="llvm::MVT::f16" data-ref-filename="llvm..MVT..f16">f16</a>)</td></tr>
<tr><th id="2909">2909</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2910">2910</th><td></td></tr>
<tr><th id="2911">2911</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((DestVT == MVT::f32 || DestVT == MVT::f64) &amp;&amp;</td></tr>
<tr><th id="2912">2912</th><td>         <q>"Unexpected value type."</q>);</td></tr>
<tr><th id="2913">2913</th><td></td></tr>
<tr><th id="2914">2914</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="6210SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6210SrcReg" data-ref-filename="6210SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#6207I" title='I' data-ref="6207I" data-ref-filename="6207I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2915">2915</th><td>  <b>if</b> (!<a class="local col0 ref" href="#6210SrcReg" title='SrcReg' data-ref="6210SrcReg" data-ref-filename="6210SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2916">2916</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2917">2917</th><td>  <em>bool</em> <dfn class="local col1 decl" id="6211SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="6211SrcIsKill" data-ref-filename="6211SrcIsKill">SrcIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col7 ref" href="#6207I" title='I' data-ref="6207I" data-ref-filename="6207I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="2918">2918</th><td></td></tr>
<tr><th id="2919">2919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="6212SrcVT" title='SrcVT' data-type='llvm::EVT' data-ref="6212SrcVT" data-ref-filename="6212SrcVT">SrcVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col7 ref" href="#6207I" title='I' data-ref="6207I" data-ref-filename="6207I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="2920">2920</th><td></td></tr>
<tr><th id="2921">2921</th><td>  <i>// Handle sign-extension.</i></td></tr>
<tr><th id="2922">2922</th><td>  <b>if</b> (<a class="local col2 ref" href="#6212SrcVT" title='SrcVT' data-ref="6212SrcVT" data-ref-filename="6212SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a> || <a class="local col2 ref" href="#6212SrcVT" title='SrcVT' data-ref="6212SrcVT" data-ref-filename="6212SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> || <a class="local col2 ref" href="#6212SrcVT" title='SrcVT' data-ref="6212SrcVT" data-ref-filename="6212SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>) {</td></tr>
<tr><th id="2923">2923</th><td>    <a class="local col0 ref" href="#6210SrcReg" title='SrcReg' data-ref="6210SrcReg" data-ref-filename="6210SrcReg">SrcReg</a> =</td></tr>
<tr><th id="2924">2924</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="local col2 ref" href="#6212SrcVT" title='SrcVT' data-ref="6212SrcVT" data-ref-filename="6212SrcVT">SrcVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <a class="local col0 ref" href="#6210SrcReg" title='SrcReg' data-ref="6210SrcReg" data-ref-filename="6210SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <i>/*isZExt*/</i> !<a class="local col8 ref" href="#6208Signed" title='Signed' data-ref="6208Signed" data-ref-filename="6208Signed">Signed</a>);</td></tr>
<tr><th id="2925">2925</th><td>    <b>if</b> (!<a class="local col0 ref" href="#6210SrcReg" title='SrcReg' data-ref="6210SrcReg" data-ref-filename="6210SrcReg">SrcReg</a>)</td></tr>
<tr><th id="2926">2926</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2927">2927</th><td>    <a class="local col1 ref" href="#6211SrcIsKill" title='SrcIsKill' data-ref="6211SrcIsKill" data-ref-filename="6211SrcIsKill">SrcIsKill</a> = <b>true</b>;</td></tr>
<tr><th id="2928">2928</th><td>  }</td></tr>
<tr><th id="2929">2929</th><td></td></tr>
<tr><th id="2930">2930</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6213Opc" title='Opc' data-type='unsigned int' data-ref="6213Opc" data-ref-filename="6213Opc">Opc</dfn>;</td></tr>
<tr><th id="2931">2931</th><td>  <b>if</b> (<a class="local col2 ref" href="#6212SrcVT" title='SrcVT' data-ref="6212SrcVT" data-ref-filename="6212SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTeqES0_" title='llvm::EVT::operator==' data-ref="_ZNK4llvm3EVTeqES0_" data-ref-filename="_ZNK4llvm3EVTeqES0_">==</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="2932">2932</th><td>    <b>if</b> (<a class="local col8 ref" href="#6208Signed" title='Signed' data-ref="6208Signed" data-ref-filename="6208Signed">Signed</a>)</td></tr>
<tr><th id="2933">2933</th><td>      <a class="local col3 ref" href="#6213Opc" title='Opc' data-ref="6213Opc" data-ref-filename="6213Opc">Opc</a> = (<a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUXSri" title='llvm::AArch64::SCVTFUXSri' data-ref="llvm::AArch64::SCVTFUXSri" data-ref-filename="llvm..AArch64..SCVTFUXSri">SCVTFUXSri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUXDri" title='llvm::AArch64::SCVTFUXDri' data-ref="llvm::AArch64::SCVTFUXDri" data-ref-filename="llvm..AArch64..SCVTFUXDri">SCVTFUXDri</a>;</td></tr>
<tr><th id="2934">2934</th><td>    <b>else</b></td></tr>
<tr><th id="2935">2935</th><td>      <a class="local col3 ref" href="#6213Opc" title='Opc' data-ref="6213Opc" data-ref-filename="6213Opc">Opc</a> = (<a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUXSri" title='llvm::AArch64::UCVTFUXSri' data-ref="llvm::AArch64::UCVTFUXSri" data-ref-filename="llvm..AArch64..UCVTFUXSri">UCVTFUXSri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUXDri" title='llvm::AArch64::UCVTFUXDri' data-ref="llvm::AArch64::UCVTFUXDri" data-ref-filename="llvm..AArch64..UCVTFUXDri">UCVTFUXDri</a>;</td></tr>
<tr><th id="2936">2936</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2937">2937</th><td>    <b>if</b> (<a class="local col8 ref" href="#6208Signed" title='Signed' data-ref="6208Signed" data-ref-filename="6208Signed">Signed</a>)</td></tr>
<tr><th id="2938">2938</th><td>      <a class="local col3 ref" href="#6213Opc" title='Opc' data-ref="6213Opc" data-ref-filename="6213Opc">Opc</a> = (<a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUWSri" title='llvm::AArch64::SCVTFUWSri' data-ref="llvm::AArch64::SCVTFUWSri" data-ref-filename="llvm..AArch64..SCVTFUWSri">SCVTFUWSri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SCVTFUWDri" title='llvm::AArch64::SCVTFUWDri' data-ref="llvm::AArch64::SCVTFUWDri" data-ref-filename="llvm..AArch64..SCVTFUWDri">SCVTFUWDri</a>;</td></tr>
<tr><th id="2939">2939</th><td>    <b>else</b></td></tr>
<tr><th id="2940">2940</th><td>      <a class="local col3 ref" href="#6213Opc" title='Opc' data-ref="6213Opc" data-ref-filename="6213Opc">Opc</a> = (<a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUWSri" title='llvm::AArch64::UCVTFUWSri' data-ref="llvm::AArch64::UCVTFUWSri" data-ref-filename="llvm..AArch64..UCVTFUWSri">UCVTFUWSri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UCVTFUWDri" title='llvm::AArch64::UCVTFUWDri' data-ref="llvm::AArch64::UCVTFUWDri" data-ref-filename="llvm..AArch64..UCVTFUWDri">UCVTFUWDri</a>;</td></tr>
<tr><th id="2941">2941</th><td>  }</td></tr>
<tr><th id="2942">2942</th><td></td></tr>
<tr><th id="2943">2943</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6214ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6214ResultReg" data-ref-filename="6214ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" title='llvm::FastISel::fastEmitInst_r' data-ref="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" data-ref-filename="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb">fastEmitInst_r</a>(<a class="local col3 ref" href="#6213Opc" title='Opc' data-ref="6213Opc" data-ref-filename="6213Opc">Opc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#6209DestVT" title='DestVT' data-ref="6209DestVT" data-ref-filename="6209DestVT">DestVT</a>), <a class="local col0 ref" href="#6210SrcReg" title='SrcReg' data-ref="6210SrcReg" data-ref-filename="6210SrcReg">SrcReg</a>,</td></tr>
<tr><th id="2944">2944</th><td>                                      <a class="local col1 ref" href="#6211SrcIsKill" title='SrcIsKill' data-ref="6211SrcIsKill" data-ref-filename="6211SrcIsKill">SrcIsKill</a>);</td></tr>
<tr><th id="2945">2945</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col7 ref" href="#6207I" title='I' data-ref="6207I" data-ref-filename="6207I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6214ResultReg" title='ResultReg' data-ref="6214ResultReg" data-ref-filename="6214ResultReg">ResultReg</a>);</td></tr>
<tr><th id="2946">2946</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2947">2947</th><td>}</td></tr>
<tr><th id="2948">2948</th><td></td></tr>
<tr><th id="2949">2949</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv" title='(anonymous namespace)::AArch64FastISel::fastLowerArguments' data-type='bool (anonymous namespace)::AArch64FastISel::fastLowerArguments()' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18fastLowerArgumentsEv">fastLowerArguments</dfn>() {</td></tr>
<tr><th id="2950">2950</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn" data-ref-filename="llvm..FunctionLoweringInfo..CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="2951">2951</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2952">2952</th><td></td></tr>
<tr><th id="2953">2953</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="local col5 decl" id="6215F" title='F' data-type='const llvm::Function *' data-ref="6215F" data-ref-filename="6215F">F</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::Fn" title='llvm::FunctionLoweringInfo::Fn' data-ref="llvm::FunctionLoweringInfo::Fn" data-ref-filename="llvm..FunctionLoweringInfo..Fn">Fn</a>;</td></tr>
<tr><th id="2954">2954</th><td>  <b>if</b> (<a class="local col5 ref" href="#6215F" title='F' data-ref="6215F" data-ref-filename="6215F">F</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv" data-ref-filename="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>())</td></tr>
<tr><th id="2955">2955</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2956">2956</th><td></td></tr>
<tr><th id="2957">2957</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col6 decl" id="6216CC" title='CC' data-type='CallingConv::ID' data-ref="6216CC" data-ref-filename="6216CC">CC</dfn> = <a class="local col5 ref" href="#6215F" title='F' data-ref="6215F" data-ref-filename="6215F">F</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="2958">2958</th><td>  <b>if</b> (<a class="local col6 ref" href="#6216CC" title='CC' data-ref="6216CC" data-ref-filename="6216CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::C" title='llvm::CallingConv::C' data-ref="llvm::CallingConv::C" data-ref-filename="llvm..CallingConv..C">C</a> &amp;&amp; <a class="local col6 ref" href="#6216CC" title='CC' data-ref="6216CC" data-ref-filename="6216CC">CC</a> != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::Swift" title='llvm::CallingConv::Swift' data-ref="llvm::CallingConv::Swift" data-ref-filename="llvm..CallingConv..Swift">Swift</a>)</td></tr>
<tr><th id="2959">2959</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2960">2960</th><td></td></tr>
<tr><th id="2961">2961</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv" title='llvm::AArch64Subtarget::hasCustomCallingConv' data-ref="_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget20hasCustomCallingConvEv">hasCustomCallingConv</a>())</td></tr>
<tr><th id="2962">2962</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2963">2963</th><td></td></tr>
<tr><th id="2964">2964</th><td>  <i>// Only handle simple cases of up to 8 GPR and FPR each.</i></td></tr>
<tr><th id="2965">2965</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6217GPRCnt" title='GPRCnt' data-type='unsigned int' data-ref="6217GPRCnt" data-ref-filename="6217GPRCnt">GPRCnt</dfn> = <var>0</var>;</td></tr>
<tr><th id="2966">2966</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="6218FPRCnt" title='FPRCnt' data-type='unsigned int' data-ref="6218FPRCnt" data-ref-filename="6218FPRCnt">FPRCnt</dfn> = <var>0</var>;</td></tr>
<tr><th id="2967">2967</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;<dfn class="local col9 decl" id="6219Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</dfn> : <a class="local col5 ref" href="#6215F" title='F' data-ref="6215F" data-ref-filename="6215F">F</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv" data-ref-filename="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="2968">2968</th><td>    <b>if</b> (<a class="local col9 ref" href="#6219Arg" title='Arg' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#75" title='llvm::Attribute::ByVal' data-ref="llvm::Attribute::ByVal" data-ref-filename="llvm..Attribute..ByVal">ByVal</a>) ||</td></tr>
<tr><th id="2969">2969</th><td>        <a class="local col9 ref" href="#6219Arg" title='Arg' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#19" title='llvm::Attribute::InReg' data-ref="llvm::Attribute::InReg" data-ref-filename="llvm..Attribute..InReg">InReg</a>) ||</td></tr>
<tr><th id="2970">2970</th><td>        <a class="local col9 ref" href="#6219Arg" title='Arg' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#78" title='llvm::Attribute::StructRet' data-ref="llvm::Attribute::StructRet" data-ref-filename="llvm..Attribute..StructRet">StructRet</a>) ||</td></tr>
<tr><th id="2971">2971</th><td>        <a class="local col9 ref" href="#6219Arg" title='Arg' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#69" title='llvm::Attribute::SwiftSelf' data-ref="llvm::Attribute::SwiftSelf" data-ref-filename="llvm..Attribute..SwiftSelf">SwiftSelf</a>) ||</td></tr>
<tr><th id="2972">2972</th><td>        <a class="local col9 ref" href="#6219Arg" title='Arg' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>) ||</td></tr>
<tr><th id="2973">2973</th><td>        <a class="local col9 ref" href="#6219Arg" title='Arg' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" title='llvm::Argument::hasAttribute' data-ref="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm8Argument12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#26" title='llvm::Attribute::Nest' data-ref="llvm::Attribute::Nest" data-ref-filename="llvm..Attribute..Nest">Nest</a>))</td></tr>
<tr><th id="2974">2974</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2975">2975</th><td></td></tr>
<tr><th id="2976">2976</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col0 decl" id="6220ArgTy" title='ArgTy' data-type='llvm::Type *' data-ref="6220ArgTy" data-ref-filename="6220ArgTy">ArgTy</dfn> = <a class="local col9 ref" href="#6219Arg" title='Arg' data-ref="6219Arg" data-ref-filename="6219Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="2977">2977</th><td>    <b>if</b> (<a class="local col0 ref" href="#6220ArgTy" title='ArgTy' data-ref="6220ArgTy" data-ref-filename="6220ArgTy">ArgTy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type10isStructTyEv" title='llvm::Type::isStructTy' data-ref="_ZNK4llvm4Type10isStructTyEv" data-ref-filename="_ZNK4llvm4Type10isStructTyEv">isStructTy</a>() || <a class="local col0 ref" href="#6220ArgTy" title='ArgTy' data-ref="6220ArgTy" data-ref-filename="6220ArgTy">ArgTy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isArrayTyEv" title='llvm::Type::isArrayTy' data-ref="_ZNK4llvm4Type9isArrayTyEv" data-ref-filename="_ZNK4llvm4Type9isArrayTyEv">isArrayTy</a>())</td></tr>
<tr><th id="2978">2978</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2979">2979</th><td></td></tr>
<tr><th id="2980">2980</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col1 decl" id="6221ArgVT" title='ArgVT' data-type='llvm::EVT' data-ref="6221ArgVT" data-ref-filename="6221ArgVT">ArgVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col0 ref" href="#6220ArgTy" title='ArgTy' data-ref="6220ArgTy" data-ref-filename="6220ArgTy">ArgTy</a>);</td></tr>
<tr><th id="2981">2981</th><td>    <b>if</b> (!<a class="local col1 ref" href="#6221ArgVT" title='ArgVT' data-ref="6221ArgVT" data-ref-filename="6221ArgVT">ArgVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="2982">2982</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2983">2983</th><td></td></tr>
<tr><th id="2984">2984</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="6222VT" title='VT' data-type='llvm::MVT' data-ref="6222VT" data-ref-filename="6222VT">VT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="local col1 ref" href="#6221ArgVT" title='ArgVT' data-ref="6221ArgVT" data-ref-filename="6221ArgVT">ArgVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>;</td></tr>
<tr><th id="2985">2985</th><td>    <b>if</b> (<a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT15isFloatingPointEv" title='llvm::MVT::isFloatingPoint' data-ref="_ZNK4llvm3MVT15isFloatingPointEv" data-ref-filename="_ZNK4llvm3MVT15isFloatingPointEv">isFloatingPoint</a>() &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget10hasFPARMv8Ev" title='llvm::AArch64Subtarget::hasFPARMv8' data-ref="_ZNK4llvm16AArch64Subtarget10hasFPARMv8Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget10hasFPARMv8Ev">hasFPARMv8</a>())</td></tr>
<tr><th id="2986">2986</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2987">2987</th><td></td></tr>
<tr><th id="2988">2988</th><td>    <b>if</b> (<a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp;</td></tr>
<tr><th id="2989">2989</th><td>        (!<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget7hasNEONEv" title='llvm::AArch64Subtarget::hasNEON' data-ref="_ZNK4llvm16AArch64Subtarget7hasNEONEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget7hasNEONEv">hasNEON</a>() || !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" title='llvm::AArch64Subtarget::isLittleEndian' data-ref="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv">isLittleEndian</a>()))</td></tr>
<tr><th id="2990">2990</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2991">2991</th><td></td></tr>
<tr><th id="2992">2992</th><td>    <b>if</b> (<a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgeERKS0_" title='llvm::MVT::operator&gt;=' data-ref="_ZNK4llvm3MVTgeERKS0_" data-ref-filename="_ZNK4llvm3MVTgeERKS0_">&gt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a> &amp;&amp; <a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="2993">2993</th><td>      ++<a class="local col7 ref" href="#6217GPRCnt" title='GPRCnt' data-ref="6217GPRCnt" data-ref-filename="6217GPRCnt">GPRCnt</a>;</td></tr>
<tr><th id="2994">2994</th><td>    <b>else</b> <b>if</b> ((<a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgeERKS0_" title='llvm::MVT::operator&gt;=' data-ref="_ZNK4llvm3MVTgeERKS0_" data-ref-filename="_ZNK4llvm3MVTgeERKS0_">&gt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f16" title='llvm::MVT::f16' data-ref="llvm::MVT::f16" data-ref-filename="llvm..MVT..f16">f16</a> &amp;&amp; <a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>) || <a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13is64BitVectorEv" title='llvm::MVT::is64BitVector' data-ref="_ZNK4llvm3MVT13is64BitVectorEv" data-ref-filename="_ZNK4llvm3MVT13is64BitVectorEv">is64BitVector</a>() ||</td></tr>
<tr><th id="2995">2995</th><td>             <a class="local col2 ref" href="#6222VT" title='VT' data-ref="6222VT" data-ref-filename="6222VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is128BitVectorEv" title='llvm::MVT::is128BitVector' data-ref="_ZNK4llvm3MVT14is128BitVectorEv" data-ref-filename="_ZNK4llvm3MVT14is128BitVectorEv">is128BitVector</a>())</td></tr>
<tr><th id="2996">2996</th><td>      ++<a class="local col8 ref" href="#6218FPRCnt" title='FPRCnt' data-ref="6218FPRCnt" data-ref-filename="6218FPRCnt">FPRCnt</a>;</td></tr>
<tr><th id="2997">2997</th><td>    <b>else</b></td></tr>
<tr><th id="2998">2998</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2999">2999</th><td></td></tr>
<tr><th id="3000">3000</th><td>    <b>if</b> (<a class="local col7 ref" href="#6217GPRCnt" title='GPRCnt' data-ref="6217GPRCnt" data-ref-filename="6217GPRCnt">GPRCnt</a> &gt; <var>8</var> || <a class="local col8 ref" href="#6218FPRCnt" title='FPRCnt' data-ref="6218FPRCnt" data-ref-filename="6218FPRCnt">FPRCnt</a> &gt; <var>8</var>)</td></tr>
<tr><th id="3001">3001</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3002">3002</th><td>  }</td></tr>
<tr><th id="3003">3003</th><td></td></tr>
<tr><th id="3004">3004</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> <dfn class="local col3 decl" id="6223Registers" title='Registers' data-type='const llvm::MCPhysReg [6][8]' data-ref="6223Registers" data-ref-filename="6223Registers">Registers</dfn>[<var>6</var>][<var>8</var>] = {</td></tr>
<tr><th id="3005">3005</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W0" title='llvm::AArch64::W0' data-ref="llvm::AArch64::W0" data-ref-filename="llvm..AArch64..W0">W0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W1" title='llvm::AArch64::W1' data-ref="llvm::AArch64::W1" data-ref-filename="llvm..AArch64..W1">W1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W2" title='llvm::AArch64::W2' data-ref="llvm::AArch64::W2" data-ref-filename="llvm..AArch64..W2">W2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W3" title='llvm::AArch64::W3' data-ref="llvm::AArch64::W3" data-ref-filename="llvm..AArch64..W3">W3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W4" title='llvm::AArch64::W4' data-ref="llvm::AArch64::W4" data-ref-filename="llvm..AArch64..W4">W4</a>,</td></tr>
<tr><th id="3006">3006</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W5" title='llvm::AArch64::W5' data-ref="llvm::AArch64::W5" data-ref-filename="llvm..AArch64..W5">W5</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W6" title='llvm::AArch64::W6' data-ref="llvm::AArch64::W6" data-ref-filename="llvm..AArch64..W6">W6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::W7" title='llvm::AArch64::W7' data-ref="llvm::AArch64::W7" data-ref-filename="llvm..AArch64..W7">W7</a> },</td></tr>
<tr><th id="3007">3007</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X0" title='llvm::AArch64::X0' data-ref="llvm::AArch64::X0" data-ref-filename="llvm..AArch64..X0">X0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X1" title='llvm::AArch64::X1' data-ref="llvm::AArch64::X1" data-ref-filename="llvm..AArch64..X1">X1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X2" title='llvm::AArch64::X2' data-ref="llvm::AArch64::X2" data-ref-filename="llvm..AArch64..X2">X2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X3" title='llvm::AArch64::X3' data-ref="llvm::AArch64::X3" data-ref-filename="llvm..AArch64..X3">X3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X4" title='llvm::AArch64::X4' data-ref="llvm::AArch64::X4" data-ref-filename="llvm..AArch64..X4">X4</a>,</td></tr>
<tr><th id="3008">3008</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X5" title='llvm::AArch64::X5' data-ref="llvm::AArch64::X5" data-ref-filename="llvm..AArch64..X5">X5</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X6" title='llvm::AArch64::X6' data-ref="llvm::AArch64::X6" data-ref-filename="llvm..AArch64..X6">X6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::X7" title='llvm::AArch64::X7' data-ref="llvm::AArch64::X7" data-ref-filename="llvm..AArch64..X7">X7</a> },</td></tr>
<tr><th id="3009">3009</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H0" title='llvm::AArch64::H0' data-ref="llvm::AArch64::H0" data-ref-filename="llvm..AArch64..H0">H0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H1" title='llvm::AArch64::H1' data-ref="llvm::AArch64::H1" data-ref-filename="llvm..AArch64..H1">H1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H2" title='llvm::AArch64::H2' data-ref="llvm::AArch64::H2" data-ref-filename="llvm..AArch64..H2">H2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H3" title='llvm::AArch64::H3' data-ref="llvm::AArch64::H3" data-ref-filename="llvm..AArch64..H3">H3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H4" title='llvm::AArch64::H4' data-ref="llvm::AArch64::H4" data-ref-filename="llvm..AArch64..H4">H4</a>,</td></tr>
<tr><th id="3010">3010</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H5" title='llvm::AArch64::H5' data-ref="llvm::AArch64::H5" data-ref-filename="llvm..AArch64..H5">H5</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H6" title='llvm::AArch64::H6' data-ref="llvm::AArch64::H6" data-ref-filename="llvm..AArch64..H6">H6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::H7" title='llvm::AArch64::H7' data-ref="llvm::AArch64::H7" data-ref-filename="llvm..AArch64..H7">H7</a> },</td></tr>
<tr><th id="3011">3011</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S0" title='llvm::AArch64::S0' data-ref="llvm::AArch64::S0" data-ref-filename="llvm..AArch64..S0">S0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S1" title='llvm::AArch64::S1' data-ref="llvm::AArch64::S1" data-ref-filename="llvm..AArch64..S1">S1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S2" title='llvm::AArch64::S2' data-ref="llvm::AArch64::S2" data-ref-filename="llvm..AArch64..S2">S2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S3" title='llvm::AArch64::S3' data-ref="llvm::AArch64::S3" data-ref-filename="llvm..AArch64..S3">S3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S4" title='llvm::AArch64::S4' data-ref="llvm::AArch64::S4" data-ref-filename="llvm..AArch64..S4">S4</a>,</td></tr>
<tr><th id="3012">3012</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S5" title='llvm::AArch64::S5' data-ref="llvm::AArch64::S5" data-ref-filename="llvm..AArch64..S5">S5</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S6" title='llvm::AArch64::S6' data-ref="llvm::AArch64::S6" data-ref-filename="llvm..AArch64..S6">S6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::S7" title='llvm::AArch64::S7' data-ref="llvm::AArch64::S7" data-ref-filename="llvm..AArch64..S7">S7</a> },</td></tr>
<tr><th id="3013">3013</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D0" title='llvm::AArch64::D0' data-ref="llvm::AArch64::D0" data-ref-filename="llvm..AArch64..D0">D0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D1" title='llvm::AArch64::D1' data-ref="llvm::AArch64::D1" data-ref-filename="llvm..AArch64..D1">D1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D2" title='llvm::AArch64::D2' data-ref="llvm::AArch64::D2" data-ref-filename="llvm..AArch64..D2">D2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D3" title='llvm::AArch64::D3' data-ref="llvm::AArch64::D3" data-ref-filename="llvm..AArch64..D3">D3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D4" title='llvm::AArch64::D4' data-ref="llvm::AArch64::D4" data-ref-filename="llvm..AArch64..D4">D4</a>,</td></tr>
<tr><th id="3014">3014</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D5" title='llvm::AArch64::D5' data-ref="llvm::AArch64::D5" data-ref-filename="llvm..AArch64..D5">D5</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D6" title='llvm::AArch64::D6' data-ref="llvm::AArch64::D6" data-ref-filename="llvm..AArch64..D6">D6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::D7" title='llvm::AArch64::D7' data-ref="llvm::AArch64::D7" data-ref-filename="llvm..AArch64..D7">D7</a> },</td></tr>
<tr><th id="3015">3015</th><td>    { <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q0" title='llvm::AArch64::Q0' data-ref="llvm::AArch64::Q0" data-ref-filename="llvm..AArch64..Q0">Q0</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q1" title='llvm::AArch64::Q1' data-ref="llvm::AArch64::Q1" data-ref-filename="llvm..AArch64..Q1">Q1</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q2" title='llvm::AArch64::Q2' data-ref="llvm::AArch64::Q2" data-ref-filename="llvm..AArch64..Q2">Q2</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q3" title='llvm::AArch64::Q3' data-ref="llvm::AArch64::Q3" data-ref-filename="llvm..AArch64..Q3">Q3</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q4" title='llvm::AArch64::Q4' data-ref="llvm::AArch64::Q4" data-ref-filename="llvm..AArch64..Q4">Q4</a>,</td></tr>
<tr><th id="3016">3016</th><td>      <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q5" title='llvm::AArch64::Q5' data-ref="llvm::AArch64::Q5" data-ref-filename="llvm..AArch64..Q5">Q5</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q6" title='llvm::AArch64::Q6' data-ref="llvm::AArch64::Q6" data-ref-filename="llvm..AArch64..Q6">Q6</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::Q7" title='llvm::AArch64::Q7' data-ref="llvm::AArch64::Q7" data-ref-filename="llvm..AArch64..Q7">Q7</a> }</td></tr>
<tr><th id="3017">3017</th><td>  };</td></tr>
<tr><th id="3018">3018</th><td></td></tr>
<tr><th id="3019">3019</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6224GPRIdx" title='GPRIdx' data-type='unsigned int' data-ref="6224GPRIdx" data-ref-filename="6224GPRIdx">GPRIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="3020">3020</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6225FPRIdx" title='FPRIdx' data-type='unsigned int' data-ref="6225FPRIdx" data-ref-filename="6225FPRIdx">FPRIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="3021">3021</th><td>  <b>for</b> (<em>auto</em> <em>const</em> &amp;<dfn class="local col6 decl" id="6226Arg" title='Arg' data-type='const llvm::Argument &amp;' data-ref="6226Arg" data-ref-filename="6226Arg">Arg</dfn> : <a class="local col5 ref" href="#6215F" title='F' data-ref="6215F" data-ref-filename="6215F">F</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function4argsEv" title='llvm::Function::args' data-ref="_ZNK4llvm8Function4argsEv" data-ref-filename="_ZNK4llvm8Function4argsEv">args</a>()) {</td></tr>
<tr><th id="3022">3022</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="6227VT" title='VT' data-type='llvm::MVT' data-ref="6227VT" data-ref-filename="6227VT">VT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getSimpleValueType' data-ref="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase18getSimpleValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getSimpleValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col6 ref" href="#6226Arg" title='Arg' data-ref="6226Arg" data-ref-filename="6226Arg">Arg</a>.<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3023">3023</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="6228SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="3024">3024</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="6229RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6229RC" data-ref-filename="6229RC">RC</dfn>;</td></tr>
<tr><th id="3025">3025</th><td>    <b>if</b> (<a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgeERKS0_" title='llvm::MVT::operator&gt;=' data-ref="_ZNK4llvm3MVTgeERKS0_" data-ref-filename="_ZNK4llvm3MVTgeERKS0_">&gt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a> &amp;&amp; <a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTleERKS0_" title='llvm::MVT::operator&lt;=' data-ref="_ZNK4llvm3MVTleERKS0_" data-ref-filename="_ZNK4llvm3MVTleERKS0_">&lt;=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) {</td></tr>
<tr><th id="3026">3026</th><td>      <a class="local col8 ref" href="#6228SrcReg" title='SrcReg' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</a> = <a class="local col3 ref" href="#6223Registers" title='Registers' data-ref="6223Registers" data-ref-filename="6223Registers">Registers</a>[<var>0</var>][<a class="local col4 ref" href="#6224GPRIdx" title='GPRIdx' data-ref="6224GPRIdx" data-ref-filename="6224GPRIdx">GPRIdx</a>++];</td></tr>
<tr><th id="3027">3027</th><td>      <a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="3028">3028</th><td>      <a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>;</td></tr>
<tr><th id="3029">3029</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="3030">3030</th><td>      <a class="local col8 ref" href="#6228SrcReg" title='SrcReg' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</a> = <a class="local col3 ref" href="#6223Registers" title='Registers' data-ref="6223Registers" data-ref-filename="6223Registers">Registers</a>[<var>1</var>][<a class="local col4 ref" href="#6224GPRIdx" title='GPRIdx' data-ref="6224GPRIdx" data-ref-filename="6224GPRIdx">GPRIdx</a>++];</td></tr>
<tr><th id="3031">3031</th><td>      <a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="3032">3032</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f16" title='llvm::MVT::f16' data-ref="llvm::MVT::f16" data-ref-filename="llvm..MVT..f16">f16</a>) {</td></tr>
<tr><th id="3033">3033</th><td>      <a class="local col8 ref" href="#6228SrcReg" title='SrcReg' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</a> = <a class="local col3 ref" href="#6223Registers" title='Registers' data-ref="6223Registers" data-ref-filename="6223Registers">Registers</a>[<var>2</var>][<a class="local col5 ref" href="#6225FPRIdx" title='FPRIdx' data-ref="6225FPRIdx" data-ref-filename="6225FPRIdx">FPRIdx</a>++];</td></tr>
<tr><th id="3034">3034</th><td>      <a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR16RegClass" title='llvm::AArch64::FPR16RegClass' data-ref="llvm::AArch64::FPR16RegClass" data-ref-filename="llvm..AArch64..FPR16RegClass">FPR16RegClass</a>;</td></tr>
<tr><th id="3035">3035</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a>  <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>) {</td></tr>
<tr><th id="3036">3036</th><td>      <a class="local col8 ref" href="#6228SrcReg" title='SrcReg' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</a> = <a class="local col3 ref" href="#6223Registers" title='Registers' data-ref="6223Registers" data-ref-filename="6223Registers">Registers</a>[<var>3</var>][<a class="local col5 ref" href="#6225FPRIdx" title='FPRIdx' data-ref="6225FPRIdx" data-ref-filename="6225FPRIdx">FPRIdx</a>++];</td></tr>
<tr><th id="3037">3037</th><td>      <a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>;</td></tr>
<tr><th id="3038">3038</th><td>    } <b>else</b> <b>if</b> ((<a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>) || <a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13is64BitVectorEv" title='llvm::MVT::is64BitVector' data-ref="_ZNK4llvm3MVT13is64BitVectorEv" data-ref-filename="_ZNK4llvm3MVT13is64BitVectorEv">is64BitVector</a>()) {</td></tr>
<tr><th id="3039">3039</th><td>      <a class="local col8 ref" href="#6228SrcReg" title='SrcReg' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</a> = <a class="local col3 ref" href="#6223Registers" title='Registers' data-ref="6223Registers" data-ref-filename="6223Registers">Registers</a>[<var>4</var>][<a class="local col5 ref" href="#6225FPRIdx" title='FPRIdx' data-ref="6225FPRIdx" data-ref-filename="6225FPRIdx">FPRIdx</a>++];</td></tr>
<tr><th id="3040">3040</th><td>      <a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>;</td></tr>
<tr><th id="3041">3041</th><td>    } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6227VT" title='VT' data-ref="6227VT" data-ref-filename="6227VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT14is128BitVectorEv" title='llvm::MVT::is128BitVector' data-ref="_ZNK4llvm3MVT14is128BitVectorEv" data-ref-filename="_ZNK4llvm3MVT14is128BitVectorEv">is128BitVector</a>()) {</td></tr>
<tr><th id="3042">3042</th><td>      <a class="local col8 ref" href="#6228SrcReg" title='SrcReg' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</a> = <a class="local col3 ref" href="#6223Registers" title='Registers' data-ref="6223Registers" data-ref-filename="6223Registers">Registers</a>[<var>5</var>][<a class="local col5 ref" href="#6225FPRIdx" title='FPRIdx' data-ref="6225FPRIdx" data-ref-filename="6225FPRIdx">FPRIdx</a>++];</td></tr>
<tr><th id="3043">3043</th><td>      <a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR128RegClass" title='llvm::AArch64::FPR128RegClass' data-ref="llvm::AArch64::FPR128RegClass" data-ref-filename="llvm..AArch64..FPR128RegClass">FPR128RegClass</a>;</td></tr>
<tr><th id="3044">3044</th><td>    } <b>else</b></td></tr>
<tr><th id="3045">3045</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type."</q>);</td></tr>
<tr><th id="3046">3046</th><td></td></tr>
<tr><th id="3047">3047</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="6230DstReg" title='DstReg' data-type='unsigned int' data-ref="6230DstReg" data-ref-filename="6230DstReg">DstReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineFunction::addLiveIn' data-ref="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm15MachineFunction9addLiveInENS_10MCRegisterEPKNS_19TargetRegisterClassE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#6228SrcReg" title='SrcReg' data-ref="6228SrcReg" data-ref-filename="6228SrcReg">SrcReg</a>, <a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a>);</td></tr>
<tr><th id="3048">3048</th><td>    <i>// FIXME: Unfortunately it's necessary to emit a copy from the livein copy.</i></td></tr>
<tr><th id="3049">3049</th><td><i>    // Without this, EmitLiveInCopies may eliminate the livein if its only</i></td></tr>
<tr><th id="3050">3050</th><td><i>    // use is a bitcast (which isn't turned into an instruction).</i></td></tr>
<tr><th id="3051">3051</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="6231ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6231ResultReg" data-ref-filename="6231ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col9 ref" href="#6229RC" title='RC' data-ref="6229RC" data-ref-filename="6229RC">RC</a>);</td></tr>
<tr><th id="3052">3052</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3053">3053</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6231ResultReg" title='ResultReg' data-ref="6231ResultReg" data-ref-filename="6231ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3054">3054</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6230DstReg" title='DstReg' data-ref="6230DstReg" data-ref-filename="6230DstReg">DstReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="3055">3055</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(&amp;<a class="local col6 ref" href="#6226Arg" title='Arg' data-ref="6226Arg" data-ref-filename="6226Arg">Arg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6231ResultReg" title='ResultReg' data-ref="6231ResultReg" data-ref-filename="6231ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3056">3056</th><td>  }</td></tr>
<tr><th id="3057">3057</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3058">3058</th><td>}</td></tr>
<tr><th id="3059">3059</th><td></td></tr>
<tr><th id="3060">3060</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj" title='(anonymous namespace)::AArch64FastISel::processCallArgs' data-type='bool (anonymous namespace)::AArch64FastISel::processCallArgs(llvm::FastISel::CallLoweringInfo &amp; CLI, SmallVectorImpl&lt;llvm::MVT&gt; &amp; OutVTs, unsigned int &amp; NumBytes)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj">processCallArgs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col2 decl" id="6232CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="6232CLI" data-ref-filename="6232CLI">CLI</dfn>,</td></tr>
<tr><th id="3061">3061</th><td>                                      <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>&gt; &amp;<dfn class="local col3 decl" id="6233OutVTs" title='OutVTs' data-type='SmallVectorImpl&lt;llvm::MVT&gt; &amp;' data-ref="6233OutVTs" data-ref-filename="6233OutVTs">OutVTs</dfn>,</td></tr>
<tr><th id="3062">3062</th><td>                                      <em>unsigned</em> &amp;<dfn class="local col4 decl" id="6234NumBytes" title='NumBytes' data-type='unsigned int &amp;' data-ref="6234NumBytes" data-ref-filename="6234NumBytes">NumBytes</dfn>) {</td></tr>
<tr><th id="3063">3063</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col5 decl" id="6235CC" title='CC' data-type='CallingConv::ID' data-ref="6235CC" data-ref-filename="6235CC">CC</dfn> = <a class="local col2 ref" href="#6232CLI" title='CLI' data-ref="6232CLI" data-ref-filename="6232CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv" data-ref-filename="llvm..FastISel..CallLoweringInfo..CallConv">CallConv</a>;</td></tr>
<tr><th id="3064">3064</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="6236ArgLocs" title='ArgLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="6236ArgLocs" data-ref-filename="6236ArgLocs">ArgLocs</dfn>;</td></tr>
<tr><th id="3065">3065</th><td>  <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> <dfn class="local col7 decl" id="6237CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="6237CCInfo" data-ref-filename="6237CCInfo">CCInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" data-ref-filename="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col5 ref" href="#6235CC" title='CC' data-ref="6235CC" data-ref-filename="6235CC">CC</a>, <b>false</b>, *<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>, <a class="local col6 ref" href="#6236ArgLocs" title='ArgLocs' data-ref="6236ArgLocs" data-ref-filename="6236ArgLocs">ArgLocs</a>, *<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Context" title='(anonymous namespace)::AArch64FastISel::Context' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Context" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Context">Context</a>);</td></tr>
<tr><th id="3066">3066</th><td>  <a class="local col7 ref" href="#6237CCInfo" title='CCInfo' data-ref="6237CCInfo" data-ref-filename="6237CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E" title='llvm::CCState::AnalyzeCallOperands' data-ref="_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E" data-ref-filename="_ZN4llvm7CCState19AnalyzeCallOperandsERNS_15SmallVectorImplINS_3MVTEEERNS1_INS_3ISD10ArgFlagsTyEEEPFbjS2_S2_NS_11CCValAssign7LocInfoES6_RS0_E">AnalyzeCallOperands</a>(<span class='refarg'><a class="local col3 ref" href="#6233OutVTs" title='OutVTs' data-ref="6233OutVTs" data-ref-filename="6233OutVTs">OutVTs</a></span>, <span class='refarg'><a class="local col2 ref" href="#6232CLI" title='CLI' data-ref="6232CLI" data-ref-filename="6232CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutFlags" title='llvm::FastISel::CallLoweringInfo::OutFlags' data-ref="llvm::FastISel::CallLoweringInfo::OutFlags" data-ref-filename="llvm..FastISel..CallLoweringInfo..OutFlags">OutFlags</a></span>, <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" title='(anonymous namespace)::AArch64FastISel::CCAssignFnForCall' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj">CCAssignFnForCall</a>(<a class="local col5 ref" href="#6235CC" title='CC' data-ref="6235CC" data-ref-filename="6235CC">CC</a>));</td></tr>
<tr><th id="3067">3067</th><td></td></tr>
<tr><th id="3068">3068</th><td>  <i>// Get a count of how many bytes are to be pushed on the stack.</i></td></tr>
<tr><th id="3069">3069</th><td>  <a class="local col4 ref" href="#6234NumBytes" title='NumBytes' data-ref="6234NumBytes" data-ref-filename="6234NumBytes">NumBytes</a> = <a class="local col7 ref" href="#6237CCInfo" title='CCInfo' data-ref="6237CCInfo" data-ref-filename="6237CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm7CCState18getNextStackOffsetEv" title='llvm::CCState::getNextStackOffset' data-ref="_ZNK4llvm7CCState18getNextStackOffsetEv" data-ref-filename="_ZNK4llvm7CCState18getNextStackOffsetEv">getNextStackOffset</a>();</td></tr>
<tr><th id="3070">3070</th><td></td></tr>
<tr><th id="3071">3071</th><td>  <i>// Issue CALLSEQ_START</i></td></tr>
<tr><th id="3072">3072</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="6238AdjStackDown" title='AdjStackDown' data-type='unsigned int' data-ref="6238AdjStackDown" data-ref-filename="6238AdjStackDown">AdjStackDown</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameSetupOpcode' data-ref="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo23getCallFrameSetupOpcodeEv">getCallFrameSetupOpcode</a>();</td></tr>
<tr><th id="3073">3073</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#6238AdjStackDown" title='AdjStackDown' data-ref="6238AdjStackDown" data-ref-filename="6238AdjStackDown">AdjStackDown</a>))</td></tr>
<tr><th id="3074">3074</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#6234NumBytes" title='NumBytes' data-ref="6234NumBytes" data-ref-filename="6234NumBytes">NumBytes</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3075">3075</th><td></td></tr>
<tr><th id="3076">3076</th><td>  <i>// Process the args.</i></td></tr>
<tr><th id="3077">3077</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col9 decl" id="6239VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="6239VA" data-ref-filename="6239VA">VA</dfn> : <a class="local col6 ref" href="#6236ArgLocs" title='ArgLocs' data-ref="6236ArgLocs" data-ref-filename="6236ArgLocs">ArgLocs</a>) {</td></tr>
<tr><th id="3078">3078</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col0 decl" id="6240ArgVal" title='ArgVal' data-type='const llvm::Value *' data-ref="6240ArgVal" data-ref-filename="6240ArgVal">ArgVal</dfn> = <a class="local col2 ref" href="#6232CLI" title='CLI' data-ref="6232CLI" data-ref-filename="6232CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals" data-ref-filename="llvm..FastISel..CallLoweringInfo..OutVals">OutVals</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="3079">3079</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="6241ArgVT" title='ArgVT' data-type='llvm::MVT' data-ref="6241ArgVT" data-ref-filename="6241ArgVT">ArgVT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6233OutVTs" title='OutVTs' data-ref="6233OutVTs" data-ref-filename="6233OutVTs">OutVTs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>()]</a>;</td></tr>
<tr><th id="3080">3080</th><td></td></tr>
<tr><th id="3081">3081</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="6242ArgReg" title='ArgReg' data-type='unsigned int' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col0 ref" href="#6240ArgVal" title='ArgVal' data-ref="6240ArgVal" data-ref-filename="6240ArgVal">ArgVal</a>);</td></tr>
<tr><th id="3082">3082</th><td>    <b>if</b> (!<a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a>)</td></tr>
<tr><th id="3083">3083</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td>    <i>// Handle arg promotion: SExt, ZExt, AExt.</i></td></tr>
<tr><th id="3086">3086</th><td>    <b>switch</b> (<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv" data-ref-filename="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>()) {</td></tr>
<tr><th id="3087">3087</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::Full" title='llvm::CCValAssign::Full' data-ref="llvm::CCValAssign::Full" data-ref-filename="llvm..CCValAssign..Full">Full</a>:</td></tr>
<tr><th id="3088">3088</th><td>      <b>break</b>;</td></tr>
<tr><th id="3089">3089</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::SExt" title='llvm::CCValAssign::SExt' data-ref="llvm::CCValAssign::SExt" data-ref-filename="llvm..CCValAssign..SExt">SExt</a>: {</td></tr>
<tr><th id="3090">3090</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="6243DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6243DestVT" data-ref-filename="6243DestVT">DestVT</dfn> = <a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="3091">3091</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="6244SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6244SrcVT" data-ref-filename="6244SrcVT">SrcVT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#6241ArgVT" title='ArgVT' data-ref="6241ArgVT" data-ref-filename="6241ArgVT">ArgVT</a>;</td></tr>
<tr><th id="3092">3092</th><td>      <a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6244SrcVT" title='SrcVT' data-ref="6244SrcVT" data-ref-filename="6244SrcVT">SrcVT</a>, <a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6243DestVT" title='DestVT' data-ref="6243DestVT" data-ref-filename="6243DestVT">DestVT</a>, <i>/*isZExt=*/</i><b>false</b>);</td></tr>
<tr><th id="3093">3093</th><td>      <b>if</b> (!<a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a>)</td></tr>
<tr><th id="3094">3094</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3095">3095</th><td>      <b>break</b>;</td></tr>
<tr><th id="3096">3096</th><td>    }</td></tr>
<tr><th id="3097">3097</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::AExt" title='llvm::CCValAssign::AExt' data-ref="llvm::CCValAssign::AExt" data-ref-filename="llvm..CCValAssign..AExt">AExt</a>:</td></tr>
<tr><th id="3098">3098</th><td>    <i>// Intentional fall-through.</i></td></tr>
<tr><th id="3099">3099</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::ZExt" title='llvm::CCValAssign::ZExt' data-ref="llvm::CCValAssign::ZExt" data-ref-filename="llvm..CCValAssign..ZExt">ZExt</a>: {</td></tr>
<tr><th id="3100">3100</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="6245DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6245DestVT" data-ref-filename="6245DestVT">DestVT</dfn> = <a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getLocVTEv" title='llvm::CCValAssign::getLocVT' data-ref="_ZNK4llvm11CCValAssign8getLocVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getLocVTEv">getLocVT</a>();</td></tr>
<tr><th id="3101">3101</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col6 decl" id="6246SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6246SrcVT" data-ref-filename="6246SrcVT">SrcVT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#6241ArgVT" title='ArgVT' data-ref="6241ArgVT" data-ref-filename="6241ArgVT">ArgVT</a>;</td></tr>
<tr><th id="3102">3102</th><td>      <a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#6246SrcVT" title='SrcVT' data-ref="6246SrcVT" data-ref-filename="6246SrcVT">SrcVT</a>, <a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6245DestVT" title='DestVT' data-ref="6245DestVT" data-ref-filename="6245DestVT">DestVT</a>, <i>/*isZExt=*/</i><b>true</b>);</td></tr>
<tr><th id="3103">3103</th><td>      <b>if</b> (!<a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a>)</td></tr>
<tr><th id="3104">3104</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3105">3105</th><td>      <b>break</b>;</td></tr>
<tr><th id="3106">3106</th><td>    }</td></tr>
<tr><th id="3107">3107</th><td>    <b>default</b>:</td></tr>
<tr><th id="3108">3108</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown arg promotion!"</q>);</td></tr>
<tr><th id="3109">3109</th><td>    }</td></tr>
<tr><th id="3110">3110</th><td></td></tr>
<tr><th id="3111">3111</th><td>    <i>// Now copy/store arg to correct locations.</i></td></tr>
<tr><th id="3112">3112</th><td>    <b>if</b> (<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv" data-ref-filename="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>() &amp;&amp; !<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign11needsCustomEv" title='llvm::CCValAssign::needsCustom' data-ref="_ZNK4llvm11CCValAssign11needsCustomEv" data-ref-filename="_ZNK4llvm11CCValAssign11needsCustomEv">needsCustom</a>()) {</td></tr>
<tr><th id="3113">3113</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3114">3114</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv" data-ref-filename="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>()).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a>);</td></tr>
<tr><th id="3115">3115</th><td>      <a class="local col2 ref" href="#6232CLI" title='CLI' data-ref="6232CLI" data-ref-filename="6232CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutRegs" title='llvm::FastISel::CallLoweringInfo::OutRegs' data-ref="llvm::FastISel::CallLoweringInfo::OutRegs" data-ref-filename="llvm..FastISel..CallLoweringInfo..OutRegs">OutRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv" data-ref-filename="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="3116">3116</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign11needsCustomEv" title='llvm::CCValAssign::needsCustom' data-ref="_ZNK4llvm11CCValAssign11needsCustomEv" data-ref-filename="_ZNK4llvm11CCValAssign11needsCustomEv">needsCustom</a>()) {</td></tr>
<tr><th id="3117">3117</th><td>      <i>// FIXME: Handle custom args.</i></td></tr>
<tr><th id="3118">3118</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3119">3119</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3120">3120</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VA.isMemLoc() &amp;&amp; <q>"Assuming store on stack."</q>);</td></tr>
<tr><th id="3121">3121</th><td></td></tr>
<tr><th id="3122">3122</th><td>      <i>// Don't emit stores for undef values.</i></td></tr>
<tr><th id="3123">3123</th><td>      <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::UndefValue" title='llvm::UndefValue' data-ref="llvm::UndefValue" data-ref-filename="llvm..UndefValue">UndefValue</a>&gt;(<a class="local col0 ref" href="#6240ArgVal" title='ArgVal' data-ref="6240ArgVal" data-ref-filename="6240ArgVal">ArgVal</a>))</td></tr>
<tr><th id="3124">3124</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3125">3125</th><td></td></tr>
<tr><th id="3126">3126</th><td>      <i>// Need to store on the stack.</i></td></tr>
<tr><th id="3127">3127</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="6247ArgSize" title='ArgSize' data-type='unsigned int' data-ref="6247ArgSize" data-ref-filename="6247ArgSize">ArgSize</dfn> = (<a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col1 ref" href="#6241ArgVT" title='ArgVT' data-ref="6241ArgVT" data-ref-filename="6241ArgVT">ArgVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() + <var>7</var>) / <var>8</var>;</td></tr>
<tr><th id="3128">3128</th><td></td></tr>
<tr><th id="3129">3129</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="6248BEAlign" title='BEAlign' data-type='unsigned int' data-ref="6248BEAlign" data-ref-filename="6248BEAlign">BEAlign</dfn> = <var>0</var>;</td></tr>
<tr><th id="3130">3130</th><td>      <b>if</b> (<a class="local col7 ref" href="#6247ArgSize" title='ArgSize' data-ref="6247ArgSize" data-ref-filename="6247ArgSize">ArgSize</a> &lt; <var>8</var> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" title='llvm::AArch64Subtarget::isLittleEndian' data-ref="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv">isLittleEndian</a>())</td></tr>
<tr><th id="3131">3131</th><td>        <a class="local col8 ref" href="#6248BEAlign" title='BEAlign' data-ref="6248BEAlign" data-ref-filename="6248BEAlign">BEAlign</a> = <var>8</var> - <a class="local col7 ref" href="#6247ArgSize" title='ArgSize' data-ref="6247ArgSize" data-ref-filename="6247ArgSize">ArgSize</a>;</td></tr>
<tr><th id="3132">3132</th><td></td></tr>
<tr><th id="3133">3133</th><td>      <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev"></a><dfn class="local col9 decl" id="6249Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6249Addr" data-ref-filename="6249Addr">Addr</dfn>;</td></tr>
<tr><th id="3134">3134</th><td>      <a class="local col9 ref" href="#6249Addr" title='Addr' data-ref="6249Addr" data-ref-filename="6249Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" title='(anonymous namespace)::AArch64FastISel::Address::setKind' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address7setKindENS1_8BaseKindE">setKind</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a>::<a class="tu enum" href="#(anonymousnamespace)::AArch64FastISel::Address::RegBase" title='(anonymous namespace)::AArch64FastISel::Address::RegBase' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Address::RegBase" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address..RegBase">RegBase</a>);</td></tr>
<tr><th id="3135">3135</th><td>      <a class="local col9 ref" href="#6249Addr" title='Addr' data-ref="6249Addr" data-ref-filename="6249Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" title='(anonymous namespace)::AArch64FastISel::Address::setReg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address6setRegEj">setReg</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::SP" title='llvm::AArch64::SP' data-ref="llvm::AArch64::SP" data-ref-filename="llvm..AArch64..SP">SP</a>);</td></tr>
<tr><th id="3136">3136</th><td>      <a class="local col9 ref" href="#6249Addr" title='Addr' data-ref="6249Addr" data-ref-filename="6249Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</a>(<a class="local col9 ref" href="#6239VA" title='VA' data-ref="6239VA" data-ref-filename="6239VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign15getLocMemOffsetEv" title='llvm::CCValAssign::getLocMemOffset' data-ref="_ZNK4llvm11CCValAssign15getLocMemOffsetEv" data-ref-filename="_ZNK4llvm11CCValAssign15getLocMemOffsetEv">getLocMemOffset</a>() + <a class="local col8 ref" href="#6248BEAlign" title='BEAlign' data-ref="6248BEAlign" data-ref-filename="6248BEAlign">BEAlign</a>);</td></tr>
<tr><th id="3137">3137</th><td></td></tr>
<tr><th id="3138">3138</th><td>      <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col0 decl" id="6250Alignment" title='Alignment' data-type='llvm::Align' data-ref="6250Alignment" data-ref-filename="6250Alignment">Alignment</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout15getABITypeAlignEPNS_4TypeE" title='llvm::DataLayout::getABITypeAlign' data-ref="_ZNK4llvm10DataLayout15getABITypeAlignEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout15getABITypeAlignEPNS_4TypeE">getABITypeAlign</a>(<a class="local col0 ref" href="#6240ArgVal" title='ArgVal' data-ref="6240ArgVal" data-ref-filename="6240ArgVal">ArgVal</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3139">3139</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col1 decl" id="6251MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="6251MMO" data-ref-filename="6251MMO">MMO</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="3140">3140</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" title='llvm::MachinePointerInfo::getStack' data-ref="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh" data-ref-filename="_ZN4llvm18MachinePointerInfo8getStackERNS_15MachineFunctionElh">getStack</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a></span>, <a class="local col9 ref" href="#6249Addr" title='Addr' data-ref="6249Addr" data-ref-filename="6249Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>()),</td></tr>
<tr><th id="3141">3141</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>, <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col1 ref" href="#6241ArgVT" title='ArgVT' data-ref="6241ArgVT" data-ref-filename="6241ArgVT">ArgVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT12getStoreSizeEv" title='llvm::MVT::getStoreSize' data-ref="_ZNK4llvm3MVT12getStoreSizeEv" data-ref-filename="_ZNK4llvm3MVT12getStoreSizeEv">getStoreSize</a>(), <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#6250Alignment" title='Alignment' data-ref="6250Alignment" data-ref-filename="6250Alignment">Alignment</a>);</td></tr>
<tr><th id="3142">3142</th><td></td></tr>
<tr><th id="3143">3143</th><td>      <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE">emitStore</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#6241ArgVT" title='ArgVT' data-ref="6241ArgVT" data-ref-filename="6241ArgVT">ArgVT</a>, <a class="local col2 ref" href="#6242ArgReg" title='ArgReg' data-ref="6242ArgReg" data-ref-filename="6242ArgReg">ArgReg</a>, <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col9 ref" href="#6249Addr" title='Addr' data-ref="6249Addr" data-ref-filename="6249Addr">Addr</a>, <a class="local col1 ref" href="#6251MMO" title='MMO' data-ref="6251MMO" data-ref-filename="6251MMO">MMO</a>))</td></tr>
<tr><th id="3144">3144</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3145">3145</th><td>    }</td></tr>
<tr><th id="3146">3146</th><td>  }</td></tr>
<tr><th id="3147">3147</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3148">3148</th><td>}</td></tr>
<tr><th id="3149">3149</th><td></td></tr>
<tr><th id="3150">3150</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj" title='(anonymous namespace)::AArch64FastISel::finishCall' data-type='bool (anonymous namespace)::AArch64FastISel::finishCall(llvm::FastISel::CallLoweringInfo &amp; CLI, llvm::MVT RetVT, unsigned int NumBytes)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj">finishCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col2 decl" id="6252CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="6252CLI" data-ref-filename="6252CLI">CLI</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="6253RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6253RetVT" data-ref-filename="6253RetVT">RetVT</dfn>,</td></tr>
<tr><th id="3151">3151</th><td>                                 <em>unsigned</em> <dfn class="local col4 decl" id="6254NumBytes" title='NumBytes' data-type='unsigned int' data-ref="6254NumBytes" data-ref-filename="6254NumBytes">NumBytes</dfn>) {</td></tr>
<tr><th id="3152">3152</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col5 decl" id="6255CC" title='CC' data-type='CallingConv::ID' data-ref="6255CC" data-ref-filename="6255CC">CC</dfn> = <a class="local col2 ref" href="#6252CLI" title='CLI' data-ref="6252CLI" data-ref-filename="6252CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv" data-ref-filename="llvm..FastISel..CallLoweringInfo..CallConv">CallConv</a>;</td></tr>
<tr><th id="3153">3153</th><td></td></tr>
<tr><th id="3154">3154</th><td>  <i>// Issue CALLSEQ_END</i></td></tr>
<tr><th id="3155">3155</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6256AdjStackUp" title='AdjStackUp' data-type='unsigned int' data-ref="6256AdjStackUp" data-ref-filename="6256AdjStackUp">AdjStackUp</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>();</td></tr>
<tr><th id="3156">3156</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#6256AdjStackUp" title='AdjStackUp' data-ref="6256AdjStackUp" data-ref-filename="6256AdjStackUp">AdjStackUp</a>))</td></tr>
<tr><th id="3157">3157</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#6254NumBytes" title='NumBytes' data-ref="6254NumBytes" data-ref-filename="6254NumBytes">NumBytes</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td>  <i>// Now the return value.</i></td></tr>
<tr><th id="3160">3160</th><td>  <b>if</b> (<a class="local col3 ref" href="#6253RetVT" title='RetVT' data-ref="6253RetVT" data-ref-filename="6253RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::isVoid" title='llvm::MVT::isVoid' data-ref="llvm::MVT::isVoid" data-ref-filename="llvm..MVT..isVoid">isVoid</a>) {</td></tr>
<tr><th id="3161">3161</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="6257RVLocs" title='RVLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="6257RVLocs" data-ref-filename="6257RVLocs">RVLocs</dfn>;</td></tr>
<tr><th id="3162">3162</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> <dfn class="local col8 decl" id="6258CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="6258CCInfo" data-ref-filename="6258CCInfo">CCInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" data-ref-filename="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col5 ref" href="#6255CC" title='CC' data-ref="6255CC" data-ref-filename="6255CC">CC</a>, <b>false</b>, *<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>, <a class="local col7 ref" href="#6257RVLocs" title='RVLocs' data-ref="6257RVLocs" data-ref-filename="6257RVLocs">RVLocs</a>, *<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Context" title='(anonymous namespace)::AArch64FastISel::Context' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Context" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Context">Context</a>);</td></tr>
<tr><th id="3163">3163</th><td>    <a class="local col8 ref" href="#6258CCInfo" title='CCInfo' data-ref="6258CCInfo" data-ref-filename="6258CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeCallResult' data-ref="_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E" data-ref-filename="_ZN4llvm7CCState17AnalyzeCallResultENS_3MVTEPFbjS1_S1_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERS0_E">AnalyzeCallResult</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6253RetVT" title='RetVT' data-ref="6253RetVT" data-ref-filename="6253RetVT">RetVT</a>, <a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" title='(anonymous namespace)::AArch64FastISel::CCAssignFnForCall' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel17CCAssignFnForCallEj">CCAssignFnForCall</a>(<a class="local col5 ref" href="#6255CC" title='CC' data-ref="6255CC" data-ref-filename="6255CC">CC</a>));</td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>    <i>// Only handle a single return value.</i></td></tr>
<tr><th id="3166">3166</th><td>    <b>if</b> (<a class="local col7 ref" href="#6257RVLocs" title='RVLocs' data-ref="6257RVLocs" data-ref-filename="6257RVLocs">RVLocs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="3167">3167</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3168">3168</th><td></td></tr>
<tr><th id="3169">3169</th><td>    <i>// Copy all of the result registers out of their specified physreg.</i></td></tr>
<tr><th id="3170">3170</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="6259CopyVT" title='CopyVT' data-type='llvm::MVT' data-ref="6259CopyVT" data-ref-filename="6259CopyVT">CopyVT</dfn> = <a class="local col7 ref" href="#6257RVLocs" title='RVLocs' data-ref="6257RVLocs" data-ref-filename="6257RVLocs">RVLocs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="3171">3171</th><td></td></tr>
<tr><th id="3172">3172</th><td>    <i>// TODO: Handle big-endian results</i></td></tr>
<tr><th id="3173">3173</th><td>    <b>if</b> (<a class="local col9 ref" href="#6259CopyVT" title='CopyVT' data-ref="6259CopyVT" data-ref-filename="6259CopyVT">CopyVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>() &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" title='llvm::AArch64Subtarget::isLittleEndian' data-ref="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv">isLittleEndian</a>())</td></tr>
<tr><th id="3174">3174</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3175">3175</th><td></td></tr>
<tr><th id="3176">3176</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="6260ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6260ResultReg" data-ref-filename="6260ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#6259CopyVT" title='CopyVT' data-ref="6259CopyVT" data-ref-filename="6259CopyVT">CopyVT</a>));</td></tr>
<tr><th id="3177">3177</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3178">3178</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6260ResultReg" title='ResultReg' data-ref="6260ResultReg" data-ref-filename="6260ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3179">3179</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#6257RVLocs" title='RVLocs' data-ref="6257RVLocs" data-ref-filename="6257RVLocs">RVLocs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv" data-ref-filename="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="3180">3180</th><td>    <a class="local col2 ref" href="#6252CLI" title='CLI' data-ref="6252CLI" data-ref-filename="6252CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::InRegs" title='llvm::FastISel::CallLoweringInfo::InRegs' data-ref="llvm::FastISel::CallLoweringInfo::InRegs" data-ref-filename="llvm..FastISel..CallLoweringInfo..InRegs">InRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#6257RVLocs" title='RVLocs' data-ref="6257RVLocs" data-ref-filename="6257RVLocs">RVLocs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv" data-ref-filename="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="3181">3181</th><td></td></tr>
<tr><th id="3182">3182</th><td>    <a class="local col2 ref" href="#6252CLI" title='CLI' data-ref="6252CLI" data-ref-filename="6252CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::ResultReg" title='llvm::FastISel::CallLoweringInfo::ResultReg' data-ref="llvm::FastISel::CallLoweringInfo::ResultReg" data-ref-filename="llvm..FastISel..CallLoweringInfo..ResultReg">ResultReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6260ResultReg" title='ResultReg' data-ref="6260ResultReg" data-ref-filename="6260ResultReg">ResultReg</a>;</td></tr>
<tr><th id="3183">3183</th><td>    <a class="local col2 ref" href="#6252CLI" title='CLI' data-ref="6252CLI" data-ref-filename="6252CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::NumResultRegs" title='llvm::FastISel::CallLoweringInfo::NumResultRegs' data-ref="llvm::FastISel::CallLoweringInfo::NumResultRegs" data-ref-filename="llvm..FastISel..CallLoweringInfo..NumResultRegs">NumResultRegs</a> = <var>1</var>;</td></tr>
<tr><th id="3184">3184</th><td>  }</td></tr>
<tr><th id="3185">3185</th><td></td></tr>
<tr><th id="3186">3186</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3187">3187</th><td>}</td></tr>
<tr><th id="3188">3188</th><td></td></tr>
<tr><th id="3189">3189</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" title='(anonymous namespace)::AArch64FastISel::fastLowerCall' data-type='bool (anonymous namespace)::AArch64FastISel::fastLowerCall(llvm::FastISel::CallLoweringInfo &amp; CLI)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE">fastLowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col1 decl" id="6261CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo &amp;' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</dfn>) {</td></tr>
<tr><th id="3190">3190</th><td>  <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col2 decl" id="6262CC" title='CC' data-type='CallingConv::ID' data-ref="6262CC" data-ref-filename="6262CC">CC</dfn>  = <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::CallConv" title='llvm::FastISel::CallLoweringInfo::CallConv' data-ref="llvm::FastISel::CallLoweringInfo::CallConv" data-ref-filename="llvm..FastISel..CallLoweringInfo..CallConv">CallConv</a>;</td></tr>
<tr><th id="3191">3191</th><td>  <em>bool</em> <dfn class="local col3 decl" id="6263IsTailCall" title='IsTailCall' data-type='bool' data-ref="6263IsTailCall" data-ref-filename="6263IsTailCall">IsTailCall</dfn>     = <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::IsTailCall" title='llvm::FastISel::CallLoweringInfo::IsTailCall' data-ref="llvm::FastISel::CallLoweringInfo::IsTailCall" data-ref-filename="llvm..FastISel..CallLoweringInfo..IsTailCall">IsTailCall</a>;</td></tr>
<tr><th id="3192">3192</th><td>  <em>bool</em> <dfn class="local col4 decl" id="6264IsVarArg" title='IsVarArg' data-type='bool' data-ref="6264IsVarArg" data-ref-filename="6264IsVarArg">IsVarArg</dfn>       = <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::IsVarArg" title='llvm::FastISel::CallLoweringInfo::IsVarArg' data-ref="llvm::FastISel::CallLoweringInfo::IsVarArg" data-ref-filename="llvm..FastISel..CallLoweringInfo..IsVarArg">IsVarArg</a>;</td></tr>
<tr><th id="3193">3193</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col5 decl" id="6265Callee" title='Callee' data-type='const llvm::Value *' data-ref="6265Callee" data-ref-filename="6265Callee">Callee</dfn> = <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Callee" title='llvm::FastISel::CallLoweringInfo::Callee' data-ref="llvm::FastISel::CallLoweringInfo::Callee" data-ref-filename="llvm..FastISel..CallLoweringInfo..Callee">Callee</a>;</td></tr>
<tr><th id="3194">3194</th><td>  <a class="type" href="../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol" data-ref-filename="llvm..MCSymbol">MCSymbol</a> *<dfn class="local col6 decl" id="6266Symbol" title='Symbol' data-type='llvm::MCSymbol *' data-ref="6266Symbol" data-ref-filename="6266Symbol">Symbol</dfn> = <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Symbol" title='llvm::FastISel::CallLoweringInfo::Symbol' data-ref="llvm::FastISel::CallLoweringInfo::Symbol" data-ref-filename="llvm..FastISel..CallLoweringInfo..Symbol">Symbol</a>;</td></tr>
<tr><th id="3195">3195</th><td></td></tr>
<tr><th id="3196">3196</th><td>  <b>if</b> (!<a class="local col5 ref" href="#6265Callee" title='Callee' data-ref="6265Callee" data-ref-filename="6265Callee">Callee</a> &amp;&amp; !<a class="local col6 ref" href="#6266Symbol" title='Symbol' data-ref="6266Symbol" data-ref-filename="6266Symbol">Symbol</a>)</td></tr>
<tr><th id="3197">3197</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3198">3198</th><td></td></tr>
<tr><th id="3199">3199</th><td>  <i>// Allow SelectionDAG isel to handle tail calls.</i></td></tr>
<tr><th id="3200">3200</th><td>  <b>if</b> (<a class="local col3 ref" href="#6263IsTailCall" title='IsTailCall' data-ref="6263IsTailCall" data-ref-filename="6263IsTailCall">IsTailCall</a>)</td></tr>
<tr><th id="3201">3201</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3202">3202</th><td></td></tr>
<tr><th id="3203">3203</th><td>  <i>// FIXME: we could and should support this, but for now correctness at -O0 is</i></td></tr>
<tr><th id="3204">3204</th><td><i>  // more important.</i></td></tr>
<tr><th id="3205">3205</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>())</td></tr>
<tr><th id="3206">3206</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3207">3207</th><td></td></tr>
<tr><th id="3208">3208</th><td>  <span class="namespace">CodeModel::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Model" title='llvm::CodeModel::Model' data-ref="llvm::CodeModel::Model" data-ref-filename="llvm..CodeModel..Model">Model</a> <dfn class="local col7 decl" id="6267CM" title='CM' data-type='CodeModel::Model' data-ref="6267CM" data-ref-filename="6267CM">CM</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TM" title='llvm::FastISel::TM' data-ref="llvm::FastISel::TM" data-ref-filename="llvm..FastISel..TM">TM</a>.<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>();</td></tr>
<tr><th id="3209">3209</th><td>  <i>// Only support the small-addressing and large code models.</i></td></tr>
<tr><th id="3210">3210</th><td>  <b>if</b> (<a class="local col7 ref" href="#6267CM" title='CM' data-ref="6267CM" data-ref-filename="6267CM">CM</a> != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" title='llvm::AArch64Subtarget::useSmallAddressing' data-ref="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv">useSmallAddressing</a>())</td></tr>
<tr><th id="3211">3211</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3212">3212</th><td></td></tr>
<tr><th id="3213">3213</th><td>  <i>// FIXME: Add large code model support for ELF.</i></td></tr>
<tr><th id="3214">3214</th><td>  <b>if</b> (<a class="local col7 ref" href="#6267CM" title='CM' data-ref="6267CM" data-ref-filename="6267CM">CM</a> == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" title='llvm::AArch64Subtarget::isTargetMachO' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetMachOEv">isTargetMachO</a>())</td></tr>
<tr><th id="3215">3215</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3216">3216</th><td></td></tr>
<tr><th id="3217">3217</th><td>  <i>// Let SDISel handle vararg functions.</i></td></tr>
<tr><th id="3218">3218</th><td>  <b>if</b> (<a class="local col4 ref" href="#6264IsVarArg" title='IsVarArg' data-ref="6264IsVarArg" data-ref-filename="6264IsVarArg">IsVarArg</a>)</td></tr>
<tr><th id="3219">3219</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3220">3220</th><td></td></tr>
<tr><th id="3221">3221</th><td>  <i>// FIXME: Only handle *simple* calls for now.</i></td></tr>
<tr><th id="3222">3222</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="6268RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6268RetVT" data-ref-filename="6268RetVT">RetVT</dfn>;</td></tr>
<tr><th id="3223">3223</th><td>  <b>if</b> (<a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy" data-ref-filename="llvm..FastISel..CallLoweringInfo..RetTy">RetTy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type8isVoidTyEv" title='llvm::Type::isVoidTy' data-ref="_ZNK4llvm4Type8isVoidTyEv" data-ref-filename="_ZNK4llvm4Type8isVoidTyEv">isVoidTy</a>())</td></tr>
<tr><th id="3224">3224</th><td>    <a class="local col8 ref" href="#6268RetVT" title='RetVT' data-ref="6268RetVT" data-ref-filename="6268RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::isVoid" title='llvm::MVT::isVoid' data-ref="llvm::MVT::isVoid" data-ref-filename="llvm..MVT..isVoid">isVoid</a>;</td></tr>
<tr><th id="3225">3225</th><td>  <b>else</b> <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::RetTy" title='llvm::FastISel::CallLoweringInfo::RetTy' data-ref="llvm::FastISel::CallLoweringInfo::RetTy" data-ref-filename="llvm..FastISel..CallLoweringInfo..RetTy">RetTy</a>, <span class='refarg'><a class="local col8 ref" href="#6268RetVT" title='RetVT' data-ref="6268RetVT" data-ref-filename="6268RetVT">RetVT</a></span>))</td></tr>
<tr><th id="3226">3226</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3227">3227</th><td></td></tr>
<tr><th id="3228">3228</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="6269Flag" title='Flag' data-type='llvm::ISD::ArgFlagsTy' data-ref="6269Flag" data-ref-filename="6269Flag">Flag</dfn> : <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutFlags" title='llvm::FastISel::CallLoweringInfo::OutFlags' data-ref="llvm::FastISel::CallLoweringInfo::OutFlags" data-ref-filename="llvm..FastISel..CallLoweringInfo..OutFlags">OutFlags</a>)</td></tr>
<tr><th id="3229">3229</th><td>    <b>if</b> (<a class="local col9 ref" href="#6269Flag" title='Flag' data-ref="6269Flag" data-ref-filename="6269Flag">Flag</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv" title='llvm::ISD::ArgFlagsTy::isInReg' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy7isInRegEv">isInReg</a>() || <a class="local col9 ref" href="#6269Flag" title='Flag' data-ref="6269Flag" data-ref-filename="6269Flag">Flag</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv" title='llvm::ISD::ArgFlagsTy::isSRet' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy6isSRetEv">isSRet</a>() || <a class="local col9 ref" href="#6269Flag" title='Flag' data-ref="6269Flag" data-ref-filename="6269Flag">Flag</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isNestEv" title='llvm::ISD::ArgFlagsTy::isNest' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isNestEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy6isNestEv">isNest</a>() || <a class="local col9 ref" href="#6269Flag" title='Flag' data-ref="6269Flag" data-ref-filename="6269Flag">Flag</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" title='llvm::ISD::ArgFlagsTy::isByVal' data-ref="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy7isByValEv">isByVal</a>() ||</td></tr>
<tr><th id="3230">3230</th><td>        <a class="local col9 ref" href="#6269Flag" title='Flag' data-ref="6269Flag" data-ref-filename="6269Flag">Flag</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy11isSwiftSelfEv" title='llvm::ISD::ArgFlagsTy::isSwiftSelf' data-ref="_ZNK4llvm3ISD10ArgFlagsTy11isSwiftSelfEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy11isSwiftSelfEv">isSwiftSelf</a>() || <a class="local col9 ref" href="#6269Flag" title='Flag' data-ref="6269Flag" data-ref-filename="6269Flag">Flag</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy12isSwiftErrorEv" title='llvm::ISD::ArgFlagsTy::isSwiftError' data-ref="_ZNK4llvm3ISD10ArgFlagsTy12isSwiftErrorEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy12isSwiftErrorEv">isSwiftError</a>())</td></tr>
<tr><th id="3231">3231</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3232">3232</th><td></td></tr>
<tr><th id="3233">3233</th><td>  <i>// Set up the argument vectors.</i></td></tr>
<tr><th id="3234">3234</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="6270OutVTs" title='OutVTs' data-type='SmallVector&lt;llvm::MVT, 16&gt;' data-ref="6270OutVTs" data-ref-filename="6270OutVTs">OutVTs</dfn>;</td></tr>
<tr><th id="3235">3235</th><td>  <a class="local col0 ref" href="#6270OutVTs" title='OutVTs' data-ref="6270OutVTs" data-ref-filename="6270OutVTs">OutVTs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructib6929423" title='llvm::SmallVectorImpl::reserve' data-ref="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructib6929423" data-ref-filename="_ZN4llvm15SmallVectorImpl7reserveENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructib6929423">reserve</a>(<a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals" data-ref-filename="llvm..FastISel..CallLoweringInfo..OutVals">OutVals</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="3236">3236</th><td></td></tr>
<tr><th id="3237">3237</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col1 decl" id="6271Val" title='Val' data-type='llvm::Value *' data-ref="6271Val" data-ref-filename="6271Val">Val</dfn> : <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutVals" title='llvm::FastISel::CallLoweringInfo::OutVals' data-ref="llvm::FastISel::CallLoweringInfo::OutVals" data-ref-filename="llvm..FastISel..CallLoweringInfo..OutVals">OutVals</a>) {</td></tr>
<tr><th id="3238">3238</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col2 decl" id="6272VT" title='VT' data-type='llvm::MVT' data-ref="6272VT" data-ref-filename="6272VT">VT</dfn>;</td></tr>
<tr><th id="3239">3239</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col1 ref" href="#6271Val" title='Val' data-ref="6271Val" data-ref-filename="6271Val">Val</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col2 ref" href="#6272VT" title='VT' data-ref="6272VT" data-ref-filename="6272VT">VT</a></span>) &amp;&amp;</td></tr>
<tr><th id="3240">3240</th><td>        !(<a class="local col2 ref" href="#6272VT" title='VT' data-ref="6272VT" data-ref-filename="6272VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a> || <a class="local col2 ref" href="#6272VT" title='VT' data-ref="6272VT" data-ref-filename="6272VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> || <a class="local col2 ref" href="#6272VT" title='VT' data-ref="6272VT" data-ref-filename="6272VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>))</td></tr>
<tr><th id="3241">3241</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td>    <i>// We don't handle vector parameters yet.</i></td></tr>
<tr><th id="3244">3244</th><td>    <b>if</b> (<a class="local col2 ref" href="#6272VT" title='VT' data-ref="6272VT" data-ref-filename="6272VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>() || <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col2 ref" href="#6272VT" title='VT' data-ref="6272VT" data-ref-filename="6272VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() &gt; <var>64</var>)</td></tr>
<tr><th id="3245">3245</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3246">3246</th><td></td></tr>
<tr><th id="3247">3247</th><td>    <a class="local col0 ref" href="#6270OutVTs" title='OutVTs' data-ref="6270OutVTs" data-ref-filename="6270OutVTs">OutVTs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6272VT" title='VT' data-ref="6272VT" data-ref-filename="6272VT">VT</a>);</td></tr>
<tr><th id="3248">3248</th><td>  }</td></tr>
<tr><th id="3249">3249</th><td></td></tr>
<tr><th id="3250">3250</th><td>  <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev"></a><dfn class="local col3 decl" id="6273Addr" title='Addr' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</dfn>;</td></tr>
<tr><th id="3251">3251</th><td>  <b>if</b> (<a class="local col5 ref" href="#6265Callee" title='Callee' data-ref="6265Callee" data-ref-filename="6265Callee">Callee</a> &amp;&amp; !<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" title='(anonymous namespace)::AArch64FastISel::computeCallAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18computeCallAddressEPKN4llvm5ValueERNS0_7AddressE">computeCallAddress</a>(<a class="local col5 ref" href="#6265Callee" title='Callee' data-ref="6265Callee" data-ref-filename="6265Callee">Callee</a>, <span class='refarg'><a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a></span>))</td></tr>
<tr><th id="3252">3252</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3253">3253</th><td></td></tr>
<tr><th id="3254">3254</th><td>  <i>// The weak function target may be zero; in that case we must use indirect</i></td></tr>
<tr><th id="3255">3255</th><td><i>  // addressing via a stub on windows as it may be out of range for a</i></td></tr>
<tr><th id="3256">3256</th><td><i>  // PC-relative jump.</i></td></tr>
<tr><th id="3257">3257</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv" title='llvm::AArch64Subtarget::isTargetWindows' data-ref="_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15isTargetWindowsEv">isTargetWindows</a>() &amp;&amp; <a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</a>() &amp;&amp;</td></tr>
<tr><th id="3258">3258</th><td>      <a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv" title='llvm::GlobalValue::hasExternalWeakLinkage' data-ref="_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue22hasExternalWeakLinkageEv">hasExternalWeakLinkage</a>())</td></tr>
<tr><th id="3259">3259</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3260">3260</th><td></td></tr>
<tr><th id="3261">3261</th><td>  <i>// Handle the arguments now that we've gotten them.</i></td></tr>
<tr><th id="3262">3262</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6274NumBytes" title='NumBytes' data-type='unsigned int' data-ref="6274NumBytes" data-ref-filename="6274NumBytes">NumBytes</dfn>;</td></tr>
<tr><th id="3263">3263</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj" title='(anonymous namespace)::AArch64FastISel::processCallArgs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj">processCallArgs</a>(<span class='refarg'><a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a></span>, <span class='refarg'><a class="local col0 ref" href="#6270OutVTs" title='OutVTs' data-ref="6270OutVTs" data-ref-filename="6270OutVTs">OutVTs</a></span>, <span class='refarg'><a class="local col4 ref" href="#6274NumBytes" title='NumBytes' data-ref="6274NumBytes" data-ref-filename="6274NumBytes">NumBytes</a></span>))</td></tr>
<tr><th id="3264">3264</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3265">3265</th><td></td></tr>
<tr><th id="3266">3266</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> *<dfn class="local col5 decl" id="6275RegInfo" title='RegInfo' data-type='const llvm::AArch64RegisterInfo *' data-ref="6275RegInfo" data-ref-filename="6275RegInfo">RegInfo</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3267">3267</th><td>  <b>if</b> (<a class="local col5 ref" href="#6275RegInfo" title='RegInfo' data-ref="6275RegInfo" data-ref-filename="6275RegInfo">RegInfo</a>-&gt;<a class="ref fn" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::isAnyArgRegReserved' data-ref="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo19isAnyArgRegReservedERKNS_15MachineFunctionE">isAnyArgRegReserved</a>(*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF" data-ref-filename="llvm..FastISel..MF">MF</a>))</td></tr>
<tr><th id="3268">3268</th><td>    <a class="local col5 ref" href="#6275RegInfo" title='RegInfo' data-ref="6275RegInfo" data-ref-filename="6275RegInfo">RegInfo</a>-&gt;<a class="ref fn" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::emitReservedArgRegCallError' data-ref="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo27emitReservedArgRegCallErrorERKNS_15MachineFunctionE">emitReservedArgRegCallError</a>(*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF" data-ref-filename="llvm..FastISel..MF">MF</a>);</td></tr>
<tr><th id="3269">3269</th><td></td></tr>
<tr><th id="3270">3270</th><td>  <i>// Issue the call.</i></td></tr>
<tr><th id="3271">3271</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col6 decl" id="6276MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</dfn>;</td></tr>
<tr><th id="3272">3272</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" title='llvm::AArch64Subtarget::useSmallAddressing' data-ref="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget18useSmallAddressingEv">useSmallAddressing</a>()) {</td></tr>
<tr><th id="3273">3273</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="6277II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6277II" data-ref-filename="6277II">II</dfn> =</td></tr>
<tr><th id="3274">3274</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>() ? <a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" title='llvm::getBLRCallOpcode' data-ref="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE">getBLRCallOpcode</a>(*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF" data-ref-filename="llvm..FastISel..MF">MF</a>) : (<em>unsigned</em>)<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BL" title='llvm::AArch64::BL' data-ref="llvm::AArch64::BL" data-ref-filename="llvm..AArch64..BL">BL</a>);</td></tr>
<tr><th id="3275">3275</th><td>    <a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col7 ref" href="#6277II" title='II' data-ref="6277II" data-ref-filename="6277II">II</a>);</td></tr>
<tr><th id="3276">3276</th><td>    <b>if</b> (<a class="local col6 ref" href="#6266Symbol" title='Symbol' data-ref="6266Symbol" data-ref-filename="6266Symbol">Symbol</a>)</td></tr>
<tr><th id="3277">3277</th><td>      <a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col6 ref" href="#6266Symbol" title='Symbol' data-ref="6266Symbol" data-ref-filename="6266Symbol">Symbol</a>, <var>0</var>);</td></tr>
<tr><th id="3278">3278</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</a>())</td></tr>
<tr><th id="3279">3279</th><td>      <a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</a>(), <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="3280">3280</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="3281">3281</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="6278Reg" title='Reg' data-type='unsigned int' data-ref="6278Reg" data-ref-filename="6278Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col7 ref" href="#6277II" title='II' data-ref="6277II" data-ref-filename="6277II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>(), <var>0</var>);</td></tr>
<tr><th id="3282">3282</th><td>      <a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6278Reg" title='Reg' data-ref="6278Reg" data-ref-filename="6278Reg">Reg</a>);</td></tr>
<tr><th id="3283">3283</th><td>    } <b>else</b></td></tr>
<tr><th id="3284">3284</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3285">3285</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3286">3286</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="6279CallReg" title='CallReg' data-type='unsigned int' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3287">3287</th><td>    <b>if</b> (<a class="local col6 ref" href="#6266Symbol" title='Symbol' data-ref="6266Symbol" data-ref-filename="6266Symbol">Symbol</a>) {</td></tr>
<tr><th id="3288">3288</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="6280ADRPReg" title='ADRPReg' data-type='unsigned int' data-ref="6280ADRPReg" data-ref-filename="6280ADRPReg">ADRPReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64commonRegClass" title='llvm::AArch64::GPR64commonRegClass' data-ref="llvm::AArch64::GPR64commonRegClass" data-ref-filename="llvm..AArch64..GPR64commonRegClass">GPR64commonRegClass</a>);</td></tr>
<tr><th id="3289">3289</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADRP" title='llvm::AArch64::ADRP' data-ref="llvm::AArch64::ADRP" data-ref-filename="llvm..AArch64..ADRP">ADRP</a>),</td></tr>
<tr><th id="3290">3290</th><td>              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6280ADRPReg" title='ADRPReg' data-ref="6280ADRPReg" data-ref-filename="6280ADRPReg">ADRPReg</a>)</td></tr>
<tr><th id="3291">3291</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col6 ref" href="#6266Symbol" title='Symbol' data-ref="6266Symbol" data-ref-filename="6266Symbol">Symbol</a>, <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGE" title='llvm::AArch64II::MO_PAGE' data-ref="llvm::AArch64II::MO_PAGE" data-ref-filename="llvm..AArch64II..MO_PAGE">MO_PAGE</a>);</td></tr>
<tr><th id="3292">3292</th><td></td></tr>
<tr><th id="3293">3293</th><td>      <a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3294">3294</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3295">3295</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a>)</td></tr>
<tr><th id="3296">3296</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6280ADRPReg" title='ADRPReg' data-ref="6280ADRPReg" data-ref-filename="6280ADRPReg">ADRPReg</a>)</td></tr>
<tr><th id="3297">3297</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col6 ref" href="#6266Symbol" title='Symbol' data-ref="6266Symbol" data-ref-filename="6266Symbol">Symbol</a>,</td></tr>
<tr><th id="3298">3298</th><td>                  <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_GOT" title='llvm::AArch64II::MO_GOT' data-ref="llvm::AArch64II::MO_GOT" data-ref-filename="llvm..AArch64II..MO_GOT">MO_GOT</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_PAGEOFF" title='llvm::AArch64II::MO_PAGEOFF' data-ref="llvm::AArch64II::MO_PAGEOFF" data-ref-filename="llvm..AArch64II..MO_PAGEOFF">MO_PAGEOFF</a> | <span class="namespace">AArch64II::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64II::MO_NC" title='llvm::AArch64II::MO_NC' data-ref="llvm::AArch64II::MO_NC" data-ref-filename="llvm..AArch64II..MO_NC">MO_NC</a>);</td></tr>
<tr><th id="3299">3299</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</a>())</td></tr>
<tr><th id="3300">3300</th><td>      <a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" title='(anonymous namespace)::AArch64FastISel::materializeGV' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13materializeGVEPKN4llvm11GlobalValueE">materializeGV</a>(<a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" title='(anonymous namespace)::AArch64FastISel::Address::getGlobalValue' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address14getGlobalValueEv">getGlobalValue</a>());</td></tr>
<tr><th id="3301">3301</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>())</td></tr>
<tr><th id="3302">3302</th><td>      <a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a> = <a class="local col3 ref" href="#6273Addr" title='Addr' data-ref="6273Addr" data-ref-filename="6273Addr">Addr</a>.<a class="tu ref fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" title='(anonymous namespace)::AArch64FastISel::Address::getReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel7Address6getRegEv">getReg</a>();</td></tr>
<tr><th id="3303">3303</th><td></td></tr>
<tr><th id="3304">3304</th><td>    <b>if</b> (!<a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a>)</td></tr>
<tr><th id="3305">3305</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3306">3306</th><td></td></tr>
<tr><th id="3307">3307</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="6281II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6281II" data-ref-filename="6281II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="ref fn" href="AArch64InstrInfo.h.html#_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" title='llvm::getBLRCallOpcode' data-ref="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm16getBLRCallOpcodeERKNS_15MachineFunctionE">getBLRCallOpcode</a>(*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF" data-ref-filename="llvm..FastISel..MF">MF</a>));</td></tr>
<tr><th id="3308">3308</th><td>    <a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(<a class="local col1 ref" href="#6281II" title='II' data-ref="6281II" data-ref-filename="6281II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a>, <var>0</var>);</td></tr>
<tr><th id="3309">3309</th><td>    <a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col1 ref" href="#6281II" title='II' data-ref="6281II" data-ref-filename="6281II">II</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6279CallReg" title='CallReg' data-ref="6279CallReg" data-ref-filename="6279CallReg">CallReg</a>);</td></tr>
<tr><th id="3310">3310</th><td>  }</td></tr>
<tr><th id="3311">3311</th><td></td></tr>
<tr><th id="3312">3312</th><td>  <i>// Add implicit physical register uses to the call.</i></td></tr>
<tr><th id="3313">3313</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="6282Reg" title='Reg' data-type='llvm::Register' data-ref="6282Reg" data-ref-filename="6282Reg">Reg</dfn> : <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::OutRegs" title='llvm::FastISel::CallLoweringInfo::OutRegs' data-ref="llvm::FastISel::CallLoweringInfo::OutRegs" data-ref-filename="llvm..FastISel..CallLoweringInfo..OutRegs">OutRegs</a>)</td></tr>
<tr><th id="3314">3314</th><td>    <a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#6282Reg" title='Reg' data-ref="6282Reg" data-ref-filename="6282Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="3315">3315</th><td></td></tr>
<tr><th id="3316">3316</th><td>  <i>// Add a register mask with the call-preserved registers.</i></td></tr>
<tr><th id="3317">3317</th><td><i>  // Proper defs for return values will be added by setPhysRegsDeadExcept().</i></td></tr>
<tr><th id="3318">3318</th><td>  <a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" title='llvm::MachineInstrBuilder::addRegMask' data-ref="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10addRegMaskEPKj">addRegMask</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TRI" title='llvm::FastISel::TRI' data-ref="llvm::FastISel::TRI" data-ref-filename="llvm..FastISel..TRI">TRI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</a>(*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>, <a class="local col2 ref" href="#6262CC" title='CC' data-ref="6262CC" data-ref-filename="6262CC">CC</a>));</td></tr>
<tr><th id="3319">3319</th><td></td></tr>
<tr><th id="3320">3320</th><td>  <a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::Call" title='llvm::FastISel::CallLoweringInfo::Call' data-ref="llvm::FastISel::CallLoweringInfo::Call" data-ref-filename="llvm..FastISel..CallLoweringInfo..Call">Call</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#6276MIB" title='MIB' data-ref="6276MIB" data-ref-filename="6276MIB">MIB</a>;</td></tr>
<tr><th id="3321">3321</th><td></td></tr>
<tr><th id="3322">3322</th><td>  <i>// Finish off the call including any return values.</i></td></tr>
<tr><th id="3323">3323</th><td>  <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj" title='(anonymous namespace)::AArch64FastISel::finishCall' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10finishCallERN4llvm8FastISel16CallLoweringInfoENS1_3MVTEj">finishCall</a>(<span class='refarg'><a class="local col1 ref" href="#6261CLI" title='CLI' data-ref="6261CLI" data-ref-filename="6261CLI">CLI</a></span>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6268RetVT" title='RetVT' data-ref="6268RetVT" data-ref-filename="6268RetVT">RetVT</a>, <a class="local col4 ref" href="#6274NumBytes" title='NumBytes' data-ref="6274NumBytes" data-ref-filename="6274NumBytes">NumBytes</a>);</td></tr>
<tr><th id="3324">3324</th><td>}</td></tr>
<tr><th id="3325">3325</th><td></td></tr>
<tr><th id="3326">3326</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" title='(anonymous namespace)::AArch64FastISel::isMemCpySmall' data-type='bool (anonymous namespace)::AArch64FastISel::isMemCpySmall(uint64_t Len, unsigned int Alignment)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj">isMemCpySmall</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="6283Len" title='Len' data-type='uint64_t' data-ref="6283Len" data-ref-filename="6283Len">Len</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="6284Alignment" title='Alignment' data-type='unsigned int' data-ref="6284Alignment" data-ref-filename="6284Alignment">Alignment</dfn>) {</td></tr>
<tr><th id="3327">3327</th><td>  <b>if</b> (<a class="local col4 ref" href="#6284Alignment" title='Alignment' data-ref="6284Alignment" data-ref-filename="6284Alignment">Alignment</a>)</td></tr>
<tr><th id="3328">3328</th><td>    <b>return</b> <a class="local col3 ref" href="#6283Len" title='Len' data-ref="6283Len" data-ref-filename="6283Len">Len</a> / <a class="local col4 ref" href="#6284Alignment" title='Alignment' data-ref="6284Alignment" data-ref-filename="6284Alignment">Alignment</a> &lt;= <var>4</var>;</td></tr>
<tr><th id="3329">3329</th><td>  <b>else</b></td></tr>
<tr><th id="3330">3330</th><td>    <b>return</b> <a class="local col3 ref" href="#6283Len" title='Len' data-ref="6283Len" data-ref-filename="6283Len">Len</a> &lt; <var>32</var>;</td></tr>
<tr><th id="3331">3331</th><td>}</td></tr>
<tr><th id="3332">3332</th><td></td></tr>
<tr><th id="3333">3333</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj" title='(anonymous namespace)::AArch64FastISel::tryEmitSmallMemCpy' data-type='bool (anonymous namespace)::AArch64FastISel::tryEmitSmallMemCpy((anonymous namespace)::AArch64FastISel::Address Dest, (anonymous namespace)::AArch64FastISel::Address Src, uint64_t Len, unsigned int Alignment)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj">tryEmitSmallMemCpy</dfn>(<a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col5 decl" id="6285Dest" title='Dest' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6285Dest" data-ref-filename="6285Dest">Dest</dfn>, <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col6 decl" id="6286Src" title='Src' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6286Src" data-ref-filename="6286Src">Src</dfn>,</td></tr>
<tr><th id="3334">3334</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="6287Len" title='Len' data-type='uint64_t' data-ref="6287Len" data-ref-filename="6287Len">Len</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="6288Alignment" title='Alignment' data-type='unsigned int' data-ref="6288Alignment" data-ref-filename="6288Alignment">Alignment</dfn>) {</td></tr>
<tr><th id="3335">3335</th><td>  <i>// Make sure we don't bloat code by inlining very large memcpy's.</i></td></tr>
<tr><th id="3336">3336</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" title='(anonymous namespace)::AArch64FastISel::isMemCpySmall' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj">isMemCpySmall</a>(<a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a>, <a class="local col8 ref" href="#6288Alignment" title='Alignment' data-ref="6288Alignment" data-ref-filename="6288Alignment">Alignment</a>))</td></tr>
<tr><th id="3337">3337</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3338">3338</th><td></td></tr>
<tr><th id="3339">3339</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="6289UnscaledOffset" title='UnscaledOffset' data-type='int64_t' data-ref="6289UnscaledOffset" data-ref-filename="6289UnscaledOffset">UnscaledOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="3340">3340</th><td>  <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col0 decl" id="6290OrigDest" title='OrigDest' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6290OrigDest" data-ref-filename="6290OrigDest">OrigDest</dfn> = <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col5 ref" href="#6285Dest" title='Dest' data-ref="6285Dest" data-ref-filename="6285Dest">Dest</a>;</td></tr>
<tr><th id="3341">3341</th><td>  <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <dfn class="local col1 decl" id="6291OrigSrc" title='OrigSrc' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6291OrigSrc" data-ref-filename="6291OrigSrc">OrigSrc</dfn> = <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col6 ref" href="#6286Src" title='Src' data-ref="6286Src" data-ref-filename="6286Src">Src</a>;</td></tr>
<tr><th id="3342">3342</th><td></td></tr>
<tr><th id="3343">3343</th><td>  <b>while</b> (<a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a>) {</td></tr>
<tr><th id="3344">3344</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col2 decl" id="6292VT" title='VT' data-type='llvm::MVT' data-ref="6292VT" data-ref-filename="6292VT">VT</dfn>;</td></tr>
<tr><th id="3345">3345</th><td>    <b>if</b> (!<a class="local col8 ref" href="#6288Alignment" title='Alignment' data-ref="6288Alignment" data-ref-filename="6288Alignment">Alignment</a> || <a class="local col8 ref" href="#6288Alignment" title='Alignment' data-ref="6288Alignment" data-ref-filename="6288Alignment">Alignment</a> &gt;= <var>8</var>) {</td></tr>
<tr><th id="3346">3346</th><td>      <b>if</b> (<a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a> &gt;= <var>8</var>)</td></tr>
<tr><th id="3347">3347</th><td>        <a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>;</td></tr>
<tr><th id="3348">3348</th><td>      <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a> &gt;= <var>4</var>)</td></tr>
<tr><th id="3349">3349</th><td>        <a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>;</td></tr>
<tr><th id="3350">3350</th><td>      <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a> &gt;= <var>2</var>)</td></tr>
<tr><th id="3351">3351</th><td>        <a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>;</td></tr>
<tr><th id="3352">3352</th><td>      <b>else</b> {</td></tr>
<tr><th id="3353">3353</th><td>        <a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>;</td></tr>
<tr><th id="3354">3354</th><td>      }</td></tr>
<tr><th id="3355">3355</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3356">3356</th><td>      <i>// Bound based on alignment.</i></td></tr>
<tr><th id="3357">3357</th><td>      <b>if</b> (<a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a> &gt;= <var>4</var> &amp;&amp; <a class="local col8 ref" href="#6288Alignment" title='Alignment' data-ref="6288Alignment" data-ref-filename="6288Alignment">Alignment</a> == <var>4</var>)</td></tr>
<tr><th id="3358">3358</th><td>        <a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>;</td></tr>
<tr><th id="3359">3359</th><td>      <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a> &gt;= <var>2</var> &amp;&amp; <a class="local col8 ref" href="#6288Alignment" title='Alignment' data-ref="6288Alignment" data-ref-filename="6288Alignment">Alignment</a> == <var>2</var>)</td></tr>
<tr><th id="3360">3360</th><td>        <a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>;</td></tr>
<tr><th id="3361">3361</th><td>      <b>else</b> {</td></tr>
<tr><th id="3362">3362</th><td>        <a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>;</td></tr>
<tr><th id="3363">3363</th><td>      }</td></tr>
<tr><th id="3364">3364</th><td>    }</td></tr>
<tr><th id="3365">3365</th><td></td></tr>
<tr><th id="3366">3366</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="6293ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6293ResultReg" data-ref-filename="6293ResultReg">ResultReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel8emitLoadEN4llvm3MVTES2_NS0_7AddressEbPNS1_17MachineMemOperandE">emitLoad</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a>, <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col6 ref" href="#6286Src" title='Src' data-ref="6286Src" data-ref-filename="6286Src">Src</a>);</td></tr>
<tr><th id="3367">3367</th><td>    <b>if</b> (!<a class="local col3 ref" href="#6293ResultReg" title='ResultReg' data-ref="6293ResultReg" data-ref-filename="6293ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3368">3368</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3369">3369</th><td></td></tr>
<tr><th id="3370">3370</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" title='(anonymous namespace)::AArch64FastISel::emitStore' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emitStoreEN4llvm3MVTEjNS0_7AddressEPNS1_17MachineMemOperandE">emitStore</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a>, <a class="local col3 ref" href="#6293ResultReg" title='ResultReg' data-ref="6293ResultReg" data-ref-filename="6293ResultReg">ResultReg</a>, <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col5 ref" href="#6285Dest" title='Dest' data-ref="6285Dest" data-ref-filename="6285Dest">Dest</a>))</td></tr>
<tr><th id="3371">3371</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3372">3372</th><td></td></tr>
<tr><th id="3373">3373</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="6294Size" title='Size' data-type='int64_t' data-ref="6294Size" data-ref-filename="6294Size">Size</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col2 ref" href="#6292VT" title='VT' data-ref="6292VT" data-ref-filename="6292VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>() / <var>8</var>;</td></tr>
<tr><th id="3374">3374</th><td>    <a class="local col7 ref" href="#6287Len" title='Len' data-ref="6287Len" data-ref-filename="6287Len">Len</a> -= <a class="local col4 ref" href="#6294Size" title='Size' data-ref="6294Size" data-ref-filename="6294Size">Size</a>;</td></tr>
<tr><th id="3375">3375</th><td>    <a class="local col9 ref" href="#6289UnscaledOffset" title='UnscaledOffset' data-ref="6289UnscaledOffset" data-ref-filename="6289UnscaledOffset">UnscaledOffset</a> += <a class="local col4 ref" href="#6294Size" title='Size' data-ref="6294Size" data-ref-filename="6294Size">Size</a>;</td></tr>
<tr><th id="3376">3376</th><td></td></tr>
<tr><th id="3377">3377</th><td>    <i>// We need to recompute the unscaled offset for each iteration.</i></td></tr>
<tr><th id="3378">3378</th><td>    <a class="local col5 ref" href="#6285Dest" title='Dest' data-ref="6285Dest" data-ref-filename="6285Dest">Dest</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</a>(<a class="local col0 ref" href="#6290OrigDest" title='OrigDest' data-ref="6290OrigDest" data-ref-filename="6290OrigDest">OrigDest</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() + <a class="local col9 ref" href="#6289UnscaledOffset" title='UnscaledOffset' data-ref="6289UnscaledOffset" data-ref-filename="6289UnscaledOffset">UnscaledOffset</a>);</td></tr>
<tr><th id="3379">3379</th><td>    <a class="local col6 ref" href="#6286Src" title='Src' data-ref="6286Src" data-ref-filename="6286Src">Src</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" title='(anonymous namespace)::AArch64FastISel::Address::setOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9setOffsetEl">setOffset</a>(<a class="local col1 ref" href="#6291OrigSrc" title='OrigSrc' data-ref="6291OrigSrc" data-ref-filename="6291OrigSrc">OrigSrc</a>.<a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" title='(anonymous namespace)::AArch64FastISel::Address::getOffset' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7Address9getOffsetEv">getOffset</a>() + <a class="local col9 ref" href="#6289UnscaledOffset" title='UnscaledOffset' data-ref="6289UnscaledOffset" data-ref-filename="6289UnscaledOffset">UnscaledOffset</a>);</td></tr>
<tr><th id="3380">3380</th><td>  }</td></tr>
<tr><th id="3381">3381</th><td></td></tr>
<tr><th id="3382">3382</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3383">3383</th><td>}</td></tr>
<tr><th id="3384">3384</th><td></td></tr>
<tr><th id="3385">3385</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">/// Check if it is possible to fold the condition from the XALU intrinsic</i></td></tr>
<tr><th id="3386">3386</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">/// into the user. The condition code will only be updated on success.</i></td></tr>
<tr><th id="3387">3387</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" title='(anonymous namespace)::AArch64FastISel::foldXALUIntrinsic' data-type='bool (anonymous namespace)::AArch64FastISel::foldXALUIntrinsic(AArch64CC::CondCode &amp; CC, const llvm::Instruction * I, const llvm::Value * Cond)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel17foldXALUIntrinsicERN4llvm9AArch64CC8CondCodeEPKNS1_11InstructionEPKNS1_5ValueE">foldXALUIntrinsic</dfn>(<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> &amp;<dfn class="local col5 decl" id="6295CC" title='CC' data-type='AArch64CC::CondCode &amp;' data-ref="6295CC" data-ref-filename="6295CC">CC</dfn>,</td></tr>
<tr><th id="3388">3388</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col6 decl" id="6296I" title='I' data-type='const llvm::Instruction *' data-ref="6296I" data-ref-filename="6296I">I</dfn>,</td></tr>
<tr><th id="3389">3389</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col7 decl" id="6297Cond" title='Cond' data-type='const llvm::Value *' data-ref="6297Cond" data-ref-filename="6297Cond">Cond</dfn>) {</td></tr>
<tr><th id="3390">3390</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst" data-ref-filename="llvm..ExtractValueInst">ExtractValueInst</a>&gt;(<a class="local col7 ref" href="#6297Cond" title='Cond' data-ref="6297Cond" data-ref-filename="6297Cond">Cond</a>))</td></tr>
<tr><th id="3391">3391</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3392">3392</th><td></td></tr>
<tr><th id="3393">3393</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="6298EV" title='EV' data-type='const llvm::ExtractValueInst *' data-ref="6298EV" data-ref-filename="6298EV">EV</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst" data-ref-filename="llvm..ExtractValueInst">ExtractValueInst</a>&gt;(<a class="local col7 ref" href="#6297Cond" title='Cond' data-ref="6297Cond" data-ref-filename="6297Cond">Cond</a>);</td></tr>
<tr><th id="3394">3394</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst" data-ref-filename="llvm..IntrinsicInst">IntrinsicInst</a>&gt;(<a class="local col8 ref" href="#6298EV" title='EV' data-ref="6298EV" data-ref-filename="6298EV">EV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" title='llvm::ExtractValueInst::getAggregateOperand' data-ref="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" data-ref-filename="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv">getAggregateOperand</a>()))</td></tr>
<tr><th id="3395">3395</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="6299II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="6299II" data-ref-filename="6299II">II</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst" data-ref-filename="llvm..IntrinsicInst">IntrinsicInst</a>&gt;(<a class="local col8 ref" href="#6298EV" title='EV' data-ref="6298EV" data-ref-filename="6298EV">EV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" title='llvm::ExtractValueInst::getAggregateOperand' data-ref="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" data-ref-filename="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv">getAggregateOperand</a>());</td></tr>
<tr><th id="3398">3398</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col0 decl" id="6300RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6300RetVT" data-ref-filename="6300RetVT">RetVT</dfn>;</td></tr>
<tr><th id="3399">3399</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="local col1 decl" id="6301Callee" title='Callee' data-type='const llvm::Function *' data-ref="6301Callee" data-ref-filename="6301Callee">Callee</dfn> = <a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getCalledFunctionEv" title='llvm::CallBase::getCalledFunction' data-ref="_ZNK4llvm8CallBase17getCalledFunctionEv" data-ref-filename="_ZNK4llvm8CallBase17getCalledFunctionEv">getCalledFunction</a>();</td></tr>
<tr><th id="3400">3400</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col2 decl" id="6302RetTy" title='RetTy' data-type='llvm::Type *' data-ref="6302RetTy" data-ref-filename="6302RetTy">RetTy</dfn> =</td></tr>
<tr><th id="3401">3401</th><td>  <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType" data-ref-filename="llvm..StructType">StructType</a>&gt;(<a class="local col1 ref" href="#6301Callee" title='Callee' data-ref="6301Callee" data-ref-filename="6301Callee">Callee</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv" data-ref-filename="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>())-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm10StructType14getTypeAtIndexEj" title='llvm::StructType::getTypeAtIndex' data-ref="_ZNK4llvm10StructType14getTypeAtIndexEj" data-ref-filename="_ZNK4llvm10StructType14getTypeAtIndexEj">getTypeAtIndex</a>(<var>0U</var>);</td></tr>
<tr><th id="3402">3402</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col2 ref" href="#6302RetTy" title='RetTy' data-ref="6302RetTy" data-ref-filename="6302RetTy">RetTy</a>, <span class='refarg'><a class="local col0 ref" href="#6300RetVT" title='RetVT' data-ref="6300RetVT" data-ref-filename="6300RetVT">RetVT</a></span>))</td></tr>
<tr><th id="3403">3403</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3404">3404</th><td></td></tr>
<tr><th id="3405">3405</th><td>  <b>if</b> (<a class="local col0 ref" href="#6300RetVT" title='RetVT' data-ref="6300RetVT" data-ref-filename="6300RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col0 ref" href="#6300RetVT" title='RetVT' data-ref="6300RetVT" data-ref-filename="6300RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="3406">3406</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3407">3407</th><td></td></tr>
<tr><th id="3408">3408</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col3 decl" id="6303LHS" title='LHS' data-type='const llvm::Value *' data-ref="6303LHS" data-ref-filename="6303LHS">LHS</dfn> = <a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj" data-ref-filename="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3409">3409</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="6304RHS" title='RHS' data-type='const llvm::Value *' data-ref="6304RHS" data-ref-filename="6304RHS">RHS</dfn> = <a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj" data-ref-filename="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3410">3410</th><td></td></tr>
<tr><th id="3411">3411</th><td>  <i>// Canonicalize immediate to the RHS.</i></td></tr>
<tr><th id="3412">3412</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#6303LHS" title='LHS' data-ref="6303LHS" data-ref-filename="6303LHS">LHS</a>) &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#6304RHS" title='RHS' data-ref="6304RHS" data-ref-filename="6304RHS">RHS</a>) &amp;&amp; <a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst13isCommutativeEv" title='llvm::IntrinsicInst::isCommutative' data-ref="_ZNK4llvm13IntrinsicInst13isCommutativeEv" data-ref-filename="_ZNK4llvm13IntrinsicInst13isCommutativeEv">isCommutative</a>())</td></tr>
<tr><th id="3413">3413</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col3 ref" href="#6303LHS" title='LHS' data-ref="6303LHS" data-ref-filename="6303LHS">LHS</a></span>, <span class='refarg'><a class="local col4 ref" href="#6304RHS" title='RHS' data-ref="6304RHS" data-ref-filename="6304RHS">RHS</a></span>);</td></tr>
<tr><th id="3414">3414</th><td></td></tr>
<tr><th id="3415">3415</th><td>  <i>// Simplify multiplies.</i></td></tr>
<tr><th id="3416">3416</th><td>  <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col5 decl" id="6305IID" title='IID' data-type='Intrinsic::ID' data-ref="6305IID" data-ref-filename="6305IID">IID</dfn> = <a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="3417">3417</th><td>  <b>switch</b> (<a class="local col5 ref" href="#6305IID" title='IID' data-ref="6305IID" data-ref-filename="6305IID">IID</a>) {</td></tr>
<tr><th id="3418">3418</th><td>  <b>default</b>:</td></tr>
<tr><th id="3419">3419</th><td>    <b>break</b>;</td></tr>
<tr><th id="3420">3420</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::smul_with_overflow" title='llvm::Intrinsic::smul_with_overflow' data-ref="llvm::Intrinsic::smul_with_overflow" data-ref-filename="llvm..Intrinsic..smul_with_overflow">smul_with_overflow</a>:</td></tr>
<tr><th id="3421">3421</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="6306C" title='C' data-type='const llvm::ConstantInt *' data-ref="6306C" data-ref-filename="6306C"><a class="local col6 ref" href="#6306C" title='C' data-ref="6306C" data-ref-filename="6306C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#6304RHS" title='RHS' data-ref="6304RHS" data-ref-filename="6304RHS">RHS</a>))</td></tr>
<tr><th id="3422">3422</th><td>      <b>if</b> (<a class="local col6 ref" href="#6306C" title='C' data-ref="6306C" data-ref-filename="6306C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>2</var>)</td></tr>
<tr><th id="3423">3423</th><td>        <a class="local col5 ref" href="#6305IID" title='IID' data-ref="6305IID" data-ref-filename="6305IID">IID</a> = <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sadd_with_overflow" title='llvm::Intrinsic::sadd_with_overflow' data-ref="llvm::Intrinsic::sadd_with_overflow" data-ref-filename="llvm..Intrinsic..sadd_with_overflow">sadd_with_overflow</a>;</td></tr>
<tr><th id="3424">3424</th><td>    <b>break</b>;</td></tr>
<tr><th id="3425">3425</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::umul_with_overflow" title='llvm::Intrinsic::umul_with_overflow' data-ref="llvm::Intrinsic::umul_with_overflow" data-ref-filename="llvm..Intrinsic..umul_with_overflow">umul_with_overflow</a>:</td></tr>
<tr><th id="3426">3426</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="6307C" title='C' data-type='const llvm::ConstantInt *' data-ref="6307C" data-ref-filename="6307C"><a class="local col7 ref" href="#6307C" title='C' data-ref="6307C" data-ref-filename="6307C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#6304RHS" title='RHS' data-ref="6304RHS" data-ref-filename="6304RHS">RHS</a>))</td></tr>
<tr><th id="3427">3427</th><td>      <b>if</b> (<a class="local col7 ref" href="#6307C" title='C' data-ref="6307C" data-ref-filename="6307C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>2</var>)</td></tr>
<tr><th id="3428">3428</th><td>        <a class="local col5 ref" href="#6305IID" title='IID' data-ref="6305IID" data-ref-filename="6305IID">IID</a> = <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::uadd_with_overflow" title='llvm::Intrinsic::uadd_with_overflow' data-ref="llvm::Intrinsic::uadd_with_overflow" data-ref-filename="llvm..Intrinsic..uadd_with_overflow">uadd_with_overflow</a>;</td></tr>
<tr><th id="3429">3429</th><td>    <b>break</b>;</td></tr>
<tr><th id="3430">3430</th><td>  }</td></tr>
<tr><th id="3431">3431</th><td></td></tr>
<tr><th id="3432">3432</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col8 decl" id="6308TmpCC" title='TmpCC' data-type='AArch64CC::CondCode' data-ref="6308TmpCC" data-ref-filename="6308TmpCC">TmpCC</dfn>;</td></tr>
<tr><th id="3433">3433</th><td>  <b>switch</b> (<a class="local col5 ref" href="#6305IID" title='IID' data-ref="6305IID" data-ref-filename="6305IID">IID</a>) {</td></tr>
<tr><th id="3434">3434</th><td>  <b>default</b>:</td></tr>
<tr><th id="3435">3435</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3436">3436</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sadd_with_overflow" title='llvm::Intrinsic::sadd_with_overflow' data-ref="llvm::Intrinsic::sadd_with_overflow" data-ref-filename="llvm..Intrinsic..sadd_with_overflow">sadd_with_overflow</a>:</td></tr>
<tr><th id="3437">3437</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::ssub_with_overflow" title='llvm::Intrinsic::ssub_with_overflow' data-ref="llvm::Intrinsic::ssub_with_overflow" data-ref-filename="llvm..Intrinsic..ssub_with_overflow">ssub_with_overflow</a>:</td></tr>
<tr><th id="3438">3438</th><td>    <a class="local col8 ref" href="#6308TmpCC" title='TmpCC' data-ref="6308TmpCC" data-ref-filename="6308TmpCC">TmpCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="3439">3439</th><td>    <b>break</b>;</td></tr>
<tr><th id="3440">3440</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::uadd_with_overflow" title='llvm::Intrinsic::uadd_with_overflow' data-ref="llvm::Intrinsic::uadd_with_overflow" data-ref-filename="llvm..Intrinsic..uadd_with_overflow">uadd_with_overflow</a>:</td></tr>
<tr><th id="3441">3441</th><td>    <a class="local col8 ref" href="#6308TmpCC" title='TmpCC' data-ref="6308TmpCC" data-ref-filename="6308TmpCC">TmpCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HS" title='llvm::AArch64CC::HS' data-ref="llvm::AArch64CC::HS" data-ref-filename="llvm..AArch64CC..HS">HS</a>;</td></tr>
<tr><th id="3442">3442</th><td>    <b>break</b>;</td></tr>
<tr><th id="3443">3443</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::usub_with_overflow" title='llvm::Intrinsic::usub_with_overflow' data-ref="llvm::Intrinsic::usub_with_overflow" data-ref-filename="llvm..Intrinsic..usub_with_overflow">usub_with_overflow</a>:</td></tr>
<tr><th id="3444">3444</th><td>    <a class="local col8 ref" href="#6308TmpCC" title='TmpCC' data-ref="6308TmpCC" data-ref-filename="6308TmpCC">TmpCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LO" title='llvm::AArch64CC::LO' data-ref="llvm::AArch64CC::LO" data-ref-filename="llvm..AArch64CC..LO">LO</a>;</td></tr>
<tr><th id="3445">3445</th><td>    <b>break</b>;</td></tr>
<tr><th id="3446">3446</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::smul_with_overflow" title='llvm::Intrinsic::smul_with_overflow' data-ref="llvm::Intrinsic::smul_with_overflow" data-ref-filename="llvm..Intrinsic..smul_with_overflow">smul_with_overflow</a>:</td></tr>
<tr><th id="3447">3447</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::umul_with_overflow" title='llvm::Intrinsic::umul_with_overflow' data-ref="llvm::Intrinsic::umul_with_overflow" data-ref-filename="llvm..Intrinsic..umul_with_overflow">umul_with_overflow</a>:</td></tr>
<tr><th id="3448">3448</th><td>    <a class="local col8 ref" href="#6308TmpCC" title='TmpCC' data-ref="6308TmpCC" data-ref-filename="6308TmpCC">TmpCC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="3449">3449</th><td>    <b>break</b>;</td></tr>
<tr><th id="3450">3450</th><td>  }</td></tr>
<tr><th id="3451">3451</th><td></td></tr>
<tr><th id="3452">3452</th><td>  <i>// Check if both instructions are in the same basic block.</i></td></tr>
<tr><th id="3453">3453</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>))</td></tr>
<tr><th id="3454">3454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3455">3455</th><td></td></tr>
<tr><th id="3456">3456</th><td>  <i>// Make sure nothing is in the way</i></td></tr>
<tr><th id="3457">3457</th><td>  <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock" data-ref-filename="llvm..BasicBlock">BasicBlock</a>::<a class="typedef" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock::const_iterator" title='llvm::BasicBlock::const_iterator' data-type='InstListType::const_iterator' data-ref="llvm::BasicBlock::const_iterator" data-ref-filename="llvm..BasicBlock..const_iterator">const_iterator</a> <dfn class="local col9 decl" id="6309Start" title='Start' data-type='BasicBlock::const_iterator' data-ref="6309Start" data-ref-filename="6309Start">Start</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col6 ref" href="#6296I" title='I' data-ref="6296I" data-ref-filename="6296I">I</a>);</td></tr>
<tr><th id="3458">3458</th><td>  <a class="type" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock" title='llvm::BasicBlock' data-ref="llvm::BasicBlock" data-ref-filename="llvm..BasicBlock">BasicBlock</a>::<a class="typedef" href="../../../include/llvm/IR/BasicBlock.h.html#llvm::BasicBlock::const_iterator" title='llvm::BasicBlock::const_iterator' data-type='InstListType::const_iterator' data-ref="llvm::BasicBlock::const_iterator" data-ref-filename="llvm..BasicBlock..const_iterator">const_iterator</a> <dfn class="local col0 decl" id="6310End" title='End' data-type='BasicBlock::const_iterator' data-ref="6310End" data-ref-filename="6310End">End</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>);</td></tr>
<tr><th id="3459">3459</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="6311Itr" title='Itr' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::Instruction, false, false, void&gt;, false, true&gt;' data-ref="6311Itr" data-ref-filename="6311Itr">Itr</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::Instruction, false, false, void&gt;, false, true&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb0ELb0EvEELb0ELb1EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb0ELb0EvEELb0ELb1EEC1ERKS5_"></a><a class="local col9 ref" href="#6309Start" title='Start' data-ref="6309Start" data-ref-filename="6309Start">Start</a>); <a class="local col1 ref" href="#6311Itr" title='Itr' data-ref="6311Itr" data-ref-filename="6311Itr">Itr</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col0 ref" href="#6310End" title='End' data-ref="6310End" data-ref-filename="6310End">End</a>; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col1 ref" href="#6311Itr" title='Itr' data-ref="6311Itr" data-ref-filename="6311Itr">Itr</a>) {</td></tr>
<tr><th id="3460">3460</th><td>    <i>// We only expect extractvalue instructions between the intrinsic and the</i></td></tr>
<tr><th id="3461">3461</th><td><i>    // instruction to be selected.</i></td></tr>
<tr><th id="3462">3462</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst" data-ref-filename="llvm..ExtractValueInst">ExtractValueInst</a>&gt;(<a class="local col1 ref" href="#6311Itr" title='Itr' data-ref="6311Itr" data-ref-filename="6311Itr">Itr</a>))</td></tr>
<tr><th id="3463">3463</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3464">3464</th><td></td></tr>
<tr><th id="3465">3465</th><td>    <i>// Check that the extractvalue operand comes from the intrinsic.</i></td></tr>
<tr><th id="3466">3466</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="6312EVI" title='EVI' data-type='const llvm::ExtractValueInst *' data-ref="6312EVI" data-ref-filename="6312EVI">EVI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castERT0_" title='llvm::cast' data-ref="_ZN4llvm4castERT0_" data-ref-filename="_ZN4llvm4castERT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ExtractValueInst" title='llvm::ExtractValueInst' data-ref="llvm::ExtractValueInst" data-ref-filename="llvm..ExtractValueInst">ExtractValueInst</a>&gt;(<span class='refarg'><a class="local col1 ref" href="#6311Itr" title='Itr' data-ref="6311Itr" data-ref-filename="6311Itr">Itr</a></span>);</td></tr>
<tr><th id="3467">3467</th><td>    <b>if</b> (<a class="local col2 ref" href="#6312EVI" title='EVI' data-ref="6312EVI" data-ref-filename="6312EVI">EVI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" title='llvm::ExtractValueInst::getAggregateOperand' data-ref="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv" data-ref-filename="_ZNK4llvm16ExtractValueInst19getAggregateOperandEv">getAggregateOperand</a>() != <a class="local col9 ref" href="#6299II" title='II' data-ref="6299II" data-ref-filename="6299II">II</a>)</td></tr>
<tr><th id="3468">3468</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3469">3469</th><td>  }</td></tr>
<tr><th id="3470">3470</th><td></td></tr>
<tr><th id="3471">3471</th><td>  <a class="local col5 ref" href="#6295CC" title='CC' data-ref="6295CC" data-ref-filename="6295CC">CC</a> = <a class="local col8 ref" href="#6308TmpCC" title='TmpCC' data-ref="6308TmpCC" data-ref-filename="6308TmpCC">TmpCC</a>;</td></tr>
<tr><th id="3472">3472</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3473">3473</th><td>}</td></tr>
<tr><th id="3474">3474</th><td></td></tr>
<tr><th id="3475">3475</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE" title='(anonymous namespace)::AArch64FastISel::fastLowerIntrinsicCall' data-type='bool (anonymous namespace)::AArch64FastISel::fastLowerIntrinsicCall(const llvm::IntrinsicInst * II)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel22fastLowerIntrinsicCallEPKN4llvm13IntrinsicInstE">fastLowerIntrinsicCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::IntrinsicInst" title='llvm::IntrinsicInst' data-ref="llvm::IntrinsicInst" data-ref-filename="llvm..IntrinsicInst">IntrinsicInst</a> *<dfn class="local col3 decl" id="6313II" title='II' data-type='const llvm::IntrinsicInst *' data-ref="6313II" data-ref-filename="6313II">II</dfn>) {</td></tr>
<tr><th id="3476">3476</th><td>  <i>// FIXME: Handle more intrinsics.</i></td></tr>
<tr><th id="3477">3477</th><td>  <b>switch</b> (<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="3478">3478</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3479">3479</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::frameaddress" title='llvm::Intrinsic::frameaddress' data-ref="llvm::Intrinsic::frameaddress" data-ref-filename="llvm..Intrinsic..frameaddress">frameaddress</a>: {</td></tr>
<tr><th id="3480">3480</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="6314MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="6314MFI" data-ref-filename="6314MFI">MFI</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="3481">3481</th><td>    <a class="local col4 ref" href="#6314MFI" title='MFI' data-ref="6314MFI" data-ref-filename="6314MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo22setFrameAddressIsTakenEb" title='llvm::MachineFrameInfo::setFrameAddressIsTaken' data-ref="_ZN4llvm16MachineFrameInfo22setFrameAddressIsTakenEb" data-ref-filename="_ZN4llvm16MachineFrameInfo22setFrameAddressIsTakenEb">setFrameAddressIsTaken</a>(<b>true</b>);</td></tr>
<tr><th id="3482">3482</th><td></td></tr>
<tr><th id="3483">3483</th><td>    <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo" data-ref-filename="llvm..AArch64RegisterInfo">AArch64RegisterInfo</a> *<dfn class="local col5 decl" id="6315RegInfo" title='RegInfo' data-type='const llvm::AArch64RegisterInfo *' data-ref="6315RegInfo" data-ref-filename="6315RegInfo">RegInfo</dfn> = <a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="virtual ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" title='llvm::AArch64Subtarget::getRegisterInfo' data-ref="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3484">3484</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="6316FramePtr" title='FramePtr' data-type='llvm::Register' data-ref="6316FramePtr" data-ref-filename="6316FramePtr">FramePtr</dfn> = <a class="local col5 ref" href="#6315RegInfo" title='RegInfo' data-ref="6315RegInfo" data-ref-filename="6315RegInfo">RegInfo</a>-&gt;<a class="virtual ref fn" href="AArch64RegisterInfo.h.html#_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::AArch64RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19AArch64RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(*(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>));</td></tr>
<tr><th id="3485">3485</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="6317SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="6317SrcReg" data-ref-filename="6317SrcReg">SrcReg</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="3486">3486</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3487">3487</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#6317SrcReg" title='SrcReg' data-ref="6317SrcReg" data-ref-filename="6317SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#6316FramePtr" title='FramePtr' data-ref="6316FramePtr" data-ref-filename="6316FramePtr">FramePtr</a>);</td></tr>
<tr><th id="3488">3488</th><td>    <i>// Recursively load frame address</i></td></tr>
<tr><th id="3489">3489</th><td><i>    // ldr x0, [fp]</i></td></tr>
<tr><th id="3490">3490</th><td><i>    // ldr x0, [x0]</i></td></tr>
<tr><th id="3491">3491</th><td><i>    // ldr x0, [x0]</i></td></tr>
<tr><th id="3492">3492</th><td><i>    // ...</i></td></tr>
<tr><th id="3493">3493</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="6318DestReg" title='DestReg' data-type='unsigned int' data-ref="6318DestReg" data-ref-filename="6318DestReg">DestReg</dfn>;</td></tr>
<tr><th id="3494">3494</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="6319Depth" title='Depth' data-type='unsigned int' data-ref="6319Depth" data-ref-filename="6319Depth">Depth</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#1233" title='llvm::CallBase::getOperand' data-ref="_ZNK4llvm8CallBase10getOperandEj" data-ref-filename="_ZNK4llvm8CallBase10getOperandEj">getOperand</a>(<var>0</var>))-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3495">3495</th><td>    <b>while</b> (<a class="local col9 ref" href="#6319Depth" title='Depth' data-ref="6319Depth" data-ref-filename="6319Depth">Depth</a>--) {</td></tr>
<tr><th id="3496">3496</th><td>      <a class="local col8 ref" href="#6318DestReg" title='DestReg' data-ref="6318DestReg" data-ref-filename="6318DestReg">DestReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm" title='llvm::FastISel::fastEmitInst_ri' data-ref="_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm" data-ref-filename="_ZN4llvm8FastISel15fastEmitInst_riEjPKNS_19TargetRegisterClassEjbm">fastEmitInst_ri</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRXui" title='llvm::AArch64::LDRXui' data-ref="llvm::AArch64::LDRXui" data-ref-filename="llvm..AArch64..LDRXui">LDRXui</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>,</td></tr>
<tr><th id="3497">3497</th><td>                                <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#6317SrcReg" title='SrcReg' data-ref="6317SrcReg" data-ref-filename="6317SrcReg">SrcReg</a>, <i>/*IsKill=*/</i><b>true</b>, <var>0</var>);</td></tr>
<tr><th id="3498">3498</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestReg &amp;&amp; <q>"Unexpected LDR instruction emission failure."</q>);</td></tr>
<tr><th id="3499">3499</th><td>      <a class="local col7 ref" href="#6317SrcReg" title='SrcReg' data-ref="6317SrcReg" data-ref-filename="6317SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6318DestReg" title='DestReg' data-ref="6318DestReg" data-ref-filename="6318DestReg">DestReg</a>;</td></tr>
<tr><th id="3500">3500</th><td>    }</td></tr>
<tr><th id="3501">3501</th><td></td></tr>
<tr><th id="3502">3502</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#6317SrcReg" title='SrcReg' data-ref="6317SrcReg" data-ref-filename="6317SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3503">3503</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3504">3504</th><td>  }</td></tr>
<tr><th id="3505">3505</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sponentry" title='llvm::Intrinsic::sponentry' data-ref="llvm::Intrinsic::sponentry" data-ref-filename="llvm..Intrinsic..sponentry">sponentry</a>: {</td></tr>
<tr><th id="3506">3506</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="6320MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="6320MFI" data-ref-filename="6320MFI">MFI</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="3507">3507</th><td></td></tr>
<tr><th id="3508">3508</th><td>    <i>// SP = FP + Fixed Object + 16</i></td></tr>
<tr><th id="3509">3509</th><td>    <em>int</em> <dfn class="local col1 decl" id="6321FI" title='FI' data-type='int' data-ref="6321FI" data-ref-filename="6321FI">FI</dfn> = <a class="local col0 ref" href="#6320MFI" title='MFI' data-ref="6320MFI" data-ref-filename="6320MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" title='llvm::MachineFrameInfo::CreateFixedObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb" data-ref-filename="_ZN4llvm16MachineFrameInfo17CreateFixedObjectEmlbb">CreateFixedObject</a>(<var>4</var>, <var>0</var>, <b>false</b>);</td></tr>
<tr><th id="3510">3510</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="6322ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6322ResultReg" data-ref-filename="6322ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64spRegClass" title='llvm::AArch64::GPR64spRegClass' data-ref="llvm::AArch64::GPR64spRegClass" data-ref-filename="llvm..AArch64..GPR64spRegClass">GPR64spRegClass</a>);</td></tr>
<tr><th id="3511">3511</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3512">3512</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ADDXri" title='llvm::AArch64::ADDXri' data-ref="llvm::AArch64::ADDXri" data-ref-filename="llvm..AArch64..ADDXri">ADDXri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6322ResultReg" title='ResultReg' data-ref="6322ResultReg" data-ref-filename="6322ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3513">3513</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" title='llvm::MachineInstrBuilder::addFrameIndex' data-ref="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addFrameIndexEi">addFrameIndex</a>(<a class="local col1 ref" href="#6321FI" title='FI' data-ref="6321FI" data-ref-filename="6321FI">FI</a>)</td></tr>
<tr><th id="3514">3514</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="3515">3515</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="3516">3516</th><td></td></tr>
<tr><th id="3517">3517</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6322ResultReg" title='ResultReg' data-ref="6322ResultReg" data-ref-filename="6322ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3518">3518</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3519">3519</th><td>  }</td></tr>
<tr><th id="3520">3520</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::memcpy" title='llvm::Intrinsic::memcpy' data-ref="llvm::Intrinsic::memcpy" data-ref-filename="llvm..Intrinsic..memcpy">memcpy</a>:</td></tr>
<tr><th id="3521">3521</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::memmove" title='llvm::Intrinsic::memmove' data-ref="llvm::Intrinsic::memmove" data-ref-filename="llvm..Intrinsic..memmove">memmove</a>: {</td></tr>
<tr><th id="3522">3522</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="6323MTI" title='MTI' data-type='const llvm::MemTransferInst *' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::MemTransferInst" title='llvm::MemTransferInst' data-ref="llvm::MemTransferInst" data-ref-filename="llvm..MemTransferInst">MemTransferInst</a>&gt;(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>);</td></tr>
<tr><th id="3523">3523</th><td>    <i>// Don't handle volatile.</i></td></tr>
<tr><th id="3524">3524</th><td>    <b>if</b> (<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm12MemIntrinsic10isVolatileEv" title='llvm::MemIntrinsic::isVolatile' data-ref="_ZNK4llvm12MemIntrinsic10isVolatileEv" data-ref-filename="_ZNK4llvm12MemIntrinsic10isVolatileEv">isVolatile</a>())</td></tr>
<tr><th id="3525">3525</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3526">3526</th><td></td></tr>
<tr><th id="3527">3527</th><td>    <i>// Disable inlining for memmove before calls to ComputeAddress.  Otherwise,</i></td></tr>
<tr><th id="3528">3528</th><td><i>    // we would emit dead code because we don't currently handle memmoves.</i></td></tr>
<tr><th id="3529">3529</th><td>    <em>bool</em> <dfn class="local col4 decl" id="6324IsMemCpy" title='IsMemCpy' data-type='bool' data-ref="6324IsMemCpy" data-ref-filename="6324IsMemCpy">IsMemCpy</dfn> = (<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>() == <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::memcpy" title='llvm::Intrinsic::memcpy' data-ref="llvm::Intrinsic::memcpy" data-ref-filename="llvm..Intrinsic..memcpy">memcpy</a>);</td></tr>
<tr><th id="3530">3530</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase9getLengthEv" title='llvm::MemIntrinsicBase::getLength' data-ref="_ZNK4llvm16MemIntrinsicBase9getLengthEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase9getLengthEv">getLength</a>()) &amp;&amp; <a class="local col4 ref" href="#6324IsMemCpy" title='IsMemCpy' data-ref="6324IsMemCpy" data-ref-filename="6324IsMemCpy">IsMemCpy</a>) {</td></tr>
<tr><th id="3531">3531</th><td>      <i>// Small memcpy's are common enough that we want to do them without a call</i></td></tr>
<tr><th id="3532">3532</th><td><i>      // if possible.</i></td></tr>
<tr><th id="3533">3533</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="6325Len" title='Len' data-type='uint64_t' data-ref="6325Len" data-ref-filename="6325Len">Len</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase9getLengthEv" title='llvm::MemIntrinsicBase::getLength' data-ref="_ZNK4llvm16MemIntrinsicBase9getLengthEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase9getLengthEv">getLength</a>())-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="3534">3534</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="6326Alignment" title='Alignment' data-type='unsigned int' data-ref="6326Alignment" data-ref-filename="6326Alignment">Alignment</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm8MinAlignEmm" title='llvm::MinAlign' data-ref="_ZN4llvm8MinAlignEmm" data-ref-filename="_ZN4llvm8MinAlignEmm">MinAlign</a>(<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase16getDestAlignmentEv" title='llvm::MemIntrinsicBase::getDestAlignment' data-ref="_ZNK4llvm16MemIntrinsicBase16getDestAlignmentEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase16getDestAlignmentEv">getDestAlignment</a>(),</td></tr>
<tr><th id="3535">3535</th><td>                                    <a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm15MemTransferBase18getSourceAlignmentEv" title='llvm::MemTransferBase::getSourceAlignment' data-ref="_ZNK4llvm15MemTransferBase18getSourceAlignmentEv" data-ref-filename="_ZNK4llvm15MemTransferBase18getSourceAlignmentEv">getSourceAlignment</a>());</td></tr>
<tr><th id="3536">3536</th><td>      <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" title='(anonymous namespace)::AArch64FastISel::isMemCpySmall' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13isMemCpySmallEmj">isMemCpySmall</a>(<a class="local col5 ref" href="#6325Len" title='Len' data-ref="6325Len" data-ref-filename="6325Len">Len</a>, <a class="local col6 ref" href="#6326Alignment" title='Alignment' data-ref="6326Alignment" data-ref-filename="6326Alignment">Alignment</a>)) {</td></tr>
<tr><th id="3537">3537</th><td>        <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel::Address" title='(anonymous namespace)::AArch64FastISel::Address' data-ref="(anonymousnamespace)::AArch64FastISel::Address" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Address">Address</a> <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev"></a><dfn class="local col7 decl" id="6327Dest" title='Dest' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6327Dest" data-ref-filename="6327Dest">Dest</dfn>, <a class="tu ref fn fake" href="#_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1Ev"></a><dfn class="local col8 decl" id="6328Src" title='Src' data-type='(anonymous namespace)::AArch64FastISel::Address' data-ref="6328Src" data-ref-filename="6328Src">Src</dfn>;</td></tr>
<tr><th id="3538">3538</th><td>        <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase10getRawDestEv" title='llvm::MemIntrinsicBase::getRawDest' data-ref="_ZNK4llvm16MemIntrinsicBase10getRawDestEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase10getRawDestEv">getRawDest</a>(), <span class='refarg'><a class="local col7 ref" href="#6327Dest" title='Dest' data-ref="6327Dest" data-ref-filename="6327Dest">Dest</a></span>) ||</td></tr>
<tr><th id="3539">3539</th><td>            !<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" title='(anonymous namespace)::AArch64FastISel::computeAddress' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14computeAddressEPKN4llvm5ValueERNS0_7AddressEPNS1_4TypeE">computeAddress</a>(<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm15MemTransferBase12getRawSourceEv" title='llvm::MemTransferBase::getRawSource' data-ref="_ZNK4llvm15MemTransferBase12getRawSourceEv" data-ref-filename="_ZNK4llvm15MemTransferBase12getRawSourceEv">getRawSource</a>(), <span class='refarg'><a class="local col8 ref" href="#6328Src" title='Src' data-ref="6328Src" data-ref-filename="6328Src">Src</a></span>))</td></tr>
<tr><th id="3540">3540</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3541">3541</th><td>        <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj" title='(anonymous namespace)::AArch64FastISel::tryEmitSmallMemCpy' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18tryEmitSmallMemCpyENS0_7AddressES1_mj">tryEmitSmallMemCpy</a>(<a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col7 ref" href="#6327Dest" title='Dest' data-ref="6327Dest" data-ref-filename="6327Dest">Dest</a>, <a class="tu ref fn fake" href="#80" title='(anonymous namespace)::AArch64FastISel::Address::Address' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7AddressC1ERKS1_"></a><a class="local col8 ref" href="#6328Src" title='Src' data-ref="6328Src" data-ref-filename="6328Src">Src</a>, <a class="local col5 ref" href="#6325Len" title='Len' data-ref="6325Len" data-ref-filename="6325Len">Len</a>, <a class="local col6 ref" href="#6326Alignment" title='Alignment' data-ref="6326Alignment" data-ref-filename="6326Alignment">Alignment</a>))</td></tr>
<tr><th id="3542">3542</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3543">3543</th><td>      }</td></tr>
<tr><th id="3544">3544</th><td>    }</td></tr>
<tr><th id="3545">3545</th><td></td></tr>
<tr><th id="3546">3546</th><td>    <b>if</b> (!<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase9getLengthEv" title='llvm::MemIntrinsicBase::getLength' data-ref="_ZNK4llvm16MemIntrinsicBase9getLengthEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase9getLengthEv">getLength</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>64</var>))</td></tr>
<tr><th id="3547">3547</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3548">3548</th><td></td></tr>
<tr><th id="3549">3549</th><td>    <b>if</b> (<a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm15MemTransferBase21getSourceAddressSpaceEv" title='llvm::MemTransferBase::getSourceAddressSpace' data-ref="_ZNK4llvm15MemTransferBase21getSourceAddressSpaceEv" data-ref-filename="_ZNK4llvm15MemTransferBase21getSourceAddressSpaceEv">getSourceAddressSpace</a>() &gt; <var>255</var> || <a class="local col3 ref" href="#6323MTI" title='MTI' data-ref="6323MTI" data-ref-filename="6323MTI">MTI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase19getDestAddressSpaceEv" title='llvm::MemIntrinsicBase::getDestAddressSpace' data-ref="_ZNK4llvm16MemIntrinsicBase19getDestAddressSpaceEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase19getDestAddressSpaceEv">getDestAddressSpace</a>() &gt; <var>255</var>)</td></tr>
<tr><th id="3550">3550</th><td>      <i>// Fast instruction selection doesn't support the special</i></td></tr>
<tr><th id="3551">3551</th><td><i>      // address spaces.</i></td></tr>
<tr><th id="3552">3552</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3553">3553</th><td></td></tr>
<tr><th id="3554">3554</th><td>    <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="6329IntrMemName" title='IntrMemName' data-type='const char *' data-ref="6329IntrMemName" data-ref-filename="6329IntrMemName">IntrMemName</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::MemCpyInst" title='llvm::MemCpyInst' data-ref="llvm::MemCpyInst" data-ref-filename="llvm..MemCpyInst">MemCpyInst</a>&gt;(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>) ? <q>"memcpy"</q> : <q>"memmove"</q>;</td></tr>
<tr><th id="3555">3555</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj" title='llvm::FastISel::lowerCallTo' data-ref="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj" data-ref-filename="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj">lowerCallTo</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <a class="local col9 ref" href="#6329IntrMemName" title='IntrMemName' data-ref="6329IntrMemName" data-ref-filename="6329IntrMemName">IntrMemName</a>, <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getNumArgOperandsEv" title='llvm::CallBase::getNumArgOperands' data-ref="_ZNK4llvm8CallBase17getNumArgOperandsEv" data-ref-filename="_ZNK4llvm8CallBase17getNumArgOperandsEv">getNumArgOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="3556">3556</th><td>  }</td></tr>
<tr><th id="3557">3557</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::memset" title='llvm::Intrinsic::memset' data-ref="llvm::Intrinsic::memset" data-ref-filename="llvm..Intrinsic..memset">memset</a>: {</td></tr>
<tr><th id="3558">3558</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::MemSetInst" title='llvm::MemSetInst' data-ref="llvm::MemSetInst" data-ref-filename="llvm..MemSetInst">MemSetInst</a> *<dfn class="local col0 decl" id="6330MSI" title='MSI' data-type='const llvm::MemSetInst *' data-ref="6330MSI" data-ref-filename="6330MSI">MSI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/IntrinsicInst.h.html#llvm::MemSetInst" title='llvm::MemSetInst' data-ref="llvm::MemSetInst" data-ref-filename="llvm..MemSetInst">MemSetInst</a>&gt;(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>);</td></tr>
<tr><th id="3559">3559</th><td>    <i>// Don't handle volatile.</i></td></tr>
<tr><th id="3560">3560</th><td>    <b>if</b> (<a class="local col0 ref" href="#6330MSI" title='MSI' data-ref="6330MSI" data-ref-filename="6330MSI">MSI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm12MemIntrinsic10isVolatileEv" title='llvm::MemIntrinsic::isVolatile' data-ref="_ZNK4llvm12MemIntrinsic10isVolatileEv" data-ref-filename="_ZNK4llvm12MemIntrinsic10isVolatileEv">isVolatile</a>())</td></tr>
<tr><th id="3561">3561</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3562">3562</th><td></td></tr>
<tr><th id="3563">3563</th><td>    <b>if</b> (!<a class="local col0 ref" href="#6330MSI" title='MSI' data-ref="6330MSI" data-ref-filename="6330MSI">MSI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase9getLengthEv" title='llvm::MemIntrinsicBase::getLength' data-ref="_ZNK4llvm16MemIntrinsicBase9getLengthEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase9getLengthEv">getLength</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isIntegerTyEj" title='llvm::Type::isIntegerTy' data-ref="_ZNK4llvm4Type11isIntegerTyEj" data-ref-filename="_ZNK4llvm4Type11isIntegerTyEj">isIntegerTy</a>(<var>64</var>))</td></tr>
<tr><th id="3564">3564</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3565">3565</th><td></td></tr>
<tr><th id="3566">3566</th><td>    <b>if</b> (<a class="local col0 ref" href="#6330MSI" title='MSI' data-ref="6330MSI" data-ref-filename="6330MSI">MSI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm16MemIntrinsicBase19getDestAddressSpaceEv" title='llvm::MemIntrinsicBase::getDestAddressSpace' data-ref="_ZNK4llvm16MemIntrinsicBase19getDestAddressSpaceEv" data-ref-filename="_ZNK4llvm16MemIntrinsicBase19getDestAddressSpaceEv">getDestAddressSpace</a>() &gt; <var>255</var>)</td></tr>
<tr><th id="3567">3567</th><td>      <i>// Fast instruction selection doesn't support the special</i></td></tr>
<tr><th id="3568">3568</th><td><i>      // address spaces.</i></td></tr>
<tr><th id="3569">3569</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3570">3570</th><td></td></tr>
<tr><th id="3571">3571</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj" title='llvm::FastISel::lowerCallTo' data-ref="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj" data-ref-filename="_ZN4llvm8FastISel11lowerCallToEPKNS_8CallInstEPKcj">lowerCallTo</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <q>"memset"</q>, <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getNumArgOperandsEv" title='llvm::CallBase::getNumArgOperands' data-ref="_ZNK4llvm8CallBase17getNumArgOperandsEv" data-ref-filename="_ZNK4llvm8CallBase17getNumArgOperandsEv">getNumArgOperands</a>() - <var>1</var>);</td></tr>
<tr><th id="3572">3572</th><td>  }</td></tr>
<tr><th id="3573">3573</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sin" title='llvm::Intrinsic::sin' data-ref="llvm::Intrinsic::sin" data-ref-filename="llvm..Intrinsic..sin">sin</a>:</td></tr>
<tr><th id="3574">3574</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::cos" title='llvm::Intrinsic::cos' data-ref="llvm::Intrinsic::cos" data-ref-filename="llvm..Intrinsic..cos">cos</a>:</td></tr>
<tr><th id="3575">3575</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::pow" title='llvm::Intrinsic::pow' data-ref="llvm::Intrinsic::pow" data-ref-filename="llvm..Intrinsic..pow">pow</a>: {</td></tr>
<tr><th id="3576">3576</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col1 decl" id="6331RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6331RetVT" data-ref-filename="6331RetVT">RetVT</dfn>;</td></tr>
<tr><th id="3577">3577</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col1 ref" href="#6331RetVT" title='RetVT' data-ref="6331RetVT" data-ref-filename="6331RetVT">RetVT</a></span>))</td></tr>
<tr><th id="3578">3578</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3579">3579</th><td></td></tr>
<tr><th id="3580">3580</th><td>    <b>if</b> (<a class="local col1 ref" href="#6331RetVT" title='RetVT' data-ref="6331RetVT" data-ref-filename="6331RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a> &amp;&amp; <a class="local col1 ref" href="#6331RetVT" title='RetVT' data-ref="6331RetVT" data-ref-filename="6331RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>)</td></tr>
<tr><th id="3581">3581</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3582">3582</th><td></td></tr>
<tr><th id="3583">3583</th><td>    <em>static</em> <em>const</em> <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall" data-ref-filename="llvm..RTLIB..Libcall">Libcall</a> <dfn class="local col2 decl" id="6332LibCallTable" title='LibCallTable' data-type='const RTLIB::Libcall [3][2]' data-ref="6332LibCallTable" data-ref-filename="6332LibCallTable">LibCallTable</dfn>[<var>3</var>][<var>2</var>] = {</td></tr>
<tr><th id="3584">3584</th><td>      { <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#185" title='llvm::RTLIB::SIN_F32' data-ref="llvm::RTLIB::SIN_F32" data-ref-filename="llvm..RTLIB..SIN_F32">SIN_F32</a>, <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#186" title='llvm::RTLIB::SIN_F64' data-ref="llvm::RTLIB::SIN_F64" data-ref-filename="llvm..RTLIB..SIN_F64">SIN_F64</a> },</td></tr>
<tr><th id="3585">3585</th><td>      { <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#190" title='llvm::RTLIB::COS_F32' data-ref="llvm::RTLIB::COS_F32" data-ref-filename="llvm..RTLIB..COS_F32">COS_F32</a>, <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#191" title='llvm::RTLIB::COS_F64' data-ref="llvm::RTLIB::COS_F64" data-ref-filename="llvm..RTLIB..COS_F64">COS_F64</a> },</td></tr>
<tr><th id="3586">3586</th><td>      { <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#202" title='llvm::RTLIB::POW_F32' data-ref="llvm::RTLIB::POW_F32" data-ref-filename="llvm..RTLIB..POW_F32">POW_F32</a>, <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#203" title='llvm::RTLIB::POW_F64' data-ref="llvm::RTLIB::POW_F64" data-ref-filename="llvm..RTLIB..POW_F64">POW_F64</a> }</td></tr>
<tr><th id="3587">3587</th><td>    };</td></tr>
<tr><th id="3588">3588</th><td>    <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall" data-ref-filename="llvm..RTLIB..Libcall">Libcall</a> <dfn class="local col3 decl" id="6333LC" title='LC' data-type='RTLIB::Libcall' data-ref="6333LC" data-ref-filename="6333LC">LC</dfn>;</td></tr>
<tr><th id="3589">3589</th><td>    <em>bool</em> <dfn class="local col4 decl" id="6334Is64Bit" title='Is64Bit' data-type='bool' data-ref="6334Is64Bit" data-ref-filename="6334Is64Bit">Is64Bit</dfn> = <a class="local col1 ref" href="#6331RetVT" title='RetVT' data-ref="6331RetVT" data-ref-filename="6331RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>;</td></tr>
<tr><th id="3590">3590</th><td>    <b>switch</b> (<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>()) {</td></tr>
<tr><th id="3591">3591</th><td>    <b>default</b>:</td></tr>
<tr><th id="3592">3592</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected intrinsic."</q>);</td></tr>
<tr><th id="3593">3593</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sin" title='llvm::Intrinsic::sin' data-ref="llvm::Intrinsic::sin" data-ref-filename="llvm..Intrinsic..sin">sin</a>:</td></tr>
<tr><th id="3594">3594</th><td>      <a class="local col3 ref" href="#6333LC" title='LC' data-ref="6333LC" data-ref-filename="6333LC">LC</a> = <a class="local col2 ref" href="#6332LibCallTable" title='LibCallTable' data-ref="6332LibCallTable" data-ref-filename="6332LibCallTable">LibCallTable</a>[<var>0</var>][<a class="local col4 ref" href="#6334Is64Bit" title='Is64Bit' data-ref="6334Is64Bit" data-ref-filename="6334Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="3595">3595</th><td>      <b>break</b>;</td></tr>
<tr><th id="3596">3596</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::cos" title='llvm::Intrinsic::cos' data-ref="llvm::Intrinsic::cos" data-ref-filename="llvm..Intrinsic..cos">cos</a>:</td></tr>
<tr><th id="3597">3597</th><td>      <a class="local col3 ref" href="#6333LC" title='LC' data-ref="6333LC" data-ref-filename="6333LC">LC</a> = <a class="local col2 ref" href="#6332LibCallTable" title='LibCallTable' data-ref="6332LibCallTable" data-ref-filename="6332LibCallTable">LibCallTable</a>[<var>1</var>][<a class="local col4 ref" href="#6334Is64Bit" title='Is64Bit' data-ref="6334Is64Bit" data-ref-filename="6334Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="3598">3598</th><td>      <b>break</b>;</td></tr>
<tr><th id="3599">3599</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::pow" title='llvm::Intrinsic::pow' data-ref="llvm::Intrinsic::pow" data-ref-filename="llvm..Intrinsic..pow">pow</a>:</td></tr>
<tr><th id="3600">3600</th><td>      <a class="local col3 ref" href="#6333LC" title='LC' data-ref="6333LC" data-ref-filename="6333LC">LC</a> = <a class="local col2 ref" href="#6332LibCallTable" title='LibCallTable' data-ref="6332LibCallTable" data-ref-filename="6332LibCallTable">LibCallTable</a>[<var>2</var>][<a class="local col4 ref" href="#6334Is64Bit" title='Is64Bit' data-ref="6334Is64Bit" data-ref-filename="6334Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="3601">3601</th><td>      <b>break</b>;</td></tr>
<tr><th id="3602">3602</th><td>    }</td></tr>
<tr><th id="3603">3603</th><td></td></tr>
<tr><th id="3604">3604</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy" data-ref-filename="llvm..FastISel..ArgListTy">ArgListTy</a> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col5 decl" id="6335Args" title='Args' data-type='llvm::FastISel::ArgListTy' data-ref="6335Args" data-ref-filename="6335Args">Args</dfn>;</td></tr>
<tr><th id="3605">3605</th><td>    <a class="local col5 ref" href="#6335Args" title='Args' data-ref="6335Args" data-ref-filename="6335Args">Args</a>.<span class='ref fn' title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm" data-ref-filename="_ZNSt6vector7reserveEm">reserve</span>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getNumArgOperandsEv" title='llvm::CallBase::getNumArgOperands' data-ref="_ZNK4llvm8CallBase17getNumArgOperandsEv" data-ref-filename="_ZNK4llvm8CallBase17getNumArgOperandsEv">getNumArgOperands</a>());</td></tr>
<tr><th id="3606">3606</th><td></td></tr>
<tr><th id="3607">3607</th><td>    <i>// Populate the argument list.</i></td></tr>
<tr><th id="3608">3608</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="6336Arg" title='Arg' data-type='const llvm::Use &amp;' data-ref="6336Arg" data-ref-filename="6336Arg">Arg</dfn> : <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase12arg_operandsEv" title='llvm::CallBase::arg_operands' data-ref="_ZNK4llvm8CallBase12arg_operandsEv" data-ref-filename="_ZNK4llvm8CallBase12arg_operandsEv">arg_operands</a>()) {</td></tr>
<tr><th id="3609">3609</th><td>      <a class="typedef" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::ArgListEntry" title='llvm::FastISel::ArgListEntry' data-type='TargetLoweringBase::ArgListEntry' data-ref="llvm::FastISel::ArgListEntry" data-ref-filename="llvm..FastISel..ArgListEntry">ArgListEntry</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase12ArgListEntryC1Ev" title='llvm::TargetLoweringBase::ArgListEntry::ArgListEntry' data-ref="_ZN4llvm18TargetLoweringBase12ArgListEntryC1Ev" data-ref-filename="_ZN4llvm18TargetLoweringBase12ArgListEntryC1Ev"></a><dfn class="local col7 decl" id="6337Entry" title='Entry' data-type='llvm::FastISel::ArgListEntry' data-ref="6337Entry" data-ref-filename="6337Entry">Entry</dfn>;</td></tr>
<tr><th id="3610">3610</th><td>      <a class="local col7 ref" href="#6337Entry" title='Entry' data-ref="6337Entry" data-ref-filename="6337Entry">Entry</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::ArgListEntry::Val" title='llvm::TargetLoweringBase::ArgListEntry::Val' data-ref="llvm::TargetLoweringBase::ArgListEntry::Val" data-ref-filename="llvm..TargetLoweringBase..ArgListEntry..Val">Val</a> = <a class="ref fn fake" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UsecvPNS_5ValueEEv" title='llvm::Use::operator llvm::Value *' data-ref="_ZNK4llvm3UsecvPNS_5ValueEEv" data-ref-filename="_ZNK4llvm3UsecvPNS_5ValueEEv"></a><a class="local col6 ref" href="#6336Arg" title='Arg' data-ref="6336Arg" data-ref-filename="6336Arg">Arg</a>;</td></tr>
<tr><th id="3611">3611</th><td>      <a class="local col7 ref" href="#6337Entry" title='Entry' data-ref="6337Entry" data-ref-filename="6337Entry">Entry</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::ArgListEntry::Ty" title='llvm::TargetLoweringBase::ArgListEntry::Ty' data-ref="llvm::TargetLoweringBase::ArgListEntry::Ty" data-ref-filename="llvm..TargetLoweringBase..ArgListEntry..Ty">Ty</a> = <a class="local col6 ref" href="#6336Arg" title='Arg' data-ref="6336Arg" data-ref-filename="6336Arg">Arg</a><a class="ref fn" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UseptEv" title='llvm::Use::operator-&gt;' data-ref="_ZNK4llvm3UseptEv" data-ref-filename="_ZNK4llvm3UseptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="3612">3612</th><td>      <a class="local col5 ref" href="#6335Args" title='Args' data-ref="6335Args" data-ref-filename="6335Args">Args</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col7 ref" href="#6337Entry" title='Entry' data-ref="6337Entry" data-ref-filename="6337Entry">Entry</a>);</td></tr>
<tr><th id="3613">3613</th><td>    }</td></tr>
<tr><th id="3614">3614</th><td></td></tr>
<tr><th id="3615">3615</th><td>    <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16CallLoweringInfoC1Ev" title='llvm::FastISel::CallLoweringInfo::CallLoweringInfo' data-ref="_ZN4llvm8FastISel16CallLoweringInfoC1Ev" data-ref-filename="_ZN4llvm8FastISel16CallLoweringInfoC1Ev"></a><dfn class="local col8 decl" id="6338CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo' data-ref="6338CLI" data-ref-filename="6338CLI">CLI</dfn>;</td></tr>
<tr><th id="3616">3616</th><td>    <a class="type" href="MCTargetDesc/AArch64MCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="6339Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="6339Ctx" data-ref-filename="6339Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF" data-ref-filename="llvm..FastISel..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getContextEv" title='llvm::MachineFunction::getContext' data-ref="_ZNK4llvm15MachineFunction10getContextEv" data-ref-filename="_ZNK4llvm15MachineFunction10getContextEv">getContext</a>();</td></tr>
<tr><th id="3617">3617</th><td>    <a class="local col8 ref" href="#6338CLI" title='CLI' data-ref="6338CLI" data-ref-filename="6338CLI">CLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj" title='llvm::FastISel::CallLoweringInfo::setCallee' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj" data-ref-filename="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj">setCallee</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <span class='refarg'><a class="local col9 ref" href="#6339Ctx" title='Ctx' data-ref="6339Ctx" data-ref-filename="6339Ctx">Ctx</a></span>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE" title='llvm::TargetLoweringBase::getLibcallCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE" data-ref-filename="_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE">getLibcallCallingConv</a>(<a class="local col3 ref" href="#6333LC" title='LC' data-ref="6333LC" data-ref-filename="6333LC">LC</a>), <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(),</td></tr>
<tr><th id="3618">3618</th><td>                  <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE" title='llvm::TargetLoweringBase::getLibcallName' data-ref="_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE">getLibcallName</a>(<a class="local col3 ref" href="#6333LC" title='LC' data-ref="6333LC" data-ref-filename="6333LC">LC</a>), <span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col5 ref" href="#6335Args" title='Args' data-ref="6335Args" data-ref-filename="6335Args">Args</a></span>));</td></tr>
<tr><th id="3619">3619</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE" title='llvm::FastISel::lowerCallTo' data-ref="_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE" data-ref-filename="_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE">lowerCallTo</a>(<span class='refarg'><a class="local col8 ref" href="#6338CLI" title='CLI' data-ref="6338CLI" data-ref-filename="6338CLI">CLI</a></span>))</td></tr>
<tr><th id="3620">3620</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3621">3621</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#6338CLI" title='CLI' data-ref="6338CLI" data-ref-filename="6338CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::ResultReg" title='llvm::FastISel::CallLoweringInfo::ResultReg' data-ref="llvm::FastISel::CallLoweringInfo::ResultReg" data-ref-filename="llvm..FastISel..CallLoweringInfo..ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3622">3622</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3623">3623</th><td>  }</td></tr>
<tr><th id="3624">3624</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::fabs" title='llvm::Intrinsic::fabs' data-ref="llvm::Intrinsic::fabs" data-ref-filename="llvm..Intrinsic..fabs">fabs</a>: {</td></tr>
<tr><th id="3625">3625</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col0 decl" id="6340VT" title='VT' data-type='llvm::MVT' data-ref="6340VT" data-ref-filename="6340VT">VT</dfn>;</td></tr>
<tr><th id="3626">3626</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col0 ref" href="#6340VT" title='VT' data-ref="6340VT" data-ref-filename="6340VT">VT</a></span>))</td></tr>
<tr><th id="3627">3627</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="6341Opc" title='Opc' data-type='unsigned int' data-ref="6341Opc" data-ref-filename="6341Opc">Opc</dfn>;</td></tr>
<tr><th id="3630">3630</th><td>    <b>switch</b> (<a class="local col0 ref" href="#6340VT" title='VT' data-ref="6340VT" data-ref-filename="6340VT">VT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3631">3631</th><td>    <b>default</b>:</td></tr>
<tr><th id="3632">3632</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3633">3633</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>:</td></tr>
<tr><th id="3634">3634</th><td>      <a class="local col1 ref" href="#6341Opc" title='Opc' data-ref="6341Opc" data-ref-filename="6341Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FABSSr" title='llvm::AArch64::FABSSr' data-ref="llvm::AArch64::FABSSr" data-ref-filename="llvm..AArch64..FABSSr">FABSSr</a>;</td></tr>
<tr><th id="3635">3635</th><td>      <b>break</b>;</td></tr>
<tr><th id="3636">3636</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>:</td></tr>
<tr><th id="3637">3637</th><td>      <a class="local col1 ref" href="#6341Opc" title='Opc' data-ref="6341Opc" data-ref-filename="6341Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FABSDr" title='llvm::AArch64::FABSDr' data-ref="llvm::AArch64::FABSDr" data-ref-filename="llvm..AArch64..FABSDr">FABSDr</a>;</td></tr>
<tr><th id="3638">3638</th><td>      <b>break</b>;</td></tr>
<tr><th id="3639">3639</th><td>    }</td></tr>
<tr><th id="3640">3640</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="6342SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6342SrcReg" data-ref-filename="6342SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#1233" title='llvm::CallBase::getOperand' data-ref="_ZNK4llvm8CallBase10getOperandEj" data-ref-filename="_ZNK4llvm8CallBase10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3641">3641</th><td>    <b>if</b> (!<a class="local col2 ref" href="#6342SrcReg" title='SrcReg' data-ref="6342SrcReg" data-ref-filename="6342SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3642">3642</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3643">3643</th><td>    <em>bool</em> <dfn class="local col3 decl" id="6343SrcRegIsKill" title='SrcRegIsKill' data-type='bool' data-ref="6343SrcRegIsKill" data-ref-filename="6343SrcRegIsKill">SrcRegIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#1233" title='llvm::CallBase::getOperand' data-ref="_ZNK4llvm8CallBase10getOperandEj" data-ref-filename="_ZNK4llvm8CallBase10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3644">3644</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="6344ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6344ResultReg" data-ref-filename="6344ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#6340VT" title='VT' data-ref="6340VT" data-ref-filename="6340VT">VT</a>));</td></tr>
<tr><th id="3645">3645</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#6341Opc" title='Opc' data-ref="6341Opc" data-ref-filename="6341Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6344ResultReg" title='ResultReg' data-ref="6344ResultReg" data-ref-filename="6344ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3646">3646</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6342SrcReg" title='SrcReg' data-ref="6342SrcReg" data-ref-filename="6342SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#6343SrcRegIsKill" title='SrcRegIsKill' data-ref="6343SrcRegIsKill" data-ref-filename="6343SrcRegIsKill">SrcRegIsKill</a>));</td></tr>
<tr><th id="3647">3647</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6344ResultReg" title='ResultReg' data-ref="6344ResultReg" data-ref-filename="6344ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3648">3648</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3649">3649</th><td>  }</td></tr>
<tr><th id="3650">3650</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::trap" title='llvm::Intrinsic::trap' data-ref="llvm::Intrinsic::trap" data-ref-filename="llvm..Intrinsic..trap">trap</a>:</td></tr>
<tr><th id="3651">3651</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRK" title='llvm::AArch64::BRK' data-ref="llvm::AArch64::BRK" data-ref-filename="llvm..AArch64..BRK">BRK</a>))</td></tr>
<tr><th id="3652">3652</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="3653">3653</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3654">3654</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::debugtrap" title='llvm::Intrinsic::debugtrap' data-ref="llvm::Intrinsic::debugtrap" data-ref-filename="llvm..Intrinsic..debugtrap">debugtrap</a>:</td></tr>
<tr><th id="3655">3655</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::BRK" title='llvm::AArch64::BRK' data-ref="llvm::AArch64::BRK" data-ref-filename="llvm..AArch64..BRK">BRK</a>))</td></tr>
<tr><th id="3656">3656</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xF000</var>);</td></tr>
<tr><th id="3657">3657</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3658">3658</th><td></td></tr>
<tr><th id="3659">3659</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sqrt" title='llvm::Intrinsic::sqrt' data-ref="llvm::Intrinsic::sqrt" data-ref-filename="llvm..Intrinsic..sqrt">sqrt</a>: {</td></tr>
<tr><th id="3660">3660</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col5 decl" id="6345RetTy" title='RetTy' data-type='llvm::Type *' data-ref="6345RetTy" data-ref-filename="6345RetTy">RetTy</dfn> = <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getCalledFunctionEv" title='llvm::CallBase::getCalledFunction' data-ref="_ZNK4llvm8CallBase17getCalledFunctionEv" data-ref-filename="_ZNK4llvm8CallBase17getCalledFunctionEv">getCalledFunction</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv" data-ref-filename="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>();</td></tr>
<tr><th id="3661">3661</th><td></td></tr>
<tr><th id="3662">3662</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="6346VT" title='VT' data-type='llvm::MVT' data-ref="6346VT" data-ref-filename="6346VT">VT</dfn>;</td></tr>
<tr><th id="3663">3663</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col5 ref" href="#6345RetTy" title='RetTy' data-ref="6345RetTy" data-ref-filename="6345RetTy">RetTy</a>, <span class='refarg'><a class="local col6 ref" href="#6346VT" title='VT' data-ref="6346VT" data-ref-filename="6346VT">VT</a></span>))</td></tr>
<tr><th id="3664">3664</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3665">3665</th><td></td></tr>
<tr><th id="3666">3666</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="6347Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="6347Op0Reg" data-ref-filename="6347Op0Reg">Op0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#1233" title='llvm::CallBase::getOperand' data-ref="_ZNK4llvm8CallBase10getOperandEj" data-ref-filename="_ZNK4llvm8CallBase10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3667">3667</th><td>    <b>if</b> (!<a class="local col7 ref" href="#6347Op0Reg" title='Op0Reg' data-ref="6347Op0Reg" data-ref-filename="6347Op0Reg">Op0Reg</a>)</td></tr>
<tr><th id="3668">3668</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3669">3669</th><td>    <em>bool</em> <dfn class="local col8 decl" id="6348Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6348Op0IsKill" data-ref-filename="6348Op0IsKill">Op0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#1233" title='llvm::CallBase::getOperand' data-ref="_ZNK4llvm8CallBase10getOperandEj" data-ref-filename="_ZNK4llvm8CallBase10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="3670">3670</th><td></td></tr>
<tr><th id="3671">3671</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="6349ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6349ResultReg" data-ref-filename="6349ResultReg">ResultReg</dfn> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_rEN4llvm3MVTES2_jjb" title='(anonymous namespace)::AArch64FastISel::fastEmit_r' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_rEN4llvm3MVTES2_jjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_rEN4llvm3MVTES2_jjb">fastEmit_r</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#6346VT" title='VT' data-ref="6346VT" data-ref-filename="6346VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col6 ref" href="#6346VT" title='VT' data-ref="6346VT" data-ref-filename="6346VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FSQRT" title='llvm::ISD::FSQRT' data-ref="llvm::ISD::FSQRT" data-ref-filename="llvm..ISD..FSQRT">FSQRT</a>, <a class="local col7 ref" href="#6347Op0Reg" title='Op0Reg' data-ref="6347Op0Reg" data-ref-filename="6347Op0Reg">Op0Reg</a>, <a class="local col8 ref" href="#6348Op0IsKill" title='Op0IsKill' data-ref="6348Op0IsKill" data-ref-filename="6348Op0IsKill">Op0IsKill</a>);</td></tr>
<tr><th id="3672">3672</th><td>    <b>if</b> (!<a class="local col9 ref" href="#6349ResultReg" title='ResultReg' data-ref="6349ResultReg" data-ref-filename="6349ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3673">3673</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3674">3674</th><td></td></tr>
<tr><th id="3675">3675</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6349ResultReg" title='ResultReg' data-ref="6349ResultReg" data-ref-filename="6349ResultReg">ResultReg</a>);</td></tr>
<tr><th id="3676">3676</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3677">3677</th><td>  }</td></tr>
<tr><th id="3678">3678</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sadd_with_overflow" title='llvm::Intrinsic::sadd_with_overflow' data-ref="llvm::Intrinsic::sadd_with_overflow" data-ref-filename="llvm..Intrinsic..sadd_with_overflow">sadd_with_overflow</a>:</td></tr>
<tr><th id="3679">3679</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::uadd_with_overflow" title='llvm::Intrinsic::uadd_with_overflow' data-ref="llvm::Intrinsic::uadd_with_overflow" data-ref-filename="llvm..Intrinsic..uadd_with_overflow">uadd_with_overflow</a>:</td></tr>
<tr><th id="3680">3680</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::ssub_with_overflow" title='llvm::Intrinsic::ssub_with_overflow' data-ref="llvm::Intrinsic::ssub_with_overflow" data-ref-filename="llvm..Intrinsic..ssub_with_overflow">ssub_with_overflow</a>:</td></tr>
<tr><th id="3681">3681</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::usub_with_overflow" title='llvm::Intrinsic::usub_with_overflow' data-ref="llvm::Intrinsic::usub_with_overflow" data-ref-filename="llvm..Intrinsic..usub_with_overflow">usub_with_overflow</a>:</td></tr>
<tr><th id="3682">3682</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::smul_with_overflow" title='llvm::Intrinsic::smul_with_overflow' data-ref="llvm::Intrinsic::smul_with_overflow" data-ref-filename="llvm..Intrinsic..smul_with_overflow">smul_with_overflow</a>:</td></tr>
<tr><th id="3683">3683</th><td>  <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::umul_with_overflow" title='llvm::Intrinsic::umul_with_overflow' data-ref="llvm::Intrinsic::umul_with_overflow" data-ref-filename="llvm..Intrinsic..umul_with_overflow">umul_with_overflow</a>: {</td></tr>
<tr><th id="3684">3684</th><td>    <i>// This implements the basic lowering of the xalu with overflow intrinsics.</i></td></tr>
<tr><th id="3685">3685</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="local col0 decl" id="6350Callee" title='Callee' data-type='const llvm::Function *' data-ref="6350Callee" data-ref-filename="6350Callee">Callee</dfn> = <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase17getCalledFunctionEv" title='llvm::CallBase::getCalledFunction' data-ref="_ZNK4llvm8CallBase17getCalledFunctionEv" data-ref-filename="_ZNK4llvm8CallBase17getCalledFunctionEv">getCalledFunction</a>();</td></tr>
<tr><th id="3686">3686</th><td>    <em>auto</em> *<dfn class="local col1 decl" id="6351Ty" title='Ty' data-type='llvm::StructType *' data-ref="6351Ty" data-ref-filename="6351Ty">Ty</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType" data-ref-filename="llvm..StructType">StructType</a>&gt;(<a class="local col0 ref" href="#6350Callee" title='Callee' data-ref="6350Callee" data-ref-filename="6350Callee">Callee</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv" data-ref-filename="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>());</td></tr>
<tr><th id="3687">3687</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col2 decl" id="6352RetTy" title='RetTy' data-type='llvm::Type *' data-ref="6352RetTy" data-ref-filename="6352RetTy">RetTy</dfn> = <a class="local col1 ref" href="#6351Ty" title='Ty' data-ref="6351Ty" data-ref-filename="6351Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm10StructType14getTypeAtIndexEj" title='llvm::StructType::getTypeAtIndex' data-ref="_ZNK4llvm10StructType14getTypeAtIndexEj" data-ref-filename="_ZNK4llvm10StructType14getTypeAtIndexEj">getTypeAtIndex</a>(<var>0U</var>);</td></tr>
<tr><th id="3688">3688</th><td></td></tr>
<tr><th id="3689">3689</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col3 decl" id="6353VT" title='VT' data-type='llvm::MVT' data-ref="6353VT" data-ref-filename="6353VT">VT</dfn>;</td></tr>
<tr><th id="3690">3690</th><td>    <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col2 ref" href="#6352RetTy" title='RetTy' data-ref="6352RetTy" data-ref-filename="6352RetTy">RetTy</a>, <span class='refarg'><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a></span>))</td></tr>
<tr><th id="3691">3691</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3692">3692</th><td></td></tr>
<tr><th id="3693">3693</th><td>    <b>if</b> (<a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="3694">3694</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3695">3695</th><td></td></tr>
<tr><th id="3696">3696</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="6354LHS" title='LHS' data-type='const llvm::Value *' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</dfn> = <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj" data-ref-filename="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3697">3697</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col5 decl" id="6355RHS" title='RHS' data-type='const llvm::Value *' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</dfn> = <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CallBase13getArgOperandEj" title='llvm::CallBase::getArgOperand' data-ref="_ZNK4llvm8CallBase13getArgOperandEj" data-ref-filename="_ZNK4llvm8CallBase13getArgOperandEj">getArgOperand</a>(<var>1</var>);</td></tr>
<tr><th id="3698">3698</th><td>    <i>// Canonicalize immediate to the RHS.</i></td></tr>
<tr><th id="3699">3699</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>) &amp;&amp; !<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>) &amp;&amp; <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst13isCommutativeEv" title='llvm::IntrinsicInst::isCommutative' data-ref="_ZNK4llvm13IntrinsicInst13isCommutativeEv" data-ref-filename="_ZNK4llvm13IntrinsicInst13isCommutativeEv">isCommutative</a>())</td></tr>
<tr><th id="3700">3700</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a></span>, <span class='refarg'><a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a></span>);</td></tr>
<tr><th id="3701">3701</th><td></td></tr>
<tr><th id="3702">3702</th><td>    <i>// Simplify multiplies.</i></td></tr>
<tr><th id="3703">3703</th><td>    <span class="namespace">Intrinsic::</span><a class="typedef" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::Intrinsic::ID" title='llvm::Intrinsic::ID' data-type='unsigned int' data-ref="llvm::Intrinsic::ID" data-ref-filename="llvm..Intrinsic..ID">ID</a> <dfn class="local col6 decl" id="6356IID" title='IID' data-type='Intrinsic::ID' data-ref="6356IID" data-ref-filename="6356IID">IID</dfn> = <a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/IntrinsicInst.h.html#_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" title='llvm::IntrinsicInst::getIntrinsicID' data-ref="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv" data-ref-filename="_ZNK4llvm13IntrinsicInst14getIntrinsicIDEv">getIntrinsicID</a>();</td></tr>
<tr><th id="3704">3704</th><td>    <b>switch</b> (<a class="local col6 ref" href="#6356IID" title='IID' data-ref="6356IID" data-ref-filename="6356IID">IID</a>) {</td></tr>
<tr><th id="3705">3705</th><td>    <b>default</b>:</td></tr>
<tr><th id="3706">3706</th><td>      <b>break</b>;</td></tr>
<tr><th id="3707">3707</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::smul_with_overflow" title='llvm::Intrinsic::smul_with_overflow' data-ref="llvm::Intrinsic::smul_with_overflow" data-ref-filename="llvm..Intrinsic..smul_with_overflow">smul_with_overflow</a>:</td></tr>
<tr><th id="3708">3708</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="6357C" title='C' data-type='const llvm::ConstantInt *' data-ref="6357C" data-ref-filename="6357C"><a class="local col7 ref" href="#6357C" title='C' data-ref="6357C" data-ref-filename="6357C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>))</td></tr>
<tr><th id="3709">3709</th><td>        <b>if</b> (<a class="local col7 ref" href="#6357C" title='C' data-ref="6357C" data-ref-filename="6357C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>2</var>) {</td></tr>
<tr><th id="3710">3710</th><td>          <a class="local col6 ref" href="#6356IID" title='IID' data-ref="6356IID" data-ref-filename="6356IID">IID</a> = <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sadd_with_overflow" title='llvm::Intrinsic::sadd_with_overflow' data-ref="llvm::Intrinsic::sadd_with_overflow" data-ref-filename="llvm..Intrinsic..sadd_with_overflow">sadd_with_overflow</a>;</td></tr>
<tr><th id="3711">3711</th><td>          <a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a> = <a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>;</td></tr>
<tr><th id="3712">3712</th><td>        }</td></tr>
<tr><th id="3713">3713</th><td>      <b>break</b>;</td></tr>
<tr><th id="3714">3714</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::umul_with_overflow" title='llvm::Intrinsic::umul_with_overflow' data-ref="llvm::Intrinsic::umul_with_overflow" data-ref-filename="llvm..Intrinsic..umul_with_overflow">umul_with_overflow</a>:</td></tr>
<tr><th id="3715">3715</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="6358C" title='C' data-type='const llvm::ConstantInt *' data-ref="6358C" data-ref-filename="6358C"><a class="local col8 ref" href="#6358C" title='C' data-ref="6358C" data-ref-filename="6358C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>))</td></tr>
<tr><th id="3716">3716</th><td>        <b>if</b> (<a class="local col8 ref" href="#6358C" title='C' data-ref="6358C" data-ref-filename="6358C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>() <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInteqEm" title='llvm::APInt::operator==' data-ref="_ZNK4llvm5APInteqEm" data-ref-filename="_ZNK4llvm5APInteqEm">==</a> <var>2</var>) {</td></tr>
<tr><th id="3717">3717</th><td>          <a class="local col6 ref" href="#6356IID" title='IID' data-ref="6356IID" data-ref-filename="6356IID">IID</a> = <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::uadd_with_overflow" title='llvm::Intrinsic::uadd_with_overflow' data-ref="llvm::Intrinsic::uadd_with_overflow" data-ref-filename="llvm..Intrinsic..uadd_with_overflow">uadd_with_overflow</a>;</td></tr>
<tr><th id="3718">3718</th><td>          <a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a> = <a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>;</td></tr>
<tr><th id="3719">3719</th><td>        }</td></tr>
<tr><th id="3720">3720</th><td>      <b>break</b>;</td></tr>
<tr><th id="3721">3721</th><td>    }</td></tr>
<tr><th id="3722">3722</th><td></td></tr>
<tr><th id="3723">3723</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="6359ResultReg1" title='ResultReg1' data-type='unsigned int' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</dfn> = <var>0</var>, <dfn class="local col0 decl" id="6360ResultReg2" title='ResultReg2' data-type='unsigned int' data-ref="6360ResultReg2" data-ref-filename="6360ResultReg2">ResultReg2</dfn> = <var>0</var>, <dfn class="local col1 decl" id="6361MulReg" title='MulReg' data-type='unsigned int' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3724">3724</th><td>    <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode" data-ref-filename="llvm..AArch64CC..CondCode">CondCode</a> <dfn class="local col2 decl" id="6362CC" title='CC' data-type='AArch64CC::CondCode' data-ref="6362CC" data-ref-filename="6362CC">CC</dfn> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::Invalid" title='llvm::AArch64CC::Invalid' data-ref="llvm::AArch64CC::Invalid" data-ref-filename="llvm..AArch64CC..Invalid">Invalid</a>;</td></tr>
<tr><th id="3725">3725</th><td>    <b>switch</b> (<a class="local col6 ref" href="#6356IID" title='IID' data-ref="6356IID" data-ref-filename="6356IID">IID</a>) {</td></tr>
<tr><th id="3726">3726</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected intrinsic!"</q>);</td></tr>
<tr><th id="3727">3727</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::sadd_with_overflow" title='llvm::Intrinsic::sadd_with_overflow' data-ref="llvm::Intrinsic::sadd_with_overflow" data-ref-filename="llvm..Intrinsic..sadd_with_overflow">sadd_with_overflow</a>:</td></tr>
<tr><th id="3728">3728</th><td>      <a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAdd' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>, <a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>, <i>/*SetFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="3729">3729</th><td>      <a class="local col2 ref" href="#6362CC" title='CC' data-ref="6362CC" data-ref-filename="6362CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="3730">3730</th><td>      <b>break</b>;</td></tr>
<tr><th id="3731">3731</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::uadd_with_overflow" title='llvm::Intrinsic::uadd_with_overflow' data-ref="llvm::Intrinsic::uadd_with_overflow" data-ref-filename="llvm..Intrinsic..uadd_with_overflow">uadd_with_overflow</a>:</td></tr>
<tr><th id="3732">3732</th><td>      <a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitAdd' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitAddEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitAdd</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>, <a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>, <i>/*SetFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="3733">3733</th><td>      <a class="local col2 ref" href="#6362CC" title='CC' data-ref="6362CC" data-ref-filename="6362CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::HS" title='llvm::AArch64CC::HS' data-ref="llvm::AArch64CC::HS" data-ref-filename="llvm..AArch64CC..HS">HS</a>;</td></tr>
<tr><th id="3734">3734</th><td>      <b>break</b>;</td></tr>
<tr><th id="3735">3735</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::ssub_with_overflow" title='llvm::Intrinsic::ssub_with_overflow' data-ref="llvm::Intrinsic::ssub_with_overflow" data-ref-filename="llvm..Intrinsic..ssub_with_overflow">ssub_with_overflow</a>:</td></tr>
<tr><th id="3736">3736</th><td>      <a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitSub' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>, <a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>, <i>/*SetFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="3737">3737</th><td>      <a class="local col2 ref" href="#6362CC" title='CC' data-ref="6362CC" data-ref-filename="6362CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::VS" title='llvm::AArch64CC::VS' data-ref="llvm::AArch64CC::VS" data-ref-filename="llvm..AArch64CC..VS">VS</a>;</td></tr>
<tr><th id="3738">3738</th><td>      <b>break</b>;</td></tr>
<tr><th id="3739">3739</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::usub_with_overflow" title='llvm::Intrinsic::usub_with_overflow' data-ref="llvm::Intrinsic::usub_with_overflow" data-ref-filename="llvm..Intrinsic..usub_with_overflow">usub_with_overflow</a>:</td></tr>
<tr><th id="3740">3740</th><td>      <a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" title='(anonymous namespace)::AArch64FastISel::emitSub' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel7emitSubEN4llvm3MVTEPKNS1_5ValueES5_bbb">emitSub</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>, <a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>, <i>/*SetFlags=*/</i><b>true</b>);</td></tr>
<tr><th id="3741">3741</th><td>      <a class="local col2 ref" href="#6362CC" title='CC' data-ref="6362CC" data-ref-filename="6362CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LO" title='llvm::AArch64CC::LO' data-ref="llvm::AArch64CC::LO" data-ref-filename="llvm..AArch64CC..LO">LO</a>;</td></tr>
<tr><th id="3742">3742</th><td>      <b>break</b>;</td></tr>
<tr><th id="3743">3743</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::smul_with_overflow" title='llvm::Intrinsic::smul_with_overflow' data-ref="llvm::Intrinsic::smul_with_overflow" data-ref-filename="llvm..Intrinsic..smul_with_overflow">smul_with_overflow</a>: {</td></tr>
<tr><th id="3744">3744</th><td>      <a class="local col2 ref" href="#6362CC" title='CC' data-ref="6362CC" data-ref-filename="6362CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="3745">3745</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="6363LHSReg" title='LHSReg' data-type='unsigned int' data-ref="6363LHSReg" data-ref-filename="6363LHSReg">LHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>);</td></tr>
<tr><th id="3746">3746</th><td>      <b>if</b> (!<a class="local col3 ref" href="#6363LHSReg" title='LHSReg' data-ref="6363LHSReg" data-ref-filename="6363LHSReg">LHSReg</a>)</td></tr>
<tr><th id="3747">3747</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3748">3748</th><td>      <em>bool</em> <dfn class="local col4 decl" id="6364LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="6364LHSIsKill" data-ref-filename="6364LHSIsKill">LHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>);</td></tr>
<tr><th id="3749">3749</th><td></td></tr>
<tr><th id="3750">3750</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="6365RHSReg" title='RHSReg' data-type='unsigned int' data-ref="6365RHSReg" data-ref-filename="6365RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>);</td></tr>
<tr><th id="3751">3751</th><td>      <b>if</b> (!<a class="local col5 ref" href="#6365RHSReg" title='RHSReg' data-ref="6365RHSReg" data-ref-filename="6365RHSReg">RHSReg</a>)</td></tr>
<tr><th id="3752">3752</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3753">3753</th><td>      <em>bool</em> <dfn class="local col6 decl" id="6366RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="6366RHSIsKill" data-ref-filename="6366RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>);</td></tr>
<tr><th id="3754">3754</th><td></td></tr>
<tr><th id="3755">3755</th><td>      <b>if</b> (<a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) {</td></tr>
<tr><th id="3756">3756</th><td>        <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitSMULL_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb">emitSMULL_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col3 ref" href="#6363LHSReg" title='LHSReg' data-ref="6363LHSReg" data-ref-filename="6363LHSReg">LHSReg</a>, <a class="local col4 ref" href="#6364LHSIsKill" title='LHSIsKill' data-ref="6364LHSIsKill" data-ref-filename="6364LHSIsKill">LHSIsKill</a>, <a class="local col5 ref" href="#6365RHSReg" title='RHSReg' data-ref="6365RHSReg" data-ref-filename="6365RHSReg">RHSReg</a>, <a class="local col6 ref" href="#6366RHSIsKill" title='RHSIsKill' data-ref="6366RHSIsKill" data-ref-filename="6366RHSIsKill">RHSIsKill</a>);</td></tr>
<tr><th id="3757">3757</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="6367ShiftReg" title='ShiftReg' data-type='unsigned int' data-ref="6367ShiftReg" data-ref-filename="6367ShiftReg">ShiftReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSR_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb">emitLSR_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>,</td></tr>
<tr><th id="3758">3758</th><td>                                       <i>/*IsKill=*/</i><b>false</b>, <var>32</var>);</td></tr>
<tr><th id="3759">3759</th><td>        <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>, <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="3760">3760</th><td>                                            <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="3761">3761</th><td>        <a class="local col7 ref" href="#6367ShiftReg" title='ShiftReg' data-ref="6367ShiftReg" data-ref-filename="6367ShiftReg">ShiftReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col7 ref" href="#6367ShiftReg" title='ShiftReg' data-ref="6367ShiftReg" data-ref-filename="6367ShiftReg">ShiftReg</a>, <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="3762">3762</th><td>                                              <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="3763">3763</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb">emitSubs_rs</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col7 ref" href="#6367ShiftReg" title='ShiftReg' data-ref="6367ShiftReg" data-ref-filename="6367ShiftReg">ShiftReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>, <i>/*IsKill=*/</i><b>false</b>,</td></tr>
<tr><th id="3764">3764</th><td>                    <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ASR" title='llvm::AArch64_AM::ASR' data-ref="llvm::AArch64_AM::ASR" data-ref-filename="llvm..AArch64_AM..ASR">ASR</a>, <var>31</var>, <i>/*WantResult=*/</i><b>false</b>);</td></tr>
<tr><th id="3765">3765</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3766">3766</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VT == MVT::i64 &amp;&amp; <q>"Unexpected value type."</q>);</td></tr>
<tr><th id="3767">3767</th><td>        <i>// LHSReg and RHSReg cannot be killed by this Mul, since they are</i></td></tr>
<tr><th id="3768">3768</th><td><i>        // reused in the next instruction.</i></td></tr>
<tr><th id="3769">3769</th><td>        <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitMul_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb">emitMul_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col3 ref" href="#6363LHSReg" title='LHSReg' data-ref="6363LHSReg" data-ref-filename="6363LHSReg">LHSReg</a>, <i>/*IsKill=*/</i><b>false</b>, <a class="local col5 ref" href="#6365RHSReg" title='RHSReg' data-ref="6365RHSReg" data-ref-filename="6365RHSReg">RHSReg</a>,</td></tr>
<tr><th id="3770">3770</th><td>                            <i>/*IsKill=*/</i><b>false</b>);</td></tr>
<tr><th id="3771">3771</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="6368SMULHReg" title='SMULHReg' data-type='unsigned int' data-ref="6368SMULHReg" data-ref-filename="6368SMULHReg">SMULHReg</dfn> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" title='(anonymous namespace)::AArch64FastISel::fastEmit_rr' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb">fastEmit_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MULHS" title='llvm::ISD::MULHS' data-ref="llvm::ISD::MULHS" data-ref-filename="llvm..ISD..MULHS">MULHS</a>, <a class="local col3 ref" href="#6363LHSReg" title='LHSReg' data-ref="6363LHSReg" data-ref-filename="6363LHSReg">LHSReg</a>, <a class="local col4 ref" href="#6364LHSIsKill" title='LHSIsKill' data-ref="6364LHSIsKill" data-ref-filename="6364LHSIsKill">LHSIsKill</a>,</td></tr>
<tr><th id="3772">3772</th><td>                                        <a class="local col5 ref" href="#6365RHSReg" title='RHSReg' data-ref="6365RHSReg" data-ref-filename="6365RHSReg">RHSReg</a>, <a class="local col6 ref" href="#6366RHSIsKill" title='RHSIsKill' data-ref="6366RHSIsKill" data-ref-filename="6366RHSIsKill">RHSIsKill</a>);</td></tr>
<tr><th id="3773">3773</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb">emitSubs_rs</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col8 ref" href="#6368SMULHReg" title='SMULHReg' data-ref="6368SMULHReg" data-ref-filename="6368SMULHReg">SMULHReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>, <i>/*IsKill=*/</i><b>false</b>,</td></tr>
<tr><th id="3774">3774</th><td>                    <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ASR" title='llvm::AArch64_AM::ASR' data-ref="llvm::AArch64_AM::ASR" data-ref-filename="llvm..AArch64_AM..ASR">ASR</a>, <var>63</var>, <i>/*WantResult=*/</i><b>false</b>);</td></tr>
<tr><th id="3775">3775</th><td>      }</td></tr>
<tr><th id="3776">3776</th><td>      <b>break</b>;</td></tr>
<tr><th id="3777">3777</th><td>    }</td></tr>
<tr><th id="3778">3778</th><td>    <b>case</b> <span class="namespace">Intrinsic::</span><a class="enum" href="../../../../build/include/llvm/IR/IntrinsicEnums.inc.html#llvm::Intrinsic::umul_with_overflow" title='llvm::Intrinsic::umul_with_overflow' data-ref="llvm::Intrinsic::umul_with_overflow" data-ref-filename="llvm..Intrinsic..umul_with_overflow">umul_with_overflow</a>: {</td></tr>
<tr><th id="3779">3779</th><td>      <a class="local col2 ref" href="#6362CC" title='CC' data-ref="6362CC" data-ref-filename="6362CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>;</td></tr>
<tr><th id="3780">3780</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="6369LHSReg" title='LHSReg' data-type='unsigned int' data-ref="6369LHSReg" data-ref-filename="6369LHSReg">LHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>);</td></tr>
<tr><th id="3781">3781</th><td>      <b>if</b> (!<a class="local col9 ref" href="#6369LHSReg" title='LHSReg' data-ref="6369LHSReg" data-ref-filename="6369LHSReg">LHSReg</a>)</td></tr>
<tr><th id="3782">3782</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3783">3783</th><td>      <em>bool</em> <dfn class="local col0 decl" id="6370LHSIsKill" title='LHSIsKill' data-type='bool' data-ref="6370LHSIsKill" data-ref-filename="6370LHSIsKill">LHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#6354LHS" title='LHS' data-ref="6354LHS" data-ref-filename="6354LHS">LHS</a>);</td></tr>
<tr><th id="3784">3784</th><td></td></tr>
<tr><th id="3785">3785</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="6371RHSReg" title='RHSReg' data-type='unsigned int' data-ref="6371RHSReg" data-ref-filename="6371RHSReg">RHSReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>);</td></tr>
<tr><th id="3786">3786</th><td>      <b>if</b> (!<a class="local col1 ref" href="#6371RHSReg" title='RHSReg' data-ref="6371RHSReg" data-ref-filename="6371RHSReg">RHSReg</a>)</td></tr>
<tr><th id="3787">3787</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3788">3788</th><td>      <em>bool</em> <dfn class="local col2 decl" id="6372RHSIsKill" title='RHSIsKill' data-type='bool' data-ref="6372RHSIsKill" data-ref-filename="6372RHSIsKill">RHSIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col5 ref" href="#6355RHS" title='RHS' data-ref="6355RHS" data-ref-filename="6355RHS">RHS</a>);</td></tr>
<tr><th id="3789">3789</th><td></td></tr>
<tr><th id="3790">3790</th><td>      <b>if</b> (<a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) {</td></tr>
<tr><th id="3791">3791</th><td>        <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitUMULL_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb">emitUMULL_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col9 ref" href="#6369LHSReg" title='LHSReg' data-ref="6369LHSReg" data-ref-filename="6369LHSReg">LHSReg</a>, <a class="local col0 ref" href="#6370LHSIsKill" title='LHSIsKill' data-ref="6370LHSIsKill" data-ref-filename="6370LHSIsKill">LHSIsKill</a>, <a class="local col1 ref" href="#6371RHSReg" title='RHSReg' data-ref="6371RHSReg" data-ref-filename="6371RHSReg">RHSReg</a>, <a class="local col2 ref" href="#6372RHSIsKill" title='RHSIsKill' data-ref="6372RHSIsKill" data-ref-filename="6372RHSIsKill">RHSIsKill</a>);</td></tr>
<tr><th id="3792">3792</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rsEN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmb">emitSubs_rs</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>,</td></tr>
<tr><th id="3793">3793</th><td>                    <i>/*IsKill=*/</i><b>false</b>, <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::LSR" title='llvm::AArch64_AM::LSR' data-ref="llvm::AArch64_AM::LSR" data-ref-filename="llvm..AArch64_AM..LSR">LSR</a>, <var>32</var>,</td></tr>
<tr><th id="3794">3794</th><td>                    <i>/*WantResult=*/</i><b>false</b>);</td></tr>
<tr><th id="3795">3795</th><td>        <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>, <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="3796">3796</th><td>                                            <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="3797">3797</th><td>      } <b>else</b> {</td></tr>
<tr><th id="3798">3798</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(VT == MVT::i64 &amp;&amp; <q>"Unexpected value type."</q>);</td></tr>
<tr><th id="3799">3799</th><td>        <i>// LHSReg and RHSReg cannot be killed by this Mul, since they are</i></td></tr>
<tr><th id="3800">3800</th><td><i>        // reused in the next instruction.</i></td></tr>
<tr><th id="3801">3801</th><td>        <a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitMul_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb">emitMul_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="local col9 ref" href="#6369LHSReg" title='LHSReg' data-ref="6369LHSReg" data-ref-filename="6369LHSReg">LHSReg</a>, <i>/*IsKill=*/</i><b>false</b>, <a class="local col1 ref" href="#6371RHSReg" title='RHSReg' data-ref="6371RHSReg" data-ref-filename="6371RHSReg">RHSReg</a>,</td></tr>
<tr><th id="3802">3802</th><td>                            <i>/*IsKill=*/</i><b>false</b>);</td></tr>
<tr><th id="3803">3803</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="6373UMULHReg" title='UMULHReg' data-type='unsigned int' data-ref="6373UMULHReg" data-ref-filename="6373UMULHReg">UMULHReg</dfn> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" title='(anonymous namespace)::AArch64FastISel::fastEmit_rr' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb">fastEmit_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MULHU" title='llvm::ISD::MULHU' data-ref="llvm::ISD::MULHU" data-ref-filename="llvm..ISD..MULHU">MULHU</a>, <a class="local col9 ref" href="#6369LHSReg" title='LHSReg' data-ref="6369LHSReg" data-ref-filename="6369LHSReg">LHSReg</a>, <a class="local col0 ref" href="#6370LHSIsKill" title='LHSIsKill' data-ref="6370LHSIsKill" data-ref-filename="6370LHSIsKill">LHSIsKill</a>,</td></tr>
<tr><th id="3804">3804</th><td>                                        <a class="local col1 ref" href="#6371RHSReg" title='RHSReg' data-ref="6371RHSReg" data-ref-filename="6371RHSReg">RHSReg</a>, <a class="local col2 ref" href="#6372RHSIsKill" title='RHSIsKill' data-ref="6372RHSIsKill" data-ref-filename="6372RHSIsKill">RHSIsKill</a>);</td></tr>
<tr><th id="3805">3805</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb" title='(anonymous namespace)::AArch64FastISel::emitSubs_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitSubs_rrEN4llvm3MVTEjbjbb">emitSubs_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col3 ref" href="#6373UMULHReg" title='UMULHReg' data-ref="6373UMULHReg" data-ref-filename="6373UMULHReg">UMULHReg</a>,</td></tr>
<tr><th id="3806">3806</th><td>                    <i>/*IsKill=*/</i><b>false</b>, <i>/*WantResult=*/</i><b>false</b>);</td></tr>
<tr><th id="3807">3807</th><td>      }</td></tr>
<tr><th id="3808">3808</th><td>      <b>break</b>;</td></tr>
<tr><th id="3809">3809</th><td>    }</td></tr>
<tr><th id="3810">3810</th><td>    }</td></tr>
<tr><th id="3811">3811</th><td></td></tr>
<tr><th id="3812">3812</th><td>    <b>if</b> (<a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>) {</td></tr>
<tr><th id="3813">3813</th><td>      <a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" title='llvm::TargetLoweringBase::getRegClassFor' data-ref="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb">getRegClassFor</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6353VT" title='VT' data-ref="6353VT" data-ref-filename="6353VT">VT</a>));</td></tr>
<tr><th id="3814">3814</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3815">3815</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6361MulReg" title='MulReg' data-ref="6361MulReg" data-ref-filename="6361MulReg">MulReg</a>);</td></tr>
<tr><th id="3816">3816</th><td>    }</td></tr>
<tr><th id="3817">3817</th><td></td></tr>
<tr><th id="3818">3818</th><td>    <b>if</b> (!<a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a>)</td></tr>
<tr><th id="3819">3819</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3820">3820</th><td></td></tr>
<tr><th id="3821">3821</th><td>    <a class="local col0 ref" href="#6360ResultReg2" title='ResultReg2' data-ref="6360ResultReg2" data-ref-filename="6360ResultReg2">ResultReg2</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>,</td></tr>
<tr><th id="3822">3822</th><td>                                  <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>, <i>/*IsKill=*/</i><b>true</b>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>,</td></tr>
<tr><th id="3823">3823</th><td>                                  <i>/*IsKill=*/</i><b>true</b>, <a class="ref fn" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" data-ref-filename="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="local col2 ref" href="#6362CC" title='CC' data-ref="6362CC" data-ref-filename="6362CC">CC</a>));</td></tr>
<tr><th id="3824">3824</th><td>    (<em>void</em>)<a class="local col0 ref" href="#6360ResultReg2" title='ResultReg2' data-ref="6360ResultReg2" data-ref-filename="6360ResultReg2">ResultReg2</a>;</td></tr>
<tr><th id="3825">3825</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((ResultReg1 + <var>1</var>) == ResultReg2 &amp;&amp;</td></tr>
<tr><th id="3826">3826</th><td>           <q>"Nonconsecutive result registers."</q>);</td></tr>
<tr><th id="3827">3827</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col3 ref" href="#6313II" title='II' data-ref="6313II" data-ref-filename="6313II">II</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6359ResultReg1" title='ResultReg1' data-ref="6359ResultReg1" data-ref-filename="6359ResultReg1">ResultReg1</a>, <var>2</var>);</td></tr>
<tr><th id="3828">3828</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3829">3829</th><td>  }</td></tr>
<tr><th id="3830">3830</th><td>  }</td></tr>
<tr><th id="3831">3831</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3832">3832</th><td>}</td></tr>
<tr><th id="3833">3833</th><td></td></tr>
<tr><th id="3834">3834</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectRet' data-type='bool (anonymous namespace)::AArch64FastISel::selectRet(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE">selectRet</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="6374I" title='I' data-type='const llvm::Instruction *' data-ref="6374I" data-ref-filename="6374I">I</dfn>) {</td></tr>
<tr><th id="3835">3835</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst" data-ref-filename="llvm..ReturnInst">ReturnInst</a> *<dfn class="local col5 decl" id="6375Ret" title='Ret' data-type='const llvm::ReturnInst *' data-ref="6375Ret" data-ref-filename="6375Ret">Ret</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ReturnInst" title='llvm::ReturnInst' data-ref="llvm::ReturnInst" data-ref-filename="llvm..ReturnInst">ReturnInst</a>&gt;(<a class="local col4 ref" href="#6374I" title='I' data-ref="6374I" data-ref-filename="6374I">I</a>);</td></tr>
<tr><th id="3836">3836</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col6 decl" id="6376F" title='F' data-type='const llvm::Function &amp;' data-ref="6376F" data-ref-filename="6376F">F</dfn> = *<a class="local col4 ref" href="#6374I" title='I' data-ref="6374I" data-ref-filename="6374I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getParentEv" title='llvm::Instruction::getParent' data-ref="_ZNK4llvm11Instruction9getParentEv" data-ref-filename="_ZNK4llvm11Instruction9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/BasicBlock.h.html#_ZNK4llvm10BasicBlock9getParentEv" title='llvm::BasicBlock::getParent' data-ref="_ZNK4llvm10BasicBlock9getParentEv" data-ref-filename="_ZNK4llvm10BasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3837">3837</th><td></td></tr>
<tr><th id="3838">3838</th><td>  <b>if</b> (!<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::CanLowerReturn" title='llvm::FunctionLoweringInfo::CanLowerReturn' data-ref="llvm::FunctionLoweringInfo::CanLowerReturn" data-ref-filename="llvm..FunctionLoweringInfo..CanLowerReturn">CanLowerReturn</a>)</td></tr>
<tr><th id="3839">3839</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3840">3840</th><td></td></tr>
<tr><th id="3841">3841</th><td>  <b>if</b> (<a class="local col6 ref" href="#6376F" title='F' data-ref="6376F" data-ref-filename="6376F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv" data-ref-filename="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>())</td></tr>
<tr><th id="3842">3842</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3843">3843</th><td></td></tr>
<tr><th id="3844">3844</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering17supportSwiftErrorEv" title='llvm::TargetLowering::supportSwiftError' data-ref="_ZNK4llvm14TargetLowering17supportSwiftErrorEv" data-ref-filename="_ZNK4llvm14TargetLowering17supportSwiftErrorEv">supportSwiftError</a>() &amp;&amp;</td></tr>
<tr><th id="3845">3845</th><td>      <a class="local col6 ref" href="#6376F" title='F' data-ref="6376F" data-ref-filename="6376F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" title='llvm::AttributeList::hasAttrSomewhere' data-ref="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj" data-ref-filename="_ZNK4llvm13AttributeList16hasAttrSomewhereENS_9Attribute8AttrKindEPj">hasAttrSomewhere</a>(<a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#68" title='llvm::Attribute::SwiftError' data-ref="llvm::Attribute::SwiftError" data-ref-filename="llvm..Attribute..SwiftError">SwiftError</a>))</td></tr>
<tr><th id="3846">3846</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3847">3847</th><td></td></tr>
<tr><th id="3848">3848</th><td>  <b>if</b> (<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE" title='llvm::TargetLowering::supportSplitCSR' data-ref="_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm14TargetLowering15supportSplitCSREPNS_15MachineFunctionE">supportSplitCSR</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>))</td></tr>
<tr><th id="3849">3849</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3850">3850</th><td></td></tr>
<tr><th id="3851">3851</th><td>  <i>// Build a list of return value registers.</i></td></tr>
<tr><th id="3852">3852</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="6377RetRegs" title='RetRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="6377RetRegs" data-ref-filename="6377RetRegs">RetRegs</dfn>;</td></tr>
<tr><th id="3853">3853</th><td></td></tr>
<tr><th id="3854">3854</th><td>  <b>if</b> (<a class="local col5 ref" href="#6375Ret" title='Ret' data-ref="6375Ret" data-ref-filename="6375Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#2975" title='llvm::ReturnInst::getNumOperands' data-ref="_ZNK4llvm10ReturnInst14getNumOperandsEv" data-ref-filename="_ZNK4llvm10ReturnInst14getNumOperandsEv">getNumOperands</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="3855">3855</th><td>    <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col8 decl" id="6378CC" title='CC' data-type='CallingConv::ID' data-ref="6378CC" data-ref-filename="6378CC">CC</dfn> = <a class="local col6 ref" href="#6376F" title='F' data-ref="6376F" data-ref-filename="6376F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>();</td></tr>
<tr><th id="3856">3856</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg" data-ref-filename="llvm..ISD..OutputArg">OutputArg</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="6379Outs" title='Outs' data-type='SmallVector&lt;ISD::OutputArg, 4&gt;' data-ref="6379Outs" data-ref-filename="6379Outs">Outs</dfn>;</td></tr>
<tr><th id="3857">3857</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE" title='llvm::GetReturnInfo' data-ref="_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE" data-ref-filename="_ZN4llvm13GetReturnInfoEjPNS_4TypeENS_13AttributeListERNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS_14TargetLoweringERKNS_10DataLayoutE">GetReturnInfo</a>(<a class="local col8 ref" href="#6378CC" title='CC' data-ref="6378CC" data-ref-filename="6378CC">CC</a>, <a class="local col6 ref" href="#6376F" title='F' data-ref="6376F" data-ref-filename="6376F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv" data-ref-filename="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>(), <a class="local col6 ref" href="#6376F" title='F' data-ref="6376F" data-ref-filename="6376F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>(), <span class='refarg'><a class="local col9 ref" href="#6379Outs" title='Outs' data-ref="6379Outs" data-ref-filename="6379Outs">Outs</a></span>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>);</td></tr>
<tr><th id="3858">3858</th><td></td></tr>
<tr><th id="3859">3859</th><td>    <i>// Analyze operands of the call, assigning locations to each operand.</i></td></tr>
<tr><th id="3860">3860</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="6380ValLocs" title='ValLocs' data-type='SmallVector&lt;llvm::CCValAssign, 16&gt;' data-ref="6380ValLocs" data-ref-filename="6380ValLocs">ValLocs</dfn>;</td></tr>
<tr><th id="3861">3861</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> <dfn class="local col1 decl" id="6381CCInfo" title='CCInfo' data-type='llvm::CCState' data-ref="6381CCInfo" data-ref-filename="6381CCInfo">CCInfo</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" title='llvm::CCState::CCState' data-ref="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE" data-ref-filename="_ZN4llvm7CCStateC1EjbRNS_15MachineFunctionERNS_15SmallVectorImplINS_11CCValAssignEEERNS_11LLVMContextE">(</a><a class="local col8 ref" href="#6378CC" title='CC' data-ref="6378CC" data-ref-filename="6378CC">CC</a>, <a class="local col6 ref" href="#6376F" title='F' data-ref="6376F" data-ref-filename="6376F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function8isVarArgEv" title='llvm::Function::isVarArg' data-ref="_ZNK4llvm8Function8isVarArgEv" data-ref-filename="_ZNK4llvm8Function8isVarArgEv">isVarArg</a>(), *<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MF" title='llvm::FunctionLoweringInfo::MF' data-ref="llvm::FunctionLoweringInfo::MF" data-ref-filename="llvm..FunctionLoweringInfo..MF">MF</a>, <a class="local col0 ref" href="#6380ValLocs" title='ValLocs' data-ref="6380ValLocs" data-ref-filename="6380ValLocs">ValLocs</a>, <a class="local col4 ref" href="#6374I" title='I' data-ref="6374I" data-ref-filename="6374I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv" data-ref-filename="_ZNK4llvm5Value10getContextEv">getContext</a>());</td></tr>
<tr><th id="3862">3862</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="local col2 decl" id="6382RetCC" title='RetCC' data-type='llvm::CCAssignFn *' data-ref="6382RetCC" data-ref-filename="6382RetCC">RetCC</dfn> = <a class="local col8 ref" href="#6378CC" title='CC' data-ref="6378CC" data-ref-filename="6378CC">CC</a> == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::WebKit_JS" title='llvm::CallingConv::WebKit_JS' data-ref="llvm::CallingConv::WebKit_JS" data-ref-filename="llvm..CallingConv..WebKit_JS">WebKit_JS</a> ? <a class="ref fn" href="AArch64CallingConvention.h.html#_ZN4llvm23RetCC_AArch64_WebKit_JSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_AArch64_WebKit_JS' data-ref="_ZN4llvm23RetCC_AArch64_WebKit_JSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" data-ref-filename="_ZN4llvm23RetCC_AArch64_WebKit_JSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_AArch64_WebKit_JS</a></td></tr>
<tr><th id="3863">3863</th><td>                                                     : <a class="ref fn" href="AArch64CallingConvention.h.html#_ZN4llvm19RetCC_AArch64_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" title='llvm::RetCC_AArch64_AAPCS' data-ref="_ZN4llvm19RetCC_AArch64_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE" data-ref-filename="_ZN4llvm19RetCC_AArch64_AAPCSEjNS_3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE">RetCC_AArch64_AAPCS</a>;</td></tr>
<tr><th id="3864">3864</th><td>    <a class="local col1 ref" href="#6381CCInfo" title='CCInfo' data-ref="6381CCInfo" data-ref-filename="6381CCInfo">CCInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" title='llvm::CCState::AnalyzeReturn' data-ref="_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E" data-ref-filename="_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E">AnalyzeReturn</a>(<a class="local col9 ref" href="#6379Outs" title='Outs' data-ref="6379Outs" data-ref-filename="6379Outs">Outs</a>, <a class="local col2 ref" href="#6382RetCC" title='RetCC' data-ref="6382RetCC" data-ref-filename="6382RetCC">RetCC</a>);</td></tr>
<tr><th id="3865">3865</th><td></td></tr>
<tr><th id="3866">3866</th><td>    <i>// Only handle a single return value for now.</i></td></tr>
<tr><th id="3867">3867</th><td>    <b>if</b> (<a class="local col0 ref" href="#6380ValLocs" title='ValLocs' data-ref="6380ValLocs" data-ref-filename="6380ValLocs">ValLocs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="3868">3868</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3869">3869</th><td></td></tr>
<tr><th id="3870">3870</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a> &amp;<dfn class="local col3 decl" id="6383VA" title='VA' data-type='llvm::CCValAssign &amp;' data-ref="6383VA" data-ref-filename="6383VA">VA</dfn> = <a class="local col0 ref" href="#6380ValLocs" title='ValLocs' data-ref="6380ValLocs" data-ref-filename="6380ValLocs">ValLocs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="3871">3871</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="6384RV" title='RV' data-type='const llvm::Value *' data-ref="6384RV" data-ref-filename="6384RV">RV</dfn> = <a class="local col5 ref" href="#6375Ret" title='Ret' data-ref="6375Ret" data-ref-filename="6375Ret">Ret</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#2975" title='llvm::ReturnInst::getOperand' data-ref="_ZNK4llvm10ReturnInst10getOperandEj" data-ref-filename="_ZNK4llvm10ReturnInst10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3872">3872</th><td></td></tr>
<tr><th id="3873">3873</th><td>    <i>// Don't bother handling odd stuff for now.</i></td></tr>
<tr><th id="3874">3874</th><td>    <b>if</b> ((<a class="local col3 ref" href="#6383VA" title='VA' data-ref="6383VA" data-ref-filename="6383VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv" data-ref-filename="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() != <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::Full" title='llvm::CCValAssign::Full' data-ref="llvm::CCValAssign::Full" data-ref-filename="llvm..CCValAssign..Full">Full</a>) &amp;&amp;</td></tr>
<tr><th id="3875">3875</th><td>        (<a class="local col3 ref" href="#6383VA" title='VA' data-ref="6383VA" data-ref-filename="6383VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign10getLocInfoEv" title='llvm::CCValAssign::getLocInfo' data-ref="_ZNK4llvm11CCValAssign10getLocInfoEv" data-ref-filename="_ZNK4llvm11CCValAssign10getLocInfoEv">getLocInfo</a>() != <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign" title='llvm::CCValAssign' data-ref="llvm::CCValAssign" data-ref-filename="llvm..CCValAssign">CCValAssign</a>::<a class="enum" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCValAssign::BCvt" title='llvm::CCValAssign::BCvt' data-ref="llvm::CCValAssign::BCvt" data-ref-filename="llvm..CCValAssign..BCvt">BCvt</a>))</td></tr>
<tr><th id="3876">3876</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3877">3877</th><td></td></tr>
<tr><th id="3878">3878</th><td>    <i>// Only handle register returns for now.</i></td></tr>
<tr><th id="3879">3879</th><td>    <b>if</b> (!<a class="local col3 ref" href="#6383VA" title='VA' data-ref="6383VA" data-ref-filename="6383VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8isRegLocEv" title='llvm::CCValAssign::isRegLoc' data-ref="_ZNK4llvm11CCValAssign8isRegLocEv" data-ref-filename="_ZNK4llvm11CCValAssign8isRegLocEv">isRegLoc</a>())</td></tr>
<tr><th id="3880">3880</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3881">3881</th><td></td></tr>
<tr><th id="3882">3882</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="6385Reg" title='Reg' data-type='unsigned int' data-ref="6385Reg" data-ref-filename="6385Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#6384RV" title='RV' data-ref="6384RV" data-ref-filename="6384RV">RV</a>);</td></tr>
<tr><th id="3883">3883</th><td>    <b>if</b> (<a class="local col5 ref" href="#6385Reg" title='Reg' data-ref="6385Reg" data-ref-filename="6385Reg">Reg</a> == <var>0</var>)</td></tr>
<tr><th id="3884">3884</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3885">3885</th><td></td></tr>
<tr><th id="3886">3886</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="6386SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</dfn> = <a class="local col5 ref" href="#6385Reg" title='Reg' data-ref="6385Reg" data-ref-filename="6385Reg">Reg</a> + <a class="local col3 ref" href="#6383VA" title='VA' data-ref="6383VA" data-ref-filename="6383VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValNoEv" title='llvm::CCValAssign::getValNo' data-ref="_ZNK4llvm11CCValAssign8getValNoEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValNoEv">getValNo</a>();</td></tr>
<tr><th id="3887">3887</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="6387DestReg" title='DestReg' data-type='llvm::Register' data-ref="6387DestReg" data-ref-filename="6387DestReg">DestReg</dfn> = <a class="local col3 ref" href="#6383VA" title='VA' data-ref="6383VA" data-ref-filename="6383VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv" data-ref-filename="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>();</td></tr>
<tr><th id="3888">3888</th><td>    <i>// Avoid a cross-class copy. This is very unlikely.</i></td></tr>
<tr><th id="3889">3889</th><td>    <b>if</b> (!<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6386SrcReg" title='SrcReg' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#6387DestReg" title='DestReg' data-ref="6387DestReg" data-ref-filename="6387DestReg">DestReg</a>))</td></tr>
<tr><th id="3890">3890</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3891">3891</th><td></td></tr>
<tr><th id="3892">3892</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="6388RVEVT" title='RVEVT' data-type='llvm::EVT' data-ref="6388RVEVT" data-ref-filename="6388RVEVT">RVEVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col4 ref" href="#6384RV" title='RV' data-ref="6384RV" data-ref-filename="6384RV">RV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="3893">3893</th><td>    <b>if</b> (!<a class="local col8 ref" href="#6388RVEVT" title='RVEVT' data-ref="6388RVEVT" data-ref-filename="6388RVEVT">RVEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="3894">3894</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3895">3895</th><td></td></tr>
<tr><th id="3896">3896</th><td>    <i>// Vectors (of &gt; 1 lane) in big endian need tricky handling.</i></td></tr>
<tr><th id="3897">3897</th><td>    <b>if</b> (<a class="local col8 ref" href="#6388RVEVT" title='RVEVT' data-ref="6388RVEVT" data-ref-filename="6388RVEVT">RVEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isVectorEv" title='llvm::EVT::isVector' data-ref="_ZNK4llvm3EVT8isVectorEv" data-ref-filename="_ZNK4llvm3EVT8isVectorEv">isVector</a>() &amp;&amp; <a class="local col8 ref" href="#6388RVEVT" title='RVEVT' data-ref="6388RVEVT" data-ref-filename="6388RVEVT">RVEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT20getVectorNumElementsEv" title='llvm::EVT::getVectorNumElements' data-ref="_ZNK4llvm3EVT20getVectorNumElementsEv" data-ref-filename="_ZNK4llvm3EVT20getVectorNumElementsEv">getVectorNumElements</a>() &gt; <var>1</var> &amp;&amp;</td></tr>
<tr><th id="3898">3898</th><td>        !<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" title='llvm::AArch64Subtarget::isLittleEndian' data-ref="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv" data-ref-filename="_ZNK4llvm16AArch64Subtarget14isLittleEndianEv">isLittleEndian</a>())</td></tr>
<tr><th id="3899">3899</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3900">3900</th><td></td></tr>
<tr><th id="3901">3901</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="6389RVVT" title='RVVT' data-type='llvm::MVT' data-ref="6389RVVT" data-ref-filename="6389RVVT">RVVT</dfn> = <a class="local col8 ref" href="#6388RVEVT" title='RVEVT' data-ref="6388RVEVT" data-ref-filename="6388RVEVT">RVEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="3902">3902</th><td>    <b>if</b> (<a class="local col9 ref" href="#6389RVVT" title='RVVT' data-ref="6389RVVT" data-ref-filename="6389RVVT">RVVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f128" title='llvm::MVT::f128' data-ref="llvm::MVT::f128" data-ref-filename="llvm..MVT..f128">f128</a>)</td></tr>
<tr><th id="3903">3903</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3904">3904</th><td></td></tr>
<tr><th id="3905">3905</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="6390DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6390DestVT" data-ref-filename="6390DestVT">DestVT</dfn> = <a class="local col3 ref" href="#6383VA" title='VA' data-ref="6383VA" data-ref-filename="6383VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign8getValVTEv" title='llvm::CCValAssign::getValVT' data-ref="_ZNK4llvm11CCValAssign8getValVTEv" data-ref-filename="_ZNK4llvm11CCValAssign8getValVTEv">getValVT</a>();</td></tr>
<tr><th id="3906">3906</th><td>    <i>// Special handling for extended integers.</i></td></tr>
<tr><th id="3907">3907</th><td>    <b>if</b> (<a class="local col9 ref" href="#6389RVVT" title='RVVT' data-ref="6389RVVT" data-ref-filename="6389RVVT">RVVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="local col0 ref" href="#6390DestVT" title='DestVT' data-ref="6390DestVT" data-ref-filename="6390DestVT">DestVT</a>) {</td></tr>
<tr><th id="3908">3908</th><td>      <b>if</b> (<a class="local col9 ref" href="#6389RVVT" title='RVVT' data-ref="6389RVVT" data-ref-filename="6389RVVT">RVVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a> &amp;&amp; <a class="local col9 ref" href="#6389RVVT" title='RVVT' data-ref="6389RVVT" data-ref-filename="6389RVVT">RVVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> &amp;&amp; <a class="local col9 ref" href="#6389RVVT" title='RVVT' data-ref="6389RVVT" data-ref-filename="6389RVVT">RVVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>)</td></tr>
<tr><th id="3909">3909</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3910">3910</th><td></td></tr>
<tr><th id="3911">3911</th><td>      <b>if</b> (!<a class="local col9 ref" href="#6379Outs" title='Outs' data-ref="6379Outs" data-ref-filename="6379Outs">Outs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags" data-ref-filename="llvm..ISD..OutputArg..Flags">Flags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>() &amp;&amp; !<a class="local col9 ref" href="#6379Outs" title='Outs' data-ref="6379Outs" data-ref-filename="6379Outs">Outs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags" data-ref-filename="llvm..ISD..OutputArg..Flags">Flags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" title='llvm::ISD::ArgFlagsTy::isSExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy6isSExtEv">isSExt</a>())</td></tr>
<tr><th id="3912">3912</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3913">3913</th><td></td></tr>
<tr><th id="3914">3914</th><td>      <em>bool</em> <dfn class="local col1 decl" id="6391IsZExt" title='IsZExt' data-type='bool' data-ref="6391IsZExt" data-ref-filename="6391IsZExt">IsZExt</dfn> = <a class="local col9 ref" href="#6379Outs" title='Outs' data-ref="6379Outs" data-ref-filename="6379Outs">Outs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg::Flags" title='llvm::ISD::OutputArg::Flags' data-ref="llvm::ISD::OutputArg::Flags" data-ref-filename="llvm..ISD..OutputArg..Flags">Flags</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" title='llvm::ISD::ArgFlagsTy::isZExt' data-ref="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv" data-ref-filename="_ZNK4llvm3ISD10ArgFlagsTy6isZExtEv">isZExt</a>();</td></tr>
<tr><th id="3915">3915</th><td>      <a class="local col6 ref" href="#6386SrcReg" title='SrcReg' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#6389RVVT" title='RVVT' data-ref="6389RVVT" data-ref-filename="6389RVVT">RVVT</a>, <a class="local col6 ref" href="#6386SrcReg" title='SrcReg' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#6390DestVT" title='DestVT' data-ref="6390DestVT" data-ref-filename="6390DestVT">DestVT</a>, <a class="local col1 ref" href="#6391IsZExt" title='IsZExt' data-ref="6391IsZExt" data-ref-filename="6391IsZExt">IsZExt</a>);</td></tr>
<tr><th id="3916">3916</th><td>      <b>if</b> (<a class="local col6 ref" href="#6386SrcReg" title='SrcReg' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</a> == <var>0</var>)</td></tr>
<tr><th id="3917">3917</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3918">3918</th><td>    }</td></tr>
<tr><th id="3919">3919</th><td></td></tr>
<tr><th id="3920">3920</th><td>    <i>// "Callee" (i.e. value producer) zero extends pointers at function</i></td></tr>
<tr><th id="3921">3921</th><td><i>    // boundary.</i></td></tr>
<tr><th id="3922">3922</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>() &amp;&amp; <a class="local col4 ref" href="#6384RV" title='RV' data-ref="6384RV" data-ref-filename="6384RV">RV</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type11isPointerTyEv" title='llvm::Type::isPointerTy' data-ref="_ZNK4llvm4Type11isPointerTyEv" data-ref-filename="_ZNK4llvm4Type11isPointerTyEv">isPointerTy</a>())</td></tr>
<tr><th id="3923">3923</th><td>      <a class="local col6 ref" href="#6386SrcReg" title='SrcReg' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>, <a class="local col6 ref" href="#6386SrcReg" title='SrcReg' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</a>, <b>false</b>, <var>0xffffffff</var>);</td></tr>
<tr><th id="3924">3924</th><td></td></tr>
<tr><th id="3925">3925</th><td>    <i>// Make the copy.</i></td></tr>
<tr><th id="3926">3926</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3927">3927</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#6387DestReg" title='DestReg' data-ref="6387DestReg" data-ref-filename="6387DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6386SrcReg" title='SrcReg' data-ref="6386SrcReg" data-ref-filename="6386SrcReg">SrcReg</a>);</td></tr>
<tr><th id="3928">3928</th><td></td></tr>
<tr><th id="3929">3929</th><td>    <i>// Add register to return instruction.</i></td></tr>
<tr><th id="3930">3930</th><td>    <a class="local col7 ref" href="#6377RetRegs" title='RetRegs' data-ref="6377RetRegs" data-ref-filename="6377RetRegs">RetRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#6383VA" title='VA' data-ref="6383VA" data-ref-filename="6383VA">VA</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#_ZNK4llvm11CCValAssign9getLocRegEv" title='llvm::CCValAssign::getLocReg' data-ref="_ZNK4llvm11CCValAssign9getLocRegEv" data-ref-filename="_ZNK4llvm11CCValAssign9getLocRegEv">getLocReg</a>());</td></tr>
<tr><th id="3931">3931</th><td>  }</td></tr>
<tr><th id="3932">3932</th><td></td></tr>
<tr><th id="3933">3933</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="6392MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="6392MIB" data-ref-filename="6392MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3934">3934</th><td>                                    <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::RET_ReallyLR" title='llvm::AArch64::RET_ReallyLR' data-ref="llvm::AArch64::RET_ReallyLR" data-ref-filename="llvm..AArch64..RET_ReallyLR">RET_ReallyLR</a>));</td></tr>
<tr><th id="3935">3935</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="6393RetReg" title='RetReg' data-type='unsigned int' data-ref="6393RetReg" data-ref-filename="6393RetReg">RetReg</dfn> : <a class="local col7 ref" href="#6377RetRegs" title='RetRegs' data-ref="6377RetRegs" data-ref-filename="6377RetRegs">RetRegs</a>)</td></tr>
<tr><th id="3936">3936</th><td>    <a class="local col2 ref" href="#6392MIB" title='MIB' data-ref="6392MIB" data-ref-filename="6392MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6393RetReg" title='RetReg' data-ref="6393RetReg" data-ref-filename="6393RetReg">RetReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="3937">3937</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3938">3938</th><td>}</td></tr>
<tr><th id="3939">3939</th><td></td></tr>
<tr><th id="3940">3940</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectTrunc' data-type='bool (anonymous namespace)::AArch64FastISel::selectTrunc(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE">selectTrunc</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="6394I" title='I' data-type='const llvm::Instruction *' data-ref="6394I" data-ref-filename="6394I">I</dfn>) {</td></tr>
<tr><th id="3941">3941</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col5 decl" id="6395DestTy" title='DestTy' data-type='llvm::Type *' data-ref="6395DestTy" data-ref-filename="6395DestTy">DestTy</dfn> = <a class="local col4 ref" href="#6394I" title='I' data-ref="6394I" data-ref-filename="6394I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="3942">3942</th><td>  <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="6396Op" title='Op' data-type='llvm::Value *' data-ref="6396Op" data-ref-filename="6396Op">Op</dfn> = <a class="local col4 ref" href="#6394I" title='I' data-ref="6394I" data-ref-filename="6394I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3943">3943</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col7 decl" id="6397SrcTy" title='SrcTy' data-type='llvm::Type *' data-ref="6397SrcTy" data-ref-filename="6397SrcTy">SrcTy</dfn> = <a class="local col6 ref" href="#6396Op" title='Op' data-ref="6396Op" data-ref-filename="6396Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="3944">3944</th><td></td></tr>
<tr><th id="3945">3945</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="6398SrcEVT" title='SrcEVT' data-type='llvm::EVT' data-ref="6398SrcEVT" data-ref-filename="6398SrcEVT">SrcEVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col7 ref" href="#6397SrcTy" title='SrcTy' data-ref="6397SrcTy" data-ref-filename="6397SrcTy">SrcTy</a>, <b>true</b>);</td></tr>
<tr><th id="3946">3946</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col9 decl" id="6399DestEVT" title='DestEVT' data-type='llvm::EVT' data-ref="6399DestEVT" data-ref-filename="6399DestEVT">DestEVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col5 ref" href="#6395DestTy" title='DestTy' data-ref="6395DestTy" data-ref-filename="6395DestTy">DestTy</a>, <b>true</b>);</td></tr>
<tr><th id="3947">3947</th><td>  <b>if</b> (!<a class="local col8 ref" href="#6398SrcEVT" title='SrcEVT' data-ref="6398SrcEVT" data-ref-filename="6398SrcEVT">SrcEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="3948">3948</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3949">3949</th><td>  <b>if</b> (!<a class="local col9 ref" href="#6399DestEVT" title='DestEVT' data-ref="6399DestEVT" data-ref-filename="6399DestEVT">DestEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="3950">3950</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3951">3951</th><td></td></tr>
<tr><th id="3952">3952</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="6400SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6400SrcVT" data-ref-filename="6400SrcVT">SrcVT</dfn> = <a class="local col8 ref" href="#6398SrcEVT" title='SrcEVT' data-ref="6398SrcEVT" data-ref-filename="6398SrcEVT">SrcEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="3953">3953</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="6401DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6401DestVT" data-ref-filename="6401DestVT">DestVT</dfn> = <a class="local col9 ref" href="#6399DestEVT" title='DestEVT' data-ref="6399DestEVT" data-ref-filename="6399DestEVT">DestEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="3954">3954</th><td></td></tr>
<tr><th id="3955">3955</th><td>  <b>if</b> (<a class="local col0 ref" href="#6400SrcVT" title='SrcVT' data-ref="6400SrcVT" data-ref-filename="6400SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> &amp;&amp; <a class="local col0 ref" href="#6400SrcVT" title='SrcVT' data-ref="6400SrcVT" data-ref-filename="6400SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col0 ref" href="#6400SrcVT" title='SrcVT' data-ref="6400SrcVT" data-ref-filename="6400SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a> &amp;&amp;</td></tr>
<tr><th id="3956">3956</th><td>      <a class="local col0 ref" href="#6400SrcVT" title='SrcVT' data-ref="6400SrcVT" data-ref-filename="6400SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>)</td></tr>
<tr><th id="3957">3957</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3958">3958</th><td>  <b>if</b> (<a class="local col1 ref" href="#6401DestVT" title='DestVT' data-ref="6401DestVT" data-ref-filename="6401DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col1 ref" href="#6401DestVT" title='DestVT' data-ref="6401DestVT" data-ref-filename="6401DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a> &amp;&amp; <a class="local col1 ref" href="#6401DestVT" title='DestVT' data-ref="6401DestVT" data-ref-filename="6401DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> &amp;&amp;</td></tr>
<tr><th id="3959">3959</th><td>      <a class="local col1 ref" href="#6401DestVT" title='DestVT' data-ref="6401DestVT" data-ref-filename="6401DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>)</td></tr>
<tr><th id="3960">3960</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3961">3961</th><td></td></tr>
<tr><th id="3962">3962</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6402SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6402SrcReg" data-ref-filename="6402SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#6396Op" title='Op' data-ref="6396Op" data-ref-filename="6396Op">Op</a>);</td></tr>
<tr><th id="3963">3963</th><td>  <b>if</b> (!<a class="local col2 ref" href="#6402SrcReg" title='SrcReg' data-ref="6402SrcReg" data-ref-filename="6402SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3964">3964</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3965">3965</th><td>  <em>bool</em> <dfn class="local col3 decl" id="6403SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="6403SrcIsKill" data-ref-filename="6403SrcIsKill">SrcIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col6 ref" href="#6396Op" title='Op' data-ref="6396Op" data-ref-filename="6396Op">Op</a>);</td></tr>
<tr><th id="3966">3966</th><td></td></tr>
<tr><th id="3967">3967</th><td>  <i>// If we're truncating from i64 to a smaller non-legal type then generate an</i></td></tr>
<tr><th id="3968">3968</th><td><i>  // AND. Otherwise, we know the high bits are undefined and a truncate only</i></td></tr>
<tr><th id="3969">3969</th><td><i>  // generate a COPY. We cannot mark the source register also as result</i></td></tr>
<tr><th id="3970">3970</th><td><i>  // register, because this can incorrectly transfer the kill flag onto the</i></td></tr>
<tr><th id="3971">3971</th><td><i>  // source register.</i></td></tr>
<tr><th id="3972">3972</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6404ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6404ResultReg" data-ref-filename="6404ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="3973">3973</th><td>  <b>if</b> (<a class="local col0 ref" href="#6400SrcVT" title='SrcVT' data-ref="6400SrcVT" data-ref-filename="6400SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="3974">3974</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="6405Mask" title='Mask' data-type='uint64_t' data-ref="6405Mask" data-ref-filename="6405Mask">Mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="3975">3975</th><td>    <b>switch</b> (<a class="local col1 ref" href="#6401DestVT" title='DestVT' data-ref="6401DestVT" data-ref-filename="6401DestVT">DestVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="3976">3976</th><td>    <b>default</b>:</td></tr>
<tr><th id="3977">3977</th><td>      <i>// Trunc i64 to i32 is handled by the target-independent fast-isel.</i></td></tr>
<tr><th id="3978">3978</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3979">3979</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:</td></tr>
<tr><th id="3980">3980</th><td>      <a class="local col5 ref" href="#6405Mask" title='Mask' data-ref="6405Mask" data-ref-filename="6405Mask">Mask</a> = <var>0x1</var>;</td></tr>
<tr><th id="3981">3981</th><td>      <b>break</b>;</td></tr>
<tr><th id="3982">3982</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="3983">3983</th><td>      <a class="local col5 ref" href="#6405Mask" title='Mask' data-ref="6405Mask" data-ref-filename="6405Mask">Mask</a> = <var>0xff</var>;</td></tr>
<tr><th id="3984">3984</th><td>      <b>break</b>;</td></tr>
<tr><th id="3985">3985</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="3986">3986</th><td>      <a class="local col5 ref" href="#6405Mask" title='Mask' data-ref="6405Mask" data-ref-filename="6405Mask">Mask</a> = <var>0xffff</var>;</td></tr>
<tr><th id="3987">3987</th><td>      <b>break</b>;</td></tr>
<tr><th id="3988">3988</th><td>    }</td></tr>
<tr><th id="3989">3989</th><td>    <i>// Issue an extract_subreg to get the lower 32-bits.</i></td></tr>
<tr><th id="3990">3990</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="6406Reg32" title='Reg32' data-type='unsigned int' data-ref="6406Reg32" data-ref-filename="6406Reg32">Reg32</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" title='llvm::FastISel::fastEmitInst_extractsubreg' data-ref="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj" data-ref-filename="_ZN4llvm8FastISel26fastEmitInst_extractsubregENS_3MVTEjbj">fastEmitInst_extractsubreg</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col2 ref" href="#6402SrcReg" title='SrcReg' data-ref="6402SrcReg" data-ref-filename="6402SrcReg">SrcReg</a>, <a class="local col3 ref" href="#6403SrcIsKill" title='SrcIsKill' data-ref="6403SrcIsKill" data-ref-filename="6403SrcIsKill">SrcIsKill</a>,</td></tr>
<tr><th id="3991">3991</th><td>                                                <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="3992">3992</th><td>    <i>// Create the AND instruction which performs the actual truncation.</i></td></tr>
<tr><th id="3993">3993</th><td>    <a class="local col4 ref" href="#6404ResultReg" title='ResultReg' data-ref="6404ResultReg" data-ref-filename="6404ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col6 ref" href="#6406Reg32" title='Reg32' data-ref="6406Reg32" data-ref-filename="6406Reg32">Reg32</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col5 ref" href="#6405Mask" title='Mask' data-ref="6405Mask" data-ref-filename="6405Mask">Mask</a>);</td></tr>
<tr><th id="3994">3994</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ResultReg &amp;&amp; <q>"Unexpected AND instruction emission failure."</q>);</td></tr>
<tr><th id="3995">3995</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3996">3996</th><td>    <a class="local col4 ref" href="#6404ResultReg" title='ResultReg' data-ref="6404ResultReg" data-ref-filename="6404ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="3997">3997</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="3998">3998</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6404ResultReg" title='ResultReg' data-ref="6404ResultReg" data-ref-filename="6404ResultReg">ResultReg</a>)</td></tr>
<tr><th id="3999">3999</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6402SrcReg" title='SrcReg' data-ref="6402SrcReg" data-ref-filename="6402SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#6403SrcIsKill" title='SrcIsKill' data-ref="6403SrcIsKill" data-ref-filename="6403SrcIsKill">SrcIsKill</a>));</td></tr>
<tr><th id="4000">4000</th><td>  }</td></tr>
<tr><th id="4001">4001</th><td></td></tr>
<tr><th id="4002">4002</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col4 ref" href="#6394I" title='I' data-ref="6394I" data-ref-filename="6394I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#6404ResultReg" title='ResultReg' data-ref="6404ResultReg" data-ref-filename="6404ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4003">4003</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4004">4004</th><td>}</td></tr>
<tr><th id="4005">4005</th><td></td></tr>
<tr><th id="4006">4006</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb" title='(anonymous namespace)::AArch64FastISel::emiti1Ext' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emiti1Ext(unsigned int SrcReg, llvm::MVT DestVT, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb">emiti1Ext</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="6407SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6407SrcReg" data-ref-filename="6407SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="6408DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6408DestVT" data-ref-filename="6408DestVT">DestVT</dfn>, <em>bool</em> <dfn class="local col9 decl" id="6409IsZExt" title='IsZExt' data-type='bool' data-ref="6409IsZExt" data-ref-filename="6409IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="4007">4007</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((DestVT == MVT::i8 || DestVT == MVT::i16 || DestVT == MVT::i32 ||</td></tr>
<tr><th id="4008">4008</th><td>          DestVT == MVT::i64) &amp;&amp;</td></tr>
<tr><th id="4009">4009</th><td>         <q>"Unexpected value type."</q>);</td></tr>
<tr><th id="4010">4010</th><td>  <i>// Handle i8 and i16 as i32.</i></td></tr>
<tr><th id="4011">4011</th><td>  <b>if</b> (<a class="local col8 ref" href="#6408DestVT" title='DestVT' data-ref="6408DestVT" data-ref-filename="6408DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> || <a class="local col8 ref" href="#6408DestVT" title='DestVT' data-ref="6408DestVT" data-ref-filename="6408DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>)</td></tr>
<tr><th id="4012">4012</th><td>    <a class="local col8 ref" href="#6408DestVT" title='DestVT' data-ref="6408DestVT" data-ref-filename="6408DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>;</td></tr>
<tr><th id="4013">4013</th><td></td></tr>
<tr><th id="4014">4014</th><td>  <b>if</b> (<a class="local col9 ref" href="#6409IsZExt" title='IsZExt' data-ref="6409IsZExt" data-ref-filename="6409IsZExt">IsZExt</a>) {</td></tr>
<tr><th id="4015">4015</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="6410ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6410ResultReg" data-ref-filename="6410ResultReg">ResultReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col7 ref" href="#6407SrcReg" title='SrcReg' data-ref="6407SrcReg" data-ref-filename="6407SrcReg">SrcReg</a>, <i>/*TODO:IsKill=*/</i><b>false</b>, <var>1</var>);</td></tr>
<tr><th id="4016">4016</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ResultReg &amp;&amp; <q>"Unexpected AND instruction emission failure."</q>);</td></tr>
<tr><th id="4017">4017</th><td>    <b>if</b> (<a class="local col8 ref" href="#6408DestVT" title='DestVT' data-ref="6408DestVT" data-ref-filename="6408DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4018">4018</th><td>      <i>// We're ZExt i1 to i64.  The ANDWri Wd, Ws, #1 implicitly clears the</i></td></tr>
<tr><th id="4019">4019</th><td><i>      // upper 32 bits.  Emit a SUBREG_TO_REG to extend from Wd to Xd.</i></td></tr>
<tr><th id="4020">4020</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="6411Reg64" title='Reg64' data-type='llvm::Register' data-ref="6411Reg64" data-ref-filename="6411Reg64">Reg64</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="4021">4021</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4022">4022</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#6411Reg64" title='Reg64' data-ref="6411Reg64" data-ref-filename="6411Reg64">Reg64</a>)</td></tr>
<tr><th id="4023">4023</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4024">4024</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6410ResultReg" title='ResultReg' data-ref="6410ResultReg" data-ref-filename="6410ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4025">4025</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="4026">4026</th><td>      <a class="local col0 ref" href="#6410ResultReg" title='ResultReg' data-ref="6410ResultReg" data-ref-filename="6410ResultReg">ResultReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#6411Reg64" title='Reg64' data-ref="6411Reg64" data-ref-filename="6411Reg64">Reg64</a>;</td></tr>
<tr><th id="4027">4027</th><td>    }</td></tr>
<tr><th id="4028">4028</th><td>    <b>return</b> <a class="local col0 ref" href="#6410ResultReg" title='ResultReg' data-ref="6410ResultReg" data-ref-filename="6410ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4029">4029</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4030">4030</th><td>    <b>if</b> (<a class="local col8 ref" href="#6408DestVT" title='DestVT' data-ref="6408DestVT" data-ref-filename="6408DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4031">4031</th><td>      <i>// FIXME: We're SExt i1 to i64.</i></td></tr>
<tr><th id="4032">4032</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4033">4033</th><td>    }</td></tr>
<tr><th id="4034">4034</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" title='llvm::FastISel::fastEmitInst_rii' data-ref="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm">fastEmitInst_rii</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMWri" title='llvm::AArch64::SBFMWri' data-ref="llvm::AArch64::SBFMWri" data-ref-filename="llvm..AArch64..SBFMWri">SBFMWri</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>, <a class="local col7 ref" href="#6407SrcReg" title='SrcReg' data-ref="6407SrcReg" data-ref-filename="6407SrcReg">SrcReg</a>,</td></tr>
<tr><th id="4035">4035</th><td>                            <i>/*TODO:IsKill=*/</i><b>false</b>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="4036">4036</th><td>  }</td></tr>
<tr><th id="4037">4037</th><td>}</td></tr>
<tr><th id="4038">4038</th><td></td></tr>
<tr><th id="4039">4039</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitMul_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitMul_rr(llvm::MVT RetVT, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb">emitMul_rr</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="6412RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6412RetVT" data-ref-filename="6412RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="6413Op0" title='Op0' data-type='unsigned int' data-ref="6413Op0" data-ref-filename="6413Op0">Op0</dfn>, <em>bool</em> <dfn class="local col4 decl" id="6414Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6414Op0IsKill" data-ref-filename="6414Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="4040">4040</th><td>                                      <em>unsigned</em> <dfn class="local col5 decl" id="6415Op1" title='Op1' data-type='unsigned int' data-ref="6415Op1" data-ref-filename="6415Op1">Op1</dfn>, <em>bool</em> <dfn class="local col6 decl" id="6416Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="6416Op1IsKill" data-ref-filename="6416Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="4041">4041</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6417Opc" title='Opc' data-type='unsigned int' data-ref="6417Opc" data-ref-filename="6417Opc">Opc</dfn>, <dfn class="local col8 decl" id="6418ZReg" title='ZReg' data-type='unsigned int' data-ref="6418ZReg" data-ref-filename="6418ZReg">ZReg</dfn>;</td></tr>
<tr><th id="4042">4042</th><td>  <b>switch</b> (<a class="local col2 ref" href="#6412RetVT" title='RetVT' data-ref="6412RetVT" data-ref-filename="6412RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="4043">4043</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4044">4044</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="4045">4045</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="4046">4046</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:</td></tr>
<tr><th id="4047">4047</th><td>    <a class="local col2 ref" href="#6412RetVT" title='RetVT' data-ref="6412RetVT" data-ref-filename="6412RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>;</td></tr>
<tr><th id="4048">4048</th><td>    <a class="local col7 ref" href="#6417Opc" title='Opc' data-ref="6417Opc" data-ref-filename="6417Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDWrrr" title='llvm::AArch64::MADDWrrr' data-ref="llvm::AArch64::MADDWrrr" data-ref-filename="llvm..AArch64..MADDWrrr">MADDWrrr</a>; <a class="local col8 ref" href="#6418ZReg" title='ZReg' data-ref="6418ZReg" data-ref-filename="6418ZReg">ZReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>; <b>break</b>;</td></tr>
<tr><th id="4049">4049</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="4050">4050</th><td>    <a class="local col7 ref" href="#6417Opc" title='Opc' data-ref="6417Opc" data-ref-filename="6417Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MADDXrrr" title='llvm::AArch64::MADDXrrr' data-ref="llvm::AArch64::MADDXrrr" data-ref-filename="llvm..AArch64..MADDXrrr">MADDXrrr</a>; <a class="local col8 ref" href="#6418ZReg" title='ZReg' data-ref="6418ZReg" data-ref-filename="6418ZReg">ZReg</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>; <b>break</b>;</td></tr>
<tr><th id="4051">4051</th><td>  }</td></tr>
<tr><th id="4052">4052</th><td></td></tr>
<tr><th id="4053">4053</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="6419RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6419RC" data-ref-filename="6419RC">RC</dfn> =</td></tr>
<tr><th id="4054">4054</th><td>      (<a class="local col2 ref" href="#6412RetVT" title='RetVT' data-ref="6412RetVT" data-ref-filename="6412RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4055">4055</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" title='llvm::FastISel::fastEmitInst_rrr' data-ref="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb">fastEmitInst_rrr</a>(<a class="local col7 ref" href="#6417Opc" title='Opc' data-ref="6417Opc" data-ref-filename="6417Opc">Opc</a>, <a class="local col9 ref" href="#6419RC" title='RC' data-ref="6419RC" data-ref-filename="6419RC">RC</a>, <a class="local col3 ref" href="#6413Op0" title='Op0' data-ref="6413Op0" data-ref-filename="6413Op0">Op0</a>, <a class="local col4 ref" href="#6414Op0IsKill" title='Op0IsKill' data-ref="6414Op0IsKill" data-ref-filename="6414Op0IsKill">Op0IsKill</a>, <a class="local col5 ref" href="#6415Op1" title='Op1' data-ref="6415Op1" data-ref-filename="6415Op1">Op1</a>, <a class="local col6 ref" href="#6416Op1IsKill" title='Op1IsKill' data-ref="6416Op1IsKill" data-ref-filename="6416Op1IsKill">Op1IsKill</a>,</td></tr>
<tr><th id="4056">4056</th><td>                          <i>/*IsKill=*/</i><a class="local col8 ref" href="#6418ZReg" title='ZReg' data-ref="6418ZReg" data-ref-filename="6418ZReg">ZReg</a>, <b>true</b>);</td></tr>
<tr><th id="4057">4057</th><td>}</td></tr>
<tr><th id="4058">4058</th><td></td></tr>
<tr><th id="4059">4059</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitSMULL_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitSMULL_rr(llvm::MVT RetVT, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12emitSMULL_rrEN4llvm3MVTEjbjb">emitSMULL_rr</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="6420RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6420RetVT" data-ref-filename="6420RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="6421Op0" title='Op0' data-type='unsigned int' data-ref="6421Op0" data-ref-filename="6421Op0">Op0</dfn>, <em>bool</em> <dfn class="local col2 decl" id="6422Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6422Op0IsKill" data-ref-filename="6422Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="4060">4060</th><td>                                        <em>unsigned</em> <dfn class="local col3 decl" id="6423Op1" title='Op1' data-type='unsigned int' data-ref="6423Op1" data-ref-filename="6423Op1">Op1</dfn>, <em>bool</em> <dfn class="local col4 decl" id="6424Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="6424Op1IsKill" data-ref-filename="6424Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="4061">4061</th><td>  <b>if</b> (<a class="local col0 ref" href="#6420RetVT" title='RetVT' data-ref="6420RetVT" data-ref-filename="6420RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="4062">4062</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4063">4063</th><td></td></tr>
<tr><th id="4064">4064</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" title='llvm::FastISel::fastEmitInst_rrr' data-ref="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb">fastEmitInst_rrr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SMADDLrrr" title='llvm::AArch64::SMADDLrrr' data-ref="llvm::AArch64::SMADDLrrr" data-ref-filename="llvm..AArch64..SMADDLrrr">SMADDLrrr</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>,</td></tr>
<tr><th id="4065">4065</th><td>                          <a class="local col1 ref" href="#6421Op0" title='Op0' data-ref="6421Op0" data-ref-filename="6421Op0">Op0</a>, <a class="local col2 ref" href="#6422Op0IsKill" title='Op0IsKill' data-ref="6422Op0IsKill" data-ref-filename="6422Op0IsKill">Op0IsKill</a>, <a class="local col3 ref" href="#6423Op1" title='Op1' data-ref="6423Op1" data-ref-filename="6423Op1">Op1</a>, <a class="local col4 ref" href="#6424Op1IsKill" title='Op1IsKill' data-ref="6424Op1IsKill" data-ref-filename="6424Op1IsKill">Op1IsKill</a>,</td></tr>
<tr><th id="4066">4066</th><td>                          <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <i>/*IsKill=*/</i><b>true</b>);</td></tr>
<tr><th id="4067">4067</th><td>}</td></tr>
<tr><th id="4068">4068</th><td></td></tr>
<tr><th id="4069">4069</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitUMULL_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitUMULL_rr(llvm::MVT RetVT, unsigned int Op0, bool Op0IsKill, unsigned int Op1, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12emitUMULL_rrEN4llvm3MVTEjbjb">emitUMULL_rr</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="6425RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6425RetVT" data-ref-filename="6425RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6426Op0" title='Op0' data-type='unsigned int' data-ref="6426Op0" data-ref-filename="6426Op0">Op0</dfn>, <em>bool</em> <dfn class="local col7 decl" id="6427Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6427Op0IsKill" data-ref-filename="6427Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="4070">4070</th><td>                                        <em>unsigned</em> <dfn class="local col8 decl" id="6428Op1" title='Op1' data-type='unsigned int' data-ref="6428Op1" data-ref-filename="6428Op1">Op1</dfn>, <em>bool</em> <dfn class="local col9 decl" id="6429Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="6429Op1IsKill" data-ref-filename="6429Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="4071">4071</th><td>  <b>if</b> (<a class="local col5 ref" href="#6425RetVT" title='RetVT' data-ref="6425RetVT" data-ref-filename="6425RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="4072">4072</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4073">4073</th><td></td></tr>
<tr><th id="4074">4074</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" title='llvm::FastISel::fastEmitInst_rrr' data-ref="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb">fastEmitInst_rrr</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UMADDLrrr" title='llvm::AArch64::UMADDLrrr' data-ref="llvm::AArch64::UMADDLrrr" data-ref-filename="llvm..AArch64..UMADDLrrr">UMADDLrrr</a>, &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>,</td></tr>
<tr><th id="4075">4075</th><td>                          <a class="local col6 ref" href="#6426Op0" title='Op0' data-ref="6426Op0" data-ref-filename="6426Op0">Op0</a>, <a class="local col7 ref" href="#6427Op0IsKill" title='Op0IsKill' data-ref="6427Op0IsKill" data-ref-filename="6427Op0IsKill">Op0IsKill</a>, <a class="local col8 ref" href="#6428Op1" title='Op1' data-ref="6428Op1" data-ref-filename="6428Op1">Op1</a>, <a class="local col9 ref" href="#6429Op1IsKill" title='Op1IsKill' data-ref="6429Op1IsKill" data-ref-filename="6429Op1IsKill">Op1IsKill</a>,</td></tr>
<tr><th id="4076">4076</th><td>                          <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>, <i>/*IsKill=*/</i><b>true</b>);</td></tr>
<tr><th id="4077">4077</th><td>}</td></tr>
<tr><th id="4078">4078</th><td></td></tr>
<tr><th id="4079">4079</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitLSL_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSL_rr(llvm::MVT RetVT, unsigned int Op0Reg, bool Op0IsKill, unsigned int Op1Reg, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb">emitLSL_rr</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="6430RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6430RetVT" data-ref-filename="6430RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="6431Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="6431Op0Reg" data-ref-filename="6431Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="6432Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6432Op0IsKill" data-ref-filename="6432Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="4080">4080</th><td>                                     <em>unsigned</em> <dfn class="local col3 decl" id="6433Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="6433Op1Reg" data-ref-filename="6433Op1Reg">Op1Reg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="6434Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="6434Op1IsKill" data-ref-filename="6434Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="4081">4081</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6435Opc" title='Opc' data-type='unsigned int' data-ref="6435Opc" data-ref-filename="6435Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="4082">4082</th><td>  <em>bool</em> <dfn class="local col6 decl" id="6436NeedTrunc" title='NeedTrunc' data-type='bool' data-ref="6436NeedTrunc" data-ref-filename="6436NeedTrunc">NeedTrunc</dfn> = <b>false</b>;</td></tr>
<tr><th id="4083">4083</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="6437Mask" title='Mask' data-type='uint64_t' data-ref="6437Mask" data-ref-filename="6437Mask">Mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="4084">4084</th><td>  <b>switch</b> (<a class="local col0 ref" href="#6430RetVT" title='RetVT' data-ref="6430RetVT" data-ref-filename="6430RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="4085">4085</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4086">4086</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:  <a class="local col5 ref" href="#6435Opc" title='Opc' data-ref="6435Opc" data-ref-filename="6435Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSLVWr" title='llvm::AArch64::LSLVWr' data-ref="llvm::AArch64::LSLVWr" data-ref-filename="llvm..AArch64..LSLVWr">LSLVWr</a>; <a class="local col6 ref" href="#6436NeedTrunc" title='NeedTrunc' data-ref="6436NeedTrunc" data-ref-filename="6436NeedTrunc">NeedTrunc</a> = <b>true</b>; <a class="local col7 ref" href="#6437Mask" title='Mask' data-ref="6437Mask" data-ref-filename="6437Mask">Mask</a> = <var>0xff</var>;   <b>break</b>;</td></tr>
<tr><th id="4087">4087</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>: <a class="local col5 ref" href="#6435Opc" title='Opc' data-ref="6435Opc" data-ref-filename="6435Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSLVWr" title='llvm::AArch64::LSLVWr' data-ref="llvm::AArch64::LSLVWr" data-ref-filename="llvm..AArch64..LSLVWr">LSLVWr</a>; <a class="local col6 ref" href="#6436NeedTrunc" title='NeedTrunc' data-ref="6436NeedTrunc" data-ref-filename="6436NeedTrunc">NeedTrunc</a> = <b>true</b>; <a class="local col7 ref" href="#6437Mask" title='Mask' data-ref="6437Mask" data-ref-filename="6437Mask">Mask</a> = <var>0xffff</var>; <b>break</b>;</td></tr>
<tr><th id="4088">4088</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <a class="local col5 ref" href="#6435Opc" title='Opc' data-ref="6435Opc" data-ref-filename="6435Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSLVWr" title='llvm::AArch64::LSLVWr' data-ref="llvm::AArch64::LSLVWr" data-ref-filename="llvm..AArch64..LSLVWr">LSLVWr</a>;                                  <b>break</b>;</td></tr>
<tr><th id="4089">4089</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>: <a class="local col5 ref" href="#6435Opc" title='Opc' data-ref="6435Opc" data-ref-filename="6435Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSLVXr" title='llvm::AArch64::LSLVXr' data-ref="llvm::AArch64::LSLVXr" data-ref-filename="llvm..AArch64..LSLVXr">LSLVXr</a>;                                  <b>break</b>;</td></tr>
<tr><th id="4090">4090</th><td>  }</td></tr>
<tr><th id="4091">4091</th><td></td></tr>
<tr><th id="4092">4092</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="6438RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6438RC" data-ref-filename="6438RC">RC</dfn> =</td></tr>
<tr><th id="4093">4093</th><td>      (<a class="local col0 ref" href="#6430RetVT" title='RetVT' data-ref="6430RetVT" data-ref-filename="6430RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4094">4094</th><td>  <b>if</b> (<a class="local col6 ref" href="#6436NeedTrunc" title='NeedTrunc' data-ref="6436NeedTrunc" data-ref-filename="6436NeedTrunc">NeedTrunc</a>) {</td></tr>
<tr><th id="4095">4095</th><td>    <a class="local col3 ref" href="#6433Op1Reg" title='Op1Reg' data-ref="6433Op1Reg" data-ref-filename="6433Op1Reg">Op1Reg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col3 ref" href="#6433Op1Reg" title='Op1Reg' data-ref="6433Op1Reg" data-ref-filename="6433Op1Reg">Op1Reg</a>, <a class="local col4 ref" href="#6434Op1IsKill" title='Op1IsKill' data-ref="6434Op1IsKill" data-ref-filename="6434Op1IsKill">Op1IsKill</a>, <a class="local col7 ref" href="#6437Mask" title='Mask' data-ref="6437Mask" data-ref-filename="6437Mask">Mask</a>);</td></tr>
<tr><th id="4096">4096</th><td>    <a class="local col4 ref" href="#6434Op1IsKill" title='Op1IsKill' data-ref="6434Op1IsKill" data-ref-filename="6434Op1IsKill">Op1IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4097">4097</th><td>  }</td></tr>
<tr><th id="4098">4098</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6439ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6439ResultReg" data-ref-filename="6439ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" data-ref-filename="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col5 ref" href="#6435Opc" title='Opc' data-ref="6435Opc" data-ref-filename="6435Opc">Opc</a>, <a class="local col8 ref" href="#6438RC" title='RC' data-ref="6438RC" data-ref-filename="6438RC">RC</a>, <a class="local col1 ref" href="#6431Op0Reg" title='Op0Reg' data-ref="6431Op0Reg" data-ref-filename="6431Op0Reg">Op0Reg</a>, <a class="local col2 ref" href="#6432Op0IsKill" title='Op0IsKill' data-ref="6432Op0IsKill" data-ref-filename="6432Op0IsKill">Op0IsKill</a>, <a class="local col3 ref" href="#6433Op1Reg" title='Op1Reg' data-ref="6433Op1Reg" data-ref-filename="6433Op1Reg">Op1Reg</a>,</td></tr>
<tr><th id="4099">4099</th><td>                                       <a class="local col4 ref" href="#6434Op1IsKill" title='Op1IsKill' data-ref="6434Op1IsKill" data-ref-filename="6434Op1IsKill">Op1IsKill</a>);</td></tr>
<tr><th id="4100">4100</th><td>  <b>if</b> (<a class="local col6 ref" href="#6436NeedTrunc" title='NeedTrunc' data-ref="6436NeedTrunc" data-ref-filename="6436NeedTrunc">NeedTrunc</a>)</td></tr>
<tr><th id="4101">4101</th><td>    <a class="local col9 ref" href="#6439ResultReg" title='ResultReg' data-ref="6439ResultReg" data-ref-filename="6439ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col9 ref" href="#6439ResultReg" title='ResultReg' data-ref="6439ResultReg" data-ref-filename="6439ResultReg">ResultReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col7 ref" href="#6437Mask" title='Mask' data-ref="6437Mask" data-ref-filename="6437Mask">Mask</a>);</td></tr>
<tr><th id="4102">4102</th><td>  <b>return</b> <a class="local col9 ref" href="#6439ResultReg" title='ResultReg' data-ref="6439ResultReg" data-ref-filename="6439ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4103">4103</th><td>}</td></tr>
<tr><th id="4104">4104</th><td></td></tr>
<tr><th id="4105">4105</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSL_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSL_ri(llvm::MVT RetVT, llvm::MVT SrcVT, unsigned int Op0, bool Op0IsKill, uint64_t Shift, bool IsZExt = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb">emitLSL_ri</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col0 decl" id="6440RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6440RetVT" data-ref-filename="6440RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="6441SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6441SrcVT" data-ref-filename="6441SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="6442Op0" title='Op0' data-type='unsigned int' data-ref="6442Op0" data-ref-filename="6442Op0">Op0</dfn>,</td></tr>
<tr><th id="4106">4106</th><td>                                     <em>bool</em> <dfn class="local col3 decl" id="6443Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6443Op0IsKill" data-ref-filename="6443Op0IsKill">Op0IsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="6444Shift" title='Shift' data-type='uint64_t' data-ref="6444Shift" data-ref-filename="6444Shift">Shift</dfn>,</td></tr>
<tr><th id="4107">4107</th><td>                                     <em>bool</em> <dfn class="local col5 decl" id="6445IsZExt" title='IsZExt' data-type='bool' data-ref="6445IsZExt" data-ref-filename="6445IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="4108">4108</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RetVT.SimpleTy &gt;= SrcVT.SimpleTy &amp;&amp;</td></tr>
<tr><th id="4109">4109</th><td>         <q>"Unexpected source/return type pair."</q>);</td></tr>
<tr><th id="4110">4110</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SrcVT == MVT::i1 || SrcVT == MVT::i8 || SrcVT == MVT::i16 ||</td></tr>
<tr><th id="4111">4111</th><td>          SrcVT == MVT::i32 || SrcVT == MVT::i64) &amp;&amp;</td></tr>
<tr><th id="4112">4112</th><td>         <q>"Unexpected source value type."</q>);</td></tr>
<tr><th id="4113">4113</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32 ||</td></tr>
<tr><th id="4114">4114</th><td>          RetVT == MVT::i64) &amp;&amp; <q>"Unexpected return value type."</q>);</td></tr>
<tr><th id="4115">4115</th><td></td></tr>
<tr><th id="4116">4116</th><td>  <em>bool</em> <dfn class="local col6 decl" id="6446Is64Bit" title='Is64Bit' data-type='bool' data-ref="6446Is64Bit" data-ref-filename="6446Is64Bit">Is64Bit</dfn> = (<a class="local col0 ref" href="#6440RetVT" title='RetVT' data-ref="6440RetVT" data-ref-filename="6440RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>);</td></tr>
<tr><th id="4117">4117</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6447RegSize" title='RegSize' data-type='unsigned int' data-ref="6447RegSize" data-ref-filename="6447RegSize">RegSize</dfn> = <a class="local col6 ref" href="#6446Is64Bit" title='Is64Bit' data-ref="6446Is64Bit" data-ref-filename="6446Is64Bit">Is64Bit</a> ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="4118">4118</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="6448DstBits" title='DstBits' data-type='unsigned int' data-ref="6448DstBits" data-ref-filename="6448DstBits">DstBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col0 ref" href="#6440RetVT" title='RetVT' data-ref="6440RetVT" data-ref-filename="6440RetVT">RetVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4119">4119</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6449SrcBits" title='SrcBits' data-type='unsigned int' data-ref="6449SrcBits" data-ref-filename="6449SrcBits">SrcBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col1 ref" href="#6441SrcVT" title='SrcVT' data-ref="6441SrcVT" data-ref-filename="6441SrcVT">SrcVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4120">4120</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="6450RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6450RC" data-ref-filename="6450RC">RC</dfn> =</td></tr>
<tr><th id="4121">4121</th><td>      <a class="local col6 ref" href="#6446Is64Bit" title='Is64Bit' data-ref="6446Is64Bit" data-ref-filename="6446Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4122">4122</th><td></td></tr>
<tr><th id="4123">4123</th><td>  <i>// Just emit a copy for "zero" shifts.</i></td></tr>
<tr><th id="4124">4124</th><td>  <b>if</b> (<a class="local col4 ref" href="#6444Shift" title='Shift' data-ref="6444Shift" data-ref-filename="6444Shift">Shift</a> == <var>0</var>) {</td></tr>
<tr><th id="4125">4125</th><td>    <b>if</b> (<a class="local col0 ref" href="#6440RetVT" title='RetVT' data-ref="6440RetVT" data-ref-filename="6440RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="local col1 ref" href="#6441SrcVT" title='SrcVT' data-ref="6441SrcVT" data-ref-filename="6441SrcVT">SrcVT</a>) {</td></tr>
<tr><th id="4126">4126</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="6451ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6451ResultReg" data-ref-filename="6451ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col0 ref" href="#6450RC" title='RC' data-ref="6450RC" data-ref-filename="6450RC">RC</a>);</td></tr>
<tr><th id="4127">4127</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4128">4128</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6451ResultReg" title='ResultReg' data-ref="6451ResultReg" data-ref-filename="6451ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4129">4129</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6442Op0" title='Op0' data-ref="6442Op0" data-ref-filename="6442Op0">Op0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#6443Op0IsKill" title='Op0IsKill' data-ref="6443Op0IsKill" data-ref-filename="6443Op0IsKill">Op0IsKill</a>));</td></tr>
<tr><th id="4130">4130</th><td>      <b>return</b> <a class="local col1 ref" href="#6451ResultReg" title='ResultReg' data-ref="6451ResultReg" data-ref-filename="6451ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4131">4131</th><td>    } <b>else</b></td></tr>
<tr><th id="4132">4132</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col1 ref" href="#6441SrcVT" title='SrcVT' data-ref="6441SrcVT" data-ref-filename="6441SrcVT">SrcVT</a>, <a class="local col2 ref" href="#6442Op0" title='Op0' data-ref="6442Op0" data-ref-filename="6442Op0">Op0</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col0 ref" href="#6440RetVT" title='RetVT' data-ref="6440RetVT" data-ref-filename="6440RetVT">RetVT</a>, <a class="local col5 ref" href="#6445IsZExt" title='IsZExt' data-ref="6445IsZExt" data-ref-filename="6445IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4133">4133</th><td>  }</td></tr>
<tr><th id="4134">4134</th><td></td></tr>
<tr><th id="4135">4135</th><td>  <i>// Don't deal with undefined shifts.</i></td></tr>
<tr><th id="4136">4136</th><td>  <b>if</b> (<a class="local col4 ref" href="#6444Shift" title='Shift' data-ref="6444Shift" data-ref-filename="6444Shift">Shift</a> &gt;= <a class="local col8 ref" href="#6448DstBits" title='DstBits' data-ref="6448DstBits" data-ref-filename="6448DstBits">DstBits</a>)</td></tr>
<tr><th id="4137">4137</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4138">4138</th><td></td></tr>
<tr><th id="4139">4139</th><td>  <i>// For immediate shifts we can fold the zero-/sign-extension into the shift.</i></td></tr>
<tr><th id="4140">4140</th><td><i>  // {S|U}BFM Wd, Wn, #r, #s</i></td></tr>
<tr><th id="4141">4141</th><td><i>  // Wd&lt;32+s-r,32-r&gt; = Wn&lt;s:0&gt; when r &gt; s</i></td></tr>
<tr><th id="4142">4142</th><td><i></i></td></tr>
<tr><th id="4143">4143</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4144">4144</th><td><i>  // %2 = shl i16 %1, 4</i></td></tr>
<tr><th id="4145">4145</th><td><i>  // Wd&lt;32+7-28,32-28&gt; = Wn&lt;7:0&gt; &lt;- clamp s to 7</i></td></tr>
<tr><th id="4146">4146</th><td><i>  // 0b1111_1111_1111_1111__1111_1010_1010_0000 sext</i></td></tr>
<tr><th id="4147">4147</th><td><i>  // 0b0000_0000_0000_0000__0000_0101_0101_0000 sext | zext</i></td></tr>
<tr><th id="4148">4148</th><td><i>  // 0b0000_0000_0000_0000__0000_1010_1010_0000 zext</i></td></tr>
<tr><th id="4149">4149</th><td><i></i></td></tr>
<tr><th id="4150">4150</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4151">4151</th><td><i>  // %2 = shl i16 %1, 8</i></td></tr>
<tr><th id="4152">4152</th><td><i>  // Wd&lt;32+7-24,32-24&gt; = Wn&lt;7:0&gt;</i></td></tr>
<tr><th id="4153">4153</th><td><i>  // 0b1111_1111_1111_1111__1010_1010_0000_0000 sext</i></td></tr>
<tr><th id="4154">4154</th><td><i>  // 0b0000_0000_0000_0000__0101_0101_0000_0000 sext | zext</i></td></tr>
<tr><th id="4155">4155</th><td><i>  // 0b0000_0000_0000_0000__1010_1010_0000_0000 zext</i></td></tr>
<tr><th id="4156">4156</th><td><i></i></td></tr>
<tr><th id="4157">4157</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4158">4158</th><td><i>  // %2 = shl i16 %1, 12</i></td></tr>
<tr><th id="4159">4159</th><td><i>  // Wd&lt;32+3-20,32-20&gt; = Wn&lt;3:0&gt;</i></td></tr>
<tr><th id="4160">4160</th><td><i>  // 0b1111_1111_1111_1111__1010_0000_0000_0000 sext</i></td></tr>
<tr><th id="4161">4161</th><td><i>  // 0b0000_0000_0000_0000__0101_0000_0000_0000 sext | zext</i></td></tr>
<tr><th id="4162">4162</th><td><i>  // 0b0000_0000_0000_0000__1010_0000_0000_0000 zext</i></td></tr>
<tr><th id="4163">4163</th><td></td></tr>
<tr><th id="4164">4164</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6452ImmR" title='ImmR' data-type='unsigned int' data-ref="6452ImmR" data-ref-filename="6452ImmR">ImmR</dfn> = <a class="local col7 ref" href="#6447RegSize" title='RegSize' data-ref="6447RegSize" data-ref-filename="6447RegSize">RegSize</a> - <a class="local col4 ref" href="#6444Shift" title='Shift' data-ref="6444Shift" data-ref-filename="6444Shift">Shift</a>;</td></tr>
<tr><th id="4165">4165</th><td>  <i>// Limit the width to the length of the source type.</i></td></tr>
<tr><th id="4166">4166</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6453ImmS" title='ImmS' data-type='unsigned int' data-ref="6453ImmS" data-ref-filename="6453ImmS">ImmS</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>&lt;<em>unsigned</em>&gt;(<a class="local col9 ref" href="#6449SrcBits" title='SrcBits' data-ref="6449SrcBits" data-ref-filename="6449SrcBits">SrcBits</a> - <var>1</var>, <a class="local col8 ref" href="#6448DstBits" title='DstBits' data-ref="6448DstBits" data-ref-filename="6448DstBits">DstBits</a> - <var>1</var> - <a class="local col4 ref" href="#6444Shift" title='Shift' data-ref="6444Shift" data-ref-filename="6444Shift">Shift</a>);</td></tr>
<tr><th id="4167">4167</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="6454OpcTable" title='OpcTable' data-type='const unsigned int [2][2]' data-ref="6454OpcTable" data-ref-filename="6454OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="4168">4168</th><td>    {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMWri" title='llvm::AArch64::SBFMWri' data-ref="llvm::AArch64::SBFMWri" data-ref-filename="llvm..AArch64..SBFMWri">SBFMWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>},</td></tr>
<tr><th id="4169">4169</th><td>    {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a>}</td></tr>
<tr><th id="4170">4170</th><td>  };</td></tr>
<tr><th id="4171">4171</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6455Opc" title='Opc' data-type='unsigned int' data-ref="6455Opc" data-ref-filename="6455Opc">Opc</dfn> = <a class="local col4 ref" href="#6454OpcTable" title='OpcTable' data-ref="6454OpcTable" data-ref-filename="6454OpcTable">OpcTable</a>[<a class="local col5 ref" href="#6445IsZExt" title='IsZExt' data-ref="6445IsZExt" data-ref-filename="6445IsZExt">IsZExt</a>][<a class="local col6 ref" href="#6446Is64Bit" title='Is64Bit' data-ref="6446Is64Bit" data-ref-filename="6446Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="4172">4172</th><td>  <b>if</b> (<a class="local col1 ref" href="#6441SrcVT" title='SrcVT' data-ref="6441SrcVT" data-ref-filename="6441SrcVT">SrcVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> &lt;= <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col0 ref" href="#6440RetVT" title='RetVT' data-ref="6440RetVT" data-ref-filename="6440RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4173">4173</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="6456TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="6456TmpReg" data-ref-filename="6456TmpReg">TmpReg</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#6450RC" title='RC' data-ref="6450RC" data-ref-filename="6450RC">RC</a>);</td></tr>
<tr><th id="4174">4174</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4175">4175</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#6456TmpReg" title='TmpReg' data-ref="6456TmpReg" data-ref-filename="6456TmpReg">TmpReg</a>)</td></tr>
<tr><th id="4176">4176</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4177">4177</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6442Op0" title='Op0' data-ref="6442Op0" data-ref-filename="6442Op0">Op0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#6443Op0IsKill" title='Op0IsKill' data-ref="6443Op0IsKill" data-ref-filename="6443Op0IsKill">Op0IsKill</a>))</td></tr>
<tr><th id="4178">4178</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="4179">4179</th><td>    <a class="local col2 ref" href="#6442Op0" title='Op0' data-ref="6442Op0" data-ref-filename="6442Op0">Op0</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#6456TmpReg" title='TmpReg' data-ref="6456TmpReg" data-ref-filename="6456TmpReg">TmpReg</a>;</td></tr>
<tr><th id="4180">4180</th><td>    <a class="local col3 ref" href="#6443Op0IsKill" title='Op0IsKill' data-ref="6443Op0IsKill" data-ref-filename="6443Op0IsKill">Op0IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4181">4181</th><td>  }</td></tr>
<tr><th id="4182">4182</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" title='llvm::FastISel::fastEmitInst_rii' data-ref="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm">fastEmitInst_rii</a>(<a class="local col5 ref" href="#6455Opc" title='Opc' data-ref="6455Opc" data-ref-filename="6455Opc">Opc</a>, <a class="local col0 ref" href="#6450RC" title='RC' data-ref="6450RC" data-ref-filename="6450RC">RC</a>, <a class="local col2 ref" href="#6442Op0" title='Op0' data-ref="6442Op0" data-ref-filename="6442Op0">Op0</a>, <a class="local col3 ref" href="#6443Op0IsKill" title='Op0IsKill' data-ref="6443Op0IsKill" data-ref-filename="6443Op0IsKill">Op0IsKill</a>, <a class="local col2 ref" href="#6452ImmR" title='ImmR' data-ref="6452ImmR" data-ref-filename="6452ImmR">ImmR</a>, <a class="local col3 ref" href="#6453ImmS" title='ImmS' data-ref="6453ImmS" data-ref-filename="6453ImmS">ImmS</a>);</td></tr>
<tr><th id="4183">4183</th><td>}</td></tr>
<tr><th id="4184">4184</th><td></td></tr>
<tr><th id="4185">4185</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitLSR_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSR_rr(llvm::MVT RetVT, unsigned int Op0Reg, bool Op0IsKill, unsigned int Op1Reg, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb">emitLSR_rr</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="6457RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6457RetVT" data-ref-filename="6457RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="6458Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="6458Op0Reg" data-ref-filename="6458Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="6459Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6459Op0IsKill" data-ref-filename="6459Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="4186">4186</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="6460Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="6460Op1Reg" data-ref-filename="6460Op1Reg">Op1Reg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="6461Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="6461Op1IsKill" data-ref-filename="6461Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="4187">4187</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6462Opc" title='Opc' data-type='unsigned int' data-ref="6462Opc" data-ref-filename="6462Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="4188">4188</th><td>  <em>bool</em> <dfn class="local col3 decl" id="6463NeedTrunc" title='NeedTrunc' data-type='bool' data-ref="6463NeedTrunc" data-ref-filename="6463NeedTrunc">NeedTrunc</dfn> = <b>false</b>;</td></tr>
<tr><th id="4189">4189</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="6464Mask" title='Mask' data-type='uint64_t' data-ref="6464Mask" data-ref-filename="6464Mask">Mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="4190">4190</th><td>  <b>switch</b> (<a class="local col7 ref" href="#6457RetVT" title='RetVT' data-ref="6457RetVT" data-ref-filename="6457RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="4191">4191</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4192">4192</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:  <a class="local col2 ref" href="#6462Opc" title='Opc' data-ref="6462Opc" data-ref-filename="6462Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSRVWr" title='llvm::AArch64::LSRVWr' data-ref="llvm::AArch64::LSRVWr" data-ref-filename="llvm..AArch64..LSRVWr">LSRVWr</a>; <a class="local col3 ref" href="#6463NeedTrunc" title='NeedTrunc' data-ref="6463NeedTrunc" data-ref-filename="6463NeedTrunc">NeedTrunc</a> = <b>true</b>; <a class="local col4 ref" href="#6464Mask" title='Mask' data-ref="6464Mask" data-ref-filename="6464Mask">Mask</a> = <var>0xff</var>;   <b>break</b>;</td></tr>
<tr><th id="4193">4193</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>: <a class="local col2 ref" href="#6462Opc" title='Opc' data-ref="6462Opc" data-ref-filename="6462Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSRVWr" title='llvm::AArch64::LSRVWr' data-ref="llvm::AArch64::LSRVWr" data-ref-filename="llvm..AArch64..LSRVWr">LSRVWr</a>; <a class="local col3 ref" href="#6463NeedTrunc" title='NeedTrunc' data-ref="6463NeedTrunc" data-ref-filename="6463NeedTrunc">NeedTrunc</a> = <b>true</b>; <a class="local col4 ref" href="#6464Mask" title='Mask' data-ref="6464Mask" data-ref-filename="6464Mask">Mask</a> = <var>0xffff</var>; <b>break</b>;</td></tr>
<tr><th id="4194">4194</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <a class="local col2 ref" href="#6462Opc" title='Opc' data-ref="6462Opc" data-ref-filename="6462Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSRVWr" title='llvm::AArch64::LSRVWr' data-ref="llvm::AArch64::LSRVWr" data-ref-filename="llvm..AArch64..LSRVWr">LSRVWr</a>; <b>break</b>;</td></tr>
<tr><th id="4195">4195</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>: <a class="local col2 ref" href="#6462Opc" title='Opc' data-ref="6462Opc" data-ref-filename="6462Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LSRVXr" title='llvm::AArch64::LSRVXr' data-ref="llvm::AArch64::LSRVXr" data-ref-filename="llvm..AArch64..LSRVXr">LSRVXr</a>; <b>break</b>;</td></tr>
<tr><th id="4196">4196</th><td>  }</td></tr>
<tr><th id="4197">4197</th><td></td></tr>
<tr><th id="4198">4198</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="6465RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6465RC" data-ref-filename="6465RC">RC</dfn> =</td></tr>
<tr><th id="4199">4199</th><td>      (<a class="local col7 ref" href="#6457RetVT" title='RetVT' data-ref="6457RetVT" data-ref-filename="6457RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4200">4200</th><td>  <b>if</b> (<a class="local col3 ref" href="#6463NeedTrunc" title='NeedTrunc' data-ref="6463NeedTrunc" data-ref-filename="6463NeedTrunc">NeedTrunc</a>) {</td></tr>
<tr><th id="4201">4201</th><td>    <a class="local col8 ref" href="#6458Op0Reg" title='Op0Reg' data-ref="6458Op0Reg" data-ref-filename="6458Op0Reg">Op0Reg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col8 ref" href="#6458Op0Reg" title='Op0Reg' data-ref="6458Op0Reg" data-ref-filename="6458Op0Reg">Op0Reg</a>, <a class="local col9 ref" href="#6459Op0IsKill" title='Op0IsKill' data-ref="6459Op0IsKill" data-ref-filename="6459Op0IsKill">Op0IsKill</a>, <a class="local col4 ref" href="#6464Mask" title='Mask' data-ref="6464Mask" data-ref-filename="6464Mask">Mask</a>);</td></tr>
<tr><th id="4202">4202</th><td>    <a class="local col0 ref" href="#6460Op1Reg" title='Op1Reg' data-ref="6460Op1Reg" data-ref-filename="6460Op1Reg">Op1Reg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col0 ref" href="#6460Op1Reg" title='Op1Reg' data-ref="6460Op1Reg" data-ref-filename="6460Op1Reg">Op1Reg</a>, <a class="local col1 ref" href="#6461Op1IsKill" title='Op1IsKill' data-ref="6461Op1IsKill" data-ref-filename="6461Op1IsKill">Op1IsKill</a>, <a class="local col4 ref" href="#6464Mask" title='Mask' data-ref="6464Mask" data-ref-filename="6464Mask">Mask</a>);</td></tr>
<tr><th id="4203">4203</th><td>    <a class="local col9 ref" href="#6459Op0IsKill" title='Op0IsKill' data-ref="6459Op0IsKill" data-ref-filename="6459Op0IsKill">Op0IsKill</a> = <a class="local col1 ref" href="#6461Op1IsKill" title='Op1IsKill' data-ref="6461Op1IsKill" data-ref-filename="6461Op1IsKill">Op1IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4204">4204</th><td>  }</td></tr>
<tr><th id="4205">4205</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6466ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6466ResultReg" data-ref-filename="6466ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" data-ref-filename="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col2 ref" href="#6462Opc" title='Opc' data-ref="6462Opc" data-ref-filename="6462Opc">Opc</a>, <a class="local col5 ref" href="#6465RC" title='RC' data-ref="6465RC" data-ref-filename="6465RC">RC</a>, <a class="local col8 ref" href="#6458Op0Reg" title='Op0Reg' data-ref="6458Op0Reg" data-ref-filename="6458Op0Reg">Op0Reg</a>, <a class="local col9 ref" href="#6459Op0IsKill" title='Op0IsKill' data-ref="6459Op0IsKill" data-ref-filename="6459Op0IsKill">Op0IsKill</a>, <a class="local col0 ref" href="#6460Op1Reg" title='Op1Reg' data-ref="6460Op1Reg" data-ref-filename="6460Op1Reg">Op1Reg</a>,</td></tr>
<tr><th id="4206">4206</th><td>                                       <a class="local col1 ref" href="#6461Op1IsKill" title='Op1IsKill' data-ref="6461Op1IsKill" data-ref-filename="6461Op1IsKill">Op1IsKill</a>);</td></tr>
<tr><th id="4207">4207</th><td>  <b>if</b> (<a class="local col3 ref" href="#6463NeedTrunc" title='NeedTrunc' data-ref="6463NeedTrunc" data-ref-filename="6463NeedTrunc">NeedTrunc</a>)</td></tr>
<tr><th id="4208">4208</th><td>    <a class="local col6 ref" href="#6466ResultReg" title='ResultReg' data-ref="6466ResultReg" data-ref-filename="6466ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col6 ref" href="#6466ResultReg" title='ResultReg' data-ref="6466ResultReg" data-ref-filename="6466ResultReg">ResultReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col4 ref" href="#6464Mask" title='Mask' data-ref="6464Mask" data-ref-filename="6464Mask">Mask</a>);</td></tr>
<tr><th id="4209">4209</th><td>  <b>return</b> <a class="local col6 ref" href="#6466ResultReg" title='ResultReg' data-ref="6466ResultReg" data-ref-filename="6466ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4210">4210</th><td>}</td></tr>
<tr><th id="4211">4211</th><td></td></tr>
<tr><th id="4212">4212</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSR_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitLSR_ri(llvm::MVT RetVT, llvm::MVT SrcVT, unsigned int Op0, bool Op0IsKill, uint64_t Shift, bool IsZExt = true)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb">emitLSR_ri</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col7 decl" id="6467RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col8 decl" id="6468SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="6469Op0" title='Op0' data-type='unsigned int' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</dfn>,</td></tr>
<tr><th id="4213">4213</th><td>                                     <em>bool</em> <dfn class="local col0 decl" id="6470Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6470Op0IsKill" data-ref-filename="6470Op0IsKill">Op0IsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="6471Shift" title='Shift' data-type='uint64_t' data-ref="6471Shift" data-ref-filename="6471Shift">Shift</dfn>,</td></tr>
<tr><th id="4214">4214</th><td>                                     <em>bool</em> <dfn class="local col2 decl" id="6472IsZExt" title='IsZExt' data-type='bool' data-ref="6472IsZExt" data-ref-filename="6472IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="4215">4215</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RetVT.SimpleTy &gt;= SrcVT.SimpleTy &amp;&amp;</td></tr>
<tr><th id="4216">4216</th><td>         <q>"Unexpected source/return type pair."</q>);</td></tr>
<tr><th id="4217">4217</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SrcVT == MVT::i1 || SrcVT == MVT::i8 || SrcVT == MVT::i16 ||</td></tr>
<tr><th id="4218">4218</th><td>          SrcVT == MVT::i32 || SrcVT == MVT::i64) &amp;&amp;</td></tr>
<tr><th id="4219">4219</th><td>         <q>"Unexpected source value type."</q>);</td></tr>
<tr><th id="4220">4220</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32 ||</td></tr>
<tr><th id="4221">4221</th><td>          RetVT == MVT::i64) &amp;&amp; <q>"Unexpected return value type."</q>);</td></tr>
<tr><th id="4222">4222</th><td></td></tr>
<tr><th id="4223">4223</th><td>  <em>bool</em> <dfn class="local col3 decl" id="6473Is64Bit" title='Is64Bit' data-type='bool' data-ref="6473Is64Bit" data-ref-filename="6473Is64Bit">Is64Bit</dfn> = (<a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>);</td></tr>
<tr><th id="4224">4224</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6474RegSize" title='RegSize' data-type='unsigned int' data-ref="6474RegSize" data-ref-filename="6474RegSize">RegSize</dfn> = <a class="local col3 ref" href="#6473Is64Bit" title='Is64Bit' data-ref="6473Is64Bit" data-ref-filename="6473Is64Bit">Is64Bit</a> ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="4225">4225</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6475DstBits" title='DstBits' data-type='unsigned int' data-ref="6475DstBits" data-ref-filename="6475DstBits">DstBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4226">4226</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6476SrcBits" title='SrcBits' data-type='unsigned int' data-ref="6476SrcBits" data-ref-filename="6476SrcBits">SrcBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col8 ref" href="#6468SrcVT" title='SrcVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4227">4227</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="6477RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6477RC" data-ref-filename="6477RC">RC</dfn> =</td></tr>
<tr><th id="4228">4228</th><td>      <a class="local col3 ref" href="#6473Is64Bit" title='Is64Bit' data-ref="6473Is64Bit" data-ref-filename="6473Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4229">4229</th><td></td></tr>
<tr><th id="4230">4230</th><td>  <i>// Just emit a copy for "zero" shifts.</i></td></tr>
<tr><th id="4231">4231</th><td>  <b>if</b> (<a class="local col1 ref" href="#6471Shift" title='Shift' data-ref="6471Shift" data-ref-filename="6471Shift">Shift</a> == <var>0</var>) {</td></tr>
<tr><th id="4232">4232</th><td>    <b>if</b> (<a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="local col8 ref" href="#6468SrcVT" title='SrcVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</a>) {</td></tr>
<tr><th id="4233">4233</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="6478ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6478ResultReg" data-ref-filename="6478ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col7 ref" href="#6477RC" title='RC' data-ref="6477RC" data-ref-filename="6477RC">RC</a>);</td></tr>
<tr><th id="4234">4234</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4235">4235</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6478ResultReg" title='ResultReg' data-ref="6478ResultReg" data-ref-filename="6478ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4236">4236</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#6470Op0IsKill" title='Op0IsKill' data-ref="6470Op0IsKill" data-ref-filename="6470Op0IsKill">Op0IsKill</a>));</td></tr>
<tr><th id="4237">4237</th><td>      <b>return</b> <a class="local col8 ref" href="#6478ResultReg" title='ResultReg' data-ref="6478ResultReg" data-ref-filename="6478ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4238">4238</th><td>    } <b>else</b></td></tr>
<tr><th id="4239">4239</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6468SrcVT" title='SrcVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</a>, <a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a>, <a class="local col2 ref" href="#6472IsZExt" title='IsZExt' data-ref="6472IsZExt" data-ref-filename="6472IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4240">4240</th><td>  }</td></tr>
<tr><th id="4241">4241</th><td></td></tr>
<tr><th id="4242">4242</th><td>  <i>// Don't deal with undefined shifts.</i></td></tr>
<tr><th id="4243">4243</th><td>  <b>if</b> (<a class="local col1 ref" href="#6471Shift" title='Shift' data-ref="6471Shift" data-ref-filename="6471Shift">Shift</a> &gt;= <a class="local col5 ref" href="#6475DstBits" title='DstBits' data-ref="6475DstBits" data-ref-filename="6475DstBits">DstBits</a>)</td></tr>
<tr><th id="4244">4244</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4245">4245</th><td></td></tr>
<tr><th id="4246">4246</th><td>  <i>// For immediate shifts we can fold the zero-/sign-extension into the shift.</i></td></tr>
<tr><th id="4247">4247</th><td><i>  // {S|U}BFM Wd, Wn, #r, #s</i></td></tr>
<tr><th id="4248">4248</th><td><i>  // Wd&lt;s-r:0&gt; = Wn&lt;s:r&gt; when r &lt;= s</i></td></tr>
<tr><th id="4249">4249</th><td><i></i></td></tr>
<tr><th id="4250">4250</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4251">4251</th><td><i>  // %2 = lshr i16 %1, 4</i></td></tr>
<tr><th id="4252">4252</th><td><i>  // Wd&lt;7-4:0&gt; = Wn&lt;7:4&gt;</i></td></tr>
<tr><th id="4253">4253</th><td><i>  // 0b0000_0000_0000_0000__0000_1111_1111_1010 sext</i></td></tr>
<tr><th id="4254">4254</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0101 sext | zext</i></td></tr>
<tr><th id="4255">4255</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_1010 zext</i></td></tr>
<tr><th id="4256">4256</th><td><i></i></td></tr>
<tr><th id="4257">4257</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4258">4258</th><td><i>  // %2 = lshr i16 %1, 8</i></td></tr>
<tr><th id="4259">4259</th><td><i>  // Wd&lt;7-7,0&gt; = Wn&lt;7:7&gt;</i></td></tr>
<tr><th id="4260">4260</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_1111_1111 sext</i></td></tr>
<tr><th id="4261">4261</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 sext</i></td></tr>
<tr><th id="4262">4262</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 zext</i></td></tr>
<tr><th id="4263">4263</th><td><i></i></td></tr>
<tr><th id="4264">4264</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4265">4265</th><td><i>  // %2 = lshr i16 %1, 12</i></td></tr>
<tr><th id="4266">4266</th><td><i>  // Wd&lt;7-7,0&gt; = Wn&lt;7:7&gt; &lt;- clamp r to 7</i></td></tr>
<tr><th id="4267">4267</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_1111 sext</i></td></tr>
<tr><th id="4268">4268</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 sext</i></td></tr>
<tr><th id="4269">4269</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 zext</i></td></tr>
<tr><th id="4270">4270</th><td></td></tr>
<tr><th id="4271">4271</th><td>  <b>if</b> (<a class="local col1 ref" href="#6471Shift" title='Shift' data-ref="6471Shift" data-ref-filename="6471Shift">Shift</a> &gt;= <a class="local col6 ref" href="#6476SrcBits" title='SrcBits' data-ref="6476SrcBits" data-ref-filename="6476SrcBits">SrcBits</a> &amp;&amp; <a class="local col2 ref" href="#6472IsZExt" title='IsZExt' data-ref="6472IsZExt" data-ref-filename="6472IsZExt">IsZExt</a>)</td></tr>
<tr><th id="4272">4272</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE">materializeInt</a>(<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>::<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE" data-ref-filename="_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE">get</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Context" title='(anonymous namespace)::AArch64FastISel::Context' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Context" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Context">Context</a></span>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col4 ref" href="#6474RegSize" title='RegSize' data-ref="6474RegSize" data-ref-filename="6474RegSize">RegSize</a>, <var>0</var>)), <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a>);</td></tr>
<tr><th id="4273">4273</th><td></td></tr>
<tr><th id="4274">4274</th><td>  <i>// It is not possible to fold a sign-extend into the LShr instruction. In this</i></td></tr>
<tr><th id="4275">4275</th><td><i>  // case emit a sign-extend.</i></td></tr>
<tr><th id="4276">4276</th><td>  <b>if</b> (!<a class="local col2 ref" href="#6472IsZExt" title='IsZExt' data-ref="6472IsZExt" data-ref-filename="6472IsZExt">IsZExt</a>) {</td></tr>
<tr><th id="4277">4277</th><td>    <a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6468SrcVT" title='SrcVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</a>, <a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a>, <a class="local col2 ref" href="#6472IsZExt" title='IsZExt' data-ref="6472IsZExt" data-ref-filename="6472IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4278">4278</th><td>    <b>if</b> (!<a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a>)</td></tr>
<tr><th id="4279">4279</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4280">4280</th><td>    <a class="local col0 ref" href="#6470Op0IsKill" title='Op0IsKill' data-ref="6470Op0IsKill" data-ref-filename="6470Op0IsKill">Op0IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4281">4281</th><td>    <a class="local col8 ref" href="#6468SrcVT" title='SrcVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_" data-ref-filename="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a>;</td></tr>
<tr><th id="4282">4282</th><td>    <a class="local col6 ref" href="#6476SrcBits" title='SrcBits' data-ref="6476SrcBits" data-ref-filename="6476SrcBits">SrcBits</a> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col8 ref" href="#6468SrcVT" title='SrcVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4283">4283</th><td>    <a class="local col2 ref" href="#6472IsZExt" title='IsZExt' data-ref="6472IsZExt" data-ref-filename="6472IsZExt">IsZExt</a> = <b>true</b>;</td></tr>
<tr><th id="4284">4284</th><td>  }</td></tr>
<tr><th id="4285">4285</th><td></td></tr>
<tr><th id="4286">4286</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6479ImmR" title='ImmR' data-type='unsigned int' data-ref="6479ImmR" data-ref-filename="6479ImmR">ImmR</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>&lt;<em>unsigned</em>&gt;(<a class="local col6 ref" href="#6476SrcBits" title='SrcBits' data-ref="6476SrcBits" data-ref-filename="6476SrcBits">SrcBits</a> - <var>1</var>, <a class="local col1 ref" href="#6471Shift" title='Shift' data-ref="6471Shift" data-ref-filename="6471Shift">Shift</a>);</td></tr>
<tr><th id="4287">4287</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="6480ImmS" title='ImmS' data-type='unsigned int' data-ref="6480ImmS" data-ref-filename="6480ImmS">ImmS</dfn> = <a class="local col6 ref" href="#6476SrcBits" title='SrcBits' data-ref="6476SrcBits" data-ref-filename="6476SrcBits">SrcBits</a> - <var>1</var>;</td></tr>
<tr><th id="4288">4288</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="6481OpcTable" title='OpcTable' data-type='const unsigned int [2][2]' data-ref="6481OpcTable" data-ref-filename="6481OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="4289">4289</th><td>    {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMWri" title='llvm::AArch64::SBFMWri' data-ref="llvm::AArch64::SBFMWri" data-ref-filename="llvm..AArch64..SBFMWri">SBFMWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>},</td></tr>
<tr><th id="4290">4290</th><td>    {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a>}</td></tr>
<tr><th id="4291">4291</th><td>  };</td></tr>
<tr><th id="4292">4292</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6482Opc" title='Opc' data-type='unsigned int' data-ref="6482Opc" data-ref-filename="6482Opc">Opc</dfn> = <a class="local col1 ref" href="#6481OpcTable" title='OpcTable' data-ref="6481OpcTable" data-ref-filename="6481OpcTable">OpcTable</a>[<a class="local col2 ref" href="#6472IsZExt" title='IsZExt' data-ref="6472IsZExt" data-ref-filename="6472IsZExt">IsZExt</a>][<a class="local col3 ref" href="#6473Is64Bit" title='Is64Bit' data-ref="6473Is64Bit" data-ref-filename="6473Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="4293">4293</th><td>  <b>if</b> (<a class="local col8 ref" href="#6468SrcVT" title='SrcVT' data-ref="6468SrcVT" data-ref-filename="6468SrcVT">SrcVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> &lt;= <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col7 ref" href="#6467RetVT" title='RetVT' data-ref="6467RetVT" data-ref-filename="6467RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4294">4294</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="6483TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="6483TmpReg" data-ref-filename="6483TmpReg">TmpReg</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#6477RC" title='RC' data-ref="6477RC" data-ref-filename="6477RC">RC</a>);</td></tr>
<tr><th id="4295">4295</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4296">4296</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#6483TmpReg" title='TmpReg' data-ref="6483TmpReg" data-ref-filename="6483TmpReg">TmpReg</a>)</td></tr>
<tr><th id="4297">4297</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4298">4298</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col0 ref" href="#6470Op0IsKill" title='Op0IsKill' data-ref="6470Op0IsKill" data-ref-filename="6470Op0IsKill">Op0IsKill</a>))</td></tr>
<tr><th id="4299">4299</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="4300">4300</th><td>    <a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#6483TmpReg" title='TmpReg' data-ref="6483TmpReg" data-ref-filename="6483TmpReg">TmpReg</a>;</td></tr>
<tr><th id="4301">4301</th><td>    <a class="local col0 ref" href="#6470Op0IsKill" title='Op0IsKill' data-ref="6470Op0IsKill" data-ref-filename="6470Op0IsKill">Op0IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4302">4302</th><td>  }</td></tr>
<tr><th id="4303">4303</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" title='llvm::FastISel::fastEmitInst_rii' data-ref="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm">fastEmitInst_rii</a>(<a class="local col2 ref" href="#6482Opc" title='Opc' data-ref="6482Opc" data-ref-filename="6482Opc">Opc</a>, <a class="local col7 ref" href="#6477RC" title='RC' data-ref="6477RC" data-ref-filename="6477RC">RC</a>, <a class="local col9 ref" href="#6469Op0" title='Op0' data-ref="6469Op0" data-ref-filename="6469Op0">Op0</a>, <a class="local col0 ref" href="#6470Op0IsKill" title='Op0IsKill' data-ref="6470Op0IsKill" data-ref-filename="6470Op0IsKill">Op0IsKill</a>, <a class="local col9 ref" href="#6479ImmR" title='ImmR' data-ref="6479ImmR" data-ref-filename="6479ImmR">ImmR</a>, <a class="local col0 ref" href="#6480ImmS" title='ImmS' data-ref="6480ImmS" data-ref-filename="6480ImmS">ImmS</a>);</td></tr>
<tr><th id="4304">4304</th><td>}</td></tr>
<tr><th id="4305">4305</th><td></td></tr>
<tr><th id="4306">4306</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitASR_rr' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitASR_rr(llvm::MVT RetVT, unsigned int Op0Reg, bool Op0IsKill, unsigned int Op1Reg, bool Op1IsKill)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb">emitASR_rr</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="6484RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6484RetVT" data-ref-filename="6484RetVT">RetVT</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="6485Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="6485Op0Reg" data-ref-filename="6485Op0Reg">Op0Reg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="6486Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6486Op0IsKill" data-ref-filename="6486Op0IsKill">Op0IsKill</dfn>,</td></tr>
<tr><th id="4307">4307</th><td>                                     <em>unsigned</em> <dfn class="local col7 decl" id="6487Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="6487Op1Reg" data-ref-filename="6487Op1Reg">Op1Reg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="6488Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="6488Op1IsKill" data-ref-filename="6488Op1IsKill">Op1IsKill</dfn>) {</td></tr>
<tr><th id="4308">4308</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6489Opc" title='Opc' data-type='unsigned int' data-ref="6489Opc" data-ref-filename="6489Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="4309">4309</th><td>  <em>bool</em> <dfn class="local col0 decl" id="6490NeedTrunc" title='NeedTrunc' data-type='bool' data-ref="6490NeedTrunc" data-ref-filename="6490NeedTrunc">NeedTrunc</dfn> = <b>false</b>;</td></tr>
<tr><th id="4310">4310</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="6491Mask" title='Mask' data-type='uint64_t' data-ref="6491Mask" data-ref-filename="6491Mask">Mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="4311">4311</th><td>  <b>switch</b> (<a class="local col4 ref" href="#6484RetVT" title='RetVT' data-ref="6484RetVT" data-ref-filename="6484RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="4312">4312</th><td>  <b>default</b>: <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4313">4313</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:  <a class="local col9 ref" href="#6489Opc" title='Opc' data-ref="6489Opc" data-ref-filename="6489Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ASRVWr" title='llvm::AArch64::ASRVWr' data-ref="llvm::AArch64::ASRVWr" data-ref-filename="llvm..AArch64..ASRVWr">ASRVWr</a>; <a class="local col0 ref" href="#6490NeedTrunc" title='NeedTrunc' data-ref="6490NeedTrunc" data-ref-filename="6490NeedTrunc">NeedTrunc</a> = <b>true</b>; <a class="local col1 ref" href="#6491Mask" title='Mask' data-ref="6491Mask" data-ref-filename="6491Mask">Mask</a> = <var>0xff</var>;   <b>break</b>;</td></tr>
<tr><th id="4314">4314</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>: <a class="local col9 ref" href="#6489Opc" title='Opc' data-ref="6489Opc" data-ref-filename="6489Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ASRVWr" title='llvm::AArch64::ASRVWr' data-ref="llvm::AArch64::ASRVWr" data-ref-filename="llvm..AArch64..ASRVWr">ASRVWr</a>; <a class="local col0 ref" href="#6490NeedTrunc" title='NeedTrunc' data-ref="6490NeedTrunc" data-ref-filename="6490NeedTrunc">NeedTrunc</a> = <b>true</b>; <a class="local col1 ref" href="#6491Mask" title='Mask' data-ref="6491Mask" data-ref-filename="6491Mask">Mask</a> = <var>0xffff</var>; <b>break</b>;</td></tr>
<tr><th id="4315">4315</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <a class="local col9 ref" href="#6489Opc" title='Opc' data-ref="6489Opc" data-ref-filename="6489Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ASRVWr" title='llvm::AArch64::ASRVWr' data-ref="llvm::AArch64::ASRVWr" data-ref-filename="llvm..AArch64..ASRVWr">ASRVWr</a>;                                  <b>break</b>;</td></tr>
<tr><th id="4316">4316</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>: <a class="local col9 ref" href="#6489Opc" title='Opc' data-ref="6489Opc" data-ref-filename="6489Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::ASRVXr" title='llvm::AArch64::ASRVXr' data-ref="llvm::AArch64::ASRVXr" data-ref-filename="llvm..AArch64..ASRVXr">ASRVXr</a>;                                  <b>break</b>;</td></tr>
<tr><th id="4317">4317</th><td>  }</td></tr>
<tr><th id="4318">4318</th><td></td></tr>
<tr><th id="4319">4319</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="6492RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6492RC" data-ref-filename="6492RC">RC</dfn> =</td></tr>
<tr><th id="4320">4320</th><td>      (<a class="local col4 ref" href="#6484RetVT" title='RetVT' data-ref="6484RetVT" data-ref-filename="6484RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4321">4321</th><td>  <b>if</b> (<a class="local col0 ref" href="#6490NeedTrunc" title='NeedTrunc' data-ref="6490NeedTrunc" data-ref-filename="6490NeedTrunc">NeedTrunc</a>) {</td></tr>
<tr><th id="4322">4322</th><td>    <a class="local col5 ref" href="#6485Op0Reg" title='Op0Reg' data-ref="6485Op0Reg" data-ref-filename="6485Op0Reg">Op0Reg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6484RetVT" title='RetVT' data-ref="6484RetVT" data-ref-filename="6484RetVT">RetVT</a>, <a class="local col5 ref" href="#6485Op0Reg" title='Op0Reg' data-ref="6485Op0Reg" data-ref-filename="6485Op0Reg">Op0Reg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <i>/*isZExt=*/</i><b>false</b>);</td></tr>
<tr><th id="4323">4323</th><td>    <a class="local col7 ref" href="#6487Op1Reg" title='Op1Reg' data-ref="6487Op1Reg" data-ref-filename="6487Op1Reg">Op1Reg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col7 ref" href="#6487Op1Reg" title='Op1Reg' data-ref="6487Op1Reg" data-ref-filename="6487Op1Reg">Op1Reg</a>, <a class="local col8 ref" href="#6488Op1IsKill" title='Op1IsKill' data-ref="6488Op1IsKill" data-ref-filename="6488Op1IsKill">Op1IsKill</a>, <a class="local col1 ref" href="#6491Mask" title='Mask' data-ref="6491Mask" data-ref-filename="6491Mask">Mask</a>);</td></tr>
<tr><th id="4324">4324</th><td>    <a class="local col6 ref" href="#6486Op0IsKill" title='Op0IsKill' data-ref="6486Op0IsKill" data-ref-filename="6486Op0IsKill">Op0IsKill</a> = <a class="local col8 ref" href="#6488Op1IsKill" title='Op1IsKill' data-ref="6488Op1IsKill" data-ref-filename="6488Op1IsKill">Op1IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4325">4325</th><td>  }</td></tr>
<tr><th id="4326">4326</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6493ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6493ResultReg" data-ref-filename="6493ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" data-ref-filename="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col9 ref" href="#6489Opc" title='Opc' data-ref="6489Opc" data-ref-filename="6489Opc">Opc</a>, <a class="local col2 ref" href="#6492RC" title='RC' data-ref="6492RC" data-ref-filename="6492RC">RC</a>, <a class="local col5 ref" href="#6485Op0Reg" title='Op0Reg' data-ref="6485Op0Reg" data-ref-filename="6485Op0Reg">Op0Reg</a>, <a class="local col6 ref" href="#6486Op0IsKill" title='Op0IsKill' data-ref="6486Op0IsKill" data-ref-filename="6486Op0IsKill">Op0IsKill</a>, <a class="local col7 ref" href="#6487Op1Reg" title='Op1Reg' data-ref="6487Op1Reg" data-ref-filename="6487Op1Reg">Op1Reg</a>,</td></tr>
<tr><th id="4327">4327</th><td>                                       <a class="local col8 ref" href="#6488Op1IsKill" title='Op1IsKill' data-ref="6488Op1IsKill" data-ref-filename="6488Op1IsKill">Op1IsKill</a>);</td></tr>
<tr><th id="4328">4328</th><td>  <b>if</b> (<a class="local col0 ref" href="#6490NeedTrunc" title='NeedTrunc' data-ref="6490NeedTrunc" data-ref-filename="6490NeedTrunc">NeedTrunc</a>)</td></tr>
<tr><th id="4329">4329</th><td>    <a class="local col3 ref" href="#6493ResultReg" title='ResultReg' data-ref="6493ResultReg" data-ref-filename="6493ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitAnd_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitAnd_riEN4llvm3MVTEjbm">emitAnd_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>, <a class="local col3 ref" href="#6493ResultReg" title='ResultReg' data-ref="6493ResultReg" data-ref-filename="6493ResultReg">ResultReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col1 ref" href="#6491Mask" title='Mask' data-ref="6491Mask" data-ref-filename="6491Mask">Mask</a>);</td></tr>
<tr><th id="4330">4330</th><td>  <b>return</b> <a class="local col3 ref" href="#6493ResultReg" title='ResultReg' data-ref="6493ResultReg" data-ref-filename="6493ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4331">4331</th><td>}</td></tr>
<tr><th id="4332">4332</th><td></td></tr>
<tr><th id="4333">4333</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitASR_ri' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitASR_ri(llvm::MVT RetVT, llvm::MVT SrcVT, unsigned int Op0, bool Op0IsKill, uint64_t Shift, bool IsZExt = false)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb">emitASR_ri</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col4 decl" id="6494RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6494RetVT" data-ref-filename="6494RetVT">RetVT</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="6495SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6495SrcVT" data-ref-filename="6495SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="6496Op0" title='Op0' data-type='unsigned int' data-ref="6496Op0" data-ref-filename="6496Op0">Op0</dfn>,</td></tr>
<tr><th id="4334">4334</th><td>                                     <em>bool</em> <dfn class="local col7 decl" id="6497Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6497Op0IsKill" data-ref-filename="6497Op0IsKill">Op0IsKill</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="6498Shift" title='Shift' data-type='uint64_t' data-ref="6498Shift" data-ref-filename="6498Shift">Shift</dfn>,</td></tr>
<tr><th id="4335">4335</th><td>                                     <em>bool</em> <dfn class="local col9 decl" id="6499IsZExt" title='IsZExt' data-type='bool' data-ref="6499IsZExt" data-ref-filename="6499IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="4336">4336</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RetVT.SimpleTy &gt;= SrcVT.SimpleTy &amp;&amp;</td></tr>
<tr><th id="4337">4337</th><td>         <q>"Unexpected source/return type pair."</q>);</td></tr>
<tr><th id="4338">4338</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SrcVT == MVT::i1 || SrcVT == MVT::i8 || SrcVT == MVT::i16 ||</td></tr>
<tr><th id="4339">4339</th><td>          SrcVT == MVT::i32 || SrcVT == MVT::i64) &amp;&amp;</td></tr>
<tr><th id="4340">4340</th><td>         <q>"Unexpected source value type."</q>);</td></tr>
<tr><th id="4341">4341</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((RetVT == MVT::i8 || RetVT == MVT::i16 || RetVT == MVT::i32 ||</td></tr>
<tr><th id="4342">4342</th><td>          RetVT == MVT::i64) &amp;&amp; <q>"Unexpected return value type."</q>);</td></tr>
<tr><th id="4343">4343</th><td></td></tr>
<tr><th id="4344">4344</th><td>  <em>bool</em> <dfn class="local col0 decl" id="6500Is64Bit" title='Is64Bit' data-type='bool' data-ref="6500Is64Bit" data-ref-filename="6500Is64Bit">Is64Bit</dfn> = (<a class="local col4 ref" href="#6494RetVT" title='RetVT' data-ref="6494RetVT" data-ref-filename="6494RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>);</td></tr>
<tr><th id="4345">4345</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6501RegSize" title='RegSize' data-type='unsigned int' data-ref="6501RegSize" data-ref-filename="6501RegSize">RegSize</dfn> = <a class="local col0 ref" href="#6500Is64Bit" title='Is64Bit' data-ref="6500Is64Bit" data-ref-filename="6500Is64Bit">Is64Bit</a> ? <var>64</var> : <var>32</var>;</td></tr>
<tr><th id="4346">4346</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6502DstBits" title='DstBits' data-type='unsigned int' data-ref="6502DstBits" data-ref-filename="6502DstBits">DstBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col4 ref" href="#6494RetVT" title='RetVT' data-ref="6494RetVT" data-ref-filename="6494RetVT">RetVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4347">4347</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6503SrcBits" title='SrcBits' data-type='unsigned int' data-ref="6503SrcBits" data-ref-filename="6503SrcBits">SrcBits</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="local col5 ref" href="#6495SrcVT" title='SrcVT' data-ref="6495SrcVT" data-ref-filename="6495SrcVT">SrcVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT13getSizeInBitsEv" title='llvm::MVT::getSizeInBits' data-ref="_ZNK4llvm3MVT13getSizeInBitsEv" data-ref-filename="_ZNK4llvm3MVT13getSizeInBitsEv">getSizeInBits</a>();</td></tr>
<tr><th id="4348">4348</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="6504RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6504RC" data-ref-filename="6504RC">RC</dfn> =</td></tr>
<tr><th id="4349">4349</th><td>      <a class="local col0 ref" href="#6500Is64Bit" title='Is64Bit' data-ref="6500Is64Bit" data-ref-filename="6500Is64Bit">Is64Bit</a> ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4350">4350</th><td></td></tr>
<tr><th id="4351">4351</th><td>  <i>// Just emit a copy for "zero" shifts.</i></td></tr>
<tr><th id="4352">4352</th><td>  <b>if</b> (<a class="local col8 ref" href="#6498Shift" title='Shift' data-ref="6498Shift" data-ref-filename="6498Shift">Shift</a> == <var>0</var>) {</td></tr>
<tr><th id="4353">4353</th><td>    <b>if</b> (<a class="local col4 ref" href="#6494RetVT" title='RetVT' data-ref="6494RetVT" data-ref-filename="6494RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="local col5 ref" href="#6495SrcVT" title='SrcVT' data-ref="6495SrcVT" data-ref-filename="6495SrcVT">SrcVT</a>) {</td></tr>
<tr><th id="4354">4354</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="6505ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6505ResultReg" data-ref-filename="6505ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col4 ref" href="#6504RC" title='RC' data-ref="6504RC" data-ref-filename="6504RC">RC</a>);</td></tr>
<tr><th id="4355">4355</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4356">4356</th><td>              <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6505ResultReg" title='ResultReg' data-ref="6505ResultReg" data-ref-filename="6505ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4357">4357</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6496Op0" title='Op0' data-ref="6496Op0" data-ref-filename="6496Op0">Op0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#6497Op0IsKill" title='Op0IsKill' data-ref="6497Op0IsKill" data-ref-filename="6497Op0IsKill">Op0IsKill</a>));</td></tr>
<tr><th id="4358">4358</th><td>      <b>return</b> <a class="local col5 ref" href="#6505ResultReg" title='ResultReg' data-ref="6505ResultReg" data-ref-filename="6505ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4359">4359</th><td>    } <b>else</b></td></tr>
<tr><th id="4360">4360</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6495SrcVT" title='SrcVT' data-ref="6495SrcVT" data-ref-filename="6495SrcVT">SrcVT</a>, <a class="local col6 ref" href="#6496Op0" title='Op0' data-ref="6496Op0" data-ref-filename="6496Op0">Op0</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6494RetVT" title='RetVT' data-ref="6494RetVT" data-ref-filename="6494RetVT">RetVT</a>, <a class="local col9 ref" href="#6499IsZExt" title='IsZExt' data-ref="6499IsZExt" data-ref-filename="6499IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4361">4361</th><td>  }</td></tr>
<tr><th id="4362">4362</th><td></td></tr>
<tr><th id="4363">4363</th><td>  <i>// Don't deal with undefined shifts.</i></td></tr>
<tr><th id="4364">4364</th><td>  <b>if</b> (<a class="local col8 ref" href="#6498Shift" title='Shift' data-ref="6498Shift" data-ref-filename="6498Shift">Shift</a> &gt;= <a class="local col2 ref" href="#6502DstBits" title='DstBits' data-ref="6502DstBits" data-ref-filename="6502DstBits">DstBits</a>)</td></tr>
<tr><th id="4365">4365</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4366">4366</th><td></td></tr>
<tr><th id="4367">4367</th><td>  <i>// For immediate shifts we can fold the zero-/sign-extension into the shift.</i></td></tr>
<tr><th id="4368">4368</th><td><i>  // {S|U}BFM Wd, Wn, #r, #s</i></td></tr>
<tr><th id="4369">4369</th><td><i>  // Wd&lt;s-r:0&gt; = Wn&lt;s:r&gt; when r &lt;= s</i></td></tr>
<tr><th id="4370">4370</th><td><i></i></td></tr>
<tr><th id="4371">4371</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4372">4372</th><td><i>  // %2 = ashr i16 %1, 4</i></td></tr>
<tr><th id="4373">4373</th><td><i>  // Wd&lt;7-4:0&gt; = Wn&lt;7:4&gt;</i></td></tr>
<tr><th id="4374">4374</th><td><i>  // 0b1111_1111_1111_1111__1111_1111_1111_1010 sext</i></td></tr>
<tr><th id="4375">4375</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0101 sext | zext</i></td></tr>
<tr><th id="4376">4376</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_1010 zext</i></td></tr>
<tr><th id="4377">4377</th><td><i></i></td></tr>
<tr><th id="4378">4378</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4379">4379</th><td><i>  // %2 = ashr i16 %1, 8</i></td></tr>
<tr><th id="4380">4380</th><td><i>  // Wd&lt;7-7,0&gt; = Wn&lt;7:7&gt;</i></td></tr>
<tr><th id="4381">4381</th><td><i>  // 0b1111_1111_1111_1111__1111_1111_1111_1111 sext</i></td></tr>
<tr><th id="4382">4382</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 sext</i></td></tr>
<tr><th id="4383">4383</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 zext</i></td></tr>
<tr><th id="4384">4384</th><td><i></i></td></tr>
<tr><th id="4385">4385</th><td><i>  // %1 = {s|z}ext i8 {0b1010_1010|0b0101_0101} to i16</i></td></tr>
<tr><th id="4386">4386</th><td><i>  // %2 = ashr i16 %1, 12</i></td></tr>
<tr><th id="4387">4387</th><td><i>  // Wd&lt;7-7,0&gt; = Wn&lt;7:7&gt; &lt;- clamp r to 7</i></td></tr>
<tr><th id="4388">4388</th><td><i>  // 0b1111_1111_1111_1111__1111_1111_1111_1111 sext</i></td></tr>
<tr><th id="4389">4389</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 sext</i></td></tr>
<tr><th id="4390">4390</th><td><i>  // 0b0000_0000_0000_0000__0000_0000_0000_0000 zext</i></td></tr>
<tr><th id="4391">4391</th><td></td></tr>
<tr><th id="4392">4392</th><td>  <b>if</b> (<a class="local col8 ref" href="#6498Shift" title='Shift' data-ref="6498Shift" data-ref-filename="6498Shift">Shift</a> &gt;= <a class="local col3 ref" href="#6503SrcBits" title='SrcBits' data-ref="6503SrcBits" data-ref-filename="6503SrcBits">SrcBits</a> &amp;&amp; <a class="local col9 ref" href="#6499IsZExt" title='IsZExt' data-ref="6499IsZExt" data-ref-filename="6499IsZExt">IsZExt</a>)</td></tr>
<tr><th id="4393">4393</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::materializeInt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel14materializeIntEPKN4llvm11ConstantIntENS1_3MVTE">materializeInt</a>(<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>::<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE" title='llvm::ConstantInt::get' data-ref="_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE" data-ref-filename="_ZN4llvm11ConstantInt3getERNS_11LLVMContextERKNS_5APIntE">get</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Context" title='(anonymous namespace)::AArch64FastISel::Context' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Context" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Context">Context</a></span>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><a class="local col1 ref" href="#6501RegSize" title='RegSize' data-ref="6501RegSize" data-ref-filename="6501RegSize">RegSize</a>, <var>0</var>)), <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6494RetVT" title='RetVT' data-ref="6494RetVT" data-ref-filename="6494RetVT">RetVT</a>);</td></tr>
<tr><th id="4394">4394</th><td></td></tr>
<tr><th id="4395">4395</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6506ImmR" title='ImmR' data-type='unsigned int' data-ref="6506ImmR" data-ref-filename="6506ImmR">ImmR</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>&lt;<em>unsigned</em>&gt;(<a class="local col3 ref" href="#6503SrcBits" title='SrcBits' data-ref="6503SrcBits" data-ref-filename="6503SrcBits">SrcBits</a> - <var>1</var>, <a class="local col8 ref" href="#6498Shift" title='Shift' data-ref="6498Shift" data-ref-filename="6498Shift">Shift</a>);</td></tr>
<tr><th id="4396">4396</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6507ImmS" title='ImmS' data-type='unsigned int' data-ref="6507ImmS" data-ref-filename="6507ImmS">ImmS</dfn> = <a class="local col3 ref" href="#6503SrcBits" title='SrcBits' data-ref="6503SrcBits" data-ref-filename="6503SrcBits">SrcBits</a> - <var>1</var>;</td></tr>
<tr><th id="4397">4397</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="6508OpcTable" title='OpcTable' data-type='const unsigned int [2][2]' data-ref="6508OpcTable" data-ref-filename="6508OpcTable">OpcTable</dfn>[<var>2</var>][<var>2</var>] = {</td></tr>
<tr><th id="4398">4398</th><td>    {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMWri" title='llvm::AArch64::SBFMWri' data-ref="llvm::AArch64::SBFMWri" data-ref-filename="llvm..AArch64..SBFMWri">SBFMWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>},</td></tr>
<tr><th id="4399">4399</th><td>    {<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a>, <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a>}</td></tr>
<tr><th id="4400">4400</th><td>  };</td></tr>
<tr><th id="4401">4401</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6509Opc" title='Opc' data-type='unsigned int' data-ref="6509Opc" data-ref-filename="6509Opc">Opc</dfn> = <a class="local col8 ref" href="#6508OpcTable" title='OpcTable' data-ref="6508OpcTable" data-ref-filename="6508OpcTable">OpcTable</a>[<a class="local col9 ref" href="#6499IsZExt" title='IsZExt' data-ref="6499IsZExt" data-ref-filename="6499IsZExt">IsZExt</a>][<a class="local col0 ref" href="#6500Is64Bit" title='Is64Bit' data-ref="6500Is64Bit" data-ref-filename="6500Is64Bit">Is64Bit</a>];</td></tr>
<tr><th id="4402">4402</th><td>  <b>if</b> (<a class="local col5 ref" href="#6495SrcVT" title='SrcVT' data-ref="6495SrcVT" data-ref-filename="6495SrcVT">SrcVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a> &lt;= <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col4 ref" href="#6494RetVT" title='RetVT' data-ref="6494RetVT" data-ref-filename="6494RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4403">4403</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="6510TmpReg" title='TmpReg' data-type='llvm::Register' data-ref="6510TmpReg" data-ref-filename="6510TmpReg">TmpReg</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col4 ref" href="#6504RC" title='RC' data-ref="6504RC" data-ref-filename="6504RC">RC</a>);</td></tr>
<tr><th id="4404">4404</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4405">4405</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#6510TmpReg" title='TmpReg' data-ref="6510TmpReg" data-ref-filename="6510TmpReg">TmpReg</a>)</td></tr>
<tr><th id="4406">4406</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4407">4407</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6496Op0" title='Op0' data-ref="6496Op0" data-ref-filename="6496Op0">Op0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#6497Op0IsKill" title='Op0IsKill' data-ref="6497Op0IsKill" data-ref-filename="6497Op0IsKill">Op0IsKill</a>))</td></tr>
<tr><th id="4408">4408</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="4409">4409</th><td>    <a class="local col6 ref" href="#6496Op0" title='Op0' data-ref="6496Op0" data-ref-filename="6496Op0">Op0</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#6510TmpReg" title='TmpReg' data-ref="6510TmpReg" data-ref-filename="6510TmpReg">TmpReg</a>;</td></tr>
<tr><th id="4410">4410</th><td>    <a class="local col7 ref" href="#6497Op0IsKill" title='Op0IsKill' data-ref="6497Op0IsKill" data-ref-filename="6497Op0IsKill">Op0IsKill</a> = <b>true</b>;</td></tr>
<tr><th id="4411">4411</th><td>  }</td></tr>
<tr><th id="4412">4412</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" title='llvm::FastISel::fastEmitInst_rii' data-ref="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm">fastEmitInst_rii</a>(<a class="local col9 ref" href="#6509Opc" title='Opc' data-ref="6509Opc" data-ref-filename="6509Opc">Opc</a>, <a class="local col4 ref" href="#6504RC" title='RC' data-ref="6504RC" data-ref-filename="6504RC">RC</a>, <a class="local col6 ref" href="#6496Op0" title='Op0' data-ref="6496Op0" data-ref-filename="6496Op0">Op0</a>, <a class="local col7 ref" href="#6497Op0IsKill" title='Op0IsKill' data-ref="6497Op0IsKill" data-ref-filename="6497Op0IsKill">Op0IsKill</a>, <a class="local col6 ref" href="#6506ImmR" title='ImmR' data-ref="6506ImmR" data-ref-filename="6506ImmR">ImmR</a>, <a class="local col7 ref" href="#6507ImmS" title='ImmS' data-ref="6507ImmS" data-ref-filename="6507ImmS">ImmS</a>);</td></tr>
<tr><th id="4413">4413</th><td>}</td></tr>
<tr><th id="4414">4414</th><td></td></tr>
<tr><th id="4415">4415</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-type='unsigned int (anonymous namespace)::AArch64FastISel::emitIntExt(llvm::MVT SrcVT, unsigned int SrcReg, llvm::MVT DestVT, bool IsZExt)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</dfn>(<a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col1 decl" id="6511SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6511SrcVT" data-ref-filename="6511SrcVT">SrcVT</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="6512SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6512SrcReg" data-ref-filename="6512SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="6513DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</dfn>,</td></tr>
<tr><th id="4416">4416</th><td>                                     <em>bool</em> <dfn class="local col4 decl" id="6514IsZExt" title='IsZExt' data-type='bool' data-ref="6514IsZExt" data-ref-filename="6514IsZExt">IsZExt</dfn>) {</td></tr>
<tr><th id="4417">4417</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestVT != MVT::i1 &amp;&amp; <q>"ZeroExt/SignExt an i1?"</q>);</td></tr>
<tr><th id="4418">4418</th><td></td></tr>
<tr><th id="4419">4419</th><td>  <i>// FastISel does not have plumbing to deal with extensions where the SrcVT or</i></td></tr>
<tr><th id="4420">4420</th><td><i>  // DestVT are odd things, so test to make sure that they are both types we can</i></td></tr>
<tr><th id="4421">4421</th><td><i>  // handle (i1/i8/i16/i32 for SrcVT and i8/i16/i32/i64 for DestVT), otherwise</i></td></tr>
<tr><th id="4422">4422</th><td><i>  // bail out to SelectionDAG.</i></td></tr>
<tr><th id="4423">4423</th><td>  <b>if</b> (((<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) &amp;&amp; (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>) &amp;&amp;</td></tr>
<tr><th id="4424">4424</th><td>       (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) &amp;&amp; (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)) ||</td></tr>
<tr><th id="4425">4425</th><td>      ((<a class="local col1 ref" href="#6511SrcVT" title='SrcVT' data-ref="6511SrcVT" data-ref-filename="6511SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a>  <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>) &amp;&amp; (<a class="local col1 ref" href="#6511SrcVT" title='SrcVT' data-ref="6511SrcVT" data-ref-filename="6511SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a>  <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>) &amp;&amp;</td></tr>
<tr><th id="4426">4426</th><td>       (<a class="local col1 ref" href="#6511SrcVT" title='SrcVT' data-ref="6511SrcVT" data-ref-filename="6511SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a>  <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>) &amp;&amp; (<a class="local col1 ref" href="#6511SrcVT" title='SrcVT' data-ref="6511SrcVT" data-ref-filename="6511SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a>  <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>)))</td></tr>
<tr><th id="4427">4427</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4428">4428</th><td></td></tr>
<tr><th id="4429">4429</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6515Opc" title='Opc' data-type='unsigned int' data-ref="6515Opc" data-ref-filename="6515Opc">Opc</dfn>;</td></tr>
<tr><th id="4430">4430</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6516Imm" title='Imm' data-type='unsigned int' data-ref="6516Imm" data-ref-filename="6516Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="4431">4431</th><td></td></tr>
<tr><th id="4432">4432</th><td>  <b>switch</b> (<a class="local col1 ref" href="#6511SrcVT" title='SrcVT' data-ref="6511SrcVT" data-ref-filename="6511SrcVT">SrcVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="4433">4433</th><td>  <b>default</b>:</td></tr>
<tr><th id="4434">4434</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4435">4435</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i1" title='llvm::MVT::i1' data-ref="llvm::MVT::i1" data-ref-filename="llvm..MVT..i1">i1</a>:</td></tr>
<tr><th id="4436">4436</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb" title='(anonymous namespace)::AArch64FastISel::emiti1Ext' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9emiti1ExtEjN4llvm3MVTEb">emiti1Ext</a>(<a class="local col2 ref" href="#6512SrcReg" title='SrcReg' data-ref="6512SrcReg" data-ref-filename="6512SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a>, <a class="local col4 ref" href="#6514IsZExt" title='IsZExt' data-ref="6514IsZExt" data-ref-filename="6514IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4437">4437</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="4438">4438</th><td>    <b>if</b> (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="4439">4439</th><td>      <a class="local col5 ref" href="#6515Opc" title='Opc' data-ref="6515Opc" data-ref-filename="6515Opc">Opc</a> = <a class="local col4 ref" href="#6514IsZExt" title='IsZExt' data-ref="6514IsZExt" data-ref-filename="6514IsZExt">IsZExt</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>;</td></tr>
<tr><th id="4440">4440</th><td>    <b>else</b></td></tr>
<tr><th id="4441">4441</th><td>      <a class="local col5 ref" href="#6515Opc" title='Opc' data-ref="6515Opc" data-ref-filename="6515Opc">Opc</a> = <a class="local col4 ref" href="#6514IsZExt" title='IsZExt' data-ref="6514IsZExt" data-ref-filename="6514IsZExt">IsZExt</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMWri" title='llvm::AArch64::SBFMWri' data-ref="llvm::AArch64::SBFMWri" data-ref-filename="llvm..AArch64..SBFMWri">SBFMWri</a>;</td></tr>
<tr><th id="4442">4442</th><td>    <a class="local col6 ref" href="#6516Imm" title='Imm' data-ref="6516Imm" data-ref-filename="6516Imm">Imm</a> = <var>7</var>;</td></tr>
<tr><th id="4443">4443</th><td>    <b>break</b>;</td></tr>
<tr><th id="4444">4444</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="4445">4445</th><td>    <b>if</b> (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="4446">4446</th><td>      <a class="local col5 ref" href="#6515Opc" title='Opc' data-ref="6515Opc" data-ref-filename="6515Opc">Opc</a> = <a class="local col4 ref" href="#6514IsZExt" title='IsZExt' data-ref="6514IsZExt" data-ref-filename="6514IsZExt">IsZExt</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>;</td></tr>
<tr><th id="4447">4447</th><td>    <b>else</b></td></tr>
<tr><th id="4448">4448</th><td>      <a class="local col5 ref" href="#6515Opc" title='Opc' data-ref="6515Opc" data-ref-filename="6515Opc">Opc</a> = <a class="local col4 ref" href="#6514IsZExt" title='IsZExt' data-ref="6514IsZExt" data-ref-filename="6514IsZExt">IsZExt</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMWri" title='llvm::AArch64::UBFMWri' data-ref="llvm::AArch64::UBFMWri" data-ref-filename="llvm..AArch64..UBFMWri">UBFMWri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMWri" title='llvm::AArch64::SBFMWri' data-ref="llvm::AArch64::SBFMWri" data-ref-filename="llvm..AArch64..SBFMWri">SBFMWri</a>;</td></tr>
<tr><th id="4449">4449</th><td>    <a class="local col6 ref" href="#6516Imm" title='Imm' data-ref="6516Imm" data-ref-filename="6516Imm">Imm</a> = <var>15</var>;</td></tr>
<tr><th id="4450">4450</th><td>    <b>break</b>;</td></tr>
<tr><th id="4451">4451</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:</td></tr>
<tr><th id="4452">4452</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DestVT == MVT::i64 &amp;&amp; <q>"IntExt i32 to i32?!?"</q>);</td></tr>
<tr><th id="4453">4453</th><td>    <a class="local col5 ref" href="#6515Opc" title='Opc' data-ref="6515Opc" data-ref-filename="6515Opc">Opc</a> = <a class="local col4 ref" href="#6514IsZExt" title='IsZExt' data-ref="6514IsZExt" data-ref-filename="6514IsZExt">IsZExt</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UBFMXri" title='llvm::AArch64::UBFMXri' data-ref="llvm::AArch64::UBFMXri" data-ref-filename="llvm..AArch64..UBFMXri">UBFMXri</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SBFMXri" title='llvm::AArch64::SBFMXri' data-ref="llvm::AArch64::SBFMXri" data-ref-filename="llvm..AArch64..SBFMXri">SBFMXri</a>;</td></tr>
<tr><th id="4454">4454</th><td>    <a class="local col6 ref" href="#6516Imm" title='Imm' data-ref="6516Imm" data-ref-filename="6516Imm">Imm</a> = <var>31</var>;</td></tr>
<tr><th id="4455">4455</th><td>    <b>break</b>;</td></tr>
<tr><th id="4456">4456</th><td>  }</td></tr>
<tr><th id="4457">4457</th><td></td></tr>
<tr><th id="4458">4458</th><td>  <i>// Handle i8 and i16 as i32.</i></td></tr>
<tr><th id="4459">4459</th><td>  <b>if</b> (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a> || <a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>)</td></tr>
<tr><th id="4460">4460</th><td>    <a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSEOS0_" data-ref-filename="_ZN4llvm3MVTaSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>;</td></tr>
<tr><th id="4461">4461</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4462">4462</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="6517Src64" title='Src64' data-type='llvm::Register' data-ref="6517Src64" data-ref-filename="6517Src64">Src64</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="4463">4463</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4464">4464</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#6517Src64" title='Src64' data-ref="6517Src64" data-ref-filename="6517Src64">Src64</a>)</td></tr>
<tr><th id="4465">4465</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4466">4466</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6512SrcReg" title='SrcReg' data-ref="6512SrcReg" data-ref-filename="6512SrcReg">SrcReg</a>)</td></tr>
<tr><th id="4467">4467</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="4468">4468</th><td>    <a class="local col2 ref" href="#6512SrcReg" title='SrcReg' data-ref="6512SrcReg" data-ref-filename="6512SrcReg">SrcReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#6517Src64" title='Src64' data-ref="6517Src64" data-ref-filename="6517Src64">Src64</a>;</td></tr>
<tr><th id="4469">4469</th><td>  }</td></tr>
<tr><th id="4470">4470</th><td></td></tr>
<tr><th id="4471">4471</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="6518RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6518RC" data-ref-filename="6518RC">RC</dfn> =</td></tr>
<tr><th id="4472">4472</th><td>      (<a class="local col3 ref" href="#6513DestVT" title='DestVT' data-ref="6513DestVT" data-ref-filename="6513DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4473">4473</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" title='llvm::FastISel::fastEmitInst_rii' data-ref="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_riiEjPKNS_19TargetRegisterClassEjbmm">fastEmitInst_rii</a>(<a class="local col5 ref" href="#6515Opc" title='Opc' data-ref="6515Opc" data-ref-filename="6515Opc">Opc</a>, <a class="local col8 ref" href="#6518RC" title='RC' data-ref="6518RC" data-ref-filename="6518RC">RC</a>, <a class="local col2 ref" href="#6512SrcReg" title='SrcReg' data-ref="6512SrcReg" data-ref-filename="6512SrcReg">SrcReg</a>, <i>/*TODO:IsKill=*/</i><b>false</b>, <var>0</var>, <a class="local col6 ref" href="#6516Imm" title='Imm' data-ref="6516Imm" data-ref-filename="6516Imm">Imm</a>);</td></tr>
<tr><th id="4474">4474</th><td>}</td></tr>
<tr><th id="4475">4475</th><td></td></tr>
<tr><th id="4476">4476</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10isZExtLoadPKN4llvm12MachineInstrE" title='isZExtLoad' data-type='bool isZExtLoad(const llvm::MachineInstr * LI)' data-ref="_ZL10isZExtLoadPKN4llvm12MachineInstrE" data-ref-filename="_ZL10isZExtLoadPKN4llvm12MachineInstrE">isZExtLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="6519LI" title='LI' data-type='const llvm::MachineInstr *' data-ref="6519LI" data-ref-filename="6519LI">LI</dfn>) {</td></tr>
<tr><th id="4477">4477</th><td>  <b>switch</b> (<a class="local col9 ref" href="#6519LI" title='LI' data-ref="6519LI" data-ref-filename="6519LI">LI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4478">4478</th><td>  <b>default</b>:</td></tr>
<tr><th id="4479">4479</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4480">4480</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURBBi" title='llvm::AArch64::LDURBBi' data-ref="llvm::AArch64::LDURBBi" data-ref-filename="llvm..AArch64..LDURBBi">LDURBBi</a>:</td></tr>
<tr><th id="4481">4481</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURHHi" title='llvm::AArch64::LDURHHi' data-ref="llvm::AArch64::LDURHHi" data-ref-filename="llvm..AArch64..LDURHHi">LDURHHi</a>:</td></tr>
<tr><th id="4482">4482</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURWi" title='llvm::AArch64::LDURWi' data-ref="llvm::AArch64::LDURWi" data-ref-filename="llvm..AArch64..LDURWi">LDURWi</a>:</td></tr>
<tr><th id="4483">4483</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBui" title='llvm::AArch64::LDRBBui' data-ref="llvm::AArch64::LDRBBui" data-ref-filename="llvm..AArch64..LDRBBui">LDRBBui</a>:</td></tr>
<tr><th id="4484">4484</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHui" title='llvm::AArch64::LDRHHui' data-ref="llvm::AArch64::LDRHHui" data-ref-filename="llvm..AArch64..LDRHHui">LDRHHui</a>:</td></tr>
<tr><th id="4485">4485</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWui" title='llvm::AArch64::LDRWui' data-ref="llvm::AArch64::LDRWui" data-ref-filename="llvm..AArch64..LDRWui">LDRWui</a>:</td></tr>
<tr><th id="4486">4486</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroX" title='llvm::AArch64::LDRBBroX' data-ref="llvm::AArch64::LDRBBroX" data-ref-filename="llvm..AArch64..LDRBBroX">LDRBBroX</a>:</td></tr>
<tr><th id="4487">4487</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroX" title='llvm::AArch64::LDRHHroX' data-ref="llvm::AArch64::LDRHHroX" data-ref-filename="llvm..AArch64..LDRHHroX">LDRHHroX</a>:</td></tr>
<tr><th id="4488">4488</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroX" title='llvm::AArch64::LDRWroX' data-ref="llvm::AArch64::LDRWroX" data-ref-filename="llvm..AArch64..LDRWroX">LDRWroX</a>:</td></tr>
<tr><th id="4489">4489</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRBBroW" title='llvm::AArch64::LDRBBroW' data-ref="llvm::AArch64::LDRBBroW" data-ref-filename="llvm..AArch64..LDRBBroW">LDRBBroW</a>:</td></tr>
<tr><th id="4490">4490</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRHHroW" title='llvm::AArch64::LDRHHroW' data-ref="llvm::AArch64::LDRHHroW" data-ref-filename="llvm..AArch64..LDRHHroW">LDRHHroW</a>:</td></tr>
<tr><th id="4491">4491</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRWroW" title='llvm::AArch64::LDRWroW' data-ref="llvm::AArch64::LDRWroW" data-ref-filename="llvm..AArch64..LDRWroW">LDRWroW</a>:</td></tr>
<tr><th id="4492">4492</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4493">4493</th><td>  }</td></tr>
<tr><th id="4494">4494</th><td>}</td></tr>
<tr><th id="4495">4495</th><td></td></tr>
<tr><th id="4496">4496</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10isSExtLoadPKN4llvm12MachineInstrE" title='isSExtLoad' data-type='bool isSExtLoad(const llvm::MachineInstr * LI)' data-ref="_ZL10isSExtLoadPKN4llvm12MachineInstrE" data-ref-filename="_ZL10isSExtLoadPKN4llvm12MachineInstrE">isSExtLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="6520LI" title='LI' data-type='const llvm::MachineInstr *' data-ref="6520LI" data-ref-filename="6520LI">LI</dfn>) {</td></tr>
<tr><th id="4497">4497</th><td>  <b>switch</b> (<a class="local col0 ref" href="#6520LI" title='LI' data-ref="6520LI" data-ref-filename="6520LI">LI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4498">4498</th><td>  <b>default</b>:</td></tr>
<tr><th id="4499">4499</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4500">4500</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBWi" title='llvm::AArch64::LDURSBWi' data-ref="llvm::AArch64::LDURSBWi" data-ref-filename="llvm..AArch64..LDURSBWi">LDURSBWi</a>:</td></tr>
<tr><th id="4501">4501</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHWi" title='llvm::AArch64::LDURSHWi' data-ref="llvm::AArch64::LDURSHWi" data-ref-filename="llvm..AArch64..LDURSHWi">LDURSHWi</a>:</td></tr>
<tr><th id="4502">4502</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSBXi" title='llvm::AArch64::LDURSBXi' data-ref="llvm::AArch64::LDURSBXi" data-ref-filename="llvm..AArch64..LDURSBXi">LDURSBXi</a>:</td></tr>
<tr><th id="4503">4503</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSHXi" title='llvm::AArch64::LDURSHXi' data-ref="llvm::AArch64::LDURSHXi" data-ref-filename="llvm..AArch64..LDURSHXi">LDURSHXi</a>:</td></tr>
<tr><th id="4504">4504</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDURSWi" title='llvm::AArch64::LDURSWi' data-ref="llvm::AArch64::LDURSWi" data-ref-filename="llvm..AArch64..LDURSWi">LDURSWi</a>:</td></tr>
<tr><th id="4505">4505</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWui" title='llvm::AArch64::LDRSBWui' data-ref="llvm::AArch64::LDRSBWui" data-ref-filename="llvm..AArch64..LDRSBWui">LDRSBWui</a>:</td></tr>
<tr><th id="4506">4506</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWui" title='llvm::AArch64::LDRSHWui' data-ref="llvm::AArch64::LDRSHWui" data-ref-filename="llvm..AArch64..LDRSHWui">LDRSHWui</a>:</td></tr>
<tr><th id="4507">4507</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXui" title='llvm::AArch64::LDRSBXui' data-ref="llvm::AArch64::LDRSBXui" data-ref-filename="llvm..AArch64..LDRSBXui">LDRSBXui</a>:</td></tr>
<tr><th id="4508">4508</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXui" title='llvm::AArch64::LDRSHXui' data-ref="llvm::AArch64::LDRSHXui" data-ref-filename="llvm..AArch64..LDRSHXui">LDRSHXui</a>:</td></tr>
<tr><th id="4509">4509</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWui" title='llvm::AArch64::LDRSWui' data-ref="llvm::AArch64::LDRSWui" data-ref-filename="llvm..AArch64..LDRSWui">LDRSWui</a>:</td></tr>
<tr><th id="4510">4510</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWroX" title='llvm::AArch64::LDRSBWroX' data-ref="llvm::AArch64::LDRSBWroX" data-ref-filename="llvm..AArch64..LDRSBWroX">LDRSBWroX</a>:</td></tr>
<tr><th id="4511">4511</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWroX" title='llvm::AArch64::LDRSHWroX' data-ref="llvm::AArch64::LDRSHWroX" data-ref-filename="llvm..AArch64..LDRSHWroX">LDRSHWroX</a>:</td></tr>
<tr><th id="4512">4512</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXroX" title='llvm::AArch64::LDRSBXroX' data-ref="llvm::AArch64::LDRSBXroX" data-ref-filename="llvm..AArch64..LDRSBXroX">LDRSBXroX</a>:</td></tr>
<tr><th id="4513">4513</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXroX" title='llvm::AArch64::LDRSHXroX' data-ref="llvm::AArch64::LDRSHXroX" data-ref-filename="llvm..AArch64..LDRSHXroX">LDRSHXroX</a>:</td></tr>
<tr><th id="4514">4514</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWroX" title='llvm::AArch64::LDRSWroX' data-ref="llvm::AArch64::LDRSWroX" data-ref-filename="llvm..AArch64..LDRSWroX">LDRSWroX</a>:</td></tr>
<tr><th id="4515">4515</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBWroW" title='llvm::AArch64::LDRSBWroW' data-ref="llvm::AArch64::LDRSBWroW" data-ref-filename="llvm..AArch64..LDRSBWroW">LDRSBWroW</a>:</td></tr>
<tr><th id="4516">4516</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHWroW" title='llvm::AArch64::LDRSHWroW' data-ref="llvm::AArch64::LDRSHWroW" data-ref-filename="llvm..AArch64..LDRSHWroW">LDRSHWroW</a>:</td></tr>
<tr><th id="4517">4517</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSBXroW" title='llvm::AArch64::LDRSBXroW' data-ref="llvm::AArch64::LDRSBXroW" data-ref-filename="llvm..AArch64..LDRSBXroW">LDRSBXroW</a>:</td></tr>
<tr><th id="4518">4518</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSHXroW" title='llvm::AArch64::LDRSHXroW' data-ref="llvm::AArch64::LDRSHXroW" data-ref-filename="llvm..AArch64..LDRSHXroW">LDRSHXroW</a>:</td></tr>
<tr><th id="4519">4519</th><td>  <b>case</b> <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::LDRSWroW" title='llvm::AArch64::LDRSWroW' data-ref="llvm::AArch64::LDRSWroW" data-ref-filename="llvm..AArch64..LDRSWroW">LDRSWroW</a>:</td></tr>
<tr><th id="4520">4520</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4521">4521</th><td>  }</td></tr>
<tr><th id="4522">4522</th><td>}</td></tr>
<tr><th id="4523">4523</th><td></td></tr>
<tr><th id="4524">4524</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_" title='(anonymous namespace)::AArch64FastISel::optimizeIntExtLoad' data-type='bool (anonymous namespace)::AArch64FastISel::optimizeIntExtLoad(const llvm::Instruction * I, llvm::MVT RetVT, llvm::MVT SrcVT)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_">optimizeIntExtLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col1 decl" id="6521I" title='I' data-type='const llvm::Instruction *' data-ref="6521I" data-ref-filename="6521I">I</dfn>, <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="6522RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6522RetVT" data-ref-filename="6522RetVT">RetVT</dfn>,</td></tr>
<tr><th id="4525">4525</th><td>                                         <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="6523SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6523SrcVT" data-ref-filename="6523SrcVT">SrcVT</dfn>) {</td></tr>
<tr><th id="4526">4526</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="6524LI" title='LI' data-type='const llvm::LoadInst *' data-ref="6524LI" data-ref-filename="6524LI">LI</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::LoadInst" title='llvm::LoadInst' data-ref="llvm::LoadInst" data-ref-filename="llvm..LoadInst">LoadInst</a>&gt;(<a class="local col1 ref" href="#6521I" title='I' data-ref="6521I" data-ref-filename="6521I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4527">4527</th><td>  <b>if</b> (!<a class="local col4 ref" href="#6524LI" title='LI' data-ref="6524LI" data-ref-filename="6524LI">LI</a> || !<a class="local col4 ref" href="#6524LI" title='LI' data-ref="6524LI" data-ref-filename="6524LI">LI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value9hasOneUseEv" title='llvm::Value::hasOneUse' data-ref="_ZNK4llvm5Value9hasOneUseEv" data-ref-filename="_ZNK4llvm5Value9hasOneUseEv">hasOneUse</a>())</td></tr>
<tr><th id="4528">4528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4529">4529</th><td></td></tr>
<tr><th id="4530">4530</th><td>  <i>// Check if the load instruction has already been selected.</i></td></tr>
<tr><th id="4531">4531</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6525Reg" title='Reg' data-type='unsigned int' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" title='llvm::FastISel::lookUpRegForValue' data-ref="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE">lookUpRegForValue</a>(<a class="local col4 ref" href="#6524LI" title='LI' data-ref="6524LI" data-ref-filename="6524LI">LI</a>);</td></tr>
<tr><th id="4532">4532</th><td>  <b>if</b> (!<a class="local col5 ref" href="#6525Reg" title='Reg' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</a>)</td></tr>
<tr><th id="4533">4533</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4534">4534</th><td></td></tr>
<tr><th id="4535">4535</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6526MI" title='MI' data-type='llvm::MachineInstr *' data-ref="6526MI" data-ref-filename="6526MI">MI</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6525Reg" title='Reg' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</a>);</td></tr>
<tr><th id="4536">4536</th><td>  <b>if</b> (!<a class="local col6 ref" href="#6526MI" title='MI' data-ref="6526MI" data-ref-filename="6526MI">MI</a>)</td></tr>
<tr><th id="4537">4537</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4538">4538</th><td></td></tr>
<tr><th id="4539">4539</th><td>  <i>// Check if the correct load instruction has been emitted - SelectionDAG might</i></td></tr>
<tr><th id="4540">4540</th><td><i>  // have emitted a zero-extending load, but we need a sign-extending load.</i></td></tr>
<tr><th id="4541">4541</th><td>  <em>bool</em> <dfn class="local col7 decl" id="6527IsZExt" title='IsZExt' data-type='bool' data-ref="6527IsZExt" data-ref-filename="6527IsZExt">IsZExt</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col1 ref" href="#6521I" title='I' data-ref="6521I" data-ref-filename="6521I">I</a>);</td></tr>
<tr><th id="4542">4542</th><td>  <em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="6528LoadMI" title='LoadMI' data-type='const llvm::MachineInstr *' data-ref="6528LoadMI" data-ref-filename="6528LoadMI">LoadMI</dfn> = <a class="local col6 ref" href="#6526MI" title='MI' data-ref="6526MI" data-ref-filename="6526MI">MI</a>;</td></tr>
<tr><th id="4543">4543</th><td>  <b>if</b> (<a class="local col8 ref" href="#6528LoadMI" title='LoadMI' data-ref="6528LoadMI" data-ref-filename="6528LoadMI">LoadMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a> &amp;&amp;</td></tr>
<tr><th id="4544">4544</th><td>      <a class="local col8 ref" href="#6528LoadMI" title='LoadMI' data-ref="6528LoadMI" data-ref-filename="6528LoadMI">LoadMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>) {</td></tr>
<tr><th id="4545">4545</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="6529LoadReg" title='LoadReg' data-type='llvm::Register' data-ref="6529LoadReg" data-ref-filename="6529LoadReg">LoadReg</dfn> = <a class="local col6 ref" href="#6526MI" title='MI' data-ref="6526MI" data-ref-filename="6526MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4546">4546</th><td>    <a class="local col8 ref" href="#6528LoadMI" title='LoadMI' data-ref="6528LoadMI" data-ref-filename="6528LoadMI">LoadMI</a> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#6529LoadReg" title='LoadReg' data-ref="6529LoadReg" data-ref-filename="6529LoadReg">LoadReg</a>);</td></tr>
<tr><th id="4547">4547</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LoadMI &amp;&amp; <q>"Expected valid instruction"</q>);</td></tr>
<tr><th id="4548">4548</th><td>  }</td></tr>
<tr><th id="4549">4549</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#6527IsZExt" title='IsZExt' data-ref="6527IsZExt" data-ref-filename="6527IsZExt">IsZExt</a> &amp;&amp; <a class="tu ref fn" href="#_ZL10isZExtLoadPKN4llvm12MachineInstrE" title='isZExtLoad' data-use='c' data-ref="_ZL10isZExtLoadPKN4llvm12MachineInstrE" data-ref-filename="_ZL10isZExtLoadPKN4llvm12MachineInstrE">isZExtLoad</a>(<a class="local col8 ref" href="#6528LoadMI" title='LoadMI' data-ref="6528LoadMI" data-ref-filename="6528LoadMI">LoadMI</a>)) &amp;&amp; !(!<a class="local col7 ref" href="#6527IsZExt" title='IsZExt' data-ref="6527IsZExt" data-ref-filename="6527IsZExt">IsZExt</a> &amp;&amp; <a class="tu ref fn" href="#_ZL10isSExtLoadPKN4llvm12MachineInstrE" title='isSExtLoad' data-use='c' data-ref="_ZL10isSExtLoadPKN4llvm12MachineInstrE" data-ref-filename="_ZL10isSExtLoadPKN4llvm12MachineInstrE">isSExtLoad</a>(<a class="local col8 ref" href="#6528LoadMI" title='LoadMI' data-ref="6528LoadMI" data-ref-filename="6528LoadMI">LoadMI</a>)))</td></tr>
<tr><th id="4550">4550</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4551">4551</th><td></td></tr>
<tr><th id="4552">4552</th><td>  <i>// Nothing to be done.</i></td></tr>
<tr><th id="4553">4553</th><td>  <b>if</b> (<a class="local col2 ref" href="#6522RetVT" title='RetVT' data-ref="6522RetVT" data-ref-filename="6522RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> || <a class="local col3 ref" href="#6523SrcVT" title='SrcVT' data-ref="6523SrcVT" data-ref-filename="6523SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTgtERKS0_" title='llvm::MVT::operator&gt;' data-ref="_ZNK4llvm3MVTgtERKS0_" data-ref-filename="_ZNK4llvm3MVTgtERKS0_">&gt;</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) {</td></tr>
<tr><th id="4554">4554</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col1 ref" href="#6521I" title='I' data-ref="6521I" data-ref-filename="6521I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6525Reg" title='Reg' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</a>);</td></tr>
<tr><th id="4555">4555</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4556">4556</th><td>  }</td></tr>
<tr><th id="4557">4557</th><td></td></tr>
<tr><th id="4558">4558</th><td>  <b>if</b> (<a class="local col7 ref" href="#6527IsZExt" title='IsZExt' data-ref="6527IsZExt" data-ref-filename="6527IsZExt">IsZExt</a>) {</td></tr>
<tr><th id="4559">4559</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="6530Reg64" title='Reg64' data-type='unsigned int' data-ref="6530Reg64" data-ref-filename="6530Reg64">Reg64</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="4560">4560</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4561">4561</th><td>            <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6530Reg64" title='Reg64' data-ref="6530Reg64" data-ref-filename="6530Reg64">Reg64</a>)</td></tr>
<tr><th id="4562">4562</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4563">4563</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6525Reg" title='Reg' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="4564">4564</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="4565">4565</th><td>    <a class="local col5 ref" href="#6525Reg" title='Reg' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</a> = <a class="local col0 ref" href="#6530Reg64" title='Reg64' data-ref="6530Reg64" data-ref-filename="6530Reg64">Reg64</a>;</td></tr>
<tr><th id="4566">4566</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4567">4567</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI-&gt;getOpcode() == TargetOpcode::COPY &amp;&amp;</td></tr>
<tr><th id="4568">4568</th><td>            MI-&gt;getOperand(<var>1</var>).getSubReg() == AArch64::sub_32) &amp;&amp;</td></tr>
<tr><th id="4569">4569</th><td>           <q>"Expected copy instruction"</q>);</td></tr>
<tr><th id="4570">4570</th><td>    <a class="local col5 ref" href="#6525Reg" title='Reg' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#6526MI" title='MI' data-ref="6526MI" data-ref-filename="6526MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4571">4571</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="6531I" title='I' data-type='MachineBasicBlock::iterator' data-ref="6531I" data-ref-filename="6531I">I</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col6 ref" href="#6526MI" title='MI' data-ref="6526MI" data-ref-filename="6526MI">MI</a>);</td></tr>
<tr><th id="4572">4572</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::FastISel::removeDeadCode' data-ref="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" data-ref-filename="_ZN4llvm8FastISel14removeDeadCodeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">removeDeadCode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#6531I" title='I' data-ref="6531I" data-ref-filename="6531I">I</a>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#6531I" title='I' data-ref="6531I" data-ref-filename="6531I">I</a>));</td></tr>
<tr><th id="4573">4573</th><td>  }</td></tr>
<tr><th id="4574">4574</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col1 ref" href="#6521I" title='I' data-ref="6521I" data-ref-filename="6521I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6525Reg" title='Reg' data-ref="6525Reg" data-ref-filename="6525Reg">Reg</a>);</td></tr>
<tr><th id="4575">4575</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4576">4576</th><td>}</td></tr>
<tr><th id="4577">4577</th><td></td></tr>
<tr><th id="4578">4578</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectIntExt' data-type='bool (anonymous namespace)::AArch64FastISel::selectIntExt(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE">selectIntExt</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="6532I" title='I' data-type='const llvm::Instruction *' data-ref="6532I" data-ref-filename="6532I">I</dfn>) {</td></tr>
<tr><th id="4579">4579</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((isa&lt;ZExtInst&gt;(I) || isa&lt;SExtInst&gt;(I)) &amp;&amp;</td></tr>
<tr><th id="4580">4580</th><td>         <q>"Unexpected integer extend instruction."</q>);</td></tr>
<tr><th id="4581">4581</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col3 decl" id="6533RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6533RetVT" data-ref-filename="6533RetVT">RetVT</dfn>;</td></tr>
<tr><th id="4582">4582</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col4 decl" id="6534SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6534SrcVT" data-ref-filename="6534SrcVT">SrcVT</dfn>;</td></tr>
<tr><th id="4583">4583</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col3 ref" href="#6533RetVT" title='RetVT' data-ref="6533RetVT" data-ref-filename="6533RetVT">RetVT</a></span>))</td></tr>
<tr><th id="4584">4584</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4585">4585</th><td></td></tr>
<tr><th id="4586">4586</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col4 ref" href="#6534SrcVT" title='SrcVT' data-ref="6534SrcVT" data-ref-filename="6534SrcVT">SrcVT</a></span>))</td></tr>
<tr><th id="4587">4587</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4588">4588</th><td></td></tr>
<tr><th id="4589">4589</th><td>  <i>// Try to optimize already sign-/zero-extended values from load instructions.</i></td></tr>
<tr><th id="4590">4590</th><td>  <b>if</b> (<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_" title='(anonymous namespace)::AArch64FastISel::optimizeIntExtLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel18optimizeIntExtLoadEPKN4llvm11InstructionENS1_3MVTES5_">optimizeIntExtLoad</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6533RetVT" title='RetVT' data-ref="6533RetVT" data-ref-filename="6533RetVT">RetVT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6534SrcVT" title='SrcVT' data-ref="6534SrcVT" data-ref-filename="6534SrcVT">SrcVT</a>))</td></tr>
<tr><th id="4591">4591</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4592">4592</th><td></td></tr>
<tr><th id="4593">4593</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6535SrcReg" title='SrcReg' data-type='unsigned int' data-ref="6535SrcReg" data-ref-filename="6535SrcReg">SrcReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4594">4594</th><td>  <b>if</b> (!<a class="local col5 ref" href="#6535SrcReg" title='SrcReg' data-ref="6535SrcReg" data-ref-filename="6535SrcReg">SrcReg</a>)</td></tr>
<tr><th id="4595">4595</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4596">4596</th><td>  <em>bool</em> <dfn class="local col6 decl" id="6536SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="6536SrcIsKill" data-ref-filename="6536SrcIsKill">SrcIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4597">4597</th><td></td></tr>
<tr><th id="4598">4598</th><td>  <i>// Try to optimize already sign-/zero-extended values from function arguments.</i></td></tr>
<tr><th id="4599">4599</th><td>  <em>bool</em> <dfn class="local col7 decl" id="6537IsZExt" title='IsZExt' data-type='bool' data-ref="6537IsZExt" data-ref-filename="6537IsZExt">IsZExt</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>);</td></tr>
<tr><th id="4600">4600</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col8 decl" id="6538Arg" title='Arg' data-type='const llvm::Argument *' data-ref="6538Arg" data-ref-filename="6538Arg"><a class="local col8 ref" href="#6538Arg" title='Arg' data-ref="6538Arg" data-ref-filename="6538Arg">Arg</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Argument.h.html#llvm::Argument" title='llvm::Argument' data-ref="llvm::Argument" data-ref-filename="llvm..Argument">Argument</a>&gt;(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>))) {</td></tr>
<tr><th id="4601">4601</th><td>    <b>if</b> ((<a class="local col7 ref" href="#6537IsZExt" title='IsZExt' data-ref="6537IsZExt" data-ref-filename="6537IsZExt">IsZExt</a> &amp;&amp; <a class="local col8 ref" href="#6538Arg" title='Arg' data-ref="6538Arg" data-ref-filename="6538Arg">Arg</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument11hasZExtAttrEv" title='llvm::Argument::hasZExtAttr' data-ref="_ZNK4llvm8Argument11hasZExtAttrEv" data-ref-filename="_ZNK4llvm8Argument11hasZExtAttrEv">hasZExtAttr</a>()) || (!<a class="local col7 ref" href="#6537IsZExt" title='IsZExt' data-ref="6537IsZExt" data-ref-filename="6537IsZExt">IsZExt</a> &amp;&amp; <a class="local col8 ref" href="#6538Arg" title='Arg' data-ref="6538Arg" data-ref-filename="6538Arg">Arg</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Argument.h.html#_ZNK4llvm8Argument11hasSExtAttrEv" title='llvm::Argument::hasSExtAttr' data-ref="_ZNK4llvm8Argument11hasSExtAttrEv" data-ref-filename="_ZNK4llvm8Argument11hasSExtAttrEv">hasSExtAttr</a>())) {</td></tr>
<tr><th id="4602">4602</th><td>      <b>if</b> (<a class="local col3 ref" href="#6533RetVT" title='RetVT' data-ref="6533RetVT" data-ref-filename="6533RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> &amp;&amp; <a class="local col4 ref" href="#6534SrcVT" title='SrcVT' data-ref="6534SrcVT" data-ref-filename="6534SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4603">4603</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="6539ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6539ResultReg" data-ref-filename="6539ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>);</td></tr>
<tr><th id="4604">4604</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>,</td></tr>
<tr><th id="4605">4605</th><td>                <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBREG_TO_REG" title='llvm::AArch64::SUBREG_TO_REG' data-ref="llvm::AArch64::SUBREG_TO_REG" data-ref-filename="llvm..AArch64..SUBREG_TO_REG">SUBREG_TO_REG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6539ResultReg" title='ResultReg' data-ref="6539ResultReg" data-ref-filename="6539ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4606">4606</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="4607">4607</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6535SrcReg" title='SrcReg' data-ref="6535SrcReg" data-ref-filename="6535SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#6536SrcIsKill" title='SrcIsKill' data-ref="6536SrcIsKill" data-ref-filename="6536SrcIsKill">SrcIsKill</a>))</td></tr>
<tr><th id="4608">4608</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::sub_32" title='llvm::AArch64::sub_32' data-ref="llvm::AArch64::sub_32" data-ref-filename="llvm..AArch64..sub_32">sub_32</a>);</td></tr>
<tr><th id="4609">4609</th><td>        <a class="local col5 ref" href="#6535SrcReg" title='SrcReg' data-ref="6535SrcReg" data-ref-filename="6535SrcReg">SrcReg</a> = <a class="local col9 ref" href="#6539ResultReg" title='ResultReg' data-ref="6539ResultReg" data-ref-filename="6539ResultReg">ResultReg</a>;</td></tr>
<tr><th id="4610">4610</th><td>      }</td></tr>
<tr><th id="4611">4611</th><td>      <i>// Conservatively clear all kill flags from all uses, because we are</i></td></tr>
<tr><th id="4612">4612</th><td><i>      // replacing a sign-/zero-extend instruction at IR level with a nop at MI</i></td></tr>
<tr><th id="4613">4613</th><td><i>      // level. The result of the instruction at IR level might have been</i></td></tr>
<tr><th id="4614">4614</th><td><i>      // trivially dead, which is now not longer true.</i></td></tr>
<tr><th id="4615">4615</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="6540UseReg" title='UseReg' data-type='unsigned int' data-ref="6540UseReg" data-ref-filename="6540UseReg">UseReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" title='llvm::FastISel::lookUpRegForValue' data-ref="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel17lookUpRegForValueEPKNS_5ValueE">lookUpRegForValue</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>);</td></tr>
<tr><th id="4616">4616</th><td>      <b>if</b> (<a class="local col0 ref" href="#6540UseReg" title='UseReg' data-ref="6540UseReg" data-ref-filename="6540UseReg">UseReg</a>)</td></tr>
<tr><th id="4617">4617</th><td>        <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MRI" title='llvm::FastISel::MRI' data-ref="llvm::FastISel::MRI" data-ref-filename="llvm..FastISel..MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6540UseReg" title='UseReg' data-ref="6540UseReg" data-ref-filename="6540UseReg">UseReg</a>);</td></tr>
<tr><th id="4618">4618</th><td></td></tr>
<tr><th id="4619">4619</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6535SrcReg" title='SrcReg' data-ref="6535SrcReg" data-ref-filename="6535SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4620">4620</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4621">4621</th><td>    }</td></tr>
<tr><th id="4622">4622</th><td>  }</td></tr>
<tr><th id="4623">4623</th><td></td></tr>
<tr><th id="4624">4624</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6541ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6541ResultReg" data-ref-filename="6541ResultReg">ResultReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col4 ref" href="#6534SrcVT" title='SrcVT' data-ref="6534SrcVT" data-ref-filename="6534SrcVT">SrcVT</a>, <a class="local col5 ref" href="#6535SrcReg" title='SrcReg' data-ref="6535SrcReg" data-ref-filename="6535SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6533RetVT" title='RetVT' data-ref="6533RetVT" data-ref-filename="6533RetVT">RetVT</a>, <a class="local col7 ref" href="#6537IsZExt" title='IsZExt' data-ref="6537IsZExt" data-ref-filename="6537IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4625">4625</th><td>  <b>if</b> (!<a class="local col1 ref" href="#6541ResultReg" title='ResultReg' data-ref="6541ResultReg" data-ref-filename="6541ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4626">4626</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4627">4627</th><td></td></tr>
<tr><th id="4628">4628</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col2 ref" href="#6532I" title='I' data-ref="6532I" data-ref-filename="6532I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6541ResultReg" title='ResultReg' data-ref="6541ResultReg" data-ref-filename="6541ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4629">4629</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4630">4630</th><td>}</td></tr>
<tr><th id="4631">4631</th><td></td></tr>
<tr><th id="4632">4632</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" title='(anonymous namespace)::AArch64FastISel::selectRem' data-type='bool (anonymous namespace)::AArch64FastISel::selectRem(const llvm::Instruction * I, unsigned int ISDOpcode)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj">selectRem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="6542I" title='I' data-type='const llvm::Instruction *' data-ref="6542I" data-ref-filename="6542I">I</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="6543ISDOpcode" title='ISDOpcode' data-type='unsigned int' data-ref="6543ISDOpcode" data-ref-filename="6543ISDOpcode">ISDOpcode</dfn>) {</td></tr>
<tr><th id="4633">4633</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="6544DestEVT" title='DestEVT' data-type='llvm::EVT' data-ref="6544DestEVT" data-ref-filename="6544DestEVT">DestEVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" title='llvm::TargetLoweringBase::getValueType' data-ref="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getValueTypeERKNS_10DataLayoutEPNS_4TypeEb">getValueType</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <a class="local col2 ref" href="#6542I" title='I' data-ref="6542I" data-ref-filename="6542I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <b>true</b>);</td></tr>
<tr><th id="4634">4634</th><td>  <b>if</b> (!<a class="local col4 ref" href="#6544DestEVT" title='DestEVT' data-ref="6544DestEVT" data-ref-filename="6544DestEVT">DestEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT8isSimpleEv" title='llvm::EVT::isSimple' data-ref="_ZNK4llvm3EVT8isSimpleEv" data-ref-filename="_ZNK4llvm3EVT8isSimpleEv">isSimple</a>())</td></tr>
<tr><th id="4635">4635</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4636">4636</th><td></td></tr>
<tr><th id="4637">4637</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="6545DestVT" title='DestVT' data-type='llvm::MVT' data-ref="6545DestVT" data-ref-filename="6545DestVT">DestVT</dfn> = <a class="local col4 ref" href="#6544DestEVT" title='DestEVT' data-ref="6544DestEVT" data-ref-filename="6544DestEVT">DestEVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>();</td></tr>
<tr><th id="4638">4638</th><td>  <b>if</b> (<a class="local col5 ref" href="#6545DestVT" title='DestVT' data-ref="6545DestVT" data-ref-filename="6545DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> &amp;&amp; <a class="local col5 ref" href="#6545DestVT" title='DestVT' data-ref="6545DestVT" data-ref-filename="6545DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>)</td></tr>
<tr><th id="4639">4639</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4640">4640</th><td></td></tr>
<tr><th id="4641">4641</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6546DivOpc" title='DivOpc' data-type='unsigned int' data-ref="6546DivOpc" data-ref-filename="6546DivOpc">DivOpc</dfn>;</td></tr>
<tr><th id="4642">4642</th><td>  <em>bool</em> <dfn class="local col7 decl" id="6547Is64bit" title='Is64bit' data-type='bool' data-ref="6547Is64bit" data-ref-filename="6547Is64bit">Is64bit</dfn> = (<a class="local col5 ref" href="#6545DestVT" title='DestVT' data-ref="6545DestVT" data-ref-filename="6545DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>);</td></tr>
<tr><th id="4643">4643</th><td>  <b>switch</b> (<a class="local col3 ref" href="#6543ISDOpcode" title='ISDOpcode' data-ref="6543ISDOpcode" data-ref-filename="6543ISDOpcode">ISDOpcode</a>) {</td></tr>
<tr><th id="4644">4644</th><td>  <b>default</b>:</td></tr>
<tr><th id="4645">4645</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4646">4646</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SREM" title='llvm::ISD::SREM' data-ref="llvm::ISD::SREM" data-ref-filename="llvm..ISD..SREM">SREM</a>:</td></tr>
<tr><th id="4647">4647</th><td>    <a class="local col6 ref" href="#6546DivOpc" title='DivOpc' data-ref="6546DivOpc" data-ref-filename="6546DivOpc">DivOpc</a> = <a class="local col7 ref" href="#6547Is64bit" title='Is64bit' data-ref="6547Is64bit" data-ref-filename="6547Is64bit">Is64bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SDIVXr" title='llvm::AArch64::SDIVXr' data-ref="llvm::AArch64::SDIVXr" data-ref-filename="llvm..AArch64..SDIVXr">SDIVXr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SDIVWr" title='llvm::AArch64::SDIVWr' data-ref="llvm::AArch64::SDIVWr" data-ref-filename="llvm..AArch64..SDIVWr">SDIVWr</a>;</td></tr>
<tr><th id="4648">4648</th><td>    <b>break</b>;</td></tr>
<tr><th id="4649">4649</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UREM" title='llvm::ISD::UREM' data-ref="llvm::ISD::UREM" data-ref-filename="llvm..ISD..UREM">UREM</a>:</td></tr>
<tr><th id="4650">4650</th><td>    <a class="local col6 ref" href="#6546DivOpc" title='DivOpc' data-ref="6546DivOpc" data-ref-filename="6546DivOpc">DivOpc</a> = <a class="local col7 ref" href="#6547Is64bit" title='Is64bit' data-ref="6547Is64bit" data-ref-filename="6547Is64bit">Is64bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UDIVXr" title='llvm::AArch64::UDIVXr' data-ref="llvm::AArch64::UDIVXr" data-ref-filename="llvm..AArch64..UDIVXr">UDIVXr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::UDIVWr" title='llvm::AArch64::UDIVWr' data-ref="llvm::AArch64::UDIVWr" data-ref-filename="llvm..AArch64..UDIVWr">UDIVWr</a>;</td></tr>
<tr><th id="4651">4651</th><td>    <b>break</b>;</td></tr>
<tr><th id="4652">4652</th><td>  }</td></tr>
<tr><th id="4653">4653</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="6548MSubOpc" title='MSubOpc' data-type='unsigned int' data-ref="6548MSubOpc" data-ref-filename="6548MSubOpc">MSubOpc</dfn> = <a class="local col7 ref" href="#6547Is64bit" title='Is64bit' data-ref="6547Is64bit" data-ref-filename="6547Is64bit">Is64bit</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MSUBXrrr" title='llvm::AArch64::MSUBXrrr' data-ref="llvm::AArch64::MSUBXrrr" data-ref-filename="llvm..AArch64..MSUBXrrr">MSUBXrrr</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::MSUBWrrr" title='llvm::AArch64::MSUBWrrr' data-ref="llvm::AArch64::MSUBWrrr" data-ref-filename="llvm..AArch64..MSUBWrrr">MSUBWrrr</a>;</td></tr>
<tr><th id="4654">4654</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6549Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="6549Src0Reg" data-ref-filename="6549Src0Reg">Src0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#6542I" title='I' data-ref="6542I" data-ref-filename="6542I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4655">4655</th><td>  <b>if</b> (!<a class="local col9 ref" href="#6549Src0Reg" title='Src0Reg' data-ref="6549Src0Reg" data-ref-filename="6549Src0Reg">Src0Reg</a>)</td></tr>
<tr><th id="4656">4656</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4657">4657</th><td>  <em>bool</em> <dfn class="local col0 decl" id="6550Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="6550Src0IsKill" data-ref-filename="6550Src0IsKill">Src0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#6542I" title='I' data-ref="6542I" data-ref-filename="6542I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4658">4658</th><td></td></tr>
<tr><th id="4659">4659</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6551Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="6551Src1Reg" data-ref-filename="6551Src1Reg">Src1Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#6542I" title='I' data-ref="6542I" data-ref-filename="6542I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4660">4660</th><td>  <b>if</b> (!<a class="local col1 ref" href="#6551Src1Reg" title='Src1Reg' data-ref="6551Src1Reg" data-ref-filename="6551Src1Reg">Src1Reg</a>)</td></tr>
<tr><th id="4661">4661</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4662">4662</th><td>  <em>bool</em> <dfn class="local col2 decl" id="6552Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="6552Src1IsKill" data-ref-filename="6552Src1IsKill">Src1IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#6542I" title='I' data-ref="6542I" data-ref-filename="6542I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4663">4663</th><td></td></tr>
<tr><th id="4664">4664</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="6553RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6553RC" data-ref-filename="6553RC">RC</dfn> =</td></tr>
<tr><th id="4665">4665</th><td>      (<a class="local col5 ref" href="#6545DestVT" title='DestVT' data-ref="6545DestVT" data-ref-filename="6545DestVT">DestVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a> : &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4666">4666</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6554QuotReg" title='QuotReg' data-type='unsigned int' data-ref="6554QuotReg" data-ref-filename="6554QuotReg">QuotReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" title='llvm::FastISel::fastEmitInst_rr' data-ref="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb" data-ref-filename="_ZN4llvm8FastISel15fastEmitInst_rrEjPKNS_19TargetRegisterClassEjbjb">fastEmitInst_rr</a>(<a class="local col6 ref" href="#6546DivOpc" title='DivOpc' data-ref="6546DivOpc" data-ref-filename="6546DivOpc">DivOpc</a>, <a class="local col3 ref" href="#6553RC" title='RC' data-ref="6553RC" data-ref-filename="6553RC">RC</a>, <a class="local col9 ref" href="#6549Src0Reg" title='Src0Reg' data-ref="6549Src0Reg" data-ref-filename="6549Src0Reg">Src0Reg</a>, <i>/*IsKill=*/</i><b>false</b>,</td></tr>
<tr><th id="4667">4667</th><td>                                     <a class="local col1 ref" href="#6551Src1Reg" title='Src1Reg' data-ref="6551Src1Reg" data-ref-filename="6551Src1Reg">Src1Reg</a>, <i>/*IsKill=*/</i><b>false</b>);</td></tr>
<tr><th id="4668">4668</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(QuotReg &amp;&amp; <q>"Unexpected DIV instruction emission failure."</q>);</td></tr>
<tr><th id="4669">4669</th><td>  <i>// The remainder is computed as numerator - (quotient * denominator) using the</i></td></tr>
<tr><th id="4670">4670</th><td><i>  // MSUB instruction.</i></td></tr>
<tr><th id="4671">4671</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6555ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6555ResultReg" data-ref-filename="6555ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" title='llvm::FastISel::fastEmitInst_rrr' data-ref="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rrrEjPKNS_19TargetRegisterClassEjbjbjb">fastEmitInst_rrr</a>(<a class="local col8 ref" href="#6548MSubOpc" title='MSubOpc' data-ref="6548MSubOpc" data-ref-filename="6548MSubOpc">MSubOpc</a>, <a class="local col3 ref" href="#6553RC" title='RC' data-ref="6553RC" data-ref-filename="6553RC">RC</a>, <a class="local col4 ref" href="#6554QuotReg" title='QuotReg' data-ref="6554QuotReg" data-ref-filename="6554QuotReg">QuotReg</a>, <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="4672">4672</th><td>                                        <a class="local col1 ref" href="#6551Src1Reg" title='Src1Reg' data-ref="6551Src1Reg" data-ref-filename="6551Src1Reg">Src1Reg</a>, <a class="local col2 ref" href="#6552Src1IsKill" title='Src1IsKill' data-ref="6552Src1IsKill" data-ref-filename="6552Src1IsKill">Src1IsKill</a>, <a class="local col9 ref" href="#6549Src0Reg" title='Src0Reg' data-ref="6549Src0Reg" data-ref-filename="6549Src0Reg">Src0Reg</a>,</td></tr>
<tr><th id="4673">4673</th><td>                                        <a class="local col0 ref" href="#6550Src0IsKill" title='Src0IsKill' data-ref="6550Src0IsKill" data-ref-filename="6550Src0IsKill">Src0IsKill</a>);</td></tr>
<tr><th id="4674">4674</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col2 ref" href="#6542I" title='I' data-ref="6542I" data-ref-filename="6542I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6555ResultReg" title='ResultReg' data-ref="6555ResultReg" data-ref-filename="6555ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4675">4675</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4676">4676</th><td>}</td></tr>
<tr><th id="4677">4677</th><td></td></tr>
<tr><th id="4678">4678</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectMul' data-type='bool (anonymous namespace)::AArch64FastISel::selectMul(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE">selectMul</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col6 decl" id="6556I" title='I' data-type='const llvm::Instruction *' data-ref="6556I" data-ref-filename="6556I">I</dfn>) {</td></tr>
<tr><th id="4679">4679</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col7 decl" id="6557VT" title='VT' data-type='llvm::MVT' data-ref="6557VT" data-ref-filename="6557VT">VT</dfn>;</td></tr>
<tr><th id="4680">4680</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col7 ref" href="#6557VT" title='VT' data-ref="6557VT" data-ref-filename="6557VT">VT</a></span>, <i>/*IsVectorAllowed=*/</i><b>true</b>))</td></tr>
<tr><th id="4681">4681</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4682">4682</th><td></td></tr>
<tr><th id="4683">4683</th><td>  <b>if</b> (<a class="local col7 ref" href="#6557VT" title='VT' data-ref="6557VT" data-ref-filename="6557VT">VT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="4684">4684</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" title='llvm::FastISel::selectBinaryOp' data-ref="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj">selectBinaryOp</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::MUL" title='llvm::ISD::MUL' data-ref="llvm::ISD::MUL" data-ref-filename="llvm..ISD..MUL">MUL</a>);</td></tr>
<tr><th id="4685">4685</th><td></td></tr>
<tr><th id="4686">4686</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col8 decl" id="6558Src0" title='Src0' data-type='const llvm::Value *' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</dfn> = <a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4687">4687</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col9 decl" id="6559Src1" title='Src1' data-type='const llvm::Value *' data-ref="6559Src1" data-ref-filename="6559Src1">Src1</dfn> = <a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4688">4688</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col0 decl" id="6560C" title='C' data-type='const llvm::ConstantInt *' data-ref="6560C" data-ref-filename="6560C"><a class="local col0 ref" href="#6560C" title='C' data-ref="6560C" data-ref-filename="6560C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a>))</td></tr>
<tr><th id="4689">4689</th><td>    <b>if</b> (<a class="local col0 ref" href="#6560C" title='C' data-ref="6560C" data-ref-filename="6560C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>())</td></tr>
<tr><th id="4690">4690</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a></span>, <span class='refarg'><a class="local col9 ref" href="#6559Src1" title='Src1' data-ref="6559Src1" data-ref-filename="6559Src1">Src1</a></span>);</td></tr>
<tr><th id="4691">4691</th><td></td></tr>
<tr><th id="4692">4692</th><td>  <i>// Try to simplify to a shift instruction.</i></td></tr>
<tr><th id="4693">4693</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col1 decl" id="6561C" title='C' data-type='const llvm::ConstantInt *' data-ref="6561C" data-ref-filename="6561C"><a class="local col1 ref" href="#6561C" title='C' data-ref="6561C" data-ref-filename="6561C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col9 ref" href="#6559Src1" title='Src1' data-ref="6559Src1" data-ref-filename="6559Src1">Src1</a>))</td></tr>
<tr><th id="4694">4694</th><td>    <b>if</b> (<a class="local col1 ref" href="#6561C" title='C' data-ref="6561C" data-ref-filename="6561C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()) {</td></tr>
<tr><th id="4695">4695</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="6562ShiftVal" title='ShiftVal' data-type='uint64_t' data-ref="6562ShiftVal" data-ref-filename="6562ShiftVal">ShiftVal</dfn> = <a class="local col1 ref" href="#6561C" title='C' data-ref="6561C" data-ref-filename="6561C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>().<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt8logBase2Ev" title='llvm::APInt::logBase2' data-ref="_ZNK4llvm5APInt8logBase2Ev" data-ref-filename="_ZNK4llvm5APInt8logBase2Ev">logBase2</a>();</td></tr>
<tr><th id="4696">4696</th><td>      <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col3 decl" id="6563SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6563SrcVT" data-ref-filename="6563SrcVT">SrcVT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6557VT" title='VT' data-ref="6557VT" data-ref-filename="6557VT">VT</a>;</td></tr>
<tr><th id="4697">4697</th><td>      <em>bool</em> <dfn class="local col4 decl" id="6564IsZExt" title='IsZExt' data-type='bool' data-ref="6564IsZExt" data-ref-filename="6564IsZExt">IsZExt</dfn> = <b>true</b>;</td></tr>
<tr><th id="4698">4698</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="6565ZExt" title='ZExt' data-type='const llvm::ZExtInst *' data-ref="6565ZExt" data-ref-filename="6565ZExt"><a class="local col5 ref" href="#6565ZExt" title='ZExt' data-ref="6565ZExt" data-ref-filename="6565ZExt">ZExt</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a>)) {</td></tr>
<tr><th id="4699">4699</th><td>        <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col5 ref" href="#6565ZExt" title='ZExt' data-ref="6565ZExt" data-ref-filename="6565ZExt">ZExt</a>)) {</td></tr>
<tr><th id="4700">4700</th><td>          <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="6566VT" title='VT' data-type='llvm::MVT' data-ref="6566VT" data-ref-filename="6566VT">VT</dfn>;</td></tr>
<tr><th id="4701">4701</th><td>          <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col5 ref" href="#6565ZExt" title='ZExt' data-ref="6565ZExt" data-ref-filename="6565ZExt">ZExt</a>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col5 ref" href="#6565ZExt" title='ZExt' data-ref="6565ZExt" data-ref-filename="6565ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CastInst8getSrcTyEv" title='llvm::CastInst::getSrcTy' data-ref="_ZNK4llvm8CastInst8getSrcTyEv" data-ref-filename="_ZNK4llvm8CastInst8getSrcTyEv">getSrcTy</a>(), <span class='refarg'><a class="local col6 ref" href="#6566VT" title='VT' data-ref="6566VT" data-ref-filename="6566VT">VT</a></span>)) {</td></tr>
<tr><th id="4702">4702</th><td>            <a class="local col3 ref" href="#6563SrcVT" title='SrcVT' data-ref="6563SrcVT" data-ref-filename="6563SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_" data-ref-filename="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col6 ref" href="#6566VT" title='VT' data-ref="6566VT" data-ref-filename="6566VT">VT</a>;</td></tr>
<tr><th id="4703">4703</th><td>            <a class="local col4 ref" href="#6564IsZExt" title='IsZExt' data-ref="6564IsZExt" data-ref-filename="6564IsZExt">IsZExt</a> = <b>true</b>;</td></tr>
<tr><th id="4704">4704</th><td>            <a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a> = <a class="local col5 ref" href="#6565ZExt" title='ZExt' data-ref="6565ZExt" data-ref-filename="6565ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4705">4705</th><td>          }</td></tr>
<tr><th id="4706">4706</th><td>        }</td></tr>
<tr><th id="4707">4707</th><td>      } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="6567SExt" title='SExt' data-type='const llvm::SExtInst *' data-ref="6567SExt" data-ref-filename="6567SExt"><a class="local col7 ref" href="#6567SExt" title='SExt' data-ref="6567SExt" data-ref-filename="6567SExt">SExt</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SExtInst" title='llvm::SExtInst' data-ref="llvm::SExtInst" data-ref-filename="llvm..SExtInst">SExtInst</a>&gt;(<a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a>)) {</td></tr>
<tr><th id="4708">4708</th><td>        <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col7 ref" href="#6567SExt" title='SExt' data-ref="6567SExt" data-ref-filename="6567SExt">SExt</a>)) {</td></tr>
<tr><th id="4709">4709</th><td>          <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="6568VT" title='VT' data-type='llvm::MVT' data-ref="6568VT" data-ref-filename="6568VT">VT</dfn>;</td></tr>
<tr><th id="4710">4710</th><td>          <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col7 ref" href="#6567SExt" title='SExt' data-ref="6567SExt" data-ref-filename="6567SExt">SExt</a>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col7 ref" href="#6567SExt" title='SExt' data-ref="6567SExt" data-ref-filename="6567SExt">SExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CastInst8getSrcTyEv" title='llvm::CastInst::getSrcTy' data-ref="_ZNK4llvm8CastInst8getSrcTyEv" data-ref-filename="_ZNK4llvm8CastInst8getSrcTyEv">getSrcTy</a>(), <span class='refarg'><a class="local col8 ref" href="#6568VT" title='VT' data-ref="6568VT" data-ref-filename="6568VT">VT</a></span>)) {</td></tr>
<tr><th id="4711">4711</th><td>            <a class="local col3 ref" href="#6563SrcVT" title='SrcVT' data-ref="6563SrcVT" data-ref-filename="6563SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_" data-ref-filename="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col8 ref" href="#6568VT" title='VT' data-ref="6568VT" data-ref-filename="6568VT">VT</a>;</td></tr>
<tr><th id="4712">4712</th><td>            <a class="local col4 ref" href="#6564IsZExt" title='IsZExt' data-ref="6564IsZExt" data-ref-filename="6564IsZExt">IsZExt</a> = <b>false</b>;</td></tr>
<tr><th id="4713">4713</th><td>            <a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a> = <a class="local col7 ref" href="#6567SExt" title='SExt' data-ref="6567SExt" data-ref-filename="6567SExt">SExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4714">4714</th><td>          }</td></tr>
<tr><th id="4715">4715</th><td>        }</td></tr>
<tr><th id="4716">4716</th><td>      }</td></tr>
<tr><th id="4717">4717</th><td></td></tr>
<tr><th id="4718">4718</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="6569Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="6569Src0Reg" data-ref-filename="6569Src0Reg">Src0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a>);</td></tr>
<tr><th id="4719">4719</th><td>      <b>if</b> (!<a class="local col9 ref" href="#6569Src0Reg" title='Src0Reg' data-ref="6569Src0Reg" data-ref-filename="6569Src0Reg">Src0Reg</a>)</td></tr>
<tr><th id="4720">4720</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4721">4721</th><td>      <em>bool</em> <dfn class="local col0 decl" id="6570Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="6570Src0IsKill" data-ref-filename="6570Src0IsKill">Src0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col8 ref" href="#6558Src0" title='Src0' data-ref="6558Src0" data-ref-filename="6558Src0">Src0</a>);</td></tr>
<tr><th id="4722">4722</th><td></td></tr>
<tr><th id="4723">4723</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="6571ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6571ResultReg" data-ref-filename="6571ResultReg">ResultReg</dfn> =</td></tr>
<tr><th id="4724">4724</th><td>          <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSL_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb">emitLSL_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6557VT" title='VT' data-ref="6557VT" data-ref-filename="6557VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6563SrcVT" title='SrcVT' data-ref="6563SrcVT" data-ref-filename="6563SrcVT">SrcVT</a>, <a class="local col9 ref" href="#6569Src0Reg" title='Src0Reg' data-ref="6569Src0Reg" data-ref-filename="6569Src0Reg">Src0Reg</a>, <a class="local col0 ref" href="#6570Src0IsKill" title='Src0IsKill' data-ref="6570Src0IsKill" data-ref-filename="6570Src0IsKill">Src0IsKill</a>, <a class="local col2 ref" href="#6562ShiftVal" title='ShiftVal' data-ref="6562ShiftVal" data-ref-filename="6562ShiftVal">ShiftVal</a>, <a class="local col4 ref" href="#6564IsZExt" title='IsZExt' data-ref="6564IsZExt" data-ref-filename="6564IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4725">4725</th><td></td></tr>
<tr><th id="4726">4726</th><td>      <b>if</b> (<a class="local col1 ref" href="#6571ResultReg" title='ResultReg' data-ref="6571ResultReg" data-ref-filename="6571ResultReg">ResultReg</a>) {</td></tr>
<tr><th id="4727">4727</th><td>        <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6571ResultReg" title='ResultReg' data-ref="6571ResultReg" data-ref-filename="6571ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4728">4728</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4729">4729</th><td>      }</td></tr>
<tr><th id="4730">4730</th><td>    }</td></tr>
<tr><th id="4731">4731</th><td></td></tr>
<tr><th id="4732">4732</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6572Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="6572Src0Reg" data-ref-filename="6572Src0Reg">Src0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4733">4733</th><td>  <b>if</b> (!<a class="local col2 ref" href="#6572Src0Reg" title='Src0Reg' data-ref="6572Src0Reg" data-ref-filename="6572Src0Reg">Src0Reg</a>)</td></tr>
<tr><th id="4734">4734</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4735">4735</th><td>  <em>bool</em> <dfn class="local col3 decl" id="6573Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="6573Src0IsKill" data-ref-filename="6573Src0IsKill">Src0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4736">4736</th><td></td></tr>
<tr><th id="4737">4737</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6574Src1Reg" title='Src1Reg' data-type='unsigned int' data-ref="6574Src1Reg" data-ref-filename="6574Src1Reg">Src1Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4738">4738</th><td>  <b>if</b> (!<a class="local col4 ref" href="#6574Src1Reg" title='Src1Reg' data-ref="6574Src1Reg" data-ref-filename="6574Src1Reg">Src1Reg</a>)</td></tr>
<tr><th id="4739">4739</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4740">4740</th><td>  <em>bool</em> <dfn class="local col5 decl" id="6575Src1IsKill" title='Src1IsKill' data-type='bool' data-ref="6575Src1IsKill" data-ref-filename="6575Src1IsKill">Src1IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4741">4741</th><td></td></tr>
<tr><th id="4742">4742</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6576ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6576ResultReg" data-ref-filename="6576ResultReg">ResultReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitMul_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb">emitMul_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col7 ref" href="#6557VT" title='VT' data-ref="6557VT" data-ref-filename="6557VT">VT</a>, <a class="local col2 ref" href="#6572Src0Reg" title='Src0Reg' data-ref="6572Src0Reg" data-ref-filename="6572Src0Reg">Src0Reg</a>, <a class="local col3 ref" href="#6573Src0IsKill" title='Src0IsKill' data-ref="6573Src0IsKill" data-ref-filename="6573Src0IsKill">Src0IsKill</a>, <a class="local col4 ref" href="#6574Src1Reg" title='Src1Reg' data-ref="6574Src1Reg" data-ref-filename="6574Src1Reg">Src1Reg</a>, <a class="local col5 ref" href="#6575Src1IsKill" title='Src1IsKill' data-ref="6575Src1IsKill" data-ref-filename="6575Src1IsKill">Src1IsKill</a>);</td></tr>
<tr><th id="4743">4743</th><td></td></tr>
<tr><th id="4744">4744</th><td>  <b>if</b> (!<a class="local col6 ref" href="#6576ResultReg" title='ResultReg' data-ref="6576ResultReg" data-ref-filename="6576ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4745">4745</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4746">4746</th><td></td></tr>
<tr><th id="4747">4747</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col6 ref" href="#6556I" title='I' data-ref="6556I" data-ref-filename="6556I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6576ResultReg" title='ResultReg' data-ref="6576ResultReg" data-ref-filename="6576ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4748">4748</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4749">4749</th><td>}</td></tr>
<tr><th id="4750">4750</th><td></td></tr>
<tr><th id="4751">4751</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectShift' data-type='bool (anonymous namespace)::AArch64FastISel::selectShift(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE">selectShift</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col7 decl" id="6577I" title='I' data-type='const llvm::Instruction *' data-ref="6577I" data-ref-filename="6577I">I</dfn>) {</td></tr>
<tr><th id="4752">4752</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="6578RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</dfn>;</td></tr>
<tr><th id="4753">4753</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a></span>, <i>/*IsVectorAllowed=*/</i><b>true</b>))</td></tr>
<tr><th id="4754">4754</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4755">4755</th><td></td></tr>
<tr><th id="4756">4756</th><td>  <b>if</b> (<a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>.<a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVT8isVectorEv" title='llvm::MVT::isVector' data-ref="_ZNK4llvm3MVT8isVectorEv" data-ref-filename="_ZNK4llvm3MVT8isVectorEv">isVector</a>())</td></tr>
<tr><th id="4757">4757</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" title='llvm::FastISel::selectOperator' data-ref="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj">selectOperator</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>, <a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="4758">4758</th><td></td></tr>
<tr><th id="4759">4759</th><td>  <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col9 decl" id="6579C" title='C' data-type='const llvm::ConstantInt *' data-ref="6579C" data-ref-filename="6579C"><a class="local col9 ref" href="#6579C" title='C' data-ref="6579C" data-ref-filename="6579C">C</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>))) {</td></tr>
<tr><th id="4760">4760</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="6580ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6580ResultReg" data-ref-filename="6580ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="4761">4761</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="6581ShiftVal" title='ShiftVal' data-type='uint64_t' data-ref="6581ShiftVal" data-ref-filename="6581ShiftVal">ShiftVal</dfn> = <a class="local col9 ref" href="#6579C" title='C' data-ref="6579C" data-ref-filename="6579C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="4762">4762</th><td>    <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col2 decl" id="6582SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6582SrcVT" data-ref-filename="6582SrcVT">SrcVT</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>;</td></tr>
<tr><th id="4763">4763</th><td>    <em>bool</em> <dfn class="local col3 decl" id="6583IsZExt" title='IsZExt' data-type='bool' data-ref="6583IsZExt" data-ref-filename="6583IsZExt">IsZExt</dfn> = <a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>() != <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::AShr' data-ref="llvm::Instruction::AShr" data-ref-filename="llvm..Instruction..AShr">AShr</a>;</td></tr>
<tr><th id="4764">4764</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col4 decl" id="6584Op0" title='Op0' data-type='const llvm::Value *' data-ref="6584Op0" data-ref-filename="6584Op0">Op0</dfn> = <a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4765">4765</th><td>    <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="6585ZExt" title='ZExt' data-type='const llvm::ZExtInst *' data-ref="6585ZExt" data-ref-filename="6585ZExt"><a class="local col5 ref" href="#6585ZExt" title='ZExt' data-ref="6585ZExt" data-ref-filename="6585ZExt">ZExt</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::ZExtInst" title='llvm::ZExtInst' data-ref="llvm::ZExtInst" data-ref-filename="llvm..ZExtInst">ZExtInst</a>&gt;(<a class="local col4 ref" href="#6584Op0" title='Op0' data-ref="6584Op0" data-ref-filename="6584Op0">Op0</a>)) {</td></tr>
<tr><th id="4766">4766</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col5 ref" href="#6585ZExt" title='ZExt' data-ref="6585ZExt" data-ref-filename="6585ZExt">ZExt</a>)) {</td></tr>
<tr><th id="4767">4767</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col6 decl" id="6586TmpVT" title='TmpVT' data-type='llvm::MVT' data-ref="6586TmpVT" data-ref-filename="6586TmpVT">TmpVT</dfn>;</td></tr>
<tr><th id="4768">4768</th><td>        <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col5 ref" href="#6585ZExt" title='ZExt' data-ref="6585ZExt" data-ref-filename="6585ZExt">ZExt</a>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col5 ref" href="#6585ZExt" title='ZExt' data-ref="6585ZExt" data-ref-filename="6585ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CastInst8getSrcTyEv" title='llvm::CastInst::getSrcTy' data-ref="_ZNK4llvm8CastInst8getSrcTyEv" data-ref-filename="_ZNK4llvm8CastInst8getSrcTyEv">getSrcTy</a>(), <span class='refarg'><a class="local col6 ref" href="#6586TmpVT" title='TmpVT' data-ref="6586TmpVT" data-ref-filename="6586TmpVT">TmpVT</a></span>)) {</td></tr>
<tr><th id="4769">4769</th><td>          <a class="local col2 ref" href="#6582SrcVT" title='SrcVT' data-ref="6582SrcVT" data-ref-filename="6582SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_" data-ref-filename="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col6 ref" href="#6586TmpVT" title='TmpVT' data-ref="6586TmpVT" data-ref-filename="6586TmpVT">TmpVT</a>;</td></tr>
<tr><th id="4770">4770</th><td>          <a class="local col3 ref" href="#6583IsZExt" title='IsZExt' data-ref="6583IsZExt" data-ref-filename="6583IsZExt">IsZExt</a> = <b>true</b>;</td></tr>
<tr><th id="4771">4771</th><td>          <a class="local col4 ref" href="#6584Op0" title='Op0' data-ref="6584Op0" data-ref-filename="6584Op0">Op0</a> = <a class="local col5 ref" href="#6585ZExt" title='ZExt' data-ref="6585ZExt" data-ref-filename="6585ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4772">4772</th><td>        }</td></tr>
<tr><th id="4773">4773</th><td>      }</td></tr>
<tr><th id="4774">4774</th><td>    } <b>else</b> <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col7 decl" id="6587SExt" title='SExt' data-type='const llvm::SExtInst *' data-ref="6587SExt" data-ref-filename="6587SExt"><a class="local col7 ref" href="#6587SExt" title='SExt' data-ref="6587SExt" data-ref-filename="6587SExt">SExt</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::SExtInst" title='llvm::SExtInst' data-ref="llvm::SExtInst" data-ref-filename="llvm..SExtInst">SExtInst</a>&gt;(<a class="local col4 ref" href="#6584Op0" title='Op0' data-ref="6584Op0" data-ref-filename="6584Op0">Op0</a>)) {</td></tr>
<tr><th id="4775">4775</th><td>      <b>if</b> (!<a class="tu ref fn" href="#_ZL12isIntExtFreePKN4llvm11InstructionE" title='isIntExtFree' data-use='c' data-ref="_ZL12isIntExtFreePKN4llvm11InstructionE" data-ref-filename="_ZL12isIntExtFreePKN4llvm11InstructionE">isIntExtFree</a>(<a class="local col7 ref" href="#6587SExt" title='SExt' data-ref="6587SExt" data-ref-filename="6587SExt">SExt</a>)) {</td></tr>
<tr><th id="4776">4776</th><td>        <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="6588TmpVT" title='TmpVT' data-type='llvm::MVT' data-ref="6588TmpVT" data-ref-filename="6588TmpVT">TmpVT</dfn>;</td></tr>
<tr><th id="4777">4777</th><td>        <b>if</b> (<a class="tu member fn" href="#_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::isValueAvailable' data-use='c' data-ref="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE" data-ref-filename="_ZNK12_GLOBAL__N_115AArch64FastISel16isValueAvailableEPKN4llvm5ValueE">isValueAvailable</a>(<a class="local col7 ref" href="#6587SExt" title='SExt' data-ref="6587SExt" data-ref-filename="6587SExt">SExt</a>) &amp;&amp; <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" title='(anonymous namespace)::AArch64FastISel::isTypeSupported' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15isTypeSupportedEPN4llvm4TypeERNS1_3MVTEb">isTypeSupported</a>(<a class="local col7 ref" href="#6587SExt" title='SExt' data-ref="6587SExt" data-ref-filename="6587SExt">SExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#_ZNK4llvm8CastInst8getSrcTyEv" title='llvm::CastInst::getSrcTy' data-ref="_ZNK4llvm8CastInst8getSrcTyEv" data-ref-filename="_ZNK4llvm8CastInst8getSrcTyEv">getSrcTy</a>(), <span class='refarg'><a class="local col8 ref" href="#6588TmpVT" title='TmpVT' data-ref="6588TmpVT" data-ref-filename="6588TmpVT">TmpVT</a></span>)) {</td></tr>
<tr><th id="4778">4778</th><td>          <a class="local col2 ref" href="#6582SrcVT" title='SrcVT' data-ref="6582SrcVT" data-ref-filename="6582SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::operator=' data-ref="_ZN4llvm3MVTaSERKS0_" data-ref-filename="_ZN4llvm3MVTaSERKS0_">=</a> <a class="local col8 ref" href="#6588TmpVT" title='TmpVT' data-ref="6588TmpVT" data-ref-filename="6588TmpVT">TmpVT</a>;</td></tr>
<tr><th id="4779">4779</th><td>          <a class="local col3 ref" href="#6583IsZExt" title='IsZExt' data-ref="6583IsZExt" data-ref-filename="6583IsZExt">IsZExt</a> = <b>false</b>;</td></tr>
<tr><th id="4780">4780</th><td>          <a class="local col4 ref" href="#6584Op0" title='Op0' data-ref="6584Op0" data-ref-filename="6584Op0">Op0</a> = <a class="local col7 ref" href="#6587SExt" title='SExt' data-ref="6587SExt" data-ref-filename="6587SExt">SExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/InstrTypes.h.html#76" title='llvm::UnaryInstruction::getOperand' data-ref="_ZNK4llvm16UnaryInstruction10getOperandEj" data-ref-filename="_ZNK4llvm16UnaryInstruction10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4781">4781</th><td>        }</td></tr>
<tr><th id="4782">4782</th><td>      }</td></tr>
<tr><th id="4783">4783</th><td>    }</td></tr>
<tr><th id="4784">4784</th><td></td></tr>
<tr><th id="4785">4785</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="6589Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="6589Op0Reg" data-ref-filename="6589Op0Reg">Op0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col4 ref" href="#6584Op0" title='Op0' data-ref="6584Op0" data-ref-filename="6584Op0">Op0</a>);</td></tr>
<tr><th id="4786">4786</th><td>    <b>if</b> (!<a class="local col9 ref" href="#6589Op0Reg" title='Op0Reg' data-ref="6589Op0Reg" data-ref-filename="6589Op0Reg">Op0Reg</a>)</td></tr>
<tr><th id="4787">4787</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4788">4788</th><td>    <em>bool</em> <dfn class="local col0 decl" id="6590Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6590Op0IsKill" data-ref-filename="6590Op0IsKill">Op0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col4 ref" href="#6584Op0" title='Op0' data-ref="6584Op0" data-ref-filename="6584Op0">Op0</a>);</td></tr>
<tr><th id="4789">4789</th><td></td></tr>
<tr><th id="4790">4790</th><td>    <b>switch</b> (<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4791">4791</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction."</q>);</td></tr>
<tr><th id="4792">4792</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::Shl' data-ref="llvm::Instruction::Shl" data-ref-filename="llvm..Instruction..Shl">Shl</a>:</td></tr>
<tr><th id="4793">4793</th><td>      <a class="local col0 ref" href="#6580ResultReg" title='ResultReg' data-ref="6580ResultReg" data-ref-filename="6580ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSL_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_riEN4llvm3MVTES2_jbmb">emitLSL_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6582SrcVT" title='SrcVT' data-ref="6582SrcVT" data-ref-filename="6582SrcVT">SrcVT</a>, <a class="local col9 ref" href="#6589Op0Reg" title='Op0Reg' data-ref="6589Op0Reg" data-ref-filename="6589Op0Reg">Op0Reg</a>, <a class="local col0 ref" href="#6590Op0IsKill" title='Op0IsKill' data-ref="6590Op0IsKill" data-ref-filename="6590Op0IsKill">Op0IsKill</a>, <a class="local col1 ref" href="#6581ShiftVal" title='ShiftVal' data-ref="6581ShiftVal" data-ref-filename="6581ShiftVal">ShiftVal</a>, <a class="local col3 ref" href="#6583IsZExt" title='IsZExt' data-ref="6583IsZExt" data-ref-filename="6583IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4794">4794</th><td>      <b>break</b>;</td></tr>
<tr><th id="4795">4795</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::AShr' data-ref="llvm::Instruction::AShr" data-ref-filename="llvm..Instruction..AShr">AShr</a>:</td></tr>
<tr><th id="4796">4796</th><td>      <a class="local col0 ref" href="#6580ResultReg" title='ResultReg' data-ref="6580ResultReg" data-ref-filename="6580ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitASR_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb">emitASR_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6582SrcVT" title='SrcVT' data-ref="6582SrcVT" data-ref-filename="6582SrcVT">SrcVT</a>, <a class="local col9 ref" href="#6589Op0Reg" title='Op0Reg' data-ref="6589Op0Reg" data-ref-filename="6589Op0Reg">Op0Reg</a>, <a class="local col0 ref" href="#6590Op0IsKill" title='Op0IsKill' data-ref="6590Op0IsKill" data-ref-filename="6590Op0IsKill">Op0IsKill</a>, <a class="local col1 ref" href="#6581ShiftVal" title='ShiftVal' data-ref="6581ShiftVal" data-ref-filename="6581ShiftVal">ShiftVal</a>, <a class="local col3 ref" href="#6583IsZExt" title='IsZExt' data-ref="6583IsZExt" data-ref-filename="6583IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4797">4797</th><td>      <b>break</b>;</td></tr>
<tr><th id="4798">4798</th><td>    <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::LShr' data-ref="llvm::Instruction::LShr" data-ref-filename="llvm..Instruction..LShr">LShr</a>:</td></tr>
<tr><th id="4799">4799</th><td>      <a class="local col0 ref" href="#6580ResultReg" title='ResultReg' data-ref="6580ResultReg" data-ref-filename="6580ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitLSR_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_riEN4llvm3MVTES2_jbmb">emitLSR_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col2 ref" href="#6582SrcVT" title='SrcVT' data-ref="6582SrcVT" data-ref-filename="6582SrcVT">SrcVT</a>, <a class="local col9 ref" href="#6589Op0Reg" title='Op0Reg' data-ref="6589Op0Reg" data-ref-filename="6589Op0Reg">Op0Reg</a>, <a class="local col0 ref" href="#6590Op0IsKill" title='Op0IsKill' data-ref="6590Op0IsKill" data-ref-filename="6590Op0IsKill">Op0IsKill</a>, <a class="local col1 ref" href="#6581ShiftVal" title='ShiftVal' data-ref="6581ShiftVal" data-ref-filename="6581ShiftVal">ShiftVal</a>, <a class="local col3 ref" href="#6583IsZExt" title='IsZExt' data-ref="6583IsZExt" data-ref-filename="6583IsZExt">IsZExt</a>);</td></tr>
<tr><th id="4800">4800</th><td>      <b>break</b>;</td></tr>
<tr><th id="4801">4801</th><td>    }</td></tr>
<tr><th id="4802">4802</th><td>    <b>if</b> (!<a class="local col0 ref" href="#6580ResultReg" title='ResultReg' data-ref="6580ResultReg" data-ref-filename="6580ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4803">4803</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4804">4804</th><td></td></tr>
<tr><th id="4805">4805</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6580ResultReg" title='ResultReg' data-ref="6580ResultReg" data-ref-filename="6580ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4806">4806</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4807">4807</th><td>  }</td></tr>
<tr><th id="4808">4808</th><td></td></tr>
<tr><th id="4809">4809</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6591Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="6591Op0Reg" data-ref-filename="6591Op0Reg">Op0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4810">4810</th><td>  <b>if</b> (!<a class="local col1 ref" href="#6591Op0Reg" title='Op0Reg' data-ref="6591Op0Reg" data-ref-filename="6591Op0Reg">Op0Reg</a>)</td></tr>
<tr><th id="4811">4811</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4812">4812</th><td>  <em>bool</em> <dfn class="local col2 decl" id="6592Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6592Op0IsKill" data-ref-filename="6592Op0IsKill">Op0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4813">4813</th><td></td></tr>
<tr><th id="4814">4814</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6593Op1Reg" title='Op1Reg' data-type='unsigned int' data-ref="6593Op1Reg" data-ref-filename="6593Op1Reg">Op1Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4815">4815</th><td>  <b>if</b> (!<a class="local col3 ref" href="#6593Op1Reg" title='Op1Reg' data-ref="6593Op1Reg" data-ref-filename="6593Op1Reg">Op1Reg</a>)</td></tr>
<tr><th id="4816">4816</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4817">4817</th><td>  <em>bool</em> <dfn class="local col4 decl" id="6594Op1IsKill" title='Op1IsKill' data-type='bool' data-ref="6594Op1IsKill" data-ref-filename="6594Op1IsKill">Op1IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4818">4818</th><td></td></tr>
<tr><th id="4819">4819</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6595ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6595ResultReg" data-ref-filename="6595ResultReg">ResultReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="4820">4820</th><td>  <b>switch</b> (<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4821">4821</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction."</q>);</td></tr>
<tr><th id="4822">4822</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::Shl' data-ref="llvm::Instruction::Shl" data-ref-filename="llvm..Instruction..Shl">Shl</a>:</td></tr>
<tr><th id="4823">4823</th><td>    <a class="local col5 ref" href="#6595ResultReg" title='ResultReg' data-ref="6595ResultReg" data-ref-filename="6595ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitLSL_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSL_rrEN4llvm3MVTEjbjb">emitLSL_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>, <a class="local col1 ref" href="#6591Op0Reg" title='Op0Reg' data-ref="6591Op0Reg" data-ref-filename="6591Op0Reg">Op0Reg</a>, <a class="local col2 ref" href="#6592Op0IsKill" title='Op0IsKill' data-ref="6592Op0IsKill" data-ref-filename="6592Op0IsKill">Op0IsKill</a>, <a class="local col3 ref" href="#6593Op1Reg" title='Op1Reg' data-ref="6593Op1Reg" data-ref-filename="6593Op1Reg">Op1Reg</a>, <a class="local col4 ref" href="#6594Op1IsKill" title='Op1IsKill' data-ref="6594Op1IsKill" data-ref-filename="6594Op1IsKill">Op1IsKill</a>);</td></tr>
<tr><th id="4824">4824</th><td>    <b>break</b>;</td></tr>
<tr><th id="4825">4825</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::AShr' data-ref="llvm::Instruction::AShr" data-ref-filename="llvm..Instruction..AShr">AShr</a>:</td></tr>
<tr><th id="4826">4826</th><td>    <a class="local col5 ref" href="#6595ResultReg" title='ResultReg' data-ref="6595ResultReg" data-ref-filename="6595ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitASR_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_rrEN4llvm3MVTEjbjb">emitASR_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>, <a class="local col1 ref" href="#6591Op0Reg" title='Op0Reg' data-ref="6591Op0Reg" data-ref-filename="6591Op0Reg">Op0Reg</a>, <a class="local col2 ref" href="#6592Op0IsKill" title='Op0IsKill' data-ref="6592Op0IsKill" data-ref-filename="6592Op0IsKill">Op0IsKill</a>, <a class="local col3 ref" href="#6593Op1Reg" title='Op1Reg' data-ref="6593Op1Reg" data-ref-filename="6593Op1Reg">Op1Reg</a>, <a class="local col4 ref" href="#6594Op1IsKill" title='Op1IsKill' data-ref="6594Op1IsKill" data-ref-filename="6594Op1IsKill">Op1IsKill</a>);</td></tr>
<tr><th id="4827">4827</th><td>    <b>break</b>;</td></tr>
<tr><th id="4828">4828</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::LShr' data-ref="llvm::Instruction::LShr" data-ref-filename="llvm..Instruction..LShr">LShr</a>:</td></tr>
<tr><th id="4829">4829</th><td>    <a class="local col5 ref" href="#6595ResultReg" title='ResultReg' data-ref="6595ResultReg" data-ref-filename="6595ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitLSR_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitLSR_rrEN4llvm3MVTEjbjb">emitLSR_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col8 ref" href="#6578RetVT" title='RetVT' data-ref="6578RetVT" data-ref-filename="6578RetVT">RetVT</a>, <a class="local col1 ref" href="#6591Op0Reg" title='Op0Reg' data-ref="6591Op0Reg" data-ref-filename="6591Op0Reg">Op0Reg</a>, <a class="local col2 ref" href="#6592Op0IsKill" title='Op0IsKill' data-ref="6592Op0IsKill" data-ref-filename="6592Op0IsKill">Op0IsKill</a>, <a class="local col3 ref" href="#6593Op1Reg" title='Op1Reg' data-ref="6593Op1Reg" data-ref-filename="6593Op1Reg">Op1Reg</a>, <a class="local col4 ref" href="#6594Op1IsKill" title='Op1IsKill' data-ref="6594Op1IsKill" data-ref-filename="6594Op1IsKill">Op1IsKill</a>);</td></tr>
<tr><th id="4830">4830</th><td>    <b>break</b>;</td></tr>
<tr><th id="4831">4831</th><td>  }</td></tr>
<tr><th id="4832">4832</th><td></td></tr>
<tr><th id="4833">4833</th><td>  <b>if</b> (!<a class="local col5 ref" href="#6595ResultReg" title='ResultReg' data-ref="6595ResultReg" data-ref-filename="6595ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4834">4834</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4835">4835</th><td></td></tr>
<tr><th id="4836">4836</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col7 ref" href="#6577I" title='I' data-ref="6577I" data-ref-filename="6577I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6595ResultReg" title='ResultReg' data-ref="6595ResultReg" data-ref-filename="6595ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4837">4837</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4838">4838</th><td>}</td></tr>
<tr><th id="4839">4839</th><td></td></tr>
<tr><th id="4840">4840</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectBitCast' data-type='bool (anonymous namespace)::AArch64FastISel::selectBitCast(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE">selectBitCast</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col6 decl" id="6596I" title='I' data-type='const llvm::Instruction *' data-ref="6596I" data-ref-filename="6596I">I</dfn>) {</td></tr>
<tr><th id="4841">4841</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col7 decl" id="6597RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6597RetVT" data-ref-filename="6597RetVT">RetVT</dfn>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col8 decl" id="6598SrcVT" title='SrcVT' data-type='llvm::MVT' data-ref="6598SrcVT" data-ref-filename="6598SrcVT">SrcVT</dfn>;</td></tr>
<tr><th id="4842">4842</th><td></td></tr>
<tr><th id="4843">4843</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col6 ref" href="#6596I" title='I' data-ref="6596I" data-ref-filename="6596I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col8 ref" href="#6598SrcVT" title='SrcVT' data-ref="6598SrcVT" data-ref-filename="6598SrcVT">SrcVT</a></span>))</td></tr>
<tr><th id="4844">4844</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4845">4845</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col6 ref" href="#6596I" title='I' data-ref="6596I" data-ref-filename="6596I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col7 ref" href="#6597RetVT" title='RetVT' data-ref="6597RetVT" data-ref-filename="6597RetVT">RetVT</a></span>))</td></tr>
<tr><th id="4846">4846</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4847">4847</th><td></td></tr>
<tr><th id="4848">4848</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="6599Opc" title='Opc' data-type='unsigned int' data-ref="6599Opc" data-ref-filename="6599Opc">Opc</dfn>;</td></tr>
<tr><th id="4849">4849</th><td>  <b>if</b> (<a class="local col7 ref" href="#6597RetVT" title='RetVT' data-ref="6597RetVT" data-ref-filename="6597RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a> &amp;&amp; <a class="local col8 ref" href="#6598SrcVT" title='SrcVT' data-ref="6598SrcVT" data-ref-filename="6598SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>)</td></tr>
<tr><th id="4850">4850</th><td>    <a class="local col9 ref" href="#6599Opc" title='Opc' data-ref="6599Opc" data-ref-filename="6599Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVWSr" title='llvm::AArch64::FMOVWSr' data-ref="llvm::AArch64::FMOVWSr" data-ref-filename="llvm..AArch64..FMOVWSr">FMOVWSr</a>;</td></tr>
<tr><th id="4851">4851</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6597RetVT" title='RetVT' data-ref="6597RetVT" data-ref-filename="6597RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a> &amp;&amp; <a class="local col8 ref" href="#6598SrcVT" title='SrcVT' data-ref="6598SrcVT" data-ref-filename="6598SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>)</td></tr>
<tr><th id="4852">4852</th><td>    <a class="local col9 ref" href="#6599Opc" title='Opc' data-ref="6599Opc" data-ref-filename="6599Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVXDr" title='llvm::AArch64::FMOVXDr' data-ref="llvm::AArch64::FMOVXDr" data-ref-filename="llvm..AArch64..FMOVXDr">FMOVXDr</a>;</td></tr>
<tr><th id="4853">4853</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6597RetVT" title='RetVT' data-ref="6597RetVT" data-ref-filename="6597RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col8 ref" href="#6598SrcVT" title='SrcVT' data-ref="6598SrcVT" data-ref-filename="6598SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>)</td></tr>
<tr><th id="4854">4854</th><td>    <a class="local col9 ref" href="#6599Opc" title='Opc' data-ref="6599Opc" data-ref-filename="6599Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVSWr" title='llvm::AArch64::FMOVSWr' data-ref="llvm::AArch64::FMOVSWr" data-ref-filename="llvm..AArch64..FMOVSWr">FMOVSWr</a>;</td></tr>
<tr><th id="4855">4855</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#6597RetVT" title='RetVT' data-ref="6597RetVT" data-ref-filename="6597RetVT">RetVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a> &amp;&amp; <a class="local col8 ref" href="#6598SrcVT" title='SrcVT' data-ref="6598SrcVT" data-ref-filename="6598SrcVT">SrcVT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>)</td></tr>
<tr><th id="4856">4856</th><td>    <a class="local col9 ref" href="#6599Opc" title='Opc' data-ref="6599Opc" data-ref-filename="6599Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::FMOVDXr" title='llvm::AArch64::FMOVDXr' data-ref="llvm::AArch64::FMOVDXr" data-ref-filename="llvm..AArch64..FMOVDXr">FMOVDXr</a>;</td></tr>
<tr><th id="4857">4857</th><td>  <b>else</b></td></tr>
<tr><th id="4858">4858</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4859">4859</th><td></td></tr>
<tr><th id="4860">4860</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="6600RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6600RC" data-ref-filename="6600RC">RC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4861">4861</th><td>  <b>switch</b> (<a class="local col7 ref" href="#6597RetVT" title='RetVT' data-ref="6597RetVT" data-ref-filename="6597RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="4862">4862</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected value type."</q>);</td></tr>
<tr><th id="4863">4863</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>: <a class="local col0 ref" href="#6600RC" title='RC' data-ref="6600RC" data-ref-filename="6600RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>; <b>break</b>;</td></tr>
<tr><th id="4864">4864</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>: <a class="local col0 ref" href="#6600RC" title='RC' data-ref="6600RC" data-ref-filename="6600RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>; <b>break</b>;</td></tr>
<tr><th id="4865">4865</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>: <a class="local col0 ref" href="#6600RC" title='RC' data-ref="6600RC" data-ref-filename="6600RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR32RegClass" title='llvm::AArch64::FPR32RegClass' data-ref="llvm::AArch64::FPR32RegClass" data-ref-filename="llvm..AArch64..FPR32RegClass">FPR32RegClass</a>; <b>break</b>;</td></tr>
<tr><th id="4866">4866</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>: <a class="local col0 ref" href="#6600RC" title='RC' data-ref="6600RC" data-ref-filename="6600RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::FPR64RegClass" title='llvm::AArch64::FPR64RegClass' data-ref="llvm::AArch64::FPR64RegClass" data-ref-filename="llvm..AArch64..FPR64RegClass">FPR64RegClass</a>; <b>break</b>;</td></tr>
<tr><th id="4867">4867</th><td>  }</td></tr>
<tr><th id="4868">4868</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6601Op0Reg" title='Op0Reg' data-type='unsigned int' data-ref="6601Op0Reg" data-ref-filename="6601Op0Reg">Op0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#6596I" title='I' data-ref="6596I" data-ref-filename="6596I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4869">4869</th><td>  <b>if</b> (!<a class="local col1 ref" href="#6601Op0Reg" title='Op0Reg' data-ref="6601Op0Reg" data-ref-filename="6601Op0Reg">Op0Reg</a>)</td></tr>
<tr><th id="4870">4870</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4871">4871</th><td>  <em>bool</em> <dfn class="local col2 decl" id="6602Op0IsKill" title='Op0IsKill' data-type='bool' data-ref="6602Op0IsKill" data-ref-filename="6602Op0IsKill">Op0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col6 ref" href="#6596I" title='I' data-ref="6596I" data-ref-filename="6596I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4872">4872</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6603ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6603ResultReg" data-ref-filename="6603ResultReg">ResultReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" title='llvm::FastISel::fastEmitInst_r' data-ref="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb" data-ref-filename="_ZN4llvm8FastISel14fastEmitInst_rEjPKNS_19TargetRegisterClassEjb">fastEmitInst_r</a>(<a class="local col9 ref" href="#6599Opc" title='Opc' data-ref="6599Opc" data-ref-filename="6599Opc">Opc</a>, <a class="local col0 ref" href="#6600RC" title='RC' data-ref="6600RC" data-ref-filename="6600RC">RC</a>, <a class="local col1 ref" href="#6601Op0Reg" title='Op0Reg' data-ref="6601Op0Reg" data-ref-filename="6601Op0Reg">Op0Reg</a>, <a class="local col2 ref" href="#6602Op0IsKill" title='Op0IsKill' data-ref="6602Op0IsKill" data-ref-filename="6602Op0IsKill">Op0IsKill</a>);</td></tr>
<tr><th id="4873">4873</th><td></td></tr>
<tr><th id="4874">4874</th><td>  <b>if</b> (!<a class="local col3 ref" href="#6603ResultReg" title='ResultReg' data-ref="6603ResultReg" data-ref-filename="6603ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4875">4875</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4876">4876</th><td></td></tr>
<tr><th id="4877">4877</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col6 ref" href="#6596I" title='I' data-ref="6596I" data-ref-filename="6596I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#6603ResultReg" title='ResultReg' data-ref="6603ResultReg" data-ref-filename="6603ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4878">4878</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4879">4879</th><td>}</td></tr>
<tr><th id="4880">4880</th><td></td></tr>
<tr><th id="4881">4881</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFRem' data-type='bool (anonymous namespace)::AArch64FastISel::selectFRem(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE">selectFRem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col4 decl" id="6604I" title='I' data-type='const llvm::Instruction *' data-ref="6604I" data-ref-filename="6604I">I</dfn>) {</td></tr>
<tr><th id="4882">4882</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col5 decl" id="6605RetVT" title='RetVT' data-type='llvm::MVT' data-ref="6605RetVT" data-ref-filename="6605RetVT">RetVT</dfn>;</td></tr>
<tr><th id="4883">4883</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col4 ref" href="#6604I" title='I' data-ref="6604I" data-ref-filename="6604I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#6605RetVT" title='RetVT' data-ref="6605RetVT" data-ref-filename="6605RetVT">RetVT</a></span>))</td></tr>
<tr><th id="4884">4884</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4885">4885</th><td></td></tr>
<tr><th id="4886">4886</th><td>  <span class="namespace">RTLIB::</span><a class="type" href="../../../include/llvm/CodeGen/RuntimeLibcalls.h.html#llvm::RTLIB::Libcall" title='llvm::RTLIB::Libcall' data-ref="llvm::RTLIB::Libcall" data-ref-filename="llvm..RTLIB..Libcall">Libcall</a> <dfn class="local col6 decl" id="6606LC" title='LC' data-type='RTLIB::Libcall' data-ref="6606LC" data-ref-filename="6606LC">LC</dfn>;</td></tr>
<tr><th id="4887">4887</th><td>  <b>switch</b> (<a class="local col5 ref" href="#6605RetVT" title='RetVT' data-ref="6605RetVT" data-ref-filename="6605RetVT">RetVT</a>.<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="4888">4888</th><td>  <b>default</b>:</td></tr>
<tr><th id="4889">4889</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4890">4890</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>:</td></tr>
<tr><th id="4891">4891</th><td>    <a class="local col6 ref" href="#6606LC" title='LC' data-ref="6606LC" data-ref-filename="6606LC">LC</a> = <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#110" title='llvm::RTLIB::REM_F32' data-ref="llvm::RTLIB::REM_F32" data-ref-filename="llvm..RTLIB..REM_F32">REM_F32</a>;</td></tr>
<tr><th id="4892">4892</th><td>    <b>break</b>;</td></tr>
<tr><th id="4893">4893</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>:</td></tr>
<tr><th id="4894">4894</th><td>    <a class="local col6 ref" href="#6606LC" title='LC' data-ref="6606LC" data-ref-filename="6606LC">LC</a> = <span class="namespace">RTLIB::</span><a class="enum" href="../../../include/llvm/IR/RuntimeLibcalls.def.html#111" title='llvm::RTLIB::REM_F64' data-ref="llvm::RTLIB::REM_F64" data-ref-filename="llvm..RTLIB..REM_F64">REM_F64</a>;</td></tr>
<tr><th id="4895">4895</th><td>    <b>break</b>;</td></tr>
<tr><th id="4896">4896</th><td>  }</td></tr>
<tr><th id="4897">4897</th><td></td></tr>
<tr><th id="4898">4898</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::ArgListTy" title='llvm::FastISel::ArgListTy' data-type='TargetLoweringBase::ArgListTy' data-ref="llvm::FastISel::ArgListTy" data-ref-filename="llvm..FastISel..ArgListTy">ArgListTy</a> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col7 decl" id="6607Args" title='Args' data-type='llvm::FastISel::ArgListTy' data-ref="6607Args" data-ref-filename="6607Args">Args</dfn>;</td></tr>
<tr><th id="4899">4899</th><td>  <a class="local col7 ref" href="#6607Args" title='Args' data-ref="6607Args" data-ref-filename="6607Args">Args</a>.<span class='ref fn' title='std::vector::reserve' data-ref="_ZNSt6vector7reserveEm" data-ref-filename="_ZNSt6vector7reserveEm">reserve</span>(<a class="local col4 ref" href="#6604I" title='I' data-ref="6604I" data-ref-filename="6604I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User14getNumOperandsEv" title='llvm::User::getNumOperands' data-ref="_ZNK4llvm4User14getNumOperandsEv" data-ref-filename="_ZNK4llvm4User14getNumOperandsEv">getNumOperands</a>());</td></tr>
<tr><th id="4900">4900</th><td></td></tr>
<tr><th id="4901">4901</th><td>  <i>// Populate the argument list.</i></td></tr>
<tr><th id="4902">4902</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="6608Arg" title='Arg' data-type='const llvm::Use &amp;' data-ref="6608Arg" data-ref-filename="6608Arg">Arg</dfn> : <a class="local col4 ref" href="#6604I" title='I' data-ref="6604I" data-ref-filename="6604I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User8operandsEv" title='llvm::User::operands' data-ref="_ZNK4llvm4User8operandsEv" data-ref-filename="_ZNK4llvm4User8operandsEv">operands</a>()) {</td></tr>
<tr><th id="4903">4903</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::ArgListEntry" title='llvm::FastISel::ArgListEntry' data-type='TargetLoweringBase::ArgListEntry' data-ref="llvm::FastISel::ArgListEntry" data-ref-filename="llvm..FastISel..ArgListEntry">ArgListEntry</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZN4llvm18TargetLoweringBase12ArgListEntryC1Ev" title='llvm::TargetLoweringBase::ArgListEntry::ArgListEntry' data-ref="_ZN4llvm18TargetLoweringBase12ArgListEntryC1Ev" data-ref-filename="_ZN4llvm18TargetLoweringBase12ArgListEntryC1Ev"></a><dfn class="local col9 decl" id="6609Entry" title='Entry' data-type='llvm::FastISel::ArgListEntry' data-ref="6609Entry" data-ref-filename="6609Entry">Entry</dfn>;</td></tr>
<tr><th id="4904">4904</th><td>    <a class="local col9 ref" href="#6609Entry" title='Entry' data-ref="6609Entry" data-ref-filename="6609Entry">Entry</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::ArgListEntry::Val" title='llvm::TargetLoweringBase::ArgListEntry::Val' data-ref="llvm::TargetLoweringBase::ArgListEntry::Val" data-ref-filename="llvm..TargetLoweringBase..ArgListEntry..Val">Val</a> = <a class="ref fn fake" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UsecvPNS_5ValueEEv" title='llvm::Use::operator llvm::Value *' data-ref="_ZNK4llvm3UsecvPNS_5ValueEEv" data-ref-filename="_ZNK4llvm3UsecvPNS_5ValueEEv"></a><a class="local col8 ref" href="#6608Arg" title='Arg' data-ref="6608Arg" data-ref-filename="6608Arg">Arg</a>;</td></tr>
<tr><th id="4905">4905</th><td>    <a class="local col9 ref" href="#6609Entry" title='Entry' data-ref="6609Entry" data-ref-filename="6609Entry">Entry</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::ArgListEntry::Ty" title='llvm::TargetLoweringBase::ArgListEntry::Ty' data-ref="llvm::TargetLoweringBase::ArgListEntry::Ty" data-ref-filename="llvm..TargetLoweringBase..ArgListEntry..Ty">Ty</a> = <a class="local col8 ref" href="#6608Arg" title='Arg' data-ref="6608Arg" data-ref-filename="6608Arg">Arg</a><a class="ref fn" href="../../../include/llvm/IR/Use.h.html#_ZNK4llvm3UseptEv" title='llvm::Use::operator-&gt;' data-ref="_ZNK4llvm3UseptEv" data-ref-filename="_ZNK4llvm3UseptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>();</td></tr>
<tr><th id="4906">4906</th><td>    <a class="local col7 ref" href="#6607Args" title='Args' data-ref="6607Args" data-ref-filename="6607Args">Args</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col9 ref" href="#6609Entry" title='Entry' data-ref="6609Entry" data-ref-filename="6609Entry">Entry</a>);</td></tr>
<tr><th id="4907">4907</th><td>  }</td></tr>
<tr><th id="4908">4908</th><td></td></tr>
<tr><th id="4909">4909</th><td>  <a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo" title='llvm::FastISel::CallLoweringInfo' data-ref="llvm::FastISel::CallLoweringInfo" data-ref-filename="llvm..FastISel..CallLoweringInfo">CallLoweringInfo</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16CallLoweringInfoC1Ev" title='llvm::FastISel::CallLoweringInfo::CallLoweringInfo' data-ref="_ZN4llvm8FastISel16CallLoweringInfoC1Ev" data-ref-filename="_ZN4llvm8FastISel16CallLoweringInfoC1Ev"></a><dfn class="local col0 decl" id="6610CLI" title='CLI' data-type='llvm::FastISel::CallLoweringInfo' data-ref="6610CLI" data-ref-filename="6610CLI">CLI</dfn>;</td></tr>
<tr><th id="4910">4910</th><td>  <a class="type" href="MCTargetDesc/AArch64MCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext" data-ref-filename="llvm..MCContext">MCContext</a> &amp;<dfn class="local col1 decl" id="6611Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="6611Ctx" data-ref-filename="6611Ctx">Ctx</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::MF" title='llvm::FastISel::MF' data-ref="llvm::FastISel::MF" data-ref-filename="llvm..FastISel..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getContextEv" title='llvm::MachineFunction::getContext' data-ref="_ZNK4llvm15MachineFunction10getContextEv" data-ref-filename="_ZNK4llvm15MachineFunction10getContextEv">getContext</a>();</td></tr>
<tr><th id="4911">4911</th><td>  <a class="local col0 ref" href="#6610CLI" title='CLI' data-ref="6610CLI" data-ref-filename="6610CLI">CLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj" title='llvm::FastISel::CallLoweringInfo::setCallee' data-ref="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj" data-ref-filename="_ZN4llvm8FastISel16CallLoweringInfo9setCalleeERKNS_10DataLayoutERNS_9MCContextEjPNS_4TypeENS_9StringRefEOSt6vectorINS_18TargetLoweringBase12ArgListEntryESaISC_EEj">setCallee</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>, <span class='refarg'><a class="local col1 ref" href="#6611Ctx" title='Ctx' data-ref="6611Ctx" data-ref-filename="6611Ctx">Ctx</a></span>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE" title='llvm::TargetLoweringBase::getLibcallCallingConv' data-ref="_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE" data-ref-filename="_ZNK4llvm18TargetLoweringBase21getLibcallCallingConvENS_5RTLIB7LibcallE">getLibcallCallingConv</a>(<a class="local col6 ref" href="#6606LC" title='LC' data-ref="6606LC" data-ref-filename="6606LC">LC</a>), <a class="local col4 ref" href="#6604I" title='I' data-ref="6604I" data-ref-filename="6604I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(),</td></tr>
<tr><th id="4912">4912</th><td>                <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE" title='llvm::TargetLoweringBase::getLibcallName' data-ref="_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE" data-ref-filename="_ZNK4llvm18TargetLoweringBase14getLibcallNameENS_5RTLIB7LibcallE">getLibcallName</a>(<a class="local col6 ref" href="#6606LC" title='LC' data-ref="6606LC" data-ref-filename="6606LC">LC</a>), <span class="namespace">std::</span><span class='ref fn' title='std::move' data-ref="_ZSt4moveOT_" data-ref-filename="_ZSt4moveOT_">move</span>(<span class='refarg'><a class="local col7 ref" href="#6607Args" title='Args' data-ref="6607Args" data-ref-filename="6607Args">Args</a></span>));</td></tr>
<tr><th id="4913">4913</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE" title='llvm::FastISel::lowerCallTo' data-ref="_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE" data-ref-filename="_ZN4llvm8FastISel11lowerCallToERNS0_16CallLoweringInfoE">lowerCallTo</a>(<span class='refarg'><a class="local col0 ref" href="#6610CLI" title='CLI' data-ref="6610CLI" data-ref-filename="6610CLI">CLI</a></span>))</td></tr>
<tr><th id="4914">4914</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4915">4915</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col4 ref" href="#6604I" title='I' data-ref="6604I" data-ref-filename="6604I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#6610CLI" title='CLI' data-ref="6610CLI" data-ref-filename="6610CLI">CLI</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::CallLoweringInfo::ResultReg" title='llvm::FastISel::CallLoweringInfo::ResultReg' data-ref="llvm::FastISel::CallLoweringInfo::ResultReg" data-ref-filename="llvm..FastISel..CallLoweringInfo..ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4916">4916</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4917">4917</th><td>}</td></tr>
<tr><th id="4918">4918</th><td></td></tr>
<tr><th id="4919">4919</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectSDiv' data-type='bool (anonymous namespace)::AArch64FastISel::selectSDiv(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE">selectSDiv</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="6612I" title='I' data-type='const llvm::Instruction *' data-ref="6612I" data-ref-filename="6612I">I</dfn>) {</td></tr>
<tr><th id="4920">4920</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col3 decl" id="6613VT" title='VT' data-type='llvm::MVT' data-ref="6613VT" data-ref-filename="6613VT">VT</dfn>;</td></tr>
<tr><th id="4921">4921</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a></span>))</td></tr>
<tr><th id="4922">4922</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4923">4923</th><td></td></tr>
<tr><th id="4924">4924</th><td>  <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm3isaERKT0_" title='llvm::isa' data-ref="_ZN4llvm3isaERKT0_" data-ref-filename="_ZN4llvm3isaERKT0_">isa</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>)))</td></tr>
<tr><th id="4925">4925</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" title='llvm::FastISel::selectBinaryOp' data-ref="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj">selectBinaryOp</a>(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SDIV" title='llvm::ISD::SDIV' data-ref="llvm::ISD::SDIV" data-ref-filename="llvm..ISD..SDIV">SDIV</a>);</td></tr>
<tr><th id="4926">4926</th><td></td></tr>
<tr><th id="4927">4927</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col4 decl" id="6614C" title='C' data-type='const llvm::APInt &amp;' data-ref="6614C" data-ref-filename="6614C">C</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>1</var>))-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt8getValueEv" title='llvm::ConstantInt::getValue' data-ref="_ZNK4llvm11ConstantInt8getValueEv" data-ref-filename="_ZNK4llvm11ConstantInt8getValueEv">getValue</a>();</td></tr>
<tr><th id="4928">4928</th><td>  <b>if</b> ((<a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> &amp;&amp; <a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTneERKS0_" title='llvm::MVT::operator!=' data-ref="_ZNK4llvm3MVTneERKS0_" data-ref-filename="_ZNK4llvm3MVTneERKS0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) || <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APIntntEv" title='llvm::APInt::operator!' data-ref="_ZNK4llvm5APIntntEv" data-ref-filename="_ZNK4llvm5APIntntEv">!</a><a class="local col4 ref" href="#6614C" title='C' data-ref="6614C" data-ref-filename="6614C">C</a> ||</td></tr>
<tr><th id="4929">4929</th><td>      !(<a class="local col4 ref" href="#6614C" title='C' data-ref="6614C" data-ref-filename="6614C">C</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>() || (<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmngENS_5APIntE" title='llvm::operator-' data-ref="_ZN4llvmngENS_5APIntE" data-ref-filename="_ZN4llvmngENS_5APIntE">-</a><a class="ref fn fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col4 ref" href="#6614C" title='C' data-ref="6614C" data-ref-filename="6614C">C</a>).<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isPowerOf2Ev" title='llvm::APInt::isPowerOf2' data-ref="_ZNK4llvm5APInt10isPowerOf2Ev" data-ref-filename="_ZNK4llvm5APInt10isPowerOf2Ev">isPowerOf2</a>()))</td></tr>
<tr><th id="4930">4930</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" title='llvm::FastISel::selectBinaryOp' data-ref="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj">selectBinaryOp</a>(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SDIV" title='llvm::ISD::SDIV' data-ref="llvm::ISD::SDIV" data-ref-filename="llvm..ISD..SDIV">SDIV</a>);</td></tr>
<tr><th id="4931">4931</th><td></td></tr>
<tr><th id="4932">4932</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6615Lg2" title='Lg2' data-type='unsigned int' data-ref="6615Lg2" data-ref-filename="6615Lg2">Lg2</dfn> = <a class="local col4 ref" href="#6614C" title='C' data-ref="6614C" data-ref-filename="6614C">C</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt18countTrailingZerosEv" title='llvm::APInt::countTrailingZeros' data-ref="_ZNK4llvm5APInt18countTrailingZerosEv" data-ref-filename="_ZNK4llvm5APInt18countTrailingZerosEv">countTrailingZeros</a>();</td></tr>
<tr><th id="4933">4933</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6616Src0Reg" title='Src0Reg' data-type='unsigned int' data-ref="6616Src0Reg" data-ref-filename="6616Src0Reg">Src0Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4934">4934</th><td>  <b>if</b> (!<a class="local col6 ref" href="#6616Src0Reg" title='Src0Reg' data-ref="6616Src0Reg" data-ref-filename="6616Src0Reg">Src0Reg</a>)</td></tr>
<tr><th id="4935">4935</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4936">4936</th><td>  <em>bool</em> <dfn class="local col7 decl" id="6617Src0IsKill" title='Src0IsKill' data-type='bool' data-ref="6617Src0IsKill" data-ref-filename="6617Src0IsKill">Src0IsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="4937">4937</th><td></td></tr>
<tr><th id="4938">4938</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::BinaryOperator" title='llvm::BinaryOperator' data-ref="llvm::BinaryOperator" data-ref-filename="llvm..BinaryOperator">BinaryOperator</a>&gt;(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction7isExactEv" title='llvm::Instruction::isExact' data-ref="_ZNK4llvm11Instruction7isExactEv" data-ref-filename="_ZNK4llvm11Instruction7isExactEv">isExact</a>()) {</td></tr>
<tr><th id="4939">4939</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="6618ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6618ResultReg" data-ref-filename="6618ResultReg">ResultReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitASR_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb">emitASR_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a>, <a class="local col6 ref" href="#6616Src0Reg" title='Src0Reg' data-ref="6616Src0Reg" data-ref-filename="6616Src0Reg">Src0Reg</a>, <a class="local col7 ref" href="#6617Src0IsKill" title='Src0IsKill' data-ref="6617Src0IsKill" data-ref-filename="6617Src0IsKill">Src0IsKill</a>, <a class="local col5 ref" href="#6615Lg2" title='Lg2' data-ref="6615Lg2" data-ref-filename="6615Lg2">Lg2</a>);</td></tr>
<tr><th id="4940">4940</th><td>    <b>if</b> (!<a class="local col8 ref" href="#6618ResultReg" title='ResultReg' data-ref="6618ResultReg" data-ref-filename="6618ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4941">4941</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4942">4942</th><td>    <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6618ResultReg" title='ResultReg' data-ref="6618ResultReg" data-ref-filename="6618ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4943">4943</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4944">4944</th><td>  }</td></tr>
<tr><th id="4945">4945</th><td></td></tr>
<tr><th id="4946">4946</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="6619Pow2MinusOne" title='Pow2MinusOne' data-type='int64_t' data-ref="6619Pow2MinusOne" data-ref-filename="6619Pow2MinusOne">Pow2MinusOne</dfn> = (<var>1ULL</var> &lt;&lt; <a class="local col5 ref" href="#6615Lg2" title='Lg2' data-ref="6615Lg2" data-ref-filename="6615Lg2">Lg2</a>) - <var>1</var>;</td></tr>
<tr><th id="4947">4947</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="6620AddReg" title='AddReg' data-type='unsigned int' data-ref="6620AddReg" data-ref-filename="6620AddReg">AddReg</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" title='(anonymous namespace)::AArch64FastISel::emitAdd_ri_' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">emitAdd_ri_</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a>, <a class="local col6 ref" href="#6616Src0Reg" title='Src0Reg' data-ref="6616Src0Reg" data-ref-filename="6616Src0Reg">Src0Reg</a>, <i>/*IsKill=*/</i><b>false</b>, <a class="local col9 ref" href="#6619Pow2MinusOne" title='Pow2MinusOne' data-ref="6619Pow2MinusOne" data-ref-filename="6619Pow2MinusOne">Pow2MinusOne</a>);</td></tr>
<tr><th id="4948">4948</th><td>  <b>if</b> (!<a class="local col0 ref" href="#6620AddReg" title='AddReg' data-ref="6620AddReg" data-ref-filename="6620AddReg">AddReg</a>)</td></tr>
<tr><th id="4949">4949</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4950">4950</th><td></td></tr>
<tr><th id="4951">4951</th><td>  <i>// (Src0 &lt; 0) ? Pow2 - 1 : 0;</i></td></tr>
<tr><th id="4952">4952</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm" title='(anonymous namespace)::AArch64FastISel::emitICmp_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitICmp_riEN4llvm3MVTEjbm">emitICmp_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a>, <a class="local col6 ref" href="#6616Src0Reg" title='Src0Reg' data-ref="6616Src0Reg" data-ref-filename="6616Src0Reg">Src0Reg</a>, <i>/*IsKill=*/</i><b>false</b>, <var>0</var>))</td></tr>
<tr><th id="4953">4953</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4954">4954</th><td></td></tr>
<tr><th id="4955">4955</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="6621SelectOpc" title='SelectOpc' data-type='unsigned int' data-ref="6621SelectOpc" data-ref-filename="6621SelectOpc">SelectOpc</dfn>;</td></tr>
<tr><th id="4956">4956</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="6622RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="6622RC" data-ref-filename="6622RC">RC</dfn>;</td></tr>
<tr><th id="4957">4957</th><td>  <b>if</b> (<a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="4958">4958</th><td>    <a class="local col1 ref" href="#6621SelectOpc" title='SelectOpc' data-ref="6621SelectOpc" data-ref-filename="6621SelectOpc">SelectOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELXr" title='llvm::AArch64::CSELXr' data-ref="llvm::AArch64::CSELXr" data-ref-filename="llvm..AArch64..CSELXr">CSELXr</a>;</td></tr>
<tr><th id="4959">4959</th><td>    <a class="local col2 ref" href="#6622RC" title='RC' data-ref="6622RC" data-ref-filename="6622RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="4960">4960</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4961">4961</th><td>    <a class="local col1 ref" href="#6621SelectOpc" title='SelectOpc' data-ref="6621SelectOpc" data-ref-filename="6621SelectOpc">SelectOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSELWr" title='llvm::AArch64::CSELWr' data-ref="llvm::AArch64::CSELWr" data-ref-filename="llvm..AArch64..CSELWr">CSELWr</a>;</td></tr>
<tr><th id="4962">4962</th><td>    <a class="local col2 ref" href="#6622RC" title='RC' data-ref="6622RC" data-ref-filename="6622RC">RC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="4963">4963</th><td>  }</td></tr>
<tr><th id="4964">4964</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6623SelectReg" title='SelectReg' data-type='unsigned int' data-ref="6623SelectReg" data-ref-filename="6623SelectReg">SelectReg</dfn> =</td></tr>
<tr><th id="4965">4965</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" title='llvm::FastISel::fastEmitInst_rri' data-ref="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm" data-ref-filename="_ZN4llvm8FastISel16fastEmitInst_rriEjPKNS_19TargetRegisterClassEjbjbm">fastEmitInst_rri</a>(<a class="local col1 ref" href="#6621SelectOpc" title='SelectOpc' data-ref="6621SelectOpc" data-ref-filename="6621SelectOpc">SelectOpc</a>, <a class="local col2 ref" href="#6622RC" title='RC' data-ref="6622RC" data-ref-filename="6622RC">RC</a>, <a class="local col0 ref" href="#6620AddReg" title='AddReg' data-ref="6620AddReg" data-ref-filename="6620AddReg">AddReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col6 ref" href="#6616Src0Reg" title='Src0Reg' data-ref="6616Src0Reg" data-ref-filename="6616Src0Reg">Src0Reg</a>,</td></tr>
<tr><th id="4966">4966</th><td>                       <a class="local col7 ref" href="#6617Src0IsKill" title='Src0IsKill' data-ref="6617Src0IsKill" data-ref-filename="6617Src0IsKill">Src0IsKill</a>, <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::LT" title='llvm::AArch64CC::LT' data-ref="llvm::AArch64CC::LT" data-ref-filename="llvm..AArch64CC..LT">LT</a>);</td></tr>
<tr><th id="4967">4967</th><td>  <b>if</b> (!<a class="local col3 ref" href="#6623SelectReg" title='SelectReg' data-ref="6623SelectReg" data-ref-filename="6623SelectReg">SelectReg</a>)</td></tr>
<tr><th id="4968">4968</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4969">4969</th><td></td></tr>
<tr><th id="4970">4970</th><td>  <i>// Divide by Pow2 --&gt; ashr. If we're dividing by a negative value we must also</i></td></tr>
<tr><th id="4971">4971</th><td><i>  // negate the result.</i></td></tr>
<tr><th id="4972">4972</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="6624ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="6624ZeroReg" data-ref-filename="6624ZeroReg">ZeroReg</dfn> = (<a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>;</td></tr>
<tr><th id="4973">4973</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="6625ResultReg" title='ResultReg' data-type='unsigned int' data-ref="6625ResultReg" data-ref-filename="6625ResultReg">ResultReg</dfn>;</td></tr>
<tr><th id="4974">4974</th><td>  <b>if</b> (<a class="local col4 ref" href="#6614C" title='C' data-ref="6614C" data-ref-filename="6614C">C</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt10isNegativeEv" title='llvm::APInt::isNegative' data-ref="_ZNK4llvm5APInt10isNegativeEv" data-ref-filename="_ZNK4llvm5APInt10isNegativeEv">isNegative</a>())</td></tr>
<tr><th id="4975">4975</th><td>    <a class="local col5 ref" href="#6625ResultReg" title='ResultReg' data-ref="6625ResultReg" data-ref-filename="6625ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" title='(anonymous namespace)::AArch64FastISel::emitAddSub_rs' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13emitAddSub_rsEbN4llvm3MVTEjbjbNS1_10AArch64_AM15ShiftExtendTypeEmbb">emitAddSub_rs</a>(<i>/*UseAdd=*/</i><b>false</b>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a>, <a class="local col4 ref" href="#6624ZeroReg" title='ZeroReg' data-ref="6624ZeroReg" data-ref-filename="6624ZeroReg">ZeroReg</a>, <i>/*IsKill=*/</i><b>true</b>,</td></tr>
<tr><th id="4976">4976</th><td>                              <a class="local col3 ref" href="#6623SelectReg" title='SelectReg' data-ref="6623SelectReg" data-ref-filename="6623SelectReg">SelectReg</a>, <i>/*IsKill=*/</i><b>true</b>, <span class="namespace">AArch64_AM::</span><a class="enum" href="MCTargetDesc/AArch64AddressingModes.h.html#llvm::AArch64_AM::ASR" title='llvm::AArch64_AM::ASR' data-ref="llvm::AArch64_AM::ASR" data-ref-filename="llvm..AArch64_AM..ASR">ASR</a>, <a class="local col5 ref" href="#6615Lg2" title='Lg2' data-ref="6615Lg2" data-ref-filename="6615Lg2">Lg2</a>);</td></tr>
<tr><th id="4977">4977</th><td>  <b>else</b></td></tr>
<tr><th id="4978">4978</th><td>    <a class="local col5 ref" href="#6625ResultReg" title='ResultReg' data-ref="6625ResultReg" data-ref-filename="6625ResultReg">ResultReg</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" title='(anonymous namespace)::AArch64FastISel::emitASR_ri' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitASR_riEN4llvm3MVTES2_jbmb">emitASR_ri</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col3 ref" href="#6613VT" title='VT' data-ref="6613VT" data-ref-filename="6613VT">VT</a>, <a class="local col3 ref" href="#6623SelectReg" title='SelectReg' data-ref="6623SelectReg" data-ref-filename="6623SelectReg">SelectReg</a>, <i>/*IsKill=*/</i><b>true</b>, <a class="local col5 ref" href="#6615Lg2" title='Lg2' data-ref="6615Lg2" data-ref-filename="6615Lg2">Lg2</a>);</td></tr>
<tr><th id="4979">4979</th><td></td></tr>
<tr><th id="4980">4980</th><td>  <b>if</b> (!<a class="local col5 ref" href="#6625ResultReg" title='ResultReg' data-ref="6625ResultReg" data-ref-filename="6625ResultReg">ResultReg</a>)</td></tr>
<tr><th id="4981">4981</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4982">4982</th><td></td></tr>
<tr><th id="4983">4983</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col2 ref" href="#6612I" title='I' data-ref="6612I" data-ref-filename="6612I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#6625ResultReg" title='ResultReg' data-ref="6625ResultReg" data-ref-filename="6625ResultReg">ResultReg</a>);</td></tr>
<tr><th id="4984">4984</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4985">4985</th><td>}</td></tr>
<tr><th id="4986">4986</th><td></td></tr>
<tr><th id="4987">4987</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE">/// This is mostly a copy of the existing FastISel getRegForGEPIndex code. We</i></td></tr>
<tr><th id="4988">4988</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE">/// have to duplicate it for AArch64, because otherwise we would fail during the</i></td></tr>
<tr><th id="4989">4989</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE">/// sign-extend emission.</i></td></tr>
<tr><th id="4990">4990</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>bool</em>&gt; <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::getRegForGEPIndex' data-type='std::pair&lt;unsigned int, bool&gt; (anonymous namespace)::AArch64FastISel::getRegForGEPIndex(const llvm::Value * Idx)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE">getRegForGEPIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col6 decl" id="6626Idx" title='Idx' data-type='const llvm::Value *' data-ref="6626Idx" data-ref-filename="6626Idx">Idx</dfn>) {</td></tr>
<tr><th id="4991">4991</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="6627IdxN" title='IdxN' data-type='unsigned int' data-ref="6627IdxN" data-ref-filename="6627IdxN">IdxN</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col6 ref" href="#6626Idx" title='Idx' data-ref="6626Idx" data-ref-filename="6626Idx">Idx</a>);</td></tr>
<tr><th id="4992">4992</th><td>  <b>if</b> (<a class="local col7 ref" href="#6627IdxN" title='IdxN' data-ref="6627IdxN" data-ref-filename="6627IdxN">IdxN</a> == <var>0</var>)</td></tr>
<tr><th id="4993">4993</th><td>    <i>// Unhandled operand. Halt "fast" selection and bail.</i></td></tr>
<tr><th id="4994">4994</th><td>    <b>return</b> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>bool</em>&gt;<span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="4995">4995</th><td></td></tr>
<tr><th id="4996">4996</th><td>  <em>bool</em> <dfn class="local col8 decl" id="6628IdxNIsKill" title='IdxNIsKill' data-type='bool' data-ref="6628IdxNIsKill" data-ref-filename="6628IdxNIsKill">IdxNIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col6 ref" href="#6626Idx" title='Idx' data-ref="6626Idx" data-ref-filename="6626Idx">Idx</a>);</td></tr>
<tr><th id="4997">4997</th><td></td></tr>
<tr><th id="4998">4998</th><td>  <i>// If the index is smaller or larger than intptr_t, truncate or extend it.</i></td></tr>
<tr><th id="4999">4999</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col9 decl" id="6629PtrVT" title='PtrVT' data-type='llvm::MVT' data-ref="6629PtrVT" data-ref-filename="6629PtrVT">PtrVT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>);</td></tr>
<tr><th id="5000">5000</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col0 decl" id="6630IdxVT" title='IdxVT' data-type='llvm::EVT' data-ref="6630IdxVT" data-ref-filename="6630IdxVT">IdxVT</dfn> = <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVT6getEVTEPNS_4TypeEb" title='llvm::EVT::getEVT' data-ref="_ZN4llvm3EVT6getEVTEPNS_4TypeEb" data-ref-filename="_ZN4llvm3EVT6getEVTEPNS_4TypeEb">getEVT</a>(<a class="local col6 ref" href="#6626Idx" title='Idx' data-ref="6626Idx" data-ref-filename="6626Idx">Idx</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <i>/*HandleUnknown=*/</i><b>false</b>);</td></tr>
<tr><th id="5001">5001</th><td>  <b>if</b> (<a class="local col0 ref" href="#6630IdxVT" title='IdxVT' data-ref="6630IdxVT" data-ref-filename="6630IdxVT">IdxVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsLTES0_" title='llvm::EVT::bitsLT' data-ref="_ZNK4llvm3EVT6bitsLTES0_" data-ref-filename="_ZNK4llvm3EVT6bitsLTES0_">bitsLT</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#6629PtrVT" title='PtrVT' data-ref="6629PtrVT" data-ref-filename="6629PtrVT">PtrVT</a>)) {</td></tr>
<tr><th id="5002">5002</th><td>    <a class="local col7 ref" href="#6627IdxN" title='IdxN' data-ref="6627IdxN" data-ref-filename="6627IdxN">IdxN</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" title='(anonymous namespace)::AArch64FastISel::emitIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitIntExtEN4llvm3MVTEjS2_b">emitIntExt</a>(<a class="local col0 ref" href="#6630IdxVT" title='IdxVT' data-ref="6630IdxVT" data-ref-filename="6630IdxVT">IdxVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>(), <a class="local col7 ref" href="#6627IdxN" title='IdxN' data-ref="6627IdxN" data-ref-filename="6627IdxN">IdxN</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col9 ref" href="#6629PtrVT" title='PtrVT' data-ref="6629PtrVT" data-ref-filename="6629PtrVT">PtrVT</a>, <i>/*isZExt=*/</i><b>false</b>);</td></tr>
<tr><th id="5003">5003</th><td>    <a class="local col8 ref" href="#6628IdxNIsKill" title='IdxNIsKill' data-ref="6628IdxNIsKill" data-ref-filename="6628IdxNIsKill">IdxNIsKill</a> = <b>true</b>;</td></tr>
<tr><th id="5004">5004</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#6630IdxVT" title='IdxVT' data-ref="6630IdxVT" data-ref-filename="6630IdxVT">IdxVT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT6bitsGTES0_" title='llvm::EVT::bitsGT' data-ref="_ZNK4llvm3EVT6bitsGTES0_" data-ref-filename="_ZNK4llvm3EVT6bitsGTES0_">bitsGT</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVTE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVTE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVTE"></a><a class="local col9 ref" href="#6629PtrVT" title='PtrVT' data-ref="6629PtrVT" data-ref-filename="6629PtrVT">PtrVT</a>))</td></tr>
<tr><th id="5005">5005</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"AArch64 FastISel doesn't support types larger than i64"</q>);</td></tr>
<tr><th id="5006">5006</th><td>  <b>return</b> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>bool</em>&gt;<span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="local col7 ref" href="#6627IdxN" title='IdxN' data-ref="6627IdxN" data-ref-filename="6627IdxN">IdxN</a>, <a class="local col8 ref" href="#6628IdxNIsKill" title='IdxNIsKill' data-ref="6628IdxNIsKill" data-ref-filename="6628IdxNIsKill">IdxNIsKill</a>);</td></tr>
<tr><th id="5007">5007</th><td>}</td></tr>
<tr><th id="5008">5008</th><td></td></tr>
<tr><th id="5009">5009</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE">/// This is mostly a copy of the existing FastISel GEP code, but we have to</i></td></tr>
<tr><th id="5010">5010</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE">/// duplicate it for AArch64, because otherwise we would bail out even for</i></td></tr>
<tr><th id="5011">5011</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE">/// simple cases. This is because the standard fastEmit functions don't cover</i></td></tr>
<tr><th id="5012">5012</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE">/// MUL at all and ADD is lowered very inefficientily.</i></td></tr>
<tr><th id="5013">5013</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectGetElementPtr' data-type='bool (anonymous namespace)::AArch64FastISel::selectGetElementPtr(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE">selectGetElementPtr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col1 decl" id="6631I" title='I' data-type='const llvm::Instruction *' data-ref="6631I" data-ref-filename="6631I">I</dfn>) {</td></tr>
<tr><th id="5014">5014</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::AArch64FastISel::Subtarget" title='(anonymous namespace)::AArch64FastISel::Subtarget' data-use='r' data-ref="(anonymousnamespace)::AArch64FastISel::Subtarget" data-ref-filename="(anonymousnamespace)..AArch64FastISel..Subtarget">Subtarget</a>-&gt;<a class="ref fn" href="AArch64Subtarget.h.html#_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" title='llvm::AArch64Subtarget::isTargetILP32' data-ref="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev" data-ref-filename="_ZNK4llvm16AArch64Subtarget13isTargetILP32Ev">isTargetILP32</a>())</td></tr>
<tr><th id="5015">5015</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5016">5016</th><td></td></tr>
<tr><th id="5017">5017</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="6632N" title='N' data-type='unsigned int' data-ref="6632N" data-ref-filename="6632N">N</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col1 ref" href="#6631I" title='I' data-ref="6631I" data-ref-filename="6631I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="5018">5018</th><td>  <b>if</b> (!<a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>)</td></tr>
<tr><th id="5019">5019</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5020">5020</th><td>  <em>bool</em> <dfn class="local col3 decl" id="6633NIsKill" title='NIsKill' data-type='bool' data-ref="6633NIsKill" data-ref-filename="6633NIsKill">NIsKill</dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" title='llvm::FastISel::hasTrivialKill' data-ref="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14hasTrivialKillEPKNS_5ValueE">hasTrivialKill</a>(<a class="local col1 ref" href="#6631I" title='I' data-ref="6631I" data-ref-filename="6631I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/User.h.html#_ZNK4llvm4User10getOperandEj" title='llvm::User::getOperand' data-ref="_ZNK4llvm4User10getOperandEj" data-ref-filename="_ZNK4llvm4User10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="5021">5021</th><td></td></tr>
<tr><th id="5022">5022</th><td>  <i>// Keep a running tab of the total offset to coalesce multiple N = N + Offset</i></td></tr>
<tr><th id="5023">5023</th><td><i>  // into a single N = N + TotalOffset.</i></td></tr>
<tr><th id="5024">5024</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="6634TotalOffs" title='TotalOffs' data-type='uint64_t' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</dfn> = <var>0</var>;</td></tr>
<tr><th id="5025">5025</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="local col5 decl" id="6635VT" title='VT' data-type='llvm::MVT' data-ref="6635VT" data-ref-filename="6635VT">VT</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TLI" title='llvm::FastISel::TLI' data-ref="llvm::FastISel::TLI" data-ref-filename="llvm..FastISel..TLI">TLI</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetLowering.h.html#_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" title='llvm::TargetLoweringBase::getPointerTy' data-ref="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj" data-ref-filename="_ZNK4llvm18TargetLoweringBase12getPointerTyERKNS_10DataLayoutEj">getPointerTy</a>(<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>);</td></tr>
<tr><th id="5026">5026</th><td>  <b>for</b> (<a class="typedef" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#llvm::gep_type_iterator" title='llvm::gep_type_iterator' data-type='generic_gep_type_iterator&lt;&gt;' data-ref="llvm::gep_type_iterator" data-ref-filename="llvm..gep_type_iterator">gep_type_iterator</a> <dfn class="local col6 decl" id="6636GTI" title='GTI' data-type='llvm::gep_type_iterator' data-ref="6636GTI" data-ref-filename="6636GTI">GTI</dfn> = <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm14gep_type_beginEPKNS_4UserE" title='llvm::gep_type_begin' data-ref="_ZN4llvm14gep_type_beginEPKNS_4UserE" data-ref-filename="_ZN4llvm14gep_type_beginEPKNS_4UserE">gep_type_begin</a>(<a class="local col1 ref" href="#6631I" title='I' data-ref="6631I" data-ref-filename="6631I">I</a>), <dfn class="local col7 decl" id="6637E" title='E' data-type='llvm::gep_type_iterator' data-ref="6637E" data-ref-filename="6637E">E</dfn> = <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm12gep_type_endEPKNS_4UserE" title='llvm::gep_type_end' data-ref="_ZN4llvm12gep_type_endEPKNS_4UserE" data-ref-filename="_ZN4llvm12gep_type_endEPKNS_4UserE">gep_type_end</a>(<a class="local col1 ref" href="#6631I" title='I' data-ref="6631I" data-ref-filename="6631I">I</a>);</td></tr>
<tr><th id="5027">5027</th><td>       <a class="local col6 ref" href="#6636GTI" title='GTI' data-ref="6636GTI" data-ref-filename="6636GTI">GTI</a> <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iteratorneERKNS_25generic_gep_type_iteratorIT_EE" title='llvm::generic_gep_type_iterator::operator!=' data-ref="_ZNK4llvm25generic_gep_type_iteratorneERKNS_25generic_gep_type_iteratorIT_EE" data-ref-filename="_ZNK4llvm25generic_gep_type_iteratorneERKNS_25generic_gep_type_iteratorIT_EE">!=</a> <a class="local col7 ref" href="#6637E" title='E' data-ref="6637E" data-ref-filename="6637E">E</a>; <a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZN4llvm25generic_gep_type_iteratorppEv" title='llvm::generic_gep_type_iterator::operator++' data-ref="_ZN4llvm25generic_gep_type_iteratorppEv" data-ref-filename="_ZN4llvm25generic_gep_type_iteratorppEv">++</a><a class="local col6 ref" href="#6636GTI" title='GTI' data-ref="6636GTI" data-ref-filename="6636GTI">GTI</a>) {</td></tr>
<tr><th id="5028">5028</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Value.h.html#llvm::Value" title='llvm::Value' data-ref="llvm::Value" data-ref-filename="llvm..Value">Value</a> *<dfn class="local col8 decl" id="6638Idx" title='Idx' data-type='const llvm::Value *' data-ref="6638Idx" data-ref-filename="6638Idx">Idx</dfn> = <a class="local col6 ref" href="#6636GTI" title='GTI' data-ref="6636GTI" data-ref-filename="6636GTI">GTI</a>.<a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator10getOperandEv" title='llvm::generic_gep_type_iterator::getOperand' data-ref="_ZNK4llvm25generic_gep_type_iterator10getOperandEv" data-ref-filename="_ZNK4llvm25generic_gep_type_iterator10getOperandEv">getOperand</a>();</td></tr>
<tr><th id="5029">5029</th><td>    <b>if</b> (<em>auto</em> *<dfn class="local col9 decl" id="6639StTy" title='StTy' data-type='llvm::StructType *' data-ref="6639StTy" data-ref-filename="6639StTy"><a class="local col9 ref" href="#6639StTy" title='StTy' data-ref="6639StTy" data-ref-filename="6639StTy">StTy</a></dfn> = <a class="local col6 ref" href="#6636GTI" title='GTI' data-ref="6636GTI" data-ref-filename="6636GTI">GTI</a>.<a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv" title='llvm::generic_gep_type_iterator::getStructTypeOrNull' data-ref="_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv" data-ref-filename="_ZNK4llvm25generic_gep_type_iterator19getStructTypeOrNullEv">getStructTypeOrNull</a>()) {</td></tr>
<tr><th id="5030">5030</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="6640Field" title='Field' data-type='unsigned int' data-ref="6640Field" data-ref-filename="6640Field">Field</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#6638Idx" title='Idx' data-ref="6638Idx" data-ref-filename="6638Idx">Idx</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getZExtValueEv" title='llvm::ConstantInt::getZExtValue' data-ref="_ZNK4llvm11ConstantInt12getZExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getZExtValueEv">getZExtValue</a>();</td></tr>
<tr><th id="5031">5031</th><td>      <i>// N = N + Offset</i></td></tr>
<tr><th id="5032">5032</th><td>      <b>if</b> (<a class="local col0 ref" href="#6640Field" title='Field' data-ref="6640Field" data-ref-filename="6640Field">Field</a>)</td></tr>
<tr><th id="5033">5033</th><td>        <a class="local col4 ref" href="#6634TotalOffs" title='TotalOffs' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</a> += <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE" title='llvm::DataLayout::getStructLayout' data-ref="_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE" data-ref-filename="_ZNK4llvm10DataLayout15getStructLayoutEPNS_10StructTypeE">getStructLayout</a>(<a class="local col9 ref" href="#6639StTy" title='StTy' data-ref="6639StTy" data-ref-filename="6639StTy">StTy</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm12StructLayout16getElementOffsetEj" title='llvm::StructLayout::getElementOffset' data-ref="_ZNK4llvm12StructLayout16getElementOffsetEj" data-ref-filename="_ZNK4llvm12StructLayout16getElementOffsetEj">getElementOffset</a>(<a class="local col0 ref" href="#6640Field" title='Field' data-ref="6640Field" data-ref-filename="6640Field">Field</a>);</td></tr>
<tr><th id="5034">5034</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5035">5035</th><td>      <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col1 decl" id="6641Ty" title='Ty' data-type='llvm::Type *' data-ref="6641Ty" data-ref-filename="6641Ty">Ty</dfn> = <a class="local col6 ref" href="#6636GTI" title='GTI' data-ref="6636GTI" data-ref-filename="6636GTI">GTI</a>.<a class="ref fn" href="../../../include/llvm/IR/GetElementPtrTypeIterator.h.html#_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv" title='llvm::generic_gep_type_iterator::getIndexedType' data-ref="_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv" data-ref-filename="_ZNK4llvm25generic_gep_type_iterator14getIndexedTypeEv">getIndexedType</a>();</td></tr>
<tr><th id="5036">5036</th><td></td></tr>
<tr><th id="5037">5037</th><td>      <i>// If this is a constant subscript, handle it quickly.</i></td></tr>
<tr><th id="5038">5038</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="6642CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="6642CI" data-ref-filename="6642CI"><a class="local col2 ref" href="#6642CI" title='CI' data-ref="6642CI" data-ref-filename="6642CI">CI</a></dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col8 ref" href="#6638Idx" title='Idx' data-ref="6638Idx" data-ref-filename="6638Idx">Idx</a>)) {</td></tr>
<tr><th id="5039">5039</th><td>        <b>if</b> (<a class="local col2 ref" href="#6642CI" title='CI' data-ref="6642CI" data-ref-filename="6642CI">CI</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt6isZeroEv" title='llvm::ConstantInt::isZero' data-ref="_ZNK4llvm11ConstantInt6isZeroEv" data-ref-filename="_ZNK4llvm11ConstantInt6isZeroEv">isZero</a>())</td></tr>
<tr><th id="5040">5040</th><td>          <b>continue</b>;</td></tr>
<tr><th id="5041">5041</th><td>        <i>// N = N + Offset</i></td></tr>
<tr><th id="5042">5042</th><td>        <a class="local col4 ref" href="#6634TotalOffs" title='TotalOffs' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</a> +=</td></tr>
<tr><th id="5043">5043</th><td>            <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col1 ref" href="#6641Ty" title='Ty' data-ref="6641Ty" data-ref-filename="6641Ty">Ty</a>) <a class="ref fn" href="../../../include/llvm/Support/TypeSize.h.html#_ZN4llvmmlERKNS_8TypeSizeEl" title='llvm::operator*' data-ref="_ZN4llvmmlERKNS_8TypeSizeEl" data-ref-filename="_ZN4llvmmlERKNS_8TypeSizeEl">*</a> <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" data-ref-filename="llvm..ConstantInt">ConstantInt</a>&gt;(<a class="local col2 ref" href="#6642CI" title='CI' data-ref="6642CI" data-ref-filename="6642CI">CI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm11ConstantInt12getSExtValueEv" title='llvm::ConstantInt::getSExtValue' data-ref="_ZNK4llvm11ConstantInt12getSExtValueEv" data-ref-filename="_ZNK4llvm11ConstantInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="5044">5044</th><td>        <b>continue</b>;</td></tr>
<tr><th id="5045">5045</th><td>      }</td></tr>
<tr><th id="5046">5046</th><td>      <b>if</b> (<a class="local col4 ref" href="#6634TotalOffs" title='TotalOffs' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</a>) {</td></tr>
<tr><th id="5047">5047</th><td>        <a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" title='(anonymous namespace)::AArch64FastISel::emitAdd_ri_' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">emitAdd_ri_</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6635VT" title='VT' data-ref="6635VT" data-ref-filename="6635VT">VT</a>, <a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>, <a class="local col3 ref" href="#6633NIsKill" title='NIsKill' data-ref="6633NIsKill" data-ref-filename="6633NIsKill">NIsKill</a>, <a class="local col4 ref" href="#6634TotalOffs" title='TotalOffs' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</a>);</td></tr>
<tr><th id="5048">5048</th><td>        <b>if</b> (!<a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>)</td></tr>
<tr><th id="5049">5049</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5050">5050</th><td>        <a class="local col3 ref" href="#6633NIsKill" title='NIsKill' data-ref="6633NIsKill" data-ref-filename="6633NIsKill">NIsKill</a> = <b>true</b>;</td></tr>
<tr><th id="5051">5051</th><td>        <a class="local col4 ref" href="#6634TotalOffs" title='TotalOffs' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</a> = <var>0</var>;</td></tr>
<tr><th id="5052">5052</th><td>      }</td></tr>
<tr><th id="5053">5053</th><td></td></tr>
<tr><th id="5054">5054</th><td>      <i>// N = N + Idx * ElementSize;</i></td></tr>
<tr><th id="5055">5055</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="6643ElementSize" title='ElementSize' data-type='uint64_t' data-ref="6643ElementSize" data-ref-filename="6643ElementSize">ElementSize</dfn> = <a class="ref fn fake" href="../../../include/llvm/Support/TypeSize.h.html#_ZNK4llvm8TypeSizecvmEv" title='llvm::TypeSize::operator unsigned long' data-ref="_ZNK4llvm8TypeSizecvmEv" data-ref-filename="_ZNK4llvm8TypeSizecvmEv"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DL" title='llvm::FastISel::DL' data-ref="llvm::FastISel::DL" data-ref-filename="llvm..FastISel..DL">DL</a>.<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" title='llvm::DataLayout::getTypeAllocSize' data-ref="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getTypeAllocSizeEPNS_4TypeE">getTypeAllocSize</a>(<a class="local col1 ref" href="#6641Ty" title='Ty' data-ref="6641Ty" data-ref-filename="6641Ty">Ty</a>);</td></tr>
<tr><th id="5056">5056</th><td>      <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>bool</em>&gt; <dfn class="local col4 decl" id="6644Pair" title='Pair' data-type='std::pair&lt;unsigned int, bool&gt;' data-ref="6644Pair" data-ref-filename="6644Pair">Pair</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE" title='(anonymous namespace)::AArch64FastISel::getRegForGEPIndex' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel17getRegForGEPIndexEPKN4llvm5ValueE">getRegForGEPIndex</a>(<a class="local col8 ref" href="#6638Idx" title='Idx' data-ref="6638Idx" data-ref-filename="6638Idx">Idx</a>);</td></tr>
<tr><th id="5057">5057</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="6645IdxN" title='IdxN' data-type='unsigned int' data-ref="6645IdxN" data-ref-filename="6645IdxN">IdxN</dfn> = <a class="local col4 ref" href="#6644Pair" title='Pair' data-ref="6644Pair" data-ref-filename="6644Pair">Pair</a>.<span class='ref field' title='std::pair&lt;unsigned int, bool&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>;</td></tr>
<tr><th id="5058">5058</th><td>      <em>bool</em> <dfn class="local col6 decl" id="6646IdxNIsKill" title='IdxNIsKill' data-type='bool' data-ref="6646IdxNIsKill" data-ref-filename="6646IdxNIsKill">IdxNIsKill</dfn> = <a class="local col4 ref" href="#6644Pair" title='Pair' data-ref="6644Pair" data-ref-filename="6644Pair">Pair</a>.<span class='ref field' title='std::pair&lt;unsigned int, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>;</td></tr>
<tr><th id="5059">5059</th><td>      <b>if</b> (!<a class="local col5 ref" href="#6645IdxN" title='IdxN' data-ref="6645IdxN" data-ref-filename="6645IdxN">IdxN</a>)</td></tr>
<tr><th id="5060">5060</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5061">5061</th><td></td></tr>
<tr><th id="5062">5062</th><td>      <b>if</b> (<a class="local col3 ref" href="#6643ElementSize" title='ElementSize' data-ref="6643ElementSize" data-ref-filename="6643ElementSize">ElementSize</a> != <var>1</var>) {</td></tr>
<tr><th id="5063">5063</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="6647C" title='C' data-type='unsigned int' data-ref="6647C" data-ref-filename="6647C">C</dfn> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" title='(anonymous namespace)::AArch64FastISel::fastEmit_i' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10fastEmit_iEN4llvm3MVTES2_jm">fastEmit_i</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6635VT" title='VT' data-ref="6635VT" data-ref-filename="6635VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6635VT" title='VT' data-ref="6635VT" data-ref-filename="6635VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::Constant" title='llvm::ISD::Constant' data-ref="llvm::ISD::Constant" data-ref-filename="llvm..ISD..Constant">Constant</a>, <a class="local col3 ref" href="#6643ElementSize" title='ElementSize' data-ref="6643ElementSize" data-ref-filename="6643ElementSize">ElementSize</a>);</td></tr>
<tr><th id="5064">5064</th><td>        <b>if</b> (!<a class="local col7 ref" href="#6647C" title='C' data-ref="6647C" data-ref-filename="6647C">C</a>)</td></tr>
<tr><th id="5065">5065</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5066">5066</th><td>        <a class="local col5 ref" href="#6645IdxN" title='IdxN' data-ref="6645IdxN" data-ref-filename="6645IdxN">IdxN</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" title='(anonymous namespace)::AArch64FastISel::emitMul_rr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10emitMul_rrEN4llvm3MVTEjbjb">emitMul_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6635VT" title='VT' data-ref="6635VT" data-ref-filename="6635VT">VT</a>, <a class="local col5 ref" href="#6645IdxN" title='IdxN' data-ref="6645IdxN" data-ref-filename="6645IdxN">IdxN</a>, <a class="local col6 ref" href="#6646IdxNIsKill" title='IdxNIsKill' data-ref="6646IdxNIsKill" data-ref-filename="6646IdxNIsKill">IdxNIsKill</a>, <a class="local col7 ref" href="#6647C" title='C' data-ref="6647C" data-ref-filename="6647C">C</a>, <b>true</b>);</td></tr>
<tr><th id="5067">5067</th><td>        <b>if</b> (!<a class="local col5 ref" href="#6645IdxN" title='IdxN' data-ref="6645IdxN" data-ref-filename="6645IdxN">IdxN</a>)</td></tr>
<tr><th id="5068">5068</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5069">5069</th><td>        <a class="local col6 ref" href="#6646IdxNIsKill" title='IdxNIsKill' data-ref="6646IdxNIsKill" data-ref-filename="6646IdxNIsKill">IdxNIsKill</a> = <b>true</b>;</td></tr>
<tr><th id="5070">5070</th><td>      }</td></tr>
<tr><th id="5071">5071</th><td>      <a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a> = <a class="virtual member fn" href="../../../../build/lib/Target/AArch64/AArch64GenFastISel.inc.html#_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" title='(anonymous namespace)::AArch64FastISel::fastEmit_rr' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11fastEmit_rrEN4llvm3MVTES2_jjbjb">fastEmit_rr</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6635VT" title='VT' data-ref="6635VT" data-ref-filename="6635VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6635VT" title='VT' data-ref="6635VT" data-ref-filename="6635VT">VT</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::ADD" title='llvm::ISD::ADD' data-ref="llvm::ISD::ADD" data-ref-filename="llvm..ISD..ADD">ADD</a>, <a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>, <a class="local col3 ref" href="#6633NIsKill" title='NIsKill' data-ref="6633NIsKill" data-ref-filename="6633NIsKill">NIsKill</a>, <a class="local col5 ref" href="#6645IdxN" title='IdxN' data-ref="6645IdxN" data-ref-filename="6645IdxN">IdxN</a>, <a class="local col6 ref" href="#6646IdxNIsKill" title='IdxNIsKill' data-ref="6646IdxNIsKill" data-ref-filename="6646IdxNIsKill">IdxNIsKill</a>);</td></tr>
<tr><th id="5072">5072</th><td>      <b>if</b> (!<a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>)</td></tr>
<tr><th id="5073">5073</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5074">5074</th><td>    }</td></tr>
<tr><th id="5075">5075</th><td>  }</td></tr>
<tr><th id="5076">5076</th><td>  <b>if</b> (<a class="local col4 ref" href="#6634TotalOffs" title='TotalOffs' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</a>) {</td></tr>
<tr><th id="5077">5077</th><td>    <a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" title='(anonymous namespace)::AArch64FastISel::emitAdd_ri_' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11emitAdd_ri_EN4llvm3MVTEjbl">emitAdd_ri_</a>(<a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#30" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ERKS0_" data-ref-filename="_ZN4llvm3MVTC1ERKS0_"></a><a class="local col5 ref" href="#6635VT" title='VT' data-ref="6635VT" data-ref-filename="6635VT">VT</a>, <a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>, <a class="local col3 ref" href="#6633NIsKill" title='NIsKill' data-ref="6633NIsKill" data-ref-filename="6633NIsKill">NIsKill</a>, <a class="local col4 ref" href="#6634TotalOffs" title='TotalOffs' data-ref="6634TotalOffs" data-ref-filename="6634TotalOffs">TotalOffs</a>);</td></tr>
<tr><th id="5078">5078</th><td>    <b>if</b> (!<a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>)</td></tr>
<tr><th id="5079">5079</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5080">5080</th><td>  }</td></tr>
<tr><th id="5081">5081</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col1 ref" href="#6631I" title='I' data-ref="6631I" data-ref-filename="6631I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#6632N" title='N' data-ref="6632N" data-ref-filename="6632N">N</a>);</td></tr>
<tr><th id="5082">5082</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5083">5083</th><td>}</td></tr>
<tr><th id="5084">5084</th><td></td></tr>
<tr><th id="5085">5085</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE" title='(anonymous namespace)::AArch64FastISel::selectAtomicCmpXchg' data-type='bool (anonymous namespace)::AArch64FastISel::selectAtomicCmpXchg(const llvm::AtomicCmpXchgInst * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE">selectAtomicCmpXchg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicCmpXchgInst" title='llvm::AtomicCmpXchgInst' data-ref="llvm::AtomicCmpXchgInst" data-ref-filename="llvm..AtomicCmpXchgInst">AtomicCmpXchgInst</a> *<dfn class="local col8 decl" id="6648I" title='I' data-type='const llvm::AtomicCmpXchgInst *' data-ref="6648I" data-ref-filename="6648I">I</dfn>) {</td></tr>
<tr><th id="5086">5086</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TM.getOptLevel() == CodeGenOpt::None &amp;&amp;</td></tr>
<tr><th id="5087">5087</th><td>         <q>"cmpxchg survived AtomicExpand at optlevel &gt; -O0"</q>);</td></tr>
<tr><th id="5088">5088</th><td></td></tr>
<tr><th id="5089">5089</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="6649RetPairTy" title='RetPairTy' data-type='llvm::StructType *' data-ref="6649RetPairTy" data-ref-filename="6649RetPairTy">RetPairTy</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::StructType" title='llvm::StructType' data-ref="llvm::StructType" data-ref-filename="llvm..StructType">StructType</a>&gt;(<a class="local col8 ref" href="#6648I" title='I' data-ref="6648I" data-ref-filename="6648I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="5090">5090</th><td>  <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col0 decl" id="6650RetTy" title='RetTy' data-type='llvm::Type *' data-ref="6650RetTy" data-ref-filename="6650RetTy">RetTy</dfn> = <a class="local col9 ref" href="#6649RetPairTy" title='RetPairTy' data-ref="6649RetPairTy" data-ref-filename="6649RetPairTy">RetPairTy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm10StructType14getTypeAtIndexEj" title='llvm::StructType::getTypeAtIndex' data-ref="_ZNK4llvm10StructType14getTypeAtIndexEj" data-ref-filename="_ZNK4llvm10StructType14getTypeAtIndexEj">getTypeAtIndex</a>(<var>0U</var>);</td></tr>
<tr><th id="5091">5091</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RetPairTy-&gt;getTypeAtIndex(<var>1U</var>)-&gt;isIntegerTy(<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="5092">5092</th><td>         <q>"cmpxchg has a non-i1 status result"</q>);</td></tr>
<tr><th id="5093">5093</th><td></td></tr>
<tr><th id="5094">5094</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1Ev" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1Ev" data-ref-filename="_ZN4llvm3MVTC1Ev"></a><dfn class="local col1 decl" id="6651VT" title='VT' data-type='llvm::MVT' data-ref="6651VT" data-ref-filename="6651VT">VT</dfn>;</td></tr>
<tr><th id="5095">5095</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" title='(anonymous namespace)::AArch64FastISel::isTypeLegal' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11isTypeLegalEPN4llvm4TypeERNS1_3MVTE">isTypeLegal</a>(<a class="local col0 ref" href="#6650RetTy" title='RetTy' data-ref="6650RetTy" data-ref-filename="6650RetTy">RetTy</a>, <span class='refarg'><a class="local col1 ref" href="#6651VT" title='VT' data-ref="6651VT" data-ref-filename="6651VT">VT</a></span>))</td></tr>
<tr><th id="5096">5096</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5097">5097</th><td></td></tr>
<tr><th id="5098">5098</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="6652ResRC" title='ResRC' data-type='const llvm::TargetRegisterClass *' data-ref="6652ResRC" data-ref-filename="6652ResRC">ResRC</dfn>;</td></tr>
<tr><th id="5099">5099</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="6653Opc" title='Opc' data-type='unsigned int' data-ref="6653Opc" data-ref-filename="6653Opc">Opc</dfn>, <dfn class="local col4 decl" id="6654CmpOpc" title='CmpOpc' data-type='unsigned int' data-ref="6654CmpOpc" data-ref-filename="6654CmpOpc">CmpOpc</dfn>;</td></tr>
<tr><th id="5100">5100</th><td>  <i>// This only supports i32/i64, because i8/i16 aren't legal, and the generic</i></td></tr>
<tr><th id="5101">5101</th><td><i>  // extractvalue selection doesn't support that.</i></td></tr>
<tr><th id="5102">5102</th><td>  <b>if</b> (<a class="local col1 ref" href="#6651VT" title='VT' data-ref="6651VT" data-ref-filename="6651VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>) {</td></tr>
<tr><th id="5103">5103</th><td>    <a class="local col3 ref" href="#6653Opc" title='Opc' data-ref="6653Opc" data-ref-filename="6653Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMP_SWAP_32" title='llvm::AArch64::CMP_SWAP_32' data-ref="llvm::AArch64::CMP_SWAP_32" data-ref-filename="llvm..AArch64..CMP_SWAP_32">CMP_SWAP_32</a>;</td></tr>
<tr><th id="5104">5104</th><td>    <a class="local col4 ref" href="#6654CmpOpc" title='CmpOpc' data-ref="6654CmpOpc" data-ref-filename="6654CmpOpc">CmpOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSWrs" title='llvm::AArch64::SUBSWrs' data-ref="llvm::AArch64::SUBSWrs" data-ref-filename="llvm..AArch64..SUBSWrs">SUBSWrs</a>;</td></tr>
<tr><th id="5105">5105</th><td>    <a class="local col2 ref" href="#6652ResRC" title='ResRC' data-ref="6652ResRC" data-ref-filename="6652ResRC">ResRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>;</td></tr>
<tr><th id="5106">5106</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#6651VT" title='VT' data-ref="6651VT" data-ref-filename="6651VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>) {</td></tr>
<tr><th id="5107">5107</th><td>    <a class="local col3 ref" href="#6653Opc" title='Opc' data-ref="6653Opc" data-ref-filename="6653Opc">Opc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CMP_SWAP_64" title='llvm::AArch64::CMP_SWAP_64' data-ref="llvm::AArch64::CMP_SWAP_64" data-ref-filename="llvm..AArch64..CMP_SWAP_64">CMP_SWAP_64</a>;</td></tr>
<tr><th id="5108">5108</th><td>    <a class="local col4 ref" href="#6654CmpOpc" title='CmpOpc' data-ref="6654CmpOpc" data-ref-filename="6654CmpOpc">CmpOpc</a> = <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::SUBSXrs" title='llvm::AArch64::SUBSXrs' data-ref="llvm::AArch64::SUBSXrs" data-ref-filename="llvm..AArch64..SUBSXrs">SUBSXrs</a>;</td></tr>
<tr><th id="5109">5109</th><td>    <a class="local col2 ref" href="#6652ResRC" title='ResRC' data-ref="6652ResRC" data-ref-filename="6652ResRC">ResRC</a> = &amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR64RegClass" title='llvm::AArch64::GPR64RegClass' data-ref="llvm::AArch64::GPR64RegClass" data-ref-filename="llvm..AArch64..GPR64RegClass">GPR64RegClass</a>;</td></tr>
<tr><th id="5110">5110</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5111">5111</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5112">5112</th><td>  }</td></tr>
<tr><th id="5113">5113</th><td></td></tr>
<tr><th id="5114">5114</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="6655II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="6655II" data-ref-filename="6655II">II</dfn> = <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#6653Opc" title='Opc' data-ref="6653Opc" data-ref-filename="6653Opc">Opc</a>);</td></tr>
<tr><th id="5115">5115</th><td></td></tr>
<tr><th id="5116">5116</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="6656AddrReg" title='AddrReg' data-type='const unsigned int' data-ref="6656AddrReg" data-ref-filename="6656AddrReg">AddrReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(</td></tr>
<tr><th id="5117">5117</th><td>      <a class="local col5 ref" href="#6655II" title='II' data-ref="6655II" data-ref-filename="6655II">II</a>, <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#6648I" title='I' data-ref="6648I" data-ref-filename="6648I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm17AtomicCmpXchgInst17getPointerOperandEv" title='llvm::AtomicCmpXchgInst::getPointerOperand' data-ref="_ZNK4llvm17AtomicCmpXchgInst17getPointerOperandEv" data-ref-filename="_ZNK4llvm17AtomicCmpXchgInst17getPointerOperandEv">getPointerOperand</a>()), <a class="local col5 ref" href="#6655II" title='II' data-ref="6655II" data-ref-filename="6655II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>());</td></tr>
<tr><th id="5118">5118</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="6657DesiredReg" title='DesiredReg' data-type='const unsigned int' data-ref="6657DesiredReg" data-ref-filename="6657DesiredReg">DesiredReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(</td></tr>
<tr><th id="5119">5119</th><td>      <a class="local col5 ref" href="#6655II" title='II' data-ref="6655II" data-ref-filename="6655II">II</a>, <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#6648I" title='I' data-ref="6648I" data-ref-filename="6648I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm17AtomicCmpXchgInst17getCompareOperandEv" title='llvm::AtomicCmpXchgInst::getCompareOperand' data-ref="_ZNK4llvm17AtomicCmpXchgInst17getCompareOperandEv" data-ref-filename="_ZNK4llvm17AtomicCmpXchgInst17getCompareOperandEv">getCompareOperand</a>()), <a class="local col5 ref" href="#6655II" title='II' data-ref="6655II" data-ref-filename="6655II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>1</var>);</td></tr>
<tr><th id="5120">5120</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="6658NewReg" title='NewReg' data-type='const unsigned int' data-ref="6658NewReg" data-ref-filename="6658NewReg">NewReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" title='llvm::FastISel::constrainOperandRegClass' data-ref="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj">constrainOperandRegClass</a>(</td></tr>
<tr><th id="5121">5121</th><td>      <a class="local col5 ref" href="#6655II" title='II' data-ref="6655II" data-ref-filename="6655II">II</a>, <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" title='llvm::FastISel::getRegForValue' data-ref="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE" data-ref-filename="_ZN4llvm8FastISel14getRegForValueEPKNS_5ValueE">getRegForValue</a>(<a class="local col8 ref" href="#6648I" title='I' data-ref="6648I" data-ref-filename="6648I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instructions.h.html#_ZNK4llvm17AtomicCmpXchgInst16getNewValOperandEv" title='llvm::AtomicCmpXchgInst::getNewValOperand' data-ref="_ZNK4llvm17AtomicCmpXchgInst16getNewValOperandEv" data-ref-filename="_ZNK4llvm17AtomicCmpXchgInst16getNewValOperandEv">getNewValOperand</a>()), <a class="local col5 ref" href="#6655II" title='II' data-ref="6655II" data-ref-filename="6655II">II</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>2</var>);</td></tr>
<tr><th id="5122">5122</th><td></td></tr>
<tr><th id="5123">5123</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="6659ResultReg1" title='ResultReg1' data-type='const unsigned int' data-ref="6659ResultReg1" data-ref-filename="6659ResultReg1">ResultReg1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(<a class="local col2 ref" href="#6652ResRC" title='ResRC' data-ref="6652ResRC" data-ref-filename="6652ResRC">ResRC</a>);</td></tr>
<tr><th id="5124">5124</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="6660ResultReg2" title='ResultReg2' data-type='const unsigned int' data-ref="6660ResultReg2" data-ref-filename="6660ResultReg2">ResultReg2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="5125">5125</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="6661ScratchReg" title='ScratchReg' data-type='const unsigned int' data-ref="6661ScratchReg" data-ref-filename="6661ScratchReg">ScratchReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" title='llvm::FastISel::createResultReg' data-ref="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm8FastISel15createResultRegEPKNS_19TargetRegisterClassE">createResultReg</a>(&amp;<span class="namespace">AArch64::</span><a class="ref" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::GPR32RegClass" title='llvm::AArch64::GPR32RegClass' data-ref="llvm::AArch64::GPR32RegClass" data-ref-filename="llvm..AArch64..GPR32RegClass">GPR32RegClass</a>);</td></tr>
<tr><th id="5126">5126</th><td></td></tr>
<tr><th id="5127">5127</th><td>  <i>// FIXME: MachineMemOperand doesn't support cmpxchg yet.</i></td></tr>
<tr><th id="5128">5128</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="local col5 ref" href="#6655II" title='II' data-ref="6655II" data-ref-filename="6655II">II</a>)</td></tr>
<tr><th id="5129">5129</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6659ResultReg1" title='ResultReg1' data-ref="6659ResultReg1" data-ref-filename="6659ResultReg1">ResultReg1</a>)</td></tr>
<tr><th id="5130">5130</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6661ScratchReg" title='ScratchReg' data-ref="6661ScratchReg" data-ref-filename="6661ScratchReg">ScratchReg</a>)</td></tr>
<tr><th id="5131">5131</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#6656AddrReg" title='AddrReg' data-ref="6656AddrReg" data-ref-filename="6656AddrReg">AddrReg</a>)</td></tr>
<tr><th id="5132">5132</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#6657DesiredReg" title='DesiredReg' data-ref="6657DesiredReg" data-ref-filename="6657DesiredReg">DesiredReg</a>)</td></tr>
<tr><th id="5133">5133</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#6658NewReg" title='NewReg' data-ref="6658NewReg" data-ref-filename="6658NewReg">NewReg</a>);</td></tr>
<tr><th id="5134">5134</th><td></td></tr>
<tr><th id="5135">5135</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#6654CmpOpc" title='CmpOpc' data-ref="6654CmpOpc" data-ref-filename="6654CmpOpc">CmpOpc</a>))</td></tr>
<tr><th id="5136">5136</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#6651VT" title='VT' data-ref="6651VT" data-ref-filename="6651VT">VT</a> <a class="ref fn" href="../../../include/llvm/Support/MachineValueType.h.html#_ZNK4llvm3MVTeqERKS0_" title='llvm::MVT::operator==' data-ref="_ZNK4llvm3MVTeqERKS0_" data-ref-filename="_ZNK4llvm3MVTeqERKS0_">==</a> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a> ? <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a> : <span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::XZR" title='llvm::AArch64::XZR' data-ref="llvm::AArch64::XZR" data-ref-filename="llvm..AArch64..XZR">XZR</a>)</td></tr>
<tr><th id="5137">5137</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6659ResultReg1" title='ResultReg1' data-ref="6659ResultReg1" data-ref-filename="6659ResultReg1">ResultReg1</a>)</td></tr>
<tr><th id="5138">5138</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#6657DesiredReg" title='DesiredReg' data-ref="6657DesiredReg" data-ref-filename="6657DesiredReg">DesiredReg</a>)</td></tr>
<tr><th id="5139">5139</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5140">5140</th><td></td></tr>
<tr><th id="5141">5141</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::MBB" title='llvm::FunctionLoweringInfo::MBB' data-ref="llvm::FunctionLoweringInfo::MBB" data-ref-filename="llvm..FunctionLoweringInfo..MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::FuncInfo" title='llvm::FastISel::FuncInfo' data-ref="llvm::FastISel::FuncInfo" data-ref-filename="llvm..FastISel..FuncInfo">FuncInfo</a>.<a class="ref field" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo::InsertPt" title='llvm::FunctionLoweringInfo::InsertPt' data-ref="llvm::FunctionLoweringInfo::InsertPt" data-ref-filename="llvm..FunctionLoweringInfo..InsertPt">InsertPt</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::DbgLoc" title='llvm::FastISel::DbgLoc' data-ref="llvm::FastISel::DbgLoc" data-ref-filename="llvm..FastISel..DbgLoc">DbgLoc</a>, <a class="member field" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel::TII" title='llvm::FastISel::TII' data-ref="llvm::FastISel::TII" data-ref-filename="llvm..FastISel..TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenInstrInfo.inc.html#llvm::AArch64::CSINCWr" title='llvm::AArch64::CSINCWr' data-ref="llvm::AArch64::CSINCWr" data-ref-filename="llvm..AArch64..CSINCWr">CSINCWr</a>))</td></tr>
<tr><th id="5142">5142</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addDef' data-ref="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addDefENS_8RegisterEjj">addDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#6660ResultReg2" title='ResultReg2' data-ref="6660ResultReg2" data-ref-filename="6660ResultReg2">ResultReg2</a>)</td></tr>
<tr><th id="5143">5143</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="5144">5144</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addUse' data-ref="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addUseENS_8RegisterEjj">addUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AArch64::</span><a class="enum" href="../../../../build/lib/Target/AArch64/AArch64GenRegisterInfo.inc.html#llvm::AArch64::WZR" title='llvm::AArch64::WZR' data-ref="llvm::AArch64::WZR" data-ref-filename="llvm..AArch64..WZR">WZR</a>)</td></tr>
<tr><th id="5145">5145</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::NE" title='llvm::AArch64CC::NE' data-ref="llvm::AArch64CC::NE" data-ref-filename="llvm..AArch64CC..NE">NE</a>);</td></tr>
<tr><th id="5146">5146</th><td></td></tr>
<tr><th id="5147">5147</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((ResultReg1 + <var>1</var>) == ResultReg2 &amp;&amp; <q>"Nonconsecutive result registers."</q>);</td></tr>
<tr><th id="5148">5148</th><td>  <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" title='llvm::FastISel::updateValueMap' data-ref="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj" data-ref-filename="_ZN4llvm8FastISel14updateValueMapEPKNS_5ValueENS_8RegisterEj">updateValueMap</a>(<a class="local col8 ref" href="#6648I" title='I' data-ref="6648I" data-ref-filename="6648I">I</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#6659ResultReg1" title='ResultReg1' data-ref="6659ResultReg1" data-ref-filename="6659ResultReg1">ResultReg1</a>, <var>2</var>);</td></tr>
<tr><th id="5149">5149</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5150">5150</th><td>}</td></tr>
<tr><th id="5151">5151</th><td></td></tr>
<tr><th id="5152">5152</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115AArch64FastISel21fastSelectInstructionEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::fastSelectInstruction' data-type='bool (anonymous namespace)::AArch64FastISel::fastSelectInstruction(const llvm::Instruction * I)' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel21fastSelectInstructionEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel21fastSelectInstructionEPKN4llvm11InstructionE">fastSelectInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a> *<dfn class="local col2 decl" id="6662I" title='I' data-type='const llvm::Instruction *' data-ref="6662I" data-ref-filename="6662I">I</dfn>) {</td></tr>
<tr><th id="5153">5153</th><td>  <b>switch</b> (<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5154">5154</th><td>  <b>default</b>:</td></tr>
<tr><th id="5155">5155</th><td>    <b>break</b>;</td></tr>
<tr><th id="5156">5156</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#147" title='llvm::Instruction::Add' data-ref="llvm::Instruction::Add" data-ref-filename="llvm..Instruction..Add">Add</a>:</td></tr>
<tr><th id="5157">5157</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#149" title='llvm::Instruction::Sub' data-ref="llvm::Instruction::Sub" data-ref-filename="llvm..Instruction..Sub">Sub</a>:</td></tr>
<tr><th id="5158">5158</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectAddSub' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectAddSubEPKN4llvm11InstructionE">selectAddSub</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5159">5159</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#151" title='llvm::Instruction::Mul' data-ref="llvm::Instruction::Mul" data-ref-filename="llvm..Instruction..Mul">Mul</a>:</td></tr>
<tr><th id="5160">5160</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectMul' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectMulEPKN4llvm11InstructionE">selectMul</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5161">5161</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#154" title='llvm::Instruction::SDiv' data-ref="llvm::Instruction::SDiv" data-ref-filename="llvm..Instruction..SDiv">SDiv</a>:</td></tr>
<tr><th id="5162">5162</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectSDiv' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectSDivEPKN4llvm11InstructionE">selectSDiv</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5163">5163</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#157" title='llvm::Instruction::SRem' data-ref="llvm::Instruction::SRem" data-ref-filename="llvm..Instruction..SRem">SRem</a>:</td></tr>
<tr><th id="5164">5164</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" title='llvm::FastISel::selectBinaryOp' data-ref="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj">selectBinaryOp</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SREM" title='llvm::ISD::SREM' data-ref="llvm::ISD::SREM" data-ref-filename="llvm..ISD..SREM">SREM</a>))</td></tr>
<tr><th id="5165">5165</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" title='(anonymous namespace)::AArch64FastISel::selectRem' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj">selectRem</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SREM" title='llvm::ISD::SREM' data-ref="llvm::ISD::SREM" data-ref-filename="llvm..ISD..SREM">SREM</a>);</td></tr>
<tr><th id="5166">5166</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5167">5167</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#156" title='llvm::Instruction::URem' data-ref="llvm::Instruction::URem" data-ref-filename="llvm..Instruction..URem">URem</a>:</td></tr>
<tr><th id="5168">5168</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" title='llvm::FastISel::selectBinaryOp' data-ref="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectBinaryOpEPKNS_4UserEj">selectBinaryOp</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UREM" title='llvm::ISD::UREM' data-ref="llvm::ISD::UREM" data-ref-filename="llvm..ISD..UREM">UREM</a>))</td></tr>
<tr><th id="5169">5169</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" title='(anonymous namespace)::AArch64FastISel::selectRem' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectRemEPKN4llvm11InstructionEj">selectRem</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::UREM" title='llvm::ISD::UREM' data-ref="llvm::ISD::UREM" data-ref-filename="llvm..ISD..UREM">UREM</a>);</td></tr>
<tr><th id="5170">5170</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5171">5171</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#161" title='llvm::Instruction::Shl' data-ref="llvm::Instruction::Shl" data-ref-filename="llvm..Instruction..Shl">Shl</a>:</td></tr>
<tr><th id="5172">5172</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#162" title='llvm::Instruction::LShr' data-ref="llvm::Instruction::LShr" data-ref-filename="llvm..Instruction..LShr">LShr</a>:</td></tr>
<tr><th id="5173">5173</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#163" title='llvm::Instruction::AShr' data-ref="llvm::Instruction::AShr" data-ref-filename="llvm..Instruction..AShr">AShr</a>:</td></tr>
<tr><th id="5174">5174</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectShift' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectShiftEPKN4llvm11InstructionE">selectShift</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5175">5175</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#164" title='llvm::Instruction::And' data-ref="llvm::Instruction::And" data-ref-filename="llvm..Instruction..And">And</a>:</td></tr>
<tr><th id="5176">5176</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#165" title='llvm::Instruction::Or' data-ref="llvm::Instruction::Or" data-ref-filename="llvm..Instruction..Or">Or</a>:</td></tr>
<tr><th id="5177">5177</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#166" title='llvm::Instruction::Xor' data-ref="llvm::Instruction::Xor" data-ref-filename="llvm..Instruction..Xor">Xor</a>:</td></tr>
<tr><th id="5178">5178</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectLogicalOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel15selectLogicalOpEPKN4llvm11InstructionE">selectLogicalOp</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5179">5179</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#128" title='llvm::Instruction::Br' data-ref="llvm::Instruction::Br" data-ref-filename="llvm..Instruction..Br">Br</a>:</td></tr>
<tr><th id="5180">5180</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectBranchEPKN4llvm11InstructionE">selectBranch</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5181">5181</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#130" title='llvm::Instruction::IndirectBr' data-ref="llvm::Instruction::IndirectBr" data-ref-filename="llvm..Instruction..IndirectBr">IndirectBr</a>:</td></tr>
<tr><th id="5182">5182</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectIndirectBr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel16selectIndirectBrEPKN4llvm11InstructionE">selectIndirectBr</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5183">5183</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#195" title='llvm::Instruction::BitCast' data-ref="llvm::Instruction::BitCast" data-ref-filename="llvm..Instruction..BitCast">BitCast</a>:</td></tr>
<tr><th id="5184">5184</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel" data-ref-filename="llvm..FastISel">FastISel</a>::<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel13selectBitCastEPKNS_4UserE" title='llvm::FastISel::selectBitCast' data-ref="_ZN4llvm8FastISel13selectBitCastEPKNS_4UserE" data-ref-filename="_ZN4llvm8FastISel13selectBitCastEPKNS_4UserE">selectBitCast</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>))</td></tr>
<tr><th id="5185">5185</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectBitCast' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectBitCastEPKN4llvm11InstructionE">selectBitCast</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5186">5186</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5187">5187</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#188" title='llvm::Instruction::FPToSI' data-ref="llvm::Instruction::FPToSI" data-ref-filename="llvm..Instruction..FPToSI">FPToSI</a>:</td></tr>
<tr><th id="5188">5188</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" title='llvm::FastISel::selectCast' data-ref="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj">selectCast</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FP_TO_SINT" title='llvm::ISD::FP_TO_SINT' data-ref="llvm::ISD::FP_TO_SINT" data-ref-filename="llvm..ISD..FP_TO_SINT">FP_TO_SINT</a>))</td></tr>
<tr><th id="5189">5189</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectFPToInt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb">selectFPToInt</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <i>/*Signed=*/</i><b>true</b>);</td></tr>
<tr><th id="5190">5190</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5191">5191</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#187" title='llvm::Instruction::FPToUI' data-ref="llvm::Instruction::FPToUI" data-ref-filename="llvm..Instruction..FPToUI">FPToUI</a>:</td></tr>
<tr><th id="5192">5192</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectFPToInt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPToIntEPKN4llvm11InstructionEb">selectFPToInt</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <i>/*Signed=*/</i><b>false</b>);</td></tr>
<tr><th id="5193">5193</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#185" title='llvm::Instruction::ZExt' data-ref="llvm::Instruction::ZExt" data-ref-filename="llvm..Instruction..ZExt">ZExt</a>:</td></tr>
<tr><th id="5194">5194</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#186" title='llvm::Instruction::SExt' data-ref="llvm::Instruction::SExt" data-ref-filename="llvm..Instruction..SExt">SExt</a>:</td></tr>
<tr><th id="5195">5195</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectIntExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectIntExtEPKN4llvm11InstructionE">selectIntExt</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5196">5196</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#184" title='llvm::Instruction::Trunc' data-ref="llvm::Instruction::Trunc" data-ref-filename="llvm..Instruction..Trunc">Trunc</a>:</td></tr>
<tr><th id="5197">5197</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" title='llvm::FastISel::selectCast' data-ref="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj">selectCast</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::TRUNCATE" title='llvm::ISD::TRUNCATE' data-ref="llvm::ISD::TRUNCATE" data-ref-filename="llvm..ISD..TRUNCATE">TRUNCATE</a>))</td></tr>
<tr><th id="5198">5198</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectTruncEPKN4llvm11InstructionE">selectTrunc</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5199">5199</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5200">5200</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#192" title='llvm::Instruction::FPExt' data-ref="llvm::Instruction::FPExt" data-ref-filename="llvm..Instruction..FPExt">FPExt</a>:</td></tr>
<tr><th id="5201">5201</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFPExt' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectFPExtEPKN4llvm11InstructionE">selectFPExt</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5202">5202</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#191" title='llvm::Instruction::FPTrunc' data-ref="llvm::Instruction::FPTrunc" data-ref-filename="llvm..Instruction..FPTrunc">FPTrunc</a>:</td></tr>
<tr><th id="5203">5203</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFPTrunc' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectFPTruncEPKN4llvm11InstructionE">selectFPTrunc</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5204">5204</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#190" title='llvm::Instruction::SIToFP' data-ref="llvm::Instruction::SIToFP" data-ref-filename="llvm..Instruction..SIToFP">SIToFP</a>:</td></tr>
<tr><th id="5205">5205</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" title='llvm::FastISel::selectCast' data-ref="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel10selectCastEPKNS_4UserEj">selectCast</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SINT_TO_FP" title='llvm::ISD::SINT_TO_FP' data-ref="llvm::ISD::SINT_TO_FP" data-ref-filename="llvm..ISD..SINT_TO_FP">SINT_TO_FP</a>))</td></tr>
<tr><th id="5206">5206</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectIntToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb">selectIntToFP</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <i>/*Signed=*/</i><b>true</b>);</td></tr>
<tr><th id="5207">5207</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5208">5208</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#189" title='llvm::Instruction::UIToFP' data-ref="llvm::Instruction::UIToFP" data-ref-filename="llvm..Instruction..UIToFP">UIToFP</a>:</td></tr>
<tr><th id="5209">5209</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" title='(anonymous namespace)::AArch64FastISel::selectIntToFP' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel13selectIntToFPEPKN4llvm11InstructionEb">selectIntToFP</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <i>/*Signed=*/</i><b>false</b>);</td></tr>
<tr><th id="5210">5210</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#172" title='llvm::Instruction::Load' data-ref="llvm::Instruction::Load" data-ref-filename="llvm..Instruction..Load">Load</a>:</td></tr>
<tr><th id="5211">5211</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectLoad' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectLoadEPKN4llvm11InstructionE">selectLoad</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5212">5212</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#173" title='llvm::Instruction::Store' data-ref="llvm::Instruction::Store" data-ref-filename="llvm..Instruction..Store">Store</a>:</td></tr>
<tr><th id="5213">5213</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectStore' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel11selectStoreEPKN4llvm11InstructionE">selectStore</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5214">5214</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#207" title='llvm::Instruction::FCmp' data-ref="llvm::Instruction::FCmp" data-ref-filename="llvm..Instruction..FCmp">FCmp</a>:</td></tr>
<tr><th id="5215">5215</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#206" title='llvm::Instruction::ICmp' data-ref="llvm::Instruction::ICmp" data-ref-filename="llvm..Instruction..ICmp">ICmp</a>:</td></tr>
<tr><th id="5216">5216</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectCmp' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectCmpEPKN4llvm11InstructionE">selectCmp</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5217">5217</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#210" title='llvm::Instruction::Select' data-ref="llvm::Instruction::Select" data-ref-filename="llvm..Instruction..Select">Select</a>:</td></tr>
<tr><th id="5218">5218</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectSelect' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel12selectSelectEPKN4llvm11InstructionE">selectSelect</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5219">5219</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#127" title='llvm::Instruction::Ret' data-ref="llvm::Instruction::Ret" data-ref-filename="llvm..Instruction..Ret">Ret</a>:</td></tr>
<tr><th id="5220">5220</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectRet' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel9selectRetEPKN4llvm11InstructionE">selectRet</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5221">5221</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#158" title='llvm::Instruction::FRem' data-ref="llvm::Instruction::FRem" data-ref-filename="llvm..Instruction..FRem">FRem</a>:</td></tr>
<tr><th id="5222">5222</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectFRem' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel10selectFRemEPKN4llvm11InstructionE">selectFRem</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5223">5223</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#174" title='llvm::Instruction::GetElementPtr' data-ref="llvm::Instruction::GetElementPtr" data-ref-filename="llvm..Instruction..GetElementPtr">GetElementPtr</a>:</td></tr>
<tr><th id="5224">5224</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE" title='(anonymous namespace)::AArch64FastISel::selectGetElementPtr' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel19selectGetElementPtrEPKN4llvm11InstructionE">selectGetElementPtr</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>);</td></tr>
<tr><th id="5225">5225</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/Instruction.h.html#llvm::Instruction" title='llvm::Instruction' data-ref="llvm::Instruction" data-ref-filename="llvm..Instruction">Instruction</a>::<a class="enum" href="../../../include/llvm/IR/Instruction.def.html#176" title='llvm::Instruction::AtomicCmpXchg' data-ref="llvm::Instruction::AtomicCmpXchg" data-ref-filename="llvm..Instruction..AtomicCmpXchg">AtomicCmpXchg</a>:</td></tr>
<tr><th id="5226">5226</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE" title='(anonymous namespace)::AArch64FastISel::selectAtomicCmpXchg' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISel19selectAtomicCmpXchgEPKN4llvm17AtomicCmpXchgInstE">selectAtomicCmpXchg</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicCmpXchgInst" title='llvm::AtomicCmpXchgInst' data-ref="llvm::AtomicCmpXchgInst" data-ref-filename="llvm..AtomicCmpXchgInst">AtomicCmpXchgInst</a>&gt;(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>));</td></tr>
<tr><th id="5227">5227</th><td>  }</td></tr>
<tr><th id="5228">5228</th><td></td></tr>
<tr><th id="5229">5229</th><td>  <i>// fall-back to target-independent instruction selection.</i></td></tr>
<tr><th id="5230">5230</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/FastISel.h.html#_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" title='llvm::FastISel::selectOperator' data-ref="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj" data-ref-filename="_ZN4llvm8FastISel14selectOperatorEPKNS_4UserEj">selectOperator</a>(<a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>, <a class="local col2 ref" href="#6662I" title='I' data-ref="6662I" data-ref-filename="6662I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Instruction.h.html#_ZNK4llvm11Instruction9getOpcodeEv" title='llvm::Instruction::getOpcode' data-ref="_ZNK4llvm11Instruction9getOpcodeEv" data-ref-filename="_ZNK4llvm11Instruction9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="5231">5231</th><td>}</td></tr>
<tr><th id="5232">5232</th><td></td></tr>
<tr><th id="5233">5233</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="5234">5234</th><td></td></tr>
<tr><th id="5235">5235</th><td><a class="type" href="../../../include/llvm/CodeGen/FastISel.h.html#llvm::FastISel" title='llvm::FastISel' data-ref="llvm::FastISel" data-ref-filename="llvm..FastISel">FastISel</a> *<span class="namespace">AArch64::</span><dfn class="decl def fn" id="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" title='llvm::AArch64::createFastISel' data-ref="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE" data-ref-filename="_ZN4llvm7AArch6414createFastISelERNS_20FunctionLoweringInfoEPKNS_17TargetLibraryInfoE">createFastISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/FunctionLoweringInfo.h.html#llvm::FunctionLoweringInfo" title='llvm::FunctionLoweringInfo' data-ref="llvm::FunctionLoweringInfo" data-ref-filename="llvm..FunctionLoweringInfo">FunctionLoweringInfo</a> &amp;<dfn class="local col3 decl" id="6663FuncInfo" title='FuncInfo' data-type='llvm::FunctionLoweringInfo &amp;' data-ref="6663FuncInfo" data-ref-filename="6663FuncInfo">FuncInfo</dfn>,</td></tr>
<tr><th id="5236">5236</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::TargetLibraryInfo" title='llvm::TargetLibraryInfo' data-ref="llvm::TargetLibraryInfo" data-ref-filename="llvm..TargetLibraryInfo">TargetLibraryInfo</a> *<dfn class="local col4 decl" id="6664LibInfo" title='LibInfo' data-type='const llvm::TargetLibraryInfo *' data-ref="6664LibInfo" data-ref-filename="6664LibInfo">LibInfo</dfn>) {</td></tr>
<tr><th id="5237">5237</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64FastISel" title='(anonymous namespace)::AArch64FastISel' data-ref="(anonymousnamespace)::AArch64FastISel" data-ref-filename="(anonymousnamespace)..AArch64FastISel">AArch64FastISel</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_115AArch64FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" title='(anonymous namespace)::AArch64FastISel::AArch64FastISel' data-use='c' data-ref="_ZN12_GLOBAL__N_115AArch64FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE" data-ref-filename="_ZN12_GLOBAL__N_115AArch64FastISelC1ERN4llvm20FunctionLoweringInfoEPKNS1_17TargetLibraryInfoE">(</a><a class="local col3 ref" href="#6663FuncInfo" title='FuncInfo' data-ref="6663FuncInfo" data-ref-filename="6663FuncInfo">FuncInfo</a>, <a class="local col4 ref" href="#6664LibInfo" title='LibInfo' data-ref="6664LibInfo" data-ref-filename="6664LibInfo">LibInfo</a>);</td></tr>
<tr><th id="5238">5238</th><td>}</td></tr>
<tr><th id="5239">5239</th><td></td></tr>
<tr><th id="5240">5240</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="5241">5241</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>