
*** Running vivado
    with args -log pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pipeline.tcl -notrace
Command: synth_design -top pipeline -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 336.504 ; gain = 103.625
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pipeline' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:41]
WARNING: [Synth 8-5640] Port 'halt' is missing in component declaration [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:43]
INFO: [Synth 8-3491] module 'fetchStage' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/fetchStage.vhd:35' bound to instance 'fetch' of component 'fetchStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:136]
INFO: [Synth 8-638] synthesizing module 'fetchStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/fetchStage.vhd:43]
INFO: [Synth 8-3491] module 'ROMController' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/ROMController.vhd:34' bound to instance 'u0' of component 'ROMController' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/fetchStage.vhd:60]
INFO: [Synth 8-638] synthesizing module 'ROMController' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/ROMController.vhd:43]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: ROM.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_memory_sprom' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7178' bound to instance 'xpm_memory_sprom_inst' of component 'xpm_memory_sprom' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/ROMController.vhd:49]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sprom' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7178]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: ROM.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 3 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: ROM.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
WARNING: [Synth 8-6060] Synth Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (1024), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (8) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:499]
INFO: [Synth 8-3876] $readmem data file 'ROM.mem' is read successfully [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1068]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (1#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sprom' (2#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7178]
INFO: [Synth 8-256] done synthesizing module 'ROMController' (3#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/ROMController.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/fetchStage.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'fetchStage' (4#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/fetchStage.vhd:43]
INFO: [Synth 8-3491] module 'decodeStage' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/decodeStage.vhd:34' bound to instance 'decode' of component 'decodeStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:144]
INFO: [Synth 8-638] synthesizing module 'decodeStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/decodeStage.vhd:52]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/RF8_16.vhd:5' bound to instance 'u0' of component 'register_file' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/decodeStage.vhd:85]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/RF8_16.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/RF8_16.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'register_file' (5#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/RF8_16.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'decodeStage' (6#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/decodeStage.vhd:52]
INFO: [Synth 8-3491] module 'executeStage' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/executeStage.vhd:34' bound to instance 'execute' of component 'executeStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:162]
INFO: [Synth 8-638] synthesizing module 'executeStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/executeStage.vhd:51]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:34' bound to instance 'u1' of component 'alu' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/executeStage.vhd:69]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:43]
INFO: [Synth 8-3491] module 'barrelShiftRight' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/barrelShiftRight.vhd:33' bound to instance 'u0' of component 'barrelShiftRight' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:88]
INFO: [Synth 8-638] synthesizing module 'barrelShiftRight' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/barrelShiftRight.vhd:40]
INFO: [Synth 8-638] synthesizing module 'mux2_8' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:61]
INFO: [Synth 8-226] default block is never used [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'mux2_8' (7#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux2_4' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:83]
INFO: [Synth 8-226] default block is never used [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'mux2_4' (8#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:83]
INFO: [Synth 8-638] synthesizing module 'mux2_2' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:105]
INFO: [Synth 8-226] default block is never used [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'mux2_2' (9#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:105]
INFO: [Synth 8-638] synthesizing module 'mux2_1' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:127]
INFO: [Synth 8-226] default block is never used [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'mux2_1' (10#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'barrelShiftRight' (11#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/barrelShiftRight.vhd:40]
INFO: [Synth 8-3491] module 'barrelShiftLeft' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/barrelShiftLeft.vhd:33' bound to instance 'u1' of component 'barrelShiftLeft' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:89]
INFO: [Synth 8-638] synthesizing module 'barrelShiftLeft' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/barrelShiftLeft.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'barrelShiftLeft' (12#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/barrelShiftLeft.vhd:40]
INFO: [Synth 8-3491] module 'unary' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/unary.vhd:35' bound to instance 'u2' of component 'unary' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:90]
INFO: [Synth 8-638] synthesizing module 'unary' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/unary.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'unary' (13#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/unary.vhd:44]
INFO: [Synth 8-3491] module 'multiplier' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/multiplier.vhd:35' bound to instance 'u3' of component 'multiplier' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:91]
INFO: [Synth 8-638] synthesizing module 'multiplier' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/multiplier.vhd:44]
INFO: [Synth 8-638] synthesizing module 'mux2_16' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mux2_16' (14#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/mux.vhd:41]
INFO: [Synth 8-638] synthesizing module 'unsignedAddition' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/unary.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'unsignedAddition' (15#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/unary.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'multiplier' (16#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/multiplier.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'alu' (17#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/alu.vhd:43]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/executeStage.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element operand1Buffer_reg was removed.  [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/executeStage.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'executeStage' (18#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/executeStage.vhd:51]
INFO: [Synth 8-3491] module 'memoryStage' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/memoryStage.vhd:34' bound to instance 'memory' of component 'memoryStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:179]
INFO: [Synth 8-638] synthesizing module 'memoryStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/memoryStage.vhd:49]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/memoryStage.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'memoryStage' (19#1) [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/memoryStage.vhd:49]
INFO: [Synth 8-3491] module 'writeBackStage' declared at 'C:/Users/abates/ECE449/project_2.srcs/sources_1/new/writeBackStage.vhd:34' bound to instance 'writeback' of component 'writeBackStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:195]
INFO: [Synth 8-638] synthesizing module 'writeBackStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/writeBackStage.vhd:45]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/writeBackStage.vhd:60]
ERROR: [Synth 8-285] failed synthesizing module 'writeBackStage' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/writeBackStage.vhd:45]
ERROR: [Synth 8-285] failed synthesizing module 'pipeline' [C:/Users/abates/ECE449/project_2.srcs/sources_1/new/pipeline.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 390.219 ; gain = 157.340
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 6 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Mar  5 16:45:40 2019...
