var structmac__ax__pcie__ltr__param =
[
    [ "mac_ax_pcie_ltr_act_lat_ctrl", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__act__lat__ctrl.html", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__act__lat__ctrl" ],
    [ "mac_ax_pcie_ltr_idle_lat_ctrl", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__idle__lat__ctrl.html", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__idle__lat__ctrl" ],
    [ "mac_ax_pcie_ltr_rx0_th_ctrl", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__rx0__th__ctrl.html", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__rx0__th__ctrl" ],
    [ "mac_ax_pcie_ltr_rx1_th_ctrl", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__rx1__th__ctrl.html", "structmac__ax__pcie__ltr__param_1_1mac__ax__pcie__ltr__rx1__th__ctrl" ],
    [ "ltr_act_lat_ctrl", "structmac__ax__pcie__ltr__param.html#ad8ceb597fa2f0b78b8e12adc9b8c7519", null ],
    [ "ltr_ctrl", "structmac__ax__pcie__ltr__param.html#a20c369badc3877eb32b4b450b93da562", null ],
    [ "ltr_idle_lat_ctrl", "structmac__ax__pcie__ltr__param.html#a7daf5ed26a4063d8e375e281d1487796", null ],
    [ "ltr_idle_timer_ctrl", "structmac__ax__pcie__ltr__param.html#ad633b1042d0ccffb456d4c2786110c4c", null ],
    [ "ltr_rx0_th_ctrl", "structmac__ax__pcie__ltr__param.html#a79d5e2bfc93a37e9c151a98d11d932cb", null ],
    [ "ltr_rx1_th_ctrl", "structmac__ax__pcie__ltr__param.html#ace06896622afe9d91702efa8c437c7c4", null ],
    [ "ltr_spc_ctrl", "structmac__ax__pcie__ltr__param.html#a563a7b9dec45472ffe2d2cb10f75bf84", null ],
    [ "read", "structmac__ax__pcie__ltr__param.html#a1331e5535d3a85136e91229d806f3dd0", null ],
    [ "write", "structmac__ax__pcie__ltr__param.html#ab405c3758d4376f2de1d5633db95166a", null ]
];