Protel Design System Design Rule Check
PCB File : C:\Users\Administrator\Desktop\New folder\voice_recorder\PCB1.PcbDoc
Date     : 6/15/2023
Time     : 5:28:07 PM

Processing Rule : Clearance Constraint (Gap=12mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=200mil) (IsStitchingVia and InNet('GND')),((IsVia and (Not IsStitchingVia)) Or IsPad)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=25mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1995mil,3980mil) from Top Layer to Bottom Layer And Via (2000mil,4000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5995mil,1980mil) from Top Layer to Bottom Layer And Via (6000mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :2

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-1(2175mil,3055mil) on Top Layer And Track (2136.614mil,3033.346mil)(2148.425mil,3033.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-1(2175mil,3055mil) on Top Layer And Track (2136.614mil,3076.653mil)(2148.425mil,3076.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-2(2110.039mil,3055mil) on Top Layer And Track (2136.614mil,3033.346mil)(2148.425mil,3033.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C10-2(2110.039mil,3055mil) on Top Layer And Track (2136.614mil,3076.653mil)(2148.425mil,3076.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(1750mil,2810mil) on Top Layer And Text "C16" (1720mil,2768mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(1750mil,2810mil) on Top Layer And Track (1728.346mil,2836.575mil)(1728.346mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-1(1750mil,2810mil) on Top Layer And Track (1771.653mil,2836.575mil)(1771.653mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-2(1750mil,2874.961mil) on Top Layer And Track (1728.346mil,2836.575mil)(1728.346mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C11-2(1750mil,2874.961mil) on Top Layer And Track (1771.653mil,2836.575mil)(1771.653mil,2848.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12-1(2910mil,1335mil) on Top Layer And Track (2888.346mil,1361.575mil)(2888.346mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12-1(2910mil,1335mil) on Top Layer And Track (2931.653mil,1361.575mil)(2931.653mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12-2(2910mil,1399.961mil) on Top Layer And Track (2888.346mil,1361.575mil)(2888.346mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C12-2(2910mil,1399.961mil) on Top Layer And Track (2931.653mil,1361.575mil)(2931.653mil,1373.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-1(2910mil,1778.724mil) on Top Layer And Track (2888.346mil,1805.299mil)(2888.346mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-1(2910mil,1778.724mil) on Top Layer And Track (2931.653mil,1805.299mil)(2931.653mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-2(2910mil,1843.685mil) on Top Layer And Track (2888.346mil,1805.299mil)(2888.346mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C13-2(2910mil,1843.685mil) on Top Layer And Track (2931.653mil,1805.299mil)(2931.653mil,1817.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(2135mil,1323.724mil) on Top Layer And Track (2113.346mil,1350.299mil)(2113.346mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-1(2135mil,1323.724mil) on Top Layer And Track (2156.653mil,1350.299mil)(2156.653mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(2135mil,1388.685mil) on Top Layer And Track (2113.346mil,1350.299mil)(2113.346mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C14-2(2135mil,1388.685mil) on Top Layer And Track (2156.653mil,1350.299mil)(2156.653mil,1362.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-1(2135mil,1795mil) on Top Layer And Track (2113.346mil,1821.575mil)(2113.346mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-1(2135mil,1795mil) on Top Layer And Track (2156.653mil,1821.575mil)(2156.653mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-2(2135mil,1859.961mil) on Top Layer And Track (2113.346mil,1821.575mil)(2113.346mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C15-2(2135mil,1859.961mil) on Top Layer And Track (2156.653mil,1821.575mil)(2156.653mil,1833.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C16-1(1750mil,2660mil) on Top Layer And Text "C17" (1720mil,2618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-1(1750mil,2660mil) on Top Layer And Track (1728.346mil,2686.575mil)(1728.346mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-1(1750mil,2660mil) on Top Layer And Track (1771.653mil,2686.575mil)(1771.653mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-2(1750mil,2724.961mil) on Top Layer And Track (1728.346mil,2686.575mil)(1728.346mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C16-2(1750mil,2724.961mil) on Top Layer And Track (1771.653mil,2686.575mil)(1771.653mil,2698.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-1(1750mil,2510.039mil) on Top Layer And Track (1728.346mil,2536.614mil)(1728.346mil,2548.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-1(1750mil,2510.039mil) on Top Layer And Track (1771.653mil,2536.614mil)(1771.653mil,2548.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-2(1750mil,2575mil) on Top Layer And Track (1728.346mil,2536.614mil)(1728.346mil,2548.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C17-2(1750mil,2575mil) on Top Layer And Track (1771.653mil,2536.614mil)(1771.653mil,2548.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C18-1(2665mil,3534.961mil) on Top Layer And Track (2643.347mil,3496.575mil)(2643.347mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C18-1(2665mil,3534.961mil) on Top Layer And Track (2686.654mil,3496.575mil)(2686.654mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C18-2(2665mil,3470mil) on Top Layer And Track (2643.347mil,3496.575mil)(2643.347mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C18-2(2665mil,3470mil) on Top Layer And Track (2686.654mil,3496.575mil)(2686.654mil,3508.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-1(3520mil,3489.961mil) on Top Layer And Track (3498.347mil,3451.575mil)(3498.347mil,3463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-1(3520mil,3489.961mil) on Top Layer And Track (3541.654mil,3451.575mil)(3541.654mil,3463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-2(3520mil,3425mil) on Top Layer And Track (3498.347mil,3451.575mil)(3498.347mil,3463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C20-2(3520mil,3425mil) on Top Layer And Track (3541.654mil,3451.575mil)(3541.654mil,3463.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C4-1(6415mil,4030mil) on Top Layer And Track (6441.575mil,4008.347mil)(6453.386mil,4008.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C4-1(6415mil,4030mil) on Top Layer And Track (6441.575mil,4051.654mil)(6453.386mil,4051.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C4-2(6479.961mil,4030mil) on Top Layer And Track (6441.575mil,4008.347mil)(6453.386mil,4008.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C4-2(6479.961mil,4030mil) on Top Layer And Track (6441.575mil,4051.654mil)(6453.386mil,4051.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-1(5540mil,2745mil) on Top Layer And Track (5501.614mil,2723.346mil)(5513.425mil,2723.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-1(5540mil,2745mil) on Top Layer And Track (5501.614mil,2766.653mil)(5513.425mil,2766.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-2(5475.039mil,2745mil) on Top Layer And Track (5501.614mil,2723.346mil)(5513.425mil,2723.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C5-2(5475.039mil,2745mil) on Top Layer And Track (5501.614mil,2766.653mil)(5513.425mil,2766.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-1(5160.039mil,1290mil) on Top Layer And Track (5186.614mil,1268.347mil)(5198.425mil,1268.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-1(5160.039mil,1290mil) on Top Layer And Track (5186.614mil,1311.654mil)(5198.425mil,1311.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-2(5225mil,1290mil) on Top Layer And Track (5186.614mil,1268.347mil)(5198.425mil,1268.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C7-2(5225mil,1290mil) on Top Layer And Track (5186.614mil,1311.654mil)(5198.425mil,1311.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-1(3340mil,1865mil) on Top Layer And Track (3366.575mil,1843.347mil)(3378.386mil,1843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-1(3340mil,1865mil) on Top Layer And Track (3366.575mil,1886.654mil)(3378.386mil,1886.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-2(3404.961mil,1865mil) on Top Layer And Track (3366.575mil,1843.347mil)(3378.386mil,1843.347mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C8-2(3404.961mil,1865mil) on Top Layer And Track (3366.575mil,1886.654mil)(3378.386mil,1886.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-1(2475mil,2910mil) on Top Layer And Track (2453.346mil,2936.575mil)(2453.346mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-1(2475mil,2910mil) on Top Layer And Track (2496.653mil,2936.575mil)(2496.653mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-2(2475mil,2974.961mil) on Top Layer And Track (2453.346mil,2936.575mil)(2453.346mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad C9-2(2475mil,2974.961mil) on Top Layer And Track (2496.653mil,2936.575mil)(2496.653mil,2948.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.823mil < 10mil) Between Pad Ct1-1(6482.099mil,3824.996mil) on Top Layer And Track (6296.811mil,3764.961mil)(6511.378mil,3764.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.831mil < 10mil) Between Pad Ct1-1(6482.099mil,3824.996mil) on Top Layer And Track (6296.811mil,3885.039mil)(6510.394mil,3885.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad Ct1-1(6482.099mil,3824.996mil) on Top Layer And Track (6510.394mil,3885.039mil)(6523.189mil,3872.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.477mil < 10mil) Between Pad Ct1-1(6482.099mil,3824.996mil) on Top Layer And Track (6511.378mil,3764.961mil)(6523.189mil,3776.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.563mil < 10mil) Between Pad Ct1-1(6482.099mil,3824.996mil) on Top Layer And Track (6523.189mil,3776.772mil)(6523.189mil,3872.244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.549mil < 10mil) Between Pad Ct1-2(6337.887mil,3824.996mil) on Top Layer And Track (6296.811mil,3764.961mil)(6296.811mil,3885.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.823mil < 10mil) Between Pad Ct1-2(6337.887mil,3824.996mil) on Top Layer And Track (6296.811mil,3764.961mil)(6511.378mil,3764.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.831mil < 10mil) Between Pad Ct1-2(6337.887mil,3824.996mil) on Top Layer And Track (6296.811mil,3885.039mil)(6510.394mil,3885.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.395mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Text "C12" (2880mil,1443mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.395mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.823mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (2959.965mil,1485.721mil)(2959.965mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.477mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (2959.965mil,1485.721mil)(2971.776mil,1473.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.563mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (2971.776mil,1473.91mil)(3067.248mil,1473.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (3067.248mil,1473.91mil)(3080.043mil,1486.705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.831mil < 10mil) Between Pad Ct2-1(3020mil,1515mil) on Top Layer And Track (3080.043mil,1486.705mil)(3080.043mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.823mil < 10mil) Between Pad Ct2-2(3020mil,1659.211mil) on Top Layer And Track (2959.965mil,1485.721mil)(2959.965mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.549mil < 10mil) Between Pad Ct2-2(3020mil,1659.211mil) on Top Layer And Track (2959.965mil,1700.288mil)(3080.043mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.831mil < 10mil) Between Pad Ct2-2(3020mil,1659.211mil) on Top Layer And Track (3080.043mil,1486.705mil)(3080.043mil,1700.288mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.563mil < 10mil) Between Pad Ct3-1(5487.901mil,1315.004mil) on Top Layer And Track (5446.811mil,1267.756mil)(5446.811mil,1363.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad Ct3-1(5487.901mil,1315.004mil) on Top Layer And Track (5446.811mil,1267.756mil)(5459.606mil,1254.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.477mil < 10mil) Between Pad Ct3-1(5487.901mil,1315.004mil) on Top Layer And Track (5446.811mil,1363.228mil)(5458.622mil,1375.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.477mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.823mil < 10mil) Between Pad Ct3-1(5487.901mil,1315.004mil) on Top Layer And Track (5458.622mil,1375.039mil)(5673.189mil,1375.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.831mil < 10mil) Between Pad Ct3-1(5487.901mil,1315.004mil) on Top Layer And Track (5459.606mil,1254.961mil)(5673.189mil,1254.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.823mil < 10mil) Between Pad Ct3-2(5632.113mil,1315.004mil) on Top Layer And Track (5458.622mil,1375.039mil)(5673.189mil,1375.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.831mil < 10mil) Between Pad Ct3-2(5632.113mil,1315.004mil) on Top Layer And Track (5459.606mil,1254.961mil)(5673.189mil,1254.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.549mil < 10mil) Between Pad Ct3-2(5632.113mil,1315.004mil) on Top Layer And Track (5673.189mil,1254.961mil)(5673.189mil,1375.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-1(6490mil,2220mil) on Top Layer And Track (6435mil,2215mil)(6445mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-1(6490mil,2220mil) on Top Layer And Track (6535mil,2215mil)(6545mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6435mil,2340mil)(6545mil,2340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6435mil,2345mil)(6545mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6435mil,2395mil)(6445mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d1-2(6490mil,2390mil) on Top Layer And Track (6535mil,2395mil)(6545mil,2395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-1(6335mil,1990mil) on Top Layer And Track (6330mil,1935mil)(6330mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-1(6335mil,1990mil) on Top Layer And Track (6330mil,2035mil)(6330mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6455mil,1935mil)(6455mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6460mil,1935mil)(6460mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6510mil,1935mil)(6510mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d2-2(6505mil,1990mil) on Top Layer And Track (6510mil,2035mil)(6510mil,2045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-1(5650mil,2960mil) on Top Layer And Track (5655mil,2905mil)(5655mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-1(5650mil,2960mil) on Top Layer And Track (5655mil,3005mil)(5655mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5475mil,2905mil)(5475mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5475mil,3005mil)(5475mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5525mil,2905mil)(5525mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d3-2(5480mil,2960mil) on Top Layer And Track (5530mil,2905mil)(5530mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-1(5660mil,1575mil) on Top Layer And Track (5665mil,1520mil)(5665mil,1530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-1(5660mil,1575mil) on Top Layer And Track (5665mil,1620mil)(5665mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5485mil,1520mil)(5485mil,1530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5485mil,1620mil)(5485mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5535mil,1520mil)(5535mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad d4-2(5490mil,1575mil) on Top Layer And Track (5540mil,1520mil)(5540mil,1630mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6460mil,1605mil)(6460mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6460mil,1676.378mil)(6467.52mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6532.48mil,1676.378mil)(6540mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-1(6500mil,1635.04mil) on Top Layer And Track (6540mil,1605mil)(6540mil,1676.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6460mil,1723.622mil)(6460mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6460mil,1723.622mil)(6467.52mil,1723.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6532.48mil,1723.622mil)(6540mil,1723.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 10mil) Between Pad F1-2(6500mil,1764.96mil) on Top Layer And Track (6540mil,1723.622mil)(6540mil,1795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-1(6485mil,3090mil) on Top Layer And Track (6444.646mil,3062.441mil)(6444.646mil,3105.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-1(6485mil,3090mil) on Top Layer And Track (6444.646mil,3062.441mil)(6525.354mil,3062.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-1(6485mil,3090mil) on Top Layer And Track (6525.354mil,3062.441mil)(6525.354mil,3105.256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-2(6485mil,3206.142mil) on Top Layer And Track (6444.646mil,3190.886mil)(6444.646mil,3233.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-2(6485mil,3206.142mil) on Top Layer And Track (6444.646mil,3233.701mil)(6525.354mil,3233.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad FR1-2(6485mil,3206.142mil) on Top Layer And Track (6525.354mil,3190.886mil)(6525.354mil,3233.701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad K1-1(2985mil,4235mil) on Multi-Layer And Track (3035mil,3887.362mil)(3035mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.012mil < 10mil) Between Pad K1-16(2985mil,3935mil) on Multi-Layer And Track (3035mil,3887.362mil)(3035mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.012mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.288mil < 10mil) Between Pad K1-8(2285mil,4235mil) on Multi-Layer And Track (2239.724mil,3887.362mil)(2239.724mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.288mil < 10mil) Between Pad K1-9(2285mil,3935mil) on Multi-Layer And Track (2239.724mil,3887.362mil)(2239.724mil,4285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mil < 10mil) Between Pad P1-1(4550mil,1485mil) on Multi-Layer And Track (4499.937mil,1455mil)(4499.937mil,1514.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.116mil < 10mil) Between Pad P1-1(4550mil,1485mil) on Multi-Layer And Track (4499.937mil,1455mil)(4519.921mil,1435.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.082mil < 10mil) Between Pad P1-1(4550mil,1485mil) on Multi-Layer And Track (4499.937mil,1514.953mil)(4520mil,1535.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.027mil < 10mil) Between Pad P1-1(4550mil,1485mil) on Multi-Layer And Track (4579.921mil,1535.016mil)(4599.937mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.06mil < 10mil) Between Pad P1-1(4550mil,1485mil) on Multi-Layer And Track (4580mil,1435.016mil)(4599.937mil,1454.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(4550mil,1485mil) on Multi-Layer And Track (4599.937mil,1454.953mil)(4599.937mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-10(4550mil,2385mil) on Multi-Layer And Track (4499.937mil,2355mil)(4499.937mil,2414.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-10(4550mil,2385mil) on Multi-Layer And Track (4599.937mil,2354.953mil)(4599.937mil,2415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-11(4550mil,2485mil) on Multi-Layer And Track (4499.937mil,2455mil)(4499.937mil,2514.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-11(4550mil,2485mil) on Multi-Layer And Track (4599.937mil,2454.953mil)(4599.937mil,2515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-12(4550mil,2585mil) on Multi-Layer And Track (4499.937mil,2555mil)(4499.937mil,2614.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-12(4550mil,2585mil) on Multi-Layer And Track (4599.937mil,2554.953mil)(4599.937mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-13(4550mil,2685mil) on Multi-Layer And Track (4499.937mil,2655mil)(4499.937mil,2714.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-13(4550mil,2685mil) on Multi-Layer And Track (4599.937mil,2654.953mil)(4599.937mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-14(4550mil,2785mil) on Multi-Layer And Track (4499.937mil,2755mil)(4499.937mil,2814.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-14(4550mil,2785mil) on Multi-Layer And Track (4599.937mil,2754.953mil)(4599.937mil,2815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-15(4550mil,2885mil) on Multi-Layer And Track (4499.937mil,2855mil)(4499.937mil,2914.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-15(4550mil,2885mil) on Multi-Layer And Track (4599.937mil,2854.953mil)(4599.937mil,2915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-16(4550mil,2985mil) on Multi-Layer And Track (4499.937mil,2955mil)(4499.937mil,3014.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-16(4550mil,2985mil) on Multi-Layer And Track (4599.937mil,2954.953mil)(4599.937mil,3015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-17(4550mil,3085mil) on Multi-Layer And Track (4499.937mil,3055mil)(4499.937mil,3114.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-17(4550mil,3085mil) on Multi-Layer And Track (4599.937mil,3054.953mil)(4599.937mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-18(4550mil,3185mil) on Multi-Layer And Track (4499.937mil,3155mil)(4499.937mil,3214.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-18(4550mil,3185mil) on Multi-Layer And Track (4599.937mil,3154.953mil)(4599.937mil,3215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-19(4550mil,3285mil) on Multi-Layer And Track (4499.937mil,3255mil)(4499.937mil,3314.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-19(4550mil,3285mil) on Multi-Layer And Track (4599.937mil,3254.953mil)(4599.937mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-2(4550mil,1585mil) on Multi-Layer And Track (4499.937mil,1555mil)(4499.937mil,1614.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-2(4550mil,1585mil) on Multi-Layer And Track (4599.937mil,1554.953mil)(4599.937mil,1615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-20(4550mil,3385mil) on Multi-Layer And Track (4499.937mil,3355mil)(4499.937mil,3414.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-20(4550mil,3385mil) on Multi-Layer And Track (4599.937mil,3354.953mil)(4599.937mil,3415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-3(4550mil,1685mil) on Multi-Layer And Track (4499.937mil,1655mil)(4499.937mil,1714.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-3(4550mil,1685mil) on Multi-Layer And Track (4599.937mil,1654.953mil)(4599.937mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-4(4550mil,1785mil) on Multi-Layer And Track (4499.937mil,1755mil)(4499.937mil,1814.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-4(4550mil,1785mil) on Multi-Layer And Track (4599.937mil,1754.953mil)(4599.937mil,1815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-5(4550mil,1885mil) on Multi-Layer And Track (4499.937mil,1855mil)(4499.937mil,1914.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-5(4550mil,1885mil) on Multi-Layer And Track (4599.937mil,1854.953mil)(4599.937mil,1915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-6(4550mil,1985mil) on Multi-Layer And Track (4499.937mil,1955mil)(4499.937mil,2014.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-6(4550mil,1985mil) on Multi-Layer And Track (4599.937mil,1954.953mil)(4599.937mil,2015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-7(4550mil,2085mil) on Multi-Layer And Track (4499.937mil,2055mil)(4499.937mil,2114.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-7(4550mil,2085mil) on Multi-Layer And Track (4599.937mil,2054.953mil)(4599.937mil,2115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-8(4550mil,2185mil) on Multi-Layer And Track (4499.937mil,2155mil)(4499.937mil,2214.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-8(4550mil,2185mil) on Multi-Layer And Track (4599.937mil,2154.953mil)(4599.937mil,2215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P1-9(4550mil,2285mil) on Multi-Layer And Track (4499.937mil,2255mil)(4499.937mil,2314.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-9(4550mil,2285mil) on Multi-Layer And Track (4599.937mil,2254.953mil)(4599.937mil,2315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-1(3895mil,3390mil) on Multi-Layer And Track (3845.063mil,3360mil)(3845.063mil,3420.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.027mil < 10mil) Between Pad P2-1(3895mil,3390mil) on Multi-Layer And Track (3845.063mil,3360mil)(3865.079mil,3339.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.06mil < 10mil) Between Pad P2-1(3895mil,3390mil) on Multi-Layer And Track (3845.063mil,3420.047mil)(3865mil,3439.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.115mil < 10mil) Between Pad P2-1(3895mil,3390mil) on Multi-Layer And Track (3925.079mil,3439.984mil)(3945.063mil,3420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.082mil < 10mil) Between Pad P2-1(3895mil,3390mil) on Multi-Layer And Track (3925mil,3339.984mil)(3945.063mil,3360.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mil < 10mil) Between Pad P2-1(3895mil,3390mil) on Multi-Layer And Track (3945.063mil,3360.047mil)(3945.063mil,3420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-10(3895mil,2490mil) on Multi-Layer And Track (3845.063mil,2460mil)(3845.063mil,2520.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-10(3895mil,2490mil) on Multi-Layer And Track (3945.063mil,2460.047mil)(3945.063mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-11(3895mil,2390mil) on Multi-Layer And Track (3845.063mil,2360mil)(3845.063mil,2420.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-11(3895mil,2390mil) on Multi-Layer And Track (3945.063mil,2360.047mil)(3945.063mil,2420mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-12(3895mil,2290mil) on Multi-Layer And Track (3845.063mil,2260mil)(3845.063mil,2320.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-12(3895mil,2290mil) on Multi-Layer And Track (3945.063mil,2260.047mil)(3945.063mil,2320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-13(3895mil,2190mil) on Multi-Layer And Track (3845.063mil,2160mil)(3845.063mil,2220.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-13(3895mil,2190mil) on Multi-Layer And Track (3945.063mil,2160.047mil)(3945.063mil,2220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-14(3895mil,2090mil) on Multi-Layer And Track (3845.063mil,2060mil)(3845.063mil,2120.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-14(3895mil,2090mil) on Multi-Layer And Track (3945.063mil,2060.047mil)(3945.063mil,2120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-15(3895mil,1990mil) on Multi-Layer And Track (3845.063mil,1960mil)(3845.063mil,2020.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-15(3895mil,1990mil) on Multi-Layer And Track (3945.063mil,1960.047mil)(3945.063mil,2020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-16(3895mil,1890mil) on Multi-Layer And Track (3845.063mil,1860mil)(3845.063mil,1920.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-16(3895mil,1890mil) on Multi-Layer And Track (3945.063mil,1860.047mil)(3945.063mil,1920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-17(3895mil,1790mil) on Multi-Layer And Track (3845.063mil,1760mil)(3845.063mil,1820.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-17(3895mil,1790mil) on Multi-Layer And Track (3945.063mil,1760.047mil)(3945.063mil,1820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-18(3895mil,1690mil) on Multi-Layer And Track (3845.063mil,1660mil)(3845.063mil,1720.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-18(3895mil,1690mil) on Multi-Layer And Track (3945.063mil,1660.047mil)(3945.063mil,1720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-19(3895mil,1590mil) on Multi-Layer And Track (3845.063mil,1560mil)(3845.063mil,1620.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-19(3895mil,1590mil) on Multi-Layer And Track (3945.063mil,1560.047mil)(3945.063mil,1620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-2(3895mil,3290mil) on Multi-Layer And Track (3845.063mil,3260mil)(3845.063mil,3320.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-2(3895mil,3290mil) on Multi-Layer And Track (3945.063mil,3260.047mil)(3945.063mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-20(3895mil,1490mil) on Multi-Layer And Track (3845.063mil,1460mil)(3845.063mil,1520.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-20(3895mil,1490mil) on Multi-Layer And Track (3945.063mil,1460.047mil)(3945.063mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-3(3895mil,3190mil) on Multi-Layer And Track (3845.063mil,3160mil)(3845.063mil,3220.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-3(3895mil,3190mil) on Multi-Layer And Track (3945.063mil,3160.047mil)(3945.063mil,3220mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-4(3895mil,3090mil) on Multi-Layer And Track (3845.063mil,3060mil)(3845.063mil,3120.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-4(3895mil,3090mil) on Multi-Layer And Track (3945.063mil,3060.047mil)(3945.063mil,3120mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-5(3895mil,2990mil) on Multi-Layer And Track (3845.063mil,2960mil)(3845.063mil,3020.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-5(3895mil,2990mil) on Multi-Layer And Track (3945.063mil,2960.047mil)(3945.063mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-6(3895mil,2890mil) on Multi-Layer And Track (3845.063mil,2860mil)(3845.063mil,2920.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-6(3895mil,2890mil) on Multi-Layer And Track (3945.063mil,2860.047mil)(3945.063mil,2920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-7(3895mil,2790mil) on Multi-Layer And Track (3845.063mil,2760mil)(3845.063mil,2820.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-7(3895mil,2790mil) on Multi-Layer And Track (3945.063mil,2760.047mil)(3945.063mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-8(3895mil,2690mil) on Multi-Layer And Track (3845.063mil,2660mil)(3845.063mil,2720.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-8(3895mil,2690mil) on Multi-Layer And Track (3945.063mil,2660.047mil)(3945.063mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P2-9(3895mil,2590mil) on Multi-Layer And Track (3845.063mil,2560mil)(3845.063mil,2620.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P2-9(3895mil,2590mil) on Multi-Layer And Track (3945.063mil,2560.047mil)(3945.063mil,2620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-1(3640mil,1595mil) on Multi-Layer And Track (3590mil,1545mil)(3590mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-1(3640mil,1595mil) on Multi-Layer And Track (3690mil,1545mil)(3690mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-2(3640mil,1695mil) on Multi-Layer And Track (3590mil,1545mil)(3590mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-2(3640mil,1695mil) on Multi-Layer And Track (3690mil,1545mil)(3690mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-3(3640mil,1795mil) on Multi-Layer And Track (3590mil,1545mil)(3590mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-3(3640mil,1795mil) on Multi-Layer And Track (3690mil,1545mil)(3690mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-4(3640mil,1895mil) on Multi-Layer And Track (3590mil,1545mil)(3590mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P4-4(3640mil,1895mil) on Multi-Layer And Track (3690mil,1545mil)(3690mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.06mil < 10mil) Between Pad P6-1(3850mil,4840mil) on Multi-Layer And Track (3800.016mil,4810mil)(3819.953mil,4790.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.06mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.116mil < 10mil) Between Pad P6-1(3850mil,4840mil) on Multi-Layer And Track (3800.016mil,4870.079mil)(3820mil,4890.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.115mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P6-1(3850mil,4840mil) on Multi-Layer And Track (3819.953mil,4790.063mil)(3880mil,4790.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mil < 10mil) Between Pad P6-1(3850mil,4840mil) on Multi-Layer And Track (3820mil,4890.063mil)(3879.953mil,4890.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.082mil < 10mil) Between Pad P6-1(3850mil,4840mil) on Multi-Layer And Track (3879.953mil,4890.063mil)(3900.016mil,4870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.082mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.027mil < 10mil) Between Pad P6-1(3850mil,4840mil) on Multi-Layer And Track (3880mil,4790.063mil)(3900.016mil,4810.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P6-2(3950mil,4840mil) on Multi-Layer And Track (3919.953mil,4790.063mil)(3980mil,4790.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.052mil < 10mil) Between Pad P6-2(3950mil,4840mil) on Multi-Layer And Track (3920mil,4890.063mil)(3979.953mil,4890.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.858mil < 10mil) Between Pad Q1-1(3112.598mil,3221.417mil) on Top Layer And Track (3088.622mil,3232.441mil)(3088.622mil,3287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.858mil < 10mil) Between Pad Q1-2(3187.402mil,3221.417mil) on Top Layer And Track (3211.378mil,3232.441mil)(3211.378mil,3287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.858mil < 10mil) Between Pad Q1-3(3150mil,3298.583mil) on Top Layer And Track (3088.622mil,3287.559mil)(3126.024mil,3287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.858mil < 10mil) Between Pad Q1-3(3150mil,3298.583mil) on Top Layer And Track (3173.976mil,3287.559mil)(3211.378mil,3287.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(5025mil,4552.402mil) on Top Layer And Track (4992.52mil,4546.004mil)(4992.52mil,4577.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(5025mil,4552.402mil) on Top Layer And Track (4992.52mil,4577.008mil)(5057.48mil,4577.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(5025mil,4552.402mil) on Top Layer And Track (5057.48mil,4546.004mil)(5057.48mil,4577.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(5025mil,4477.599mil) on Top Layer And Track (4992.52mil,4452.992mil)(4992.52mil,4483.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(5025mil,4477.599mil) on Top Layer And Track (4992.52mil,4452.992mil)(5057.48mil,4452.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(5025mil,4477.599mil) on Top Layer And Track (5057.48mil,4452.992mil)(5057.48mil,4483.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(6072.598mil,2920mil) on Top Layer And Track (6047.992mil,2887.52mil)(6047.992mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(6072.598mil,2920mil) on Top Layer And Track (6047.992mil,2887.52mil)(6078.996mil,2887.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(6072.598mil,2920mil) on Top Layer And Track (6047.992mil,2952.48mil)(6078.996mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-1(3520mil,4262.598mil) on Top Layer And Track (3487.52mil,4237.992mil)(3487.52mil,4268.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(3520mil,4262.598mil) on Top Layer And Track (3487.52mil,4237.992mil)(3552.48mil,4237.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-1(3520mil,4262.598mil) on Top Layer And Track (3552.48mil,4237.992mil)(3552.48mil,4268.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-2(3520mil,4337.401mil) on Top Layer And Track (3487.52mil,4331.004mil)(3487.52mil,4362.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(3520mil,4337.401mil) on Top Layer And Track (3487.52mil,4362.008mil)(3552.48mil,4362.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-2(3520mil,4337.401mil) on Top Layer And Track (3552.48mil,4331.004mil)(3552.48mil,4362.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(6147.401mil,2920mil) on Top Layer And Track (6141.004mil,2887.52mil)(6172.008mil,2887.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(6147.401mil,2920mil) on Top Layer And Track (6141.004mil,2952.48mil)(6172.008mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(6147.401mil,2920mil) on Top Layer And Track (6172.008mil,2887.52mil)(6172.008mil,2952.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-1(4702.402mil,4185mil) on Top Layer And Track (4696.004mil,4152.52mil)(4727.008mil,4152.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-1(4702.402mil,4185mil) on Top Layer And Track (4696.004mil,4217.48mil)(4727.008mil,4217.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(4702.402mil,4185mil) on Top Layer And Track (4727.008mil,4152.52mil)(4727.008mil,4217.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(4627.599mil,4185mil) on Top Layer And Track (4602.992mil,4152.52mil)(4602.992mil,4217.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-2(4627.599mil,4185mil) on Top Layer And Track (4602.992mil,4152.52mil)(4633.996mil,4152.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-2(4627.599mil,4185mil) on Top Layer And Track (4602.992mil,4217.48mil)(4633.996mil,4217.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(3125mil,3005.197mil) on Top Layer And Track (3092.52mil,2980.591mil)(3092.52mil,3011.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(3125mil,3005.197mil) on Top Layer And Track (3092.52mil,2980.591mil)(3157.48mil,2980.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(3125mil,3005.197mil) on Top Layer And Track (3157.48mil,2980.591mil)(3157.48mil,3011.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(3125mil,3080mil) on Top Layer And Track (3092.52mil,3073.602mil)(3092.52mil,3104.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(3125mil,3080mil) on Top Layer And Track (3092.52mil,3104.606mil)(3157.48mil,3104.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(3125mil,3080mil) on Top Layer And Track (3157.48mil,3073.602mil)(3157.48mil,3104.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(3080mil,3460mil) on Top Layer And Track (3055.394mil,3427.52mil)(3055.394mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(3080mil,3460mil) on Top Layer And Track (3055.394mil,3427.52mil)(3086.398mil,3427.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(3080mil,3460mil) on Top Layer And Track (3055.394mil,3492.48mil)(3086.398mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(3154.803mil,3460mil) on Top Layer And Track (3148.406mil,3427.52mil)(3179.41mil,3427.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(3154.803mil,3460mil) on Top Layer And Track (3148.406mil,3492.48mil)(3179.41mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(3154.803mil,3460mil) on Top Layer And Track (3179.41mil,3427.52mil)(3179.41mil,3492.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(4477.402mil,3815mil) on Top Layer And Track (4471.004mil,3782.52mil)(4502.008mil,3782.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(4477.402mil,3815mil) on Top Layer And Track (4471.004mil,3847.48mil)(4502.008mil,3847.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(4477.402mil,3815mil) on Top Layer And Track (4502.008mil,3782.52mil)(4502.008mil,3847.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(4402.599mil,3815mil) on Top Layer And Track (4377.992mil,3782.52mil)(4377.992mil,3847.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(4402.599mil,3815mil) on Top Layer And Track (4377.992mil,3782.52mil)(4408.996mil,3782.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(4402.599mil,3815mil) on Top Layer And Track (4377.992mil,3847.48mil)(4408.996mil,3847.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(3442.598mil,3640mil) on Top Layer And Track (3417.992mil,3607.52mil)(3417.992mil,3672.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(3442.598mil,3640mil) on Top Layer And Track (3417.992mil,3607.52mil)(3448.996mil,3607.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-1(3442.598mil,3640mil) on Top Layer And Track (3417.992mil,3672.48mil)(3448.996mil,3672.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(3517.401mil,3640mil) on Top Layer And Track (3511.004mil,3607.52mil)(3542.008mil,3607.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R16-2(3517.401mil,3640mil) on Top Layer And Track (3511.004mil,3672.48mil)(3542.008mil,3672.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(3517.401mil,3640mil) on Top Layer And Track (3542.008mil,3607.52mil)(3542.008mil,3672.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-1(2145mil,3657.402mil) on Top Layer And Track (2112.52mil,3651.004mil)(2112.52mil,3682.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(2145mil,3657.402mil) on Top Layer And Track (2112.52mil,3682.008mil)(2177.48mil,3682.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-1(2145mil,3657.402mil) on Top Layer And Track (2177.48mil,3651.004mil)(2177.48mil,3682.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.294mil < 10mil) Between Pad R17-2(2145mil,3582.599mil) on Top Layer And Text "R21" (2109mil,3521mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-2(2145mil,3582.599mil) on Top Layer And Track (2112.52mil,3557.992mil)(2112.52mil,3588.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(2145mil,3582.599mil) on Top Layer And Track (2112.52mil,3557.992mil)(2177.48mil,3557.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R17-2(2145mil,3582.599mil) on Top Layer And Track (2177.48mil,3557.992mil)(2177.48mil,3588.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(3840mil,3977.402mil) on Top Layer And Track (3807.52mil,3971.004mil)(3807.52mil,4002.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3840mil,3977.402mil) on Top Layer And Track (3807.52mil,4002.008mil)(3872.48mil,4002.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-1(3840mil,3977.402mil) on Top Layer And Track (3872.48mil,3971.004mil)(3872.48mil,4002.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(3840mil,3902.599mil) on Top Layer And Track (3807.52mil,3877.992mil)(3807.52mil,3908.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3840mil,3902.599mil) on Top Layer And Track (3807.52mil,3877.992mil)(3872.48mil,3877.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R18-2(3840mil,3902.599mil) on Top Layer And Track (3872.48mil,3877.992mil)(3872.48mil,3908.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(3325mil,3005.197mil) on Top Layer And Track (3292.52mil,2980.591mil)(3292.52mil,3011.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3325mil,3005.197mil) on Top Layer And Track (3292.52mil,2980.591mil)(3357.48mil,2980.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(3325mil,3005.197mil) on Top Layer And Track (3357.48mil,2980.591mil)(3357.48mil,3011.595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(3325mil,3080mil) on Top Layer And Track (3292.52mil,3073.602mil)(3292.52mil,3104.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3325mil,3080mil) on Top Layer And Track (3292.52mil,3104.606mil)(3357.48mil,3104.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(3325mil,3080mil) on Top Layer And Track (3357.48mil,3073.602mil)(3357.48mil,3104.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(4685mil,3812.402mil) on Top Layer And Track (4652.52mil,3806.004mil)(4652.52mil,3837.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(4685mil,3812.402mil) on Top Layer And Track (4652.52mil,3837.008mil)(4717.48mil,3837.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(4685mil,3812.402mil) on Top Layer And Track (4717.48mil,3806.004mil)(4717.48mil,3837.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(4685mil,3737.599mil) on Top Layer And Track (4652.52mil,3712.992mil)(4652.52mil,3743.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(4685mil,3737.599mil) on Top Layer And Track (4652.52mil,3712.992mil)(4717.48mil,3712.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(4685mil,3737.599mil) on Top Layer And Track (4717.48mil,3712.992mil)(4717.48mil,3743.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(3100mil,2197.402mil) on Top Layer And Track (3067.52mil,2191.004mil)(3067.52mil,2222.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(3100mil,2197.402mil) on Top Layer And Track (3067.52mil,2222.008mil)(3132.48mil,2222.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(3100mil,2197.402mil) on Top Layer And Track (3132.48mil,2191.004mil)(3132.48mil,2222.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-1(2145mil,3472.402mil) on Top Layer And Track (2112.52mil,3466.004mil)(2112.52mil,3497.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(2145mil,3472.402mil) on Top Layer And Track (2112.52mil,3497.008mil)(2177.48mil,3497.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-1(2145mil,3472.402mil) on Top Layer And Track (2177.48mil,3466.004mil)(2177.48mil,3497.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-2(2145mil,3397.599mil) on Top Layer And Track (2112.52mil,3372.992mil)(2112.52mil,3403.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(2145mil,3397.599mil) on Top Layer And Track (2112.52mil,3372.992mil)(2177.48mil,3372.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-2(2145mil,3397.599mil) on Top Layer And Track (2177.48mil,3372.992mil)(2177.48mil,3403.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(3100mil,2122.599mil) on Top Layer And Track (3067.52mil,2097.992mil)(3067.52mil,2128.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(3100mil,2122.599mil) on Top Layer And Track (3067.52mil,2097.992mil)(3132.48mil,2097.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(3100mil,2122.599mil) on Top Layer And Track (3132.48mil,2097.992mil)(3132.48mil,2128.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(4687.402mil,3620mil) on Top Layer And Track (4681.004mil,3587.52mil)(4712.008mil,3587.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(4687.402mil,3620mil) on Top Layer And Track (4681.004mil,3652.48mil)(4712.008mil,3652.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(4687.402mil,3620mil) on Top Layer And Track (4712.008mil,3587.52mil)(4712.008mil,3652.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(4612.599mil,3620mil) on Top Layer And Track (4587.992mil,3587.52mil)(4587.992mil,3652.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(4612.599mil,3620mil) on Top Layer And Track (4587.992mil,3587.52mil)(4618.996mil,3587.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(4612.599mil,3620mil) on Top Layer And Track (4587.992mil,3652.48mil)(4618.996mil,3652.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(2295mil,1396.087mil) on Top Layer And Track (2262.52mil,1389.689mil)(2262.52mil,1420.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(2295mil,1396.087mil) on Top Layer And Track (2262.52mil,1420.693mil)(2327.48mil,1420.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(2295mil,1396.087mil) on Top Layer And Track (2327.48mil,1389.689mil)(2327.48mil,1420.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(2295mil,1321.284mil) on Top Layer And Track (2262.52mil,1296.677mil)(2262.52mil,1327.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(2295mil,1321.284mil) on Top Layer And Track (2262.52mil,1296.677mil)(2327.48mil,1296.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(2295mil,1321.284mil) on Top Layer And Track (2327.48mil,1296.677mil)(2327.48mil,1327.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-1(2295mil,1857.402mil) on Top Layer And Track (2262.52mil,1851.004mil)(2262.52mil,1882.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(2295mil,1857.402mil) on Top Layer And Track (2262.52mil,1882.008mil)(2327.48mil,1882.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-1(2295mil,1857.402mil) on Top Layer And Track (2327.48mil,1851.004mil)(2327.48mil,1882.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-2(2295mil,1782.599mil) on Top Layer And Track (2262.52mil,1757.992mil)(2262.52mil,1788.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(2295mil,1782.599mil) on Top Layer And Track (2262.52mil,1757.992mil)(2327.48mil,1757.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R4-2(2295mil,1782.599mil) on Top Layer And Track (2327.48mil,1757.992mil)(2327.48mil,1788.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-1(1570mil,1402.402mil) on Top Layer And Track (1537.52mil,1396.004mil)(1537.52mil,1427.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(1570mil,1402.402mil) on Top Layer And Track (1537.52mil,1427.008mil)(1602.48mil,1427.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-1(1570mil,1402.402mil) on Top Layer And Track (1602.48mil,1396.004mil)(1602.48mil,1427.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-2(1570mil,1327.599mil) on Top Layer And Track (1537.52mil,1302.992mil)(1537.52mil,1333.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(1570mil,1327.599mil) on Top Layer And Track (1537.52mil,1302.992mil)(1602.48mil,1302.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R5-2(1570mil,1327.599mil) on Top Layer And Track (1602.48mil,1302.992mil)(1602.48mil,1333.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(1570mil,1856.087mil) on Top Layer And Track (1537.52mil,1849.689mil)(1537.52mil,1880.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(1570mil,1856.087mil) on Top Layer And Track (1537.52mil,1880.693mil)(1602.48mil,1880.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(1570mil,1856.087mil) on Top Layer And Track (1602.48mil,1849.689mil)(1602.48mil,1880.693mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(1570mil,1781.284mil) on Top Layer And Track (1537.52mil,1756.677mil)(1537.52mil,1787.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(1570mil,1781.284mil) on Top Layer And Track (1537.52mil,1756.677mil)(1602.48mil,1756.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(1570mil,1781.284mil) on Top Layer And Track (1602.48mil,1756.677mil)(1602.48mil,1787.681mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(2635mil,2847.402mil) on Top Layer And Track (2602.52mil,2841.004mil)(2602.52mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2635mil,2847.402mil) on Top Layer And Track (2602.52mil,2872.008mil)(2667.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(2635mil,2847.402mil) on Top Layer And Track (2667.48mil,2841.004mil)(2667.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(2635mil,2772.599mil) on Top Layer And Track (2602.52mil,2747.992mil)(2602.52mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2635mil,2772.599mil) on Top Layer And Track (2602.52mil,2747.992mil)(2667.48mil,2747.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(2635mil,2772.599mil) on Top Layer And Track (2667.48mil,2747.992mil)(2667.48mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(2470mil,2575mil) on Top Layer And Track (2437.52mil,2568.602mil)(2437.52mil,2599.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2470mil,2575mil) on Top Layer And Track (2437.52mil,2599.606mil)(2502.48mil,2599.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(2470mil,2575mil) on Top Layer And Track (2502.48mil,2568.602mil)(2502.48mil,2599.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(2470mil,2500.197mil) on Top Layer And Track (2437.52mil,2475.59mil)(2437.52mil,2506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2470mil,2500.197mil) on Top Layer And Track (2437.52mil,2475.59mil)(2502.48mil,2475.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(2470mil,2500.197mil) on Top Layer And Track (2502.48mil,2475.59mil)(2502.48mil,2506.594mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(2765mil,2772.598mil) on Top Layer And Track (2732.52mil,2747.992mil)(2732.52mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2765mil,2772.598mil) on Top Layer And Track (2732.52mil,2747.992mil)(2797.48mil,2747.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(2765mil,2772.598mil) on Top Layer And Track (2797.48mil,2747.992mil)(2797.48mil,2778.996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(2765mil,2847.401mil) on Top Layer And Track (2732.52mil,2841.004mil)(2732.52mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2765mil,2847.401mil) on Top Layer And Track (2732.52mil,2872.008mil)(2797.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(2765mil,2847.401mil) on Top Layer And Track (2797.48mil,2841.004mil)(2797.48mil,2872.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2437.5mil,1302.5mil) on Multi-Layer And Track (2415mil,1260mil)(2415mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2437.5mil,1302.5mil) on Multi-Layer And Track (2415mil,1260mil)(2735mil,1260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2712.5mil,1302.5mil) on Multi-Layer And Track (2415mil,1260mil)(2735mil,1260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(2712.5mil,1302.5mil) on Multi-Layer And Track (2735mil,1260mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2437.5mil,1477.5mil) on Multi-Layer And Track (2415mil,1260mil)(2415mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2437.5mil,1477.5mil) on Multi-Layer And Track (2415mil,1520mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2712.5mil,1477.5mil) on Multi-Layer And Track (2415mil,1520mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-2(2712.5mil,1477.5mil) on Multi-Layer And Track (2735mil,1260mil)(2735mil,1520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2437.5mil,1757.5mil) on Multi-Layer And Track (2415mil,1715mil)(2415mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2437.5mil,1757.5mil) on Multi-Layer And Track (2415mil,1715mil)(2735mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2712.5mil,1757.5mil) on Multi-Layer And Track (2415mil,1715mil)(2735mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-1(2712.5mil,1757.5mil) on Multi-Layer And Track (2735mil,1715mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2437.5mil,1932.5mil) on Multi-Layer And Track (2415mil,1715mil)(2415mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2437.5mil,1932.5mil) on Multi-Layer And Track (2415mil,1975mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2712.5mil,1932.5mil) on Multi-Layer And Track (2415mil,1975mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-2(2712.5mil,1932.5mil) on Multi-Layer And Track (2735mil,1715mil)(2735mil,1975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1717.5mil,1317.5mil) on Multi-Layer And Track (1695mil,1275mil)(1695mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1717.5mil,1317.5mil) on Multi-Layer And Track (1695mil,1275mil)(2015mil,1275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1992.5mil,1317.5mil) on Multi-Layer And Track (1695mil,1275mil)(2015mil,1275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-1(1992.5mil,1317.5mil) on Multi-Layer And Track (2015mil,1275mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1717.5mil,1492.5mil) on Multi-Layer And Track (1695mil,1275mil)(1695mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1717.5mil,1492.5mil) on Multi-Layer And Track (1695mil,1535mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1992.5mil,1492.5mil) on Multi-Layer And Track (1695mil,1535mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-2(1992.5mil,1492.5mil) on Multi-Layer And Track (2015mil,1275mil)(2015mil,1535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1717.5mil,1762.5mil) on Multi-Layer And Track (1695mil,1720mil)(1695mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1717.5mil,1762.5mil) on Multi-Layer And Track (1695mil,1720mil)(2015mil,1720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1992.5mil,1762.5mil) on Multi-Layer And Track (1695mil,1720mil)(2015mil,1720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-1(1992.5mil,1762.5mil) on Multi-Layer And Track (2015mil,1720mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1717.5mil,1937.5mil) on Multi-Layer And Track (1695mil,1720mil)(1695mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1717.5mil,1937.5mil) on Multi-Layer And Track (1695mil,1980mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1992.5mil,1937.5mil) on Multi-Layer And Track (1695mil,1980mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S4-2(1992.5mil,1937.5mil) on Multi-Layer And Track (2015mil,1720mil)(2015mil,1980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-1(2875mil,3355mil) on Top Layer And Track (2820mil,3350mil)(2830mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-1(2875mil,3355mil) on Top Layer And Track (2920mil,3350mil)(2930mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2820mil,3475mil)(2930mil,3475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2820mil,3480mil)(2930mil,3480mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2820mil,3530mil)(2830mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad ss1-2(2875mil,3525mil) on Top Layer And Track (2920mil,3530mil)(2930mil,3530mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-1(6305mil,1290mil) on Multi-Layer And Track (6165mil,1370mil)(6280mil,1370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-1(6305mil,1290mil) on Multi-Layer And Track (6330mil,1370mil)(6480mil,1370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-2(6505mil,1290mil) on Multi-Layer And Track (6330mil,1370mil)(6480mil,1370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO1-2(6505mil,1290mil) on Multi-Layer And Track (6530mil,1370mil)(6645mil,1370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO2-1(2720mil,4810mil) on Multi-Layer And Track (2545mil,4730mil)(2695mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO2-1(2720mil,4810mil) on Multi-Layer And Track (2745mil,4730mil)(2860mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO2-2(2520mil,4810mil) on Multi-Layer And Track (2380mil,4730mil)(2495mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad TO2-2(2520mil,4810mil) on Multi-Layer And Track (2545mil,4730mil)(2695mil,4730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.923mil < 10mil) Between Pad U3-1(3405mil,2306.929mil) on Top Layer And Track (3423.504mil,2270.118mil)(3435.905mil,2270.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.923mil < 10mil) Between Pad U3-4(3255mil,2306.929mil) on Top Layer And Track (3224.095mil,2270.118mil)(3236.496mil,2270.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.923mil < 10mil) Between Pad U3-5(3255mil,2023.071mil) on Top Layer And Track (3224.095mil,2059.882mil)(3236.496mil,2059.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.923mil < 10mil) Between Pad U3-8(3405mil,2023.071mil) on Top Layer And Track (3423.504mil,2059.882mil)(3435.905mil,2059.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.923mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-1(4945mil,4210mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-2(4945mil,4110mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-3(4945mil,4010mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-4(4945mil,3910mil) on Multi-Layer And Track (4975mil,3833mil)(4975mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-5(5245mil,3910mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-6(5245mil,4010mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-7(5245mil,4110mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-8(5245mil,4210mil) on Multi-Layer And Track (5215mil,3833mil)(5215mil,4287mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :428

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.05mil < 10mil) Between Arc (6411.102mil,2660mil) on Top Overlay And Text "d1" (6432mil,2455mil) on Top Overlay Silk Text to Silk Clearance [6.05mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1" (3818.794mil,3370mil) on Top Overlay And Text "1" (3818.794mil,3370mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "1" (4626.206mil,1505mil) on Top Overlay And Text "1" (4626.206mil,1505mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.404mil < 10mil) Between Text "C1" (6246mil,2846mil) on Top Overlay And Track (6289.016mil,2885.472mil)(6289.016mil,2944.528mil) on Top Overlay Silk Text to Silk Clearance [4.404mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C1" (6246mil,2846mil) on Top Overlay And Track (6289.016mil,2885.472mil)(6308.701mil,2869.724mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.709mil < 10mil) Between Text "C1" (6246mil,2846mil) on Top Overlay And Track (6308.701mil,2869.724mil)(6375.63mil,2869.724mil) on Top Overlay Silk Text to Silk Clearance [2.709mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2880mil,1443mil) on Top Overlay And Track (2959.965mil,1485.721mil)(2959.965mil,1700.288mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2880mil,1443mil) on Top Overlay And Track (2959.965mil,1485.721mil)(2971.776mil,1473.91mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (2880mil,1443mil) on Top Overlay And Track (2971.776mil,1473.91mil)(3067.248mil,1473.91mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (2109mil,3521mil) on Top Overlay And Track (2112.52mil,3557.992mil)(2112.52mil,3588.996mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R21" (2109mil,3521mil) on Top Overlay And Track (2112.52mil,3557.992mil)(2177.48mil,3557.992mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.95mil < 10mil) Between Text "R21" (2109mil,3521mil) on Top Overlay And Track (2177.48mil,3557.992mil)(2177.48mil,3588.996mil) on Top Overlay Silk Text to Silk Clearance [5.95mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 442
Waived Violations : 0
Time Elapsed        : 00:00:03