{"P8": {"labels": ["documentation"], "postTitle": "\u6545\u969c\u6ce8\u5165\u8bfe\u9898\u9700\u6c42\u62a5\u544a", "postUrl": "post/gu-zhang-zhu-ru-ke-ti-xu-qiu-bao-gao.html", "createdDate": "2025-09-21", "dateLabelColor": "#0969da"}, "P7": {"labels": ["documentation"], "postTitle": "Verilog\u8bed\u6cd5", "postUrl": "post/Verilog-yu-fa.html", "createdDate": "2025-09-04", "dateLabelColor": "#0969da"}, "P6": {"labels": ["question"], "postTitle": "MOS\u7ba1", "postUrl": "post/MOS-guan.html", "createdDate": "2025-09-03", "dateLabelColor": "#0969da"}, "P5": {"labels": ["documentation", "question"], "postTitle": "Vivado Timing Summary", "postUrl": "post/Vivado%20Timing%20Summary.html", "createdDate": "2025-07-09", "dateLabelColor": "#0969da"}, "P4": {"labels": ["learning"], "postTitle": "Digital Logic with Verilog Design", "postUrl": "post/Digital%20Logic%20with%20Verilog%20Design.html", "createdDate": "2025-07-09", "dateLabelColor": "#0969da"}, "P3": {"labels": ["enhancement", "question"], "postTitle": "Data Compression", "postUrl": "post/Data%20Compression.html", "createdDate": "2024-08-16", "dateLabelColor": "#bc4c00"}, "P2": {"labels": ["bug", "enhancement"], "postTitle": "SMTP\u5b9e\u9a8c", "postUrl": "post/SMTP-shi-yan.html", "createdDate": "2024-07-18", "dateLabelColor": "#bc4c00"}, "labelColorDict": {"bug": "#d73a4a", "documentation": "#0075ca", "duplicate": "#cfd3d7", "enhancement": "#a2eeef", "good first issue": "#7057ff", "help wanted": "#008672", "invalid": "#e4e669", "learning": "#f62d8f", "question": "#d876e3", "wontfix": "#ffffff"}}