{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511833525287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511833525292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 23:45:25 2017 " "Processing started: Mon Nov 27 23:45:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511833525292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833525292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833525292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511833525504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-MIPSarch " "Found design unit 1: MIPS-MIPSarch" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533763 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancopipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancopipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoPipeline-behaviour " "Found design unit 1: bancoPipeline-behaviour" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533765 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoPipeline " "Found entity 1: bancoPipeline" {  } { { "../bancoPipeline.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoPipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULAarch " "Found design unit 1: ULA-ULAarch" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533766 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCULA-UCULAarch " "Found design unit 1: UCULA-UCULAarch" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533767 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCULA " "Found entity 1: UCULA" {  } { { "../UCULA.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ucfd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ucfd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UCFD-UCFDarch " "Found design unit 1: UCFD-UCFDarch" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533769 ""} { "Info" "ISGN_ENTITY_NAME" "1 UCFD " "Found entity 1: UCFD" {  } { { "../UCFD.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/UCFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signExtend-signExtendarch " "Found design unit 1: signExtend-signExtendarch" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533770 ""} { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "../signExtend.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/signExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifterarch " "Found design unit 1: shifter-shifterarch" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533771 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../shifter.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533772 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "../registradorGenerico.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behaviour " "Found design unit 1: RAM-behaviour" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533773 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533773 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../MUX.vhd " "Entity \"MUX\" obtained from \"../MUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1511833533774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-MUX_ARCH " "Found design unit 1: MUX-MUX_ARCH" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533775 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../MUX.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/fluxodedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/fluxodedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDeDados-fluxoDeDadosarch " "Found design unit 1: fluxoDeDados-fluxoDeDadosarch" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533776 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDeDados " "Found entity 1: fluxoDeDados" {  } { { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533777 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "../conversorHex7Seg.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparadorarc " "Found design unit 1: comparador-comparadorarc" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533778 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "../comparador.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-behaviour " "Found design unit 1: bancoRegistradores-behaviour" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533779 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rafael/documents/github/mips/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/rafael/documents/github/mips/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533781 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "../adder.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833533781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511833533824 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 MIPS.vhd(14) " "VHDL Signal Declaration warning at MIPS.vhd(14): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833533825 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 MIPS.vhd(14) " "VHDL Signal Declaration warning at MIPS.vhd(14): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833533825 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 MIPS.vhd(14) " "VHDL Signal Declaration warning at MIPS.vhd(14): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833533825 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 MIPS.vhd(14) " "VHDL Signal Declaration warning at MIPS.vhd(14): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833533825 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX6 MIPS.vhd(14) " "VHDL Signal Declaration warning at MIPS.vhd(14): used implicit default value for signal \"HEX6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833533825 "|MIPS"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX7 MIPS.vhd(14) " "VHDL Signal Declaration warning at MIPS.vhd(14): used implicit default value for signal \"HEX7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833533825 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDeDados fluxoDeDados:FD " "Elaborating entity \"fluxoDeDados\" for hierarchy \"fluxoDeDados:FD\"" {  } { { "../MIPS.vhd" "FD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxoDeDados:FD\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxoDeDados:FD\|registradorGenerico:PC\"" {  } { { "../fluxoDeDados.vhd" "PC" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM fluxoDeDados:FD\|RAM:InstMem " "Elaborating entity \"RAM\" for hierarchy \"fluxoDeDados:FD\|RAM:InstMem\"" {  } { { "../fluxoDeDados.vhd" "InstMem" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX fluxoDeDados:FD\|MUX:MuxRtRd " "Elaborating entity \"MUX\" for hierarchy \"fluxoDeDados:FD\|MUX:MuxRtRd\"" {  } { { "../fluxoDeDados.vhd" "MuxRtRd" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores fluxoDeDados:FD\|bancoRegistradores:BancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\"" {  } { { "../fluxoDeDados.vhd" "BancoReg" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533859 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE bancoRegistradores.vhd(76) " "VHDL warning at bancoRegistradores.vhd(76): comparison between unequal length operands always returns FALSE" {  } { { "../bancoRegistradores.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/bancoRegistradores.vhd" 76 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833533863 "|fluxoDeDados|bancoRegistradores:BancoReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX fluxoDeDados:FD\|MUX:muxRtImm " "Elaborating entity \"MUX\" for hierarchy \"fluxoDeDados:FD\|MUX:muxRtImm\"" {  } { { "../fluxoDeDados.vhd" "muxRtImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxoDeDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxoDeDados:FD\|ULA:ULA\"" {  } { { "../fluxoDeDados.vhd" "ULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtend fluxoDeDados:FD\|signExtend:SigExt " "Elaborating entity \"signExtend\" for hierarchy \"fluxoDeDados:FD\|signExtend:SigExt\"" {  } { { "../fluxoDeDados.vhd" "SigExt" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter fluxoDeDados:FD\|shifter:ShifterImm " "Elaborating entity \"shifter\" for hierarchy \"fluxoDeDados:FD\|shifter:ShifterImm\"" {  } { { "../fluxoDeDados.vhd" "ShifterImm" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter fluxoDeDados:FD\|shifter:ShifterInst " "Elaborating entity \"shifter\" for hierarchy \"fluxoDeDados:FD\|shifter:ShifterInst\"" {  } { { "../fluxoDeDados.vhd" "ShifterInst" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCFD fluxoDeDados:FD\|UCFD:UCFD " "Elaborating entity \"UCFD\" for hierarchy \"fluxoDeDados:FD\|UCFD:UCFD\"" {  } { { "../fluxoDeDados.vhd" "UCFD" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCULA fluxoDeDados:FD\|UCULA:UCULA " "Elaborating entity \"UCULA\" for hierarchy \"fluxoDeDados:FD\|UCULA:UCULA\"" {  } { { "../fluxoDeDados.vhd" "UCULA" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoPipeline fluxoDeDados:FD\|bancoPipeline:ifid " "Elaborating entity \"bancoPipeline\" for hierarchy \"fluxoDeDados:FD\|bancoPipeline:ifid\"" {  } { { "../fluxoDeDados.vhd" "ifid" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display2 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display2\"" {  } { { "../MIPS.vhd" "display2" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833533879 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0 " "Inferred RAM node \"fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1511833534330 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "fluxoDeDados:FD\|RAM:MemDados\|ram " "RAM logic \"fluxoDeDados:FD\|RAM:MemDados\|ram\" is uninferred due to asynchronous read logic" {  } { { "../RAM.vhd" "ram" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1511833534331 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fluxoDeDados:FD\|RAM:InstMem\|ram " "RAM logic \"fluxoDeDados:FD\|RAM:InstMem\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../RAM.vhd" "ram" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/RAM.vhd" 68 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1511833534331 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1511833534331 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|RAM:MemDados\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS.ram0_RAM_9f867151.hdl.mif " "Parameter INIT_FILE set to db/MIPS.ram0_RAM_9f867151.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 29 " "Parameter WIDTH_B set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 29 " "Parameter WIDTH_A set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 29 " "Parameter WIDTH_B set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1511833534695 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1511833534695 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1511833534695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833534728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDeDados:FD\|RAM:MemDados\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS.ram0_RAM_9f867151.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS.ram0_RAM_9f867151.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534728 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833534728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5if1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5if1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5if1 " "Found entity 1: altsyncram_5if1" {  } { { "db/altsyncram_5if1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_5if1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833534767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833534767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833534777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 29 " "Parameter \"WIDTH_B\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534777 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833534777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssg1 " "Found entity 1: altsyncram_ssg1" {  } { { "db/altsyncram_ssg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_ssg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511833534817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833534817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833534824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 29 " "Parameter \"WIDTH_A\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 29 " "Parameter \"WIDTH_B\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511833534824 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511833534824 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[4\] GND " "Pin \"memTestOut\[4\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[5\] GND " "Pin \"memTestOut\[5\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[6\] GND " "Pin \"memTestOut\[6\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[7\] GND " "Pin \"memTestOut\[7\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[8\] GND " "Pin \"memTestOut\[8\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[9\] GND " "Pin \"memTestOut\[9\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[10\] GND " "Pin \"memTestOut\[10\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[11\] GND " "Pin \"memTestOut\[11\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[12\] GND " "Pin \"memTestOut\[12\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[13\] GND " "Pin \"memTestOut\[13\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[14\] GND " "Pin \"memTestOut\[14\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[15\] GND " "Pin \"memTestOut\[15\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[17\] GND " "Pin \"memTestOut\[17\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[19\] GND " "Pin \"memTestOut\[19\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[20\] GND " "Pin \"memTestOut\[20\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[21\] GND " "Pin \"memTestOut\[21\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[22\] GND " "Pin \"memTestOut\[22\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[24\] GND " "Pin \"memTestOut\[24\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[25\] GND " "Pin \"memTestOut\[25\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[28\] GND " "Pin \"memTestOut\[28\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[29\] GND " "Pin \"memTestOut\[29\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memTestOut\[30\] GND " "Pin \"memTestOut\[30\]\" is stuck at GND" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1511833535184 "|MIPS|memTestOut[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1511833535184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1511833535255 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "149 " "149 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511833535637 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_0\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ssg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_ssg1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 153 0 0 } } { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 32 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833535643 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"fluxoDeDados:FD\|bancoRegistradores:BancoReg\|altsyncram:ram_rtl_1\|altsyncram_ssg1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ssg1.tdf" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS/db/altsyncram_ssg1.tdf" 66 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../fluxoDeDados.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/fluxoDeDados.vhd" 153 0 0 } } { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 32 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833535644 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511833535850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511833535850 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|key[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[5\] " "No output dependent on input pin \"regEnd\[5\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[6\] " "No output dependent on input pin \"regEnd\[6\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[7\] " "No output dependent on input pin \"regEnd\[7\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[8\] " "No output dependent on input pin \"regEnd\[8\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[9\] " "No output dependent on input pin \"regEnd\[9\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[10\] " "No output dependent on input pin \"regEnd\[10\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[11\] " "No output dependent on input pin \"regEnd\[11\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[12\] " "No output dependent on input pin \"regEnd\[12\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[13\] " "No output dependent on input pin \"regEnd\[13\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[14\] " "No output dependent on input pin \"regEnd\[14\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[15\] " "No output dependent on input pin \"regEnd\[15\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[16\] " "No output dependent on input pin \"regEnd\[16\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[17\] " "No output dependent on input pin \"regEnd\[17\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[18\] " "No output dependent on input pin \"regEnd\[18\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[19\] " "No output dependent on input pin \"regEnd\[19\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[20\] " "No output dependent on input pin \"regEnd\[20\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[21\] " "No output dependent on input pin \"regEnd\[21\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[22\] " "No output dependent on input pin \"regEnd\[22\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[23\] " "No output dependent on input pin \"regEnd\[23\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[24\] " "No output dependent on input pin \"regEnd\[24\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[25\] " "No output dependent on input pin \"regEnd\[25\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[26\] " "No output dependent on input pin \"regEnd\[26\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[27\] " "No output dependent on input pin \"regEnd\[27\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[28\] " "No output dependent on input pin \"regEnd\[28\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[29\] " "No output dependent on input pin \"regEnd\[29\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regEnd\[30\] " "No output dependent on input pin \"regEnd\[30\]\"" {  } { { "../MIPS.vhd" "" { Text "C:/Users/Rafael/Documents/GitHub/MIPS/MIPS.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511833535986 "|MIPS|regEnd[30]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511833535986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "902 " "Implemented 902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511833535987 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511833535987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "587 " "Implemented 587 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1511833535987 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1511833535987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511833535987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "705 " "Peak virtual memory: 705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511833536087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 23:45:36 2017 " "Processing ended: Mon Nov 27 23:45:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511833536087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511833536087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511833536087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511833536087 ""}
