// Seed: 262673249
module module_0 (
    input id_0,
    output supply1 id_1,
    input id_2,
    output logic id_3,
    output id_4
);
  logic id_5;
  logic id_6 = 1 | 1;
  logic id_7;
  assign id_1[1] = id_6 ? id_2 - id_2 : !id_5;
endmodule
