
*** Running vivado
    with args -log bd_2d50_vsc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_2d50_vsc_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_2d50_vsc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andy/zynq/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1342.918 ; gain = 30.523 ; free physical = 1625 ; free virtual = 5077

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andy' on host 'archlinux' (Linux_x86_64 version 5.11.15-arch1-2) on Sat Apr 24 21:08:34 CST 2021
INFO: [HLS 200-10] On os "Arch Linux"
INFO: [HLS 200-10] In directory '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1/bd_2d50_vsc_0'.
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1/bd_2d50_vsc_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 7.5ns.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 408.453 ; gain = 0.848 ; free physical = 525 ; free virtual = 3960
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 408.453 ; gain = 0.848 ; free physical = 525 ; free virtual = 3960
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:814).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:815).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:816).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1059).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1073).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1125).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1096).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1142).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 3840, ap_uint<24>, 0>::getval' into 'vscale_core_polyphase' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:286).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 3840, ap_uint<24>, 0>::insert_top_row' into 'hls::LineBuffer<6, 3840, ap_uint<24>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 3840, ap_uint<24>, 0>::insert_bottom' into 'vscale_core_polyphase' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:314).
INFO: [XFORM 203-603] Inlining function 'vscale_polyphase' into 'vscale_core_polyphase' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 536.098 ; gain = 128.492 ; free physical = 1032 ; free virtual = 4461
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 600.098 ; gain = 192.492 ; free physical = 906 ; free virtual = 4338
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width_for_procpix' in function 'vscale_core_polyphase' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' in function 'v_vcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:908) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:790) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' in function 'vscale_core_polyphase' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' in function 'vscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.1' in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' in function 'vscale_core_polyphase' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' in function 'vscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4.1' in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' in function 'vscale_core_polyphase' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' in function 'vscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1.1' in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' in function 'vscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' in function 'vscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1.1' in function 'vscale_core_polyphase' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' in function 'v_vcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.3' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.10' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.11' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.12' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.12.1' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.13' in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:932) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:934) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:807) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:809) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixArrayVal.val.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'SrcYUV422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'OutYUV.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'SrcYUV.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:863) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:765) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_vscaler' , detected/extracted 5 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'Block_._crit_edge1012_proc'
	 'v_vcresampler_core'
	 'vscale_core_polyphase'
	 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0-0' in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4097 for loop 'Loop-0' in function 'v_vcresampler_core'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'vscale_core_polyphase'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'vscale_core_polyphase'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_vcresampler_core'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_vcresampler_core'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:789:57) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_vcresampler_core'...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 664.098 ; gain = 256.492 ; free physical = 967 ; free virtual = 4403
WARNING: [XFORM 203-631] Renaming function 'vscale_core_polyphase' to 'vscale_core_polyphas' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:180:53)
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge1012_proc' to 'Block_._crit_edge101' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val[4].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val[3].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'LineBuf.val[5].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val[4].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val[3].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'LineBuf.val[5].V.i'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 664.098 ; gain = 256.492 ; free physical = 434 ; free virtual = 3874
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_vscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge101' to 'Block_crit_edge101'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.73 seconds; current allocated memory: 286.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 286.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 287.144 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 287.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	5	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 287.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 287.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('pixbuf_c_val_V_1_0_2', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1102->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:132)
   b  'select' operation ('pixbuf_c_val_V_2_0_3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1102->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:132)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp17_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1174->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:132)
   b  'bitconcatenate' operation ('ret_V_4_i_i_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1174->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:132)
   c  'select' operation ('pixbuf_c_val_V_0_0_3', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:1125->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:132)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	7	94	15	2.1	3	2	3	10	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 288.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 288.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[5]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[5].val[2].V') with incoming values : ('PixArray[5].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('tmp.val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:305->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_2_4_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_2_5_i = sum_0_2_4_i + rhs_V_0_0_5_i * lhs_V_0_2_5_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[4]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[4].val[2].V') with incoming values : ('PixArray[5].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[4].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_2_3_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_2_4_i = sum_0_2_3_cast_i + rhs_V_0_0_4_i * lhs_V_0_2_4_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[3]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[3].val[2].V') with incoming values : ('PixArray[4].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[3].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_2_2_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_2_3_i = sum_0_2_2_i + rhs_V_0_0_3_i * lhs_V_0_2_3_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[2]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[2].val[2].V') with incoming values : ('PixArray[3].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[2].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_2_1_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_2_2_i = sum_0_2_1_cast_i + rhs_V_0_0_2_i * lhs_V_0_2_2_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[1]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[1].val[2].V') with incoming values : ('PixArray[2].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[1].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_2_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_2_1_i = sum_0_2_cast_i + rhs_V_0_0_1_i * lhs_V_0_2_1_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[0]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[0].val[2].V') with incoming values : ('PixArray[1].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[0].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  constant 2048
  DSP48 Expression: sum_0_2_i = 2048 + rhs_V_i * lhs_V_0_2_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[5]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[5].val[1].V') with incoming values : ('PixArray[5].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('tmp.val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:305->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_1_4_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_1_5_i = sum_0_1_4_i + rhs_V_0_0_5_i * lhs_V_0_1_5_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[4]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[4].val[1].V') with incoming values : ('PixArray[5].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[4].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_1_3_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_1_4_i = sum_0_1_3_cast_i + rhs_V_0_0_4_i * lhs_V_0_1_4_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[3]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[3].val[1].V') with incoming values : ('PixArray[4].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[3].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_1_2_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_1_3_i = sum_0_1_2_i + rhs_V_0_0_3_i * lhs_V_0_1_3_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[2]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[2].val[1].V') with incoming values : ('PixArray[3].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[2].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_1_1_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_1_2_i = sum_0_1_1_cast_i + rhs_V_0_0_2_i * lhs_V_0_1_2_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[1]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[1].val[1].V') with incoming values : ('PixArray[2].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[1].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_1_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_1_1_i = sum_0_1_cast_i + rhs_V_0_0_1_i * lhs_V_0_1_1_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[0]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[0].val[1].V') with incoming values : ('PixArray[1].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[0].val[1].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  constant 2048
  DSP48 Expression: sum_0_1_i = 2048 + rhs_V_i * lhs_V_0_1_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[5]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[5].val[0].V') with incoming values : ('PixArray[5].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('tmp.val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:305->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_0_4_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_0_5_i = sum_0_0_4_i + rhs_V_0_0_5_i * lhs_V_0_0_5_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[4]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[4].val[0].V') with incoming values : ('PixArray[5].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[4].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_0_3_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_0_4_i = sum_0_0_3_cast_i + rhs_V_0_0_4_i * lhs_V_0_0_4_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[3]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[3].val[0].V') with incoming values : ('PixArray[4].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[3].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_0_2_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_0_3_i = sum_0_0_2_i + rhs_V_0_0_3_i * lhs_V_0_0_3_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[2]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[2].val[0].V') with incoming values : ('PixArray[3].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[2].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_0_0_1_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_0_2_i = sum_0_0_1_cast_i + rhs_V_0_0_2_i * lhs_V_0_0_2_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[1]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[1].val[0].V') with incoming values : ('PixArray[2].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[1].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  'add' operation ('sum_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
  DSP48 Expression: sum_0_0_1_i = sum_0_0_cast_i + rhs_V_0_0_1_i * lhs_V_0_0_1_i
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) on array 'FiltCoeff[0]', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:185->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148
   b  'phi' operation ('PixArray[0].val[0].V') with incoming values : ('PixArray[1].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[0].val[0].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148)
   c  constant 2048
  DSP48 Expression: sum_i = 2048 + rhs_V_i * lhs_V_i
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 18	0	8	213	22	2.8	4	2.4	3	13	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width_for_procpix'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (8.28ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 0.9375ns, effective delay budget: 6.5625ns).
WARNING: [SCHED 204-21] The critical path in module 'vscale_core_polyphas' consists of the following:
	'phi' operation ('PixArray[0].val[2].V') with incoming values : ('PixArray[1].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) ('PixArray[0].val[2].V', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:292->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) [262]  (0 ns)
	'mul' operation of DSP[349] ('ret_V_1_0_2_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) [348]  (2.82 ns)
	'add' operation of DSP[349] ('sum_0_2_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) [349]  (2.73 ns)
	'add' operation of DSP[354] ('sum_0_2_1_i', /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:368->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:341->/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/src/v_vscaler.cpp:148) [354]  (2.73 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 290.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.55 seconds; current allocated memory: 291.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	43	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.93 seconds; current allocated memory: 291.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 285.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	11	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 285.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.86 seconds; current allocated memory: 286.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 286.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 287.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge101'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 289.172 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 286.716 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vscaler_mac_muladd_16s_8ns_24s_25_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vscaler_mac_muladd_16s_8ns_25s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vscaler_mac_muladd_16s_8ns_26s_26_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vscaler_mac_muladd_16s_8ns_26s_27_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vscaler_mac_muladd_16s_8ns_27s_27_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_vscaler_mux_63_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'vscale_core_polyphas'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 289.238 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 4.96 seconds; current allocated memory: 290.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HwReg_HeightIn' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HwReg_Width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HwReg_HeightOut' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HwReg_LineRate' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HwReg_ColorMode' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/HwReg_vfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_vscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_vscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_vfltCoeff', 'return', 'HwReg_Width', 'HwReg_HeightOut', 'HwReg_LineRate' and 'HwReg_ColorMode' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vscaler'.
INFO: [HLS 200-111]  Elapsed time: 2.63 seconds; current allocated memory: 292.617 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV_V_val_0_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV_V_val_1_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV_V_val_2_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_HwReg_ColorMode_loc_1_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV422_V_val_0_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV422_V_val_1_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'SrcYUV422_V_val_2_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_HwReg_ColorMode_loc_U(bd_2d50_vsc_0_fifo_w8_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutYUV_V_val_0_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutYUV_V_val_1_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OutYUV_V_val_2_V_U(bd_2d50_vsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_vcresampler_core_U0_U(bd_2d50_vsc_0_start_for_v_vcresampler_core_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:23 ; elapsed = 00:01:37 . Memory (MB): peak = 680.102 ; gain = 272.496 ; free physical = 1169 ; free virtual = 4187
INFO: [SYSC 207-301] Generating SystemC RTL for v_vscaler with prefix bd_2d50_vsc_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_vscaler with prefix bd_2d50_vsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_vscaler with prefix bd_2d50_vsc_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:10:38 2021...
INFO: [HLS 200-112] Total elapsed time: 124.3 seconds; peak allocated memory: 292.617 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Apr 24 21:10:38 2021...
compile_c: Time (s): cpu = 00:01:49 ; elapsed = 00:02:08 . Memory (MB): peak = 1353.949 ; gain = 3.031 ; free physical = 1490 ; free virtual = 4561
Command: synth_design -top bd_2d50_vsc_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 369871 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.402 ; gain = 88.645 ; free physical = 1425 ; free virtual = 4501
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_2d50_vsc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_CTRL_s_axi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_CTRL_s_axi_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_CTRL_s_axi.v:520]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_CTRL_s_axi_ram' (1#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_CTRL_s_axi.v:520]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_CTRL_s_axi.v:273]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_CTRL_s_axi' (2#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_AXIvideo2MultiPixStr' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_AXIvideo2MultiPixStr.v:93]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_reg_unsigned_short_s' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_reg_unsigned_short_s' (3#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_AXIvideo2MultiPixStr.v:1090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_AXIvideo2MultiPixStr.v:1092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_AXIvideo2MultiPixStr.v:1094]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_AXIvideo2MultiPixStr' (4#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram' (6#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V' (7#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V_ram' (8#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V' (9#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V_rom' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V.v:21]
INFO: [Synth 8-3876] $readmem data file './bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V_rom.dat' is read successfully [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V_rom' (10#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V' (11#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V.v:42]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0_ram' (13#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0' (14#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V.v:24]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram' (15#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V' (16#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mux_63_8_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mux_63_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mux_63_8_1_1' (17#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mux_63_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1_DSP48_0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1_DSP48_0' (18#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1' (19#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_13ns_24_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1_DSP48_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1_DSP48_1' (20#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1' (21#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_24s_25_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1_DSP48_2' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1_DSP48_2' (22#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1' (23#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_25s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1_DSP48_3' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1_DSP48_3' (24#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1' (25#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_26_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1_DSP48_4' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1_DSP48_4' (26#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1' (27#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_26s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1_DSP48_5' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1_DSP48_5' (28#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1' (29#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_v_vscaler_mac_muladd_16s_8ns_27s_27_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_MultiPixStream2AXIvi' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_MultiPixStream2AXIvi.v:86]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_dest_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_MultiPixStream2AXIvi.v:414]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_id_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_MultiPixStream2AXIvi.v:440]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_keep_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_MultiPixStream2AXIvi.v:466]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_strb_V_1_sel_rd_reg was removed.  [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_MultiPixStream2AXIvi.v:528]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_MultiPixStream2AXIvi' (31#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_fifo_w8_d2_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_fifo_w8_d2_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_fifo_w8_d2_A_shiftReg' (32#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_fifo_w8_d2_A' (33#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_fifo_w8_d3_A' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_fifo_w8_d3_A_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_fifo_w8_d3_A_shiftReg' (34#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d3_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_fifo_w8_d3_A' (35#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_fifo_w8_d3_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_start_for_v_vcresampler_core_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_v_vcresampler_core_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_start_for_v_vcresampler_core_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_v_vcresampler_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_start_for_v_vcresampler_core_U0_shiftReg' (36#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_v_vcresampler_core_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_start_for_v_vcresampler_core_U0' (37#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_v_vcresampler_core_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6157] synthesizing module 'bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0_shiftReg' (38#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0' (39#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/hdl/verilog/bd_2d50_vsc_0_start_for_MultiPixStream2AXIvi_U0.v:45]
INFO: [Synth 8-6155] done synthesizing module 'bd_2d50_vsc_0' (41#1) [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/synth/bd_2d50_vsc_0.v:57]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas_FiltCoeff_0 has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V has unconnected port reset
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1517.152 ; gain = 151.395 ; free physical = 1230 ; free virtual = 4312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.152 ; gain = 151.395 ; free physical = 1210 ; free virtual = 4292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1517.152 ; gain = 151.395 ; free physical = 1210 ; free virtual = 4292
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/bd_2d50_vsc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/bd_2d50_vsc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/bd_2d50_vsc_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_0/bd_0/ip/ip_2/bd_2d50_vsc_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.246 ; gain = 0.000 ; free physical = 611 ; free virtual = 3697
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.246 ; gain = 0.000 ; free physical = 603 ; free virtual = 3693
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1905.246 ; gain = 1.000 ; free physical = 593 ; free virtual = 3680
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1905.246 ; gain = 539.488 ; free physical = 740 ; free virtual = 3828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1905.246 ; gain = 539.488 ; free physical = 740 ; free virtual = 3828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1905.246 ; gain = 539.488 ; free physical = 741 ; free virtual = 3828
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "sel_tmp2_i_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_47_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_36_i_i_i_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_i_i_i_fu_405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_i_i_i_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_i_i_i_fu_405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "yOffset_i_i_i_fu_431_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_927_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_i_fu_997_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp7_fu_1108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i_fu_1235_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1905.246 ; gain = 539.488 ; free physical = 523 ; free virtual = 3613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "sel_tmp2_i_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_35_i_i_i_fu_405_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_i_i_i_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_i_fu_997_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp7_fu_1108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1208_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_927_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_14_i_fu_1235_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Block_crit_edge101_U0/tmp_i_fu_47_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_HeightOut[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_MultiPixStream2AXIvi has unconnected port HwReg_Width[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightIn[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_Width[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_vscale_core_polyphas has unconnected port HwReg_HeightOut[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_HeightIn[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_v_vcresampler_core has unconnected port HwReg_Width[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_HeightIn[12]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[15]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[14]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[13]
WARNING: [Synth 8-3331] design bd_2d50_vsc_0_AXIvideo2MultiPixStr has unconnected port HwReg_Width[12]
INFO: [Synth 8-3971] The signal int_HwReg_vfltCoeff/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/tmp_50_0_t_i_reg_2214_reg[0]' (FDE) to 'inst/vscale_core_polyphas_U0/tmp_14_i_reg_2198_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/vscale_core_polyphas_U0/\tmp_50_0_t_i_reg_2214_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/tmp_50_0_t_i_reg_2214_reg[2]' (FDE) to 'inst/vscale_core_polyphas_U0/tmp_14_i_reg_2198_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/Phase_reg_2175_reg[5]' (FDE) to 'inst/vscale_core_polyphas_U0/FiltCoeff_0_addr_1_reg_2221_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/Phase_reg_2175_reg[4]' (FDE) to 'inst/vscale_core_polyphas_U0/FiltCoeff_0_addr_1_reg_2221_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/Phase_reg_2175_reg[3]' (FDE) to 'inst/vscale_core_polyphas_U0/FiltCoeff_0_addr_1_reg_2221_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/Phase_reg_2175_reg[2]' (FDE) to 'inst/vscale_core_polyphas_U0/FiltCoeff_0_addr_1_reg_2221_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/Phase_reg_2175_reg[1]' (FDE) to 'inst/vscale_core_polyphas_U0/FiltCoeff_0_addr_1_reg_2221_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/Phase_reg_2175_reg[0]' (FDE) to 'inst/vscale_core_polyphas_U0/FiltCoeff_0_addr_1_reg_2221_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[0]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[1]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[2]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[3]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[4]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[5]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[6]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[7]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[8]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[9]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[10]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_reg[11]' (FDE) to 'inst/v_vcresampler_core_U0/tmp_100_i_i_i_reg_952_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[0]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[1]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[2]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[3]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[4]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[5]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[6]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[7]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[8]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[9]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[10]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_959_pp0_iter1_reg_reg[11]' (FDE) to 'inst/v_vcresampler_core_U0/linebuf_y_val_0_V_a_reg_1001_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[2]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[3]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[4]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[5]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[6]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[7]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[8]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[9]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[10]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[11]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[12]' (FD) to 'inst/v_vcresampler_core_U0/yOffset_1_cast12_i_i_reg_867_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_vcresampler_core_U0/\yOffset_1_cast12_i_i_reg_867_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/vscale_core_polyphas_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2MultiPixStr_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/tmp_13_reg_2509_reg[0]' (FDE) to 'inst/vscale_core_polyphas_U0/tmp_14_reg_2515_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/tmp_15_reg_2525_reg[0]' (FDE) to 'inst/vscale_core_polyphas_U0/tmp_16_reg_2531_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/vscale_core_polyphas_U0/tmp_11_reg_2493_reg[0]' (FDE) to 'inst/vscale_core_polyphas_U0/tmp_12_reg_2499_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_vcresampler_core_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/vscale_core_polyphas_U0/\tmp_30_i_reg_2089_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2AXIvi_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Block_crit_edge101_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Block_crit_edge101_U0/ap_done_reg_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 1905.246 ; gain = 539.488 ; free physical = 210 ; free virtual = 3317
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_vscaler_CTRL_s_axi_U/i_1/int_HwReg_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vscaler_CTRL_s_axi_U/i_1/int_HwReg_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/i_0/linebuf_y_val_0_V_U/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/i_1/linebuf_y_val_1_V_U/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/i_6/linebuf_c_val_2_V_U/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_0/LineBuf_val_0_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_0/LineBuf_val_0_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_0/LineBuf_val_0_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_1/LineBuf_val_1_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_1/LineBuf_val_1_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_1/LineBuf_val_1_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_2/LineBuf_val_2_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_2/LineBuf_val_2_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_2/LineBuf_val_2_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_3/LineBuf_val_3_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_3/LineBuf_val_3_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_3/LineBuf_val_3_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_4/LineBuf_val_4_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_4/LineBuf_val_4_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_4/LineBuf_val_4_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_5/LineBuf_val_5_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_5/LineBuf_val_5_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/i_5/LineBuf_val_5_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:08 . Memory (MB): peak = 1905.246 ; gain = 539.488 ; free physical = 1689 ; free virtual = 4561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:14 . Memory (MB): peak = 1930.262 ; gain = 564.504 ; free physical = 1520 ; free virtual = 4385
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vscaler_CTRL_s_axi_U/int_HwReg_vfltCoeff/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_0_V_U/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_y_val_1_V_U/bd_2d50_vsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_vcresampler_core_U0/linebuf_c_val_2_V_U/bd_2d50_vsc_0_v_vcresampler_core_linebuf_c_val_2_V_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_0_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_0_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_0_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_1_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_1_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_1_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_2_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_2_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_2_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_3_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_3_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_3_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_4_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_4_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_4_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_5_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_5_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/vscale_core_polyphas_U0/LineBuf_val_5_V_U/bd_2d50_vsc_0_vscale_core_polyphas_LineBuf_val_0_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:20 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1155 ; free virtual = 4020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \vscale_core_polyphas_U0/LineBuf_val_1_V_ce1  is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1193 ; free virtual = 4058
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:22 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1192 ; free virtual = 4057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1078 ; free virtual = 3944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1076 ; free virtual = 3942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1071 ; free virtual = 3937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1071 ; free virtual = 3937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    97|
|2     |DSP48E1    |     3|
|3     |DSP48E1_1  |     3|
|4     |DSP48E1_2  |     6|
|5     |DSP48E1_3  |     3|
|6     |DSP48E1_4  |     3|
|7     |LUT1       |    43|
|8     |LUT2       |   126|
|9     |LUT3       |   505|
|10    |LUT4       |   363|
|11    |LUT5       |   183|
|12    |LUT6       |   354|
|13    |RAM64X1S   |    96|
|14    |RAMB36E1   |     1|
|15    |RAMB36E1_1 |    20|
|16    |RAMB36E1_2 |     1|
|17    |RAMB36E1_3 |     2|
|18    |SRL16E     |     8|
|19    |FDRE       |  1608|
|20    |FDSE       |    38|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 1940.277 ; gain = 574.520 ; free physical = 1070 ; free virtual = 3936
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:12 . Memory (MB): peak = 1940.277 ; gain = 186.426 ; free physical = 1129 ; free virtual = 3996
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:24 . Memory (MB): peak = 1940.285 ; gain = 574.520 ; free physical = 1139 ; free virtual = 4005
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 235 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.293 ; gain = 0.000 ; free physical = 1088 ; free virtual = 3957
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
239 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 1972.293 ; gain = 618.344 ; free physical = 1157 ; free virtual = 4037
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1972.293 ; gain = 0.000 ; free physical = 1150 ; free virtual = 4030
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1/bd_2d50_vsc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_2d50_vsc_0, cache-ID = 94715d03bc83c9f1
INFO: [Coretcl 2-1174] Renamed 94 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1996.305 ; gain = 0.000 ; free physical = 1053 ; free virtual = 3945
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/zynq/play_zynq/tpg_vpss/tpg_vpss.runs/bd_2d50_vsc_0_synth_1/bd_2d50_vsc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_2d50_vsc_0_utilization_synth.rpt -pb bd_2d50_vsc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 21:12:17 2021...
