
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.02

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.09 source latency float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_/CK ^
  -0.08 target latency float_multiplier_pipereg_1to2_mant_product_182[12]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_1to2_exp_sum_181[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_2to3_unbiased_exp_186[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.90    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
    10   12.98    0.01    0.04    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.01    0.00    0.09 ^ float_multiplier_pipereg_1to2_exp_sum_181[0]$_SDFF_PP0_/CK (DFF_X1)
     1    1.16    0.01    0.07    0.15 ^ float_multiplier_pipereg_1to2_exp_sum_181[0]$_SDFF_PP0_/QN (DFF_X1)
                                         tmp7585[0] (net)
                  0.01    0.00    0.15 ^ _1027_/A2 (AND2_X1)
     1    1.37    0.01    0.03    0.18 ^ _1027_/ZN (AND2_X1)
                                         _0062_ (net)
                  0.01    0.00    0.18 ^ float_multiplier_pipereg_2to3_unbiased_exp_186[0]$_SDFF_PP0_/D (DFF_X1)
                                  0.18   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.90    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
    10   12.98    0.01    0.04    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.01    0.00    0.09 ^ float_multiplier_pipereg_2to3_unbiased_exp_186[0]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.09   clock reconvergence pessimism
                          0.01    0.10   library hold time
                                  0.10   data required time
-----------------------------------------------------------------------------
                                  0.10   data required time
                                 -0.18   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.90    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_3__f_clk/A (CLKBUF_X3)
     5   13.54    0.01    0.04    0.09 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
                                         clknet_3_3__leaf_clk (net)
                  0.01    0.00    0.09 ^ float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_/CK (DFF_X1)
     2    4.64    0.01    0.10    0.18 ^ float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_/Q (DFF_X1)
                                         float_multiplier_pipereg_0to1_mantissa_a_178[7] (net)
                  0.01    0.00    0.18 ^ _0784_/A (BUF_X1)
     5    6.45    0.02    0.04    0.22 ^ _0784_/Z (BUF_X1)
                                         _0189_ (net)
                  0.02    0.00    0.22 ^ _0785_/A (BUF_X2)
    10   17.72    0.02    0.04    0.26 ^ _0785_/Z (BUF_X2)
                                         _0190_ (net)
                  0.02    0.00    0.26 ^ _0786_/A2 (NAND2_X1)
     1    3.66    0.01    0.02    0.28 v _0786_/ZN (NAND2_X1)
                                         _0430_ (net)
                  0.01    0.00    0.28 v _1088_/B (FA_X1)
     1    3.99    0.02    0.12    0.41 ^ _1088_/S (FA_X1)
                                         _0433_ (net)
                  0.02    0.00    0.41 ^ _1090_/A (FA_X1)
     1    4.42    0.02    0.09    0.50 v _1090_/S (FA_X1)
                                         _0441_ (net)
                  0.02    0.00    0.50 v _1092_/B (FA_X1)
     1    4.02    0.02    0.13    0.63 ^ _1092_/S (FA_X1)
                                         _0448_ (net)
                  0.02    0.00    0.63 ^ _1093_/A (FA_X1)
     1    1.67    0.01    0.09    0.72 v _1093_/S (FA_X1)
                                         _0451_ (net)
                  0.01    0.00    0.72 v _0855_/A (INV_X1)
     1    3.45    0.01    0.02    0.74 ^ _0855_/ZN (INV_X1)
                                         _0579_ (net)
                  0.01    0.00    0.74 ^ _1130_/A (HA_X1)
     3    6.22    0.04    0.07    0.81 ^ _1130_/S (HA_X1)
                                         _0581_ (net)
                  0.04    0.00    0.81 ^ _0920_/B2 (AOI21_X1)
     1    3.02    0.01    0.02    0.83 v _0920_/ZN (AOI21_X1)
                                         _0214_ (net)
                  0.01    0.00    0.83 v _0922_/B1 (OAI21_X2)
     3    6.54    0.03    0.04    0.87 ^ _0922_/ZN (OAI21_X2)
                                         _0216_ (net)
                  0.03    0.00    0.87 ^ _0926_/B1 (AOI21_X1)
     2    2.82    0.01    0.02    0.89 v _0926_/ZN (AOI21_X1)
                                         _0220_ (net)
                  0.01    0.00    0.89 v _0928_/A1 (OR2_X1)
     2    3.13    0.01    0.05    0.94 v _0928_/ZN (OR2_X1)
                                         _0222_ (net)
                  0.01    0.00    0.94 v _0955_/B2 (AOI21_X1)
     1    2.66    0.03    0.04    0.97 ^ _0955_/ZN (AOI21_X1)
                                         _0245_ (net)
                  0.03    0.00    0.97 ^ _0956_/B (XNOR2_X1)
     1    1.82    0.02    0.04    1.02 ^ _0956_/ZN (XNOR2_X1)
                                         _0246_ (net)
                  0.02    0.00    1.02 ^ _0957_/A2 (NOR2_X1)
     1    1.21    0.01    0.01    1.03 v _0957_/ZN (NOR2_X1)
                                         _0029_ (net)
                  0.01    0.00    1.03 v float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_/D (DFF_X1)
                                  1.03   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    7.18    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.90    0.02    0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.04 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    10   11.98    0.01    0.04    1.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.01    0.00    1.08 ^ float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.04    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    7.18    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.90    0.02    0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    0.04 ^ clkbuf_3_3__f_clk/A (CLKBUF_X3)
     5   13.54    0.01    0.04    0.09 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
                                         clknet_3_3__leaf_clk (net)
                  0.01    0.00    0.09 ^ float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_/CK (DFF_X1)
     2    4.64    0.01    0.10    0.18 ^ float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_/Q (DFF_X1)
                                         float_multiplier_pipereg_0to1_mantissa_a_178[7] (net)
                  0.01    0.00    0.18 ^ _0784_/A (BUF_X1)
     5    6.45    0.02    0.04    0.22 ^ _0784_/Z (BUF_X1)
                                         _0189_ (net)
                  0.02    0.00    0.22 ^ _0785_/A (BUF_X2)
    10   17.72    0.02    0.04    0.26 ^ _0785_/Z (BUF_X2)
                                         _0190_ (net)
                  0.02    0.00    0.26 ^ _0786_/A2 (NAND2_X1)
     1    3.66    0.01    0.02    0.28 v _0786_/ZN (NAND2_X1)
                                         _0430_ (net)
                  0.01    0.00    0.28 v _1088_/B (FA_X1)
     1    3.99    0.02    0.12    0.41 ^ _1088_/S (FA_X1)
                                         _0433_ (net)
                  0.02    0.00    0.41 ^ _1090_/A (FA_X1)
     1    4.42    0.02    0.09    0.50 v _1090_/S (FA_X1)
                                         _0441_ (net)
                  0.02    0.00    0.50 v _1092_/B (FA_X1)
     1    4.02    0.02    0.13    0.63 ^ _1092_/S (FA_X1)
                                         _0448_ (net)
                  0.02    0.00    0.63 ^ _1093_/A (FA_X1)
     1    1.67    0.01    0.09    0.72 v _1093_/S (FA_X1)
                                         _0451_ (net)
                  0.01    0.00    0.72 v _0855_/A (INV_X1)
     1    3.45    0.01    0.02    0.74 ^ _0855_/ZN (INV_X1)
                                         _0579_ (net)
                  0.01    0.00    0.74 ^ _1130_/A (HA_X1)
     3    6.22    0.04    0.07    0.81 ^ _1130_/S (HA_X1)
                                         _0581_ (net)
                  0.04    0.00    0.81 ^ _0920_/B2 (AOI21_X1)
     1    3.02    0.01    0.02    0.83 v _0920_/ZN (AOI21_X1)
                                         _0214_ (net)
                  0.01    0.00    0.83 v _0922_/B1 (OAI21_X2)
     3    6.54    0.03    0.04    0.87 ^ _0922_/ZN (OAI21_X2)
                                         _0216_ (net)
                  0.03    0.00    0.87 ^ _0926_/B1 (AOI21_X1)
     2    2.82    0.01    0.02    0.89 v _0926_/ZN (AOI21_X1)
                                         _0220_ (net)
                  0.01    0.00    0.89 v _0928_/A1 (OR2_X1)
     2    3.13    0.01    0.05    0.94 v _0928_/ZN (OR2_X1)
                                         _0222_ (net)
                  0.01    0.00    0.94 v _0955_/B2 (AOI21_X1)
     1    2.66    0.03    0.04    0.97 ^ _0955_/ZN (AOI21_X1)
                                         _0245_ (net)
                  0.03    0.00    0.97 ^ _0956_/B (XNOR2_X1)
     1    1.82    0.02    0.04    1.02 ^ _0956_/ZN (XNOR2_X1)
                                         _0246_ (net)
                  0.02    0.00    1.02 ^ _0957_/A2 (NOR2_X1)
     1    1.21    0.01    0.01    1.03 v _0957_/ZN (NOR2_X1)
                                         _0029_ (net)
                  0.01    0.00    1.03 v float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_/D (DFF_X1)
                                  1.03   data arrival time

                          1.00    1.00   clock clk (rise edge)
                          0.00    1.00   clock source latency
     1    7.18    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   21.90    0.02    0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.02    0.00    1.04 ^ clkbuf_3_6__f_clk/A (CLKBUF_X3)
    10   11.98    0.01    0.04    1.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
                                         clknet_3_6__leaf_clk (net)
                  0.01    0.00    1.08 ^ float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.04    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.13197973370552063

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6648

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
8.507044792175293

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8124

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.09 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_/CK (DFF_X1)
   0.10    0.18 ^ float_multiplier_pipereg_0to1_mantissa_b_179[7]$_DFF_P_/Q (DFF_X1)
   0.04    0.22 ^ _0784_/Z (BUF_X1)
   0.04    0.26 ^ _0785_/Z (BUF_X2)
   0.02    0.28 v _0786_/ZN (NAND2_X1)
   0.12    0.41 ^ _1088_/S (FA_X1)
   0.09    0.50 v _1090_/S (FA_X1)
   0.13    0.63 ^ _1092_/S (FA_X1)
   0.09    0.72 v _1093_/S (FA_X1)
   0.02    0.74 ^ _0855_/ZN (INV_X1)
   0.07    0.81 ^ _1130_/S (HA_X1)
   0.02    0.83 v _0920_/ZN (AOI21_X1)
   0.04    0.87 ^ _0922_/ZN (OAI21_X2)
   0.02    0.89 v _0926_/ZN (AOI21_X1)
   0.05    0.94 v _0928_/ZN (OR2_X1)
   0.04    0.97 ^ _0955_/ZN (AOI21_X1)
   0.04    1.02 ^ _0956_/ZN (XNOR2_X1)
   0.01    1.03 v _0957_/ZN (NOR2_X1)
   0.00    1.03 v float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_/D (DFF_X1)
           1.03   data arrival time

   1.00    1.00   clock clk (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.04    1.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.08 ^ clkbuf_3_6__f_clk/Z (CLKBUF_X3)
   0.00    1.08 ^ float_multiplier_pipereg_1to2_mant_product_182[15]$_SDFF_PP0_/CK (DFF_X1)
   0.00    1.08   clock reconvergence pessimism
  -0.04    1.05   library setup time
           1.05   data required time
---------------------------------------------------------
           1.05   data required time
          -1.03   data arrival time
---------------------------------------------------------
           0.02   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_1to2_exp_sum_181[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_2to3_unbiased_exp_186[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ float_multiplier_pipereg_1to2_exp_sum_181[0]$_SDFF_PP0_/CK (DFF_X1)
   0.07    0.15 ^ float_multiplier_pipereg_1to2_exp_sum_181[0]$_SDFF_PP0_/QN (DFF_X1)
   0.03    0.18 ^ _1027_/ZN (AND2_X1)
   0.00    0.18 ^ float_multiplier_pipereg_2to3_unbiased_exp_186[0]$_SDFF_PP0_/D (DFF_X1)
           0.18   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.04    0.04 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.09 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
   0.00    0.09 ^ float_multiplier_pipereg_2to3_unbiased_exp_186[0]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.09   clock reconvergence pessimism
   0.01    0.10   library hold time
           0.10   data required time
---------------------------------------------------------
           0.10   data required time
          -0.18   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.0286

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0208

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
2.022166

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-04   3.42e-05   5.23e-06   4.78e-04  32.9%
Combinational          3.73e-04   3.12e-04   1.83e-05   7.04e-04  48.5%
Clock                  1.21e-04   1.48e-04   4.35e-07   2.70e-04  18.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.33e-04   4.95e-04   2.40e-05   1.45e-03 100.0%
                          64.3%      34.1%       1.7%
