$date
	Mon Nov  3 00:13:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_NxM_tb $end
$var wire 16 ! out [15:0] $end
$var reg 4 " in [3:0] $end
$scope module DUT $end
$var wire 4 # in [3:0] $end
$var reg 16 $ out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#10000
b10 !
b10 $
b1 "
b1 #
#20000
b1000 !
b1000 $
b11 "
b11 #
#30000
b10000000 !
b10000000 $
b111 "
b111 #
#40000
b1000000000000000 !
b1000000000000000 $
b1111 "
b1111 #
#50000
