# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU16_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:23 on Apr 11,2018
# vcom -reportprogress 300 -93 -work work C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# ** Error: C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd(21): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Error: C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd(42): VHDL Compiler exiting
# End time: 11:42:23 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ALU16_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd}"
vcom -reportprogress 300 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:33 on Apr 11,2018
# vcom -reportprogress 300 -work work C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:42:33 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:36 on Apr 11,2018
# vcom -reportprogress 300 -work work C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:42:36 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:42:37 on Apr 11,2018
# vcom -reportprogress 300 -work work C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:42:37 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.alu16_tb(stimulus)
# vsim work.alu16_tb(stimulus) 
# Start time: 11:42:44 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)
# ** Error: (vsim-3170) Could not find 'alu16(behavioral)'.
#         Searched libraries:
#             C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/simulation/modelsim/rtl_work
# Error loading design
# End time: 11:42:44 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.alu16_tb(stimulus)
# vsim work.alu16_tb(stimulus) 
# Start time: 11:42:45 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)
# ** Error: (vsim-3170) Could not find 'alu16(behavioral)'.
#         Searched libraries:
#             C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/simulation/modelsim/rtl_work
# Error loading design
# End time: 11:42:45 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:58 on Apr 11,2018
# vcom -reportprogress 300 -work work C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# ** Error: C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd(21): (vcom-1339) Case statement choices cover only 8 out of 729 cases.
# ** Error: C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd(42): VHDL Compiler exiting
# End time: 11:43:58 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:55 on Apr 11,2018
# vcom -reportprogress 300 -work work C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU16
# -- Compiling architecture Behavioral of ALU16
# End time: 11:54:55 on Apr 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:54:58 on Apr 11,2018
# vcom -reportprogress 300 -work work C:/Users/Martim/Desktop/Uni/1 ano 2 semestre/LSD/aula 7/parte 3/ALU16_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU16_Tb
# -- Compiling architecture Stimulus of ALU16_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity ALU16
# End time: 11:54:59 on Apr 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.alu16_tb(stimulus)
# vsim work.alu16_tb(stimulus) 
# Start time: 11:55:02 on Apr 11,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu16_tb(stimulus)
# Loading work.alu16(behavioral)
add wave -position end  sim:/alu16_tb/s_op
add wave -position end  sim:/alu16_tb/s_op0
add wave -position end  sim:/alu16_tb/s_op1
add wave -position end  sim:/alu16_tb/s_res
add wave -position end  sim:/alu16_tb/s_mHi
run
run
# End time: 12:09:29 on Apr 11,2018, Elapsed time: 0:14:27
# Errors: 0, Warnings: 0
