
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003377                       # Number of seconds simulated
sim_ticks                                  3376807620                       # Number of ticks simulated
final_tick                               574907845296                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  69073                       # Simulator instruction rate (inst/s)
host_op_rate                                    90597                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 110672                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900176                       # Number of bytes of host memory used
host_seconds                                 30511.90                       # Real time elapsed on the host
sim_insts                                  2107538334                       # Number of instructions simulated
sim_ops                                    2764300261                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       170112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        36992                       # Number of bytes read from this memory
system.physmem.bytes_read::total               217472                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10368                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        61312                       # Number of bytes written to this memory
system.physmem.bytes_written::total             61312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          289                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1699                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             479                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  479                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1592036                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50376574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1478319                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10954725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64401655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1592036                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1478319                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3070356                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18156794                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18156794                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18156794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1592036                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50376574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1478319                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10954725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82558449                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8097861                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2852916                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486448                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189131                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435321                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1382744                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200518                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5765                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499242                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15850904                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2852916                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583262                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3356293                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874740                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        342452                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720972                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91289                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7882445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.317206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4526152     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600517      7.62%     65.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293400      3.72%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222019      2.82%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181024      2.30%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160646      2.04%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54530      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195889      2.49%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648268     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7882445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352305                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.957419                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622394                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       319156                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243078                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16193                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681623                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312933                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17717375                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4433                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681623                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772865                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139837                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40295                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107474                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       140344                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17160134                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70684                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22723619                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78133568                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78133568                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7820169                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2155                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           359438                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2624857                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7632                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       228765                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16133575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13763043                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17634                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4648664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12643848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7882445                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746037                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2821159     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1668500     21.17%     56.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       865629     10.98%     67.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001339     12.70%     80.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       735980      9.34%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477836      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204517      2.59%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60814      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46671      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7882445                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58720     73.29%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12414     15.49%     88.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8983     11.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10802841     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109415      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358951     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       490840      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13763043                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.699590                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80117                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35506278                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20784507                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13280636                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13843160                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22235                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736779                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155278                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681623                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          82301                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6828                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16135736                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2624857                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595035                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1144                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          114                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95540                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111116                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206656                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13461262                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256452                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301777                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734755                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016568                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            478303                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.662323                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13306192                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13280636                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997052                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19701397                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.640018                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405913                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4765659                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187370                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7200822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579012                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.290113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3364637     46.73%     46.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532516     21.28%     68.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837013     11.62%     79.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304445      4.23%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263363      3.66%     87.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117145      1.63%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282311      3.92%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77872      1.08%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       421520      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7200822                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       421520                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22915041                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32954223                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 215416                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.809786                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.809786                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.234894                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.234894                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62328045                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17435188                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18275050                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8097861                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3014008                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2455642                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204721                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1227114                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1174481                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          317975                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9051                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3157963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16446214                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3014008                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1492456                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3644935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1050998                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        423382                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1547531                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83673                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8070694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.520210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.327811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4425759     54.84%     54.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          378009      4.68%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          376304      4.66%     64.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          467358      5.79%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          144171      1.79%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          184497      2.29%     74.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153579      1.90%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141624      1.75%     77.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1799393     22.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8070694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.372198                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.030933                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3312110                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       397695                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3483798                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32989                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        844101                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       509716                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19605270                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        844101                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3462780                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          45451                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       178624                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3363993                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       175736                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18928584                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        108152                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        47941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26587326                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88182085                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88182085                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16480403                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10106919                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3501                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1861                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           486624                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1750659                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       906426                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8280                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       279834                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17789630                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14321456                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29789                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5943768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17930114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8070694                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.774501                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.910862                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2853554     35.36%     35.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1681961     20.84%     56.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1121627     13.90%     70.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       782118      9.69%     79.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       777828      9.64%     89.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       373510      4.63%     94.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       356090      4.41%     98.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        57563      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66443      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8070694                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          91052     75.62%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15217     12.64%     88.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14136     11.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11970384     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       179145      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1635      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1416542      9.89%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       753750      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14321456                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.768548                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120405                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36863800                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23737028                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13920277                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14441861                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17424                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       675118                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       223516                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        844101                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23827                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4100                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17793147                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38414                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1750659                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       906426                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1849                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3199                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123965                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115747                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       239712                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14073170                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1322898                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       248286                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2051012                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2009557                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            728114                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.737887                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13936398                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13920277                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9035467                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25500446                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.719007                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354326                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9585908                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11816410                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5976706                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206177                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7226592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163375                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2832815     39.20%     39.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1979472     27.39%     66.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       805545     11.15%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       437940      6.06%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       383210      5.30%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156099      2.16%     91.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       175222      2.42%     93.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102951      1.42%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       353338      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7226592                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9585908                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11816410                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1758451                       # Number of memory references committed
system.switch_cpus1.commit.loads              1075541                       # Number of loads committed
system.switch_cpus1.commit.membars               1662                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1714579                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10637312                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244244                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       353338                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24666201                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36431179                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  27167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9585908                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11816410                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9585908                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844767                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844767                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183758                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183758                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63168772                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19350971                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18109744                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3340                       # number of misc regfile writes
system.l20.replacements                          1371                       # number of replacements
system.l20.tagsinuse                     16383.303736                       # Cycle average of tags in use
system.l20.total_refs                          230098                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17755                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.959617                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          910.098220                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    39.386719                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   700.131131                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14733.687667                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055548                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002404                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.042733                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.899273                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999958                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4089                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4092                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1263                       # number of Writeback hits
system.l20.Writeback_hits::total                 1263                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4113                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4116                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4113                       # number of overall hits
system.l20.overall_hits::total                   4116                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1329                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1371                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1329                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1371                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1329                       # number of overall misses
system.l20.overall_misses::total                 1371                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5367760                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    133240005                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      138607765                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5367760                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    133240005                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       138607765                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5367760                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    133240005                       # number of overall miss cycles
system.l20.overall_miss_latency::total      138607765                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5418                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5463                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1263                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1263                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5442                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5487                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5442                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5487                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.245293                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250961                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.244212                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249863                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.244212                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249863                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 127803.809524                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100255.835214                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101099.755653                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 127803.809524                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100255.835214                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101099.755653                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 127803.809524                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100255.835214                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101099.755653                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 239                       # number of writebacks
system.l20.writebacks::total                      239                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1329                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1371                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1329                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1371                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1329                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1371                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5053883                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    123254730                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    128308613                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5053883                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    123254730                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    128308613                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5053883                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    123254730                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    128308613                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.245293                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250961                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.244212                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249863                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.244212                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249863                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 120330.547619                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92742.460497                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93587.609774                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 120330.547619                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92742.460497                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93587.609774                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 120330.547619                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92742.460497                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93587.609774                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           328                       # number of replacements
system.l21.tagsinuse                     16382.353674                       # Cycle average of tags in use
system.l21.total_refs                          399761                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16710                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.923459                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1307.623651                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.682965                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   139.715412                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                   13                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         14885.331646                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.079811                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002239                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.008528                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000793                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.908529                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999900                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3358                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3359                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1057                       # number of Writeback hits
system.l21.Writeback_hits::total                 1057                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3397                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3398                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3397                       # number of overall hits
system.l21.overall_hits::total                   3398                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          289                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  328                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          289                       # number of demand (read+write) misses
system.l21.demand_misses::total                   328                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          289                       # number of overall misses
system.l21.overall_misses::total                  328                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6329489                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     29947187                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       36276676                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6329489                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     29947187                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        36276676                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6329489                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     29947187                       # number of overall miss cycles
system.l21.overall_miss_latency::total       36276676                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3647                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3687                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1057                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1057                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           39                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3686                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3726                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3686                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3726                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.079243                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.088961                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.078405                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.088030                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.078405                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.088030                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 162294.589744                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 103623.484429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 110599.621951                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 162294.589744                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 103623.484429                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 110599.621951                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 162294.589744                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 103623.484429                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 110599.621951                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 240                       # number of writebacks
system.l21.writebacks::total                      240                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          289                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             328                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          289                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              328                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          289                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             328                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6034345                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     27735004                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     33769349                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6034345                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     27735004                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     33769349                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6034345                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     27735004                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     33769349                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.079243                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.088961                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.078405                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.088030                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.078405                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.088030                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154726.794872                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95968.871972                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 102955.332317                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 154726.794872                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95968.871972                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 102955.332317                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 154726.794872                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95968.871972                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 102955.332317                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.994661                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753438                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779313.388988                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.878220                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.116441                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067113                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825507                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892620                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720917                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720917                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720917                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720917                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720917                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720917                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6732893                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6732893                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6732893                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6732893                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6732893                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6732893                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720972                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720972                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720972                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720972                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 122416.236364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 122416.236364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 122416.236364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 122416.236364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 122416.236364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 122416.236364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5545915                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5545915                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5545915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5545915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5545915                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5545915                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123242.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 123242.555556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 123242.555556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 123242.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 123242.555556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 123242.555556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5442                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250779                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5698                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39180.550895                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.034173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.965827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785290                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214710                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056329                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056329                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1119                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493913                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493913                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493913                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16177                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16177                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16249                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16249                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16249                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16249                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    968507883                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    968507883                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2339140                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2339140                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    970847023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    970847023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    970847023                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    970847023                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510162                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510162                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510162                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510162                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007806                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007806                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006473                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006473                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006473                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006473                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 59869.437040                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59869.437040                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32488.055556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32488.055556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 59748.108991                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59748.108991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 59748.108991                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59748.108991                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1263                       # number of writebacks
system.cpu0.dcache.writebacks::total             1263                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10759                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10759                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10807                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10807                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10807                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10807                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5418                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5418                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5442                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5442                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5442                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    165532933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    165532933                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       532481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       532481                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    166065414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    166065414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    166065414                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    166065414                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30552.405500                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30552.405500                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22186.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22186.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30515.511577                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30515.511577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30515.511577                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30515.511577                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.652056                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089508785                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2144702.332677                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.652056                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.060340                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.810340                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1547476                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1547476                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1547476                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1547476                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1547476                       # number of overall hits
system.cpu1.icache.overall_hits::total        1547476                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8507571                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8507571                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8507571                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8507571                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8507571                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8507571                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1547531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1547531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1547531                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1547531                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1547531                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1547531                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 154683.109091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 154683.109091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 154683.109091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 154683.109091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 154683.109091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 154683.109091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6446309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6446309                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6446309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6446309                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6446309                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6446309                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161157.725000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161157.725000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161157.725000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161157.725000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161157.725000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161157.725000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3686                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161238592                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3942                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40902.737697                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.670033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.329967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.861992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.138008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1037526                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1037526                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       679312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        679312                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1787                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1716838                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1716838                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1716838                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1716838                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7148                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7148                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          150                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7298                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7298                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7298                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7298                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    200242234                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    200242234                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5087213                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5087213                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    205329447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    205329447                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    205329447                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    205329447                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1044674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1044674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       679462                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       679462                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1724136                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1724136                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1724136                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1724136                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006842                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006842                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000221                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000221                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004233                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004233                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004233                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004233                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28013.742865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28013.742865                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33914.753333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33914.753333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28135.029734                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28135.029734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28135.029734                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28135.029734                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1057                       # number of writebacks
system.cpu1.dcache.writebacks::total             1057                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3501                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          111                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          111                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3612                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3612                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3612                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3647                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3686                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3686                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3686                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     61525745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     61525745                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       954201                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       954201                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     62479946                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     62479946                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     62479946                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     62479946                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003491                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002138                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002138                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002138                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002138                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16870.234439                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16870.234439                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24466.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24466.692308                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16950.609333                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16950.609333                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16950.609333                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16950.609333                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
