<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.812</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.812</CP_FINAL>
    <CP_ROUTE>7.812</CP_ROUTE>
    <CP_SYNTH>5.667</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.188</SLACK_FINAL>
    <SLACK_ROUTE>2.188</SLACK_ROUTE>
    <SLACK_SYNTH>4.333</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.188</WNS_FINAL>
    <WNS_ROUTE>2.188</WNS_ROUTE>
    <WNS_SYNTH>4.333</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>4</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>2518</FF>
      <LATCH>0</LATCH>
      <LUT>2955</LUT>
      <SLICE>925</SLICE>
      <SRL>5</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <SLICE>13300</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="feedforward" DISPNAME="inst" RTLNAME="feedforward">
      <SubModules count="25">control_s_axi_U grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610 grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880 grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888 grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029 grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034 grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744 grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960 grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814 grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012 grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604 layer1_activations_1_U layer1_activations_U layer2_activations_1_U layer2_activations_2_U layer2_activations_3_U layer2_activations_U layer3_activations_U regslice_both_input_stream_V_data_V_U regslice_both_output_stream_V_data_V_U regslice_both_output_stream_V_dest_V_U regslice_both_output_stream_V_keep_V_U regslice_both_output_stream_V_last_V_U regslice_both_output_stream_V_strb_V_U regslice_both_output_stream_V_user_V_U</SubModules>
      <Resources BRAM="4" FF="2518" LUT="2955"/>
      <LocalResources FF="73"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="feedforward_control_s_axi">
      <Resources FF="25" LUT="27"/>
      <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_106_3" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_106_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="146" LUT="199"/>
      <LocalResources FF="144" LUT="176"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_106_3_fu_5610/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_117_4" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_117_4">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="12" LUT="164"/>
      <LocalResources FF="10" LUT="153"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_117_4_fu_5880/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="11"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_124_5" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_124_5">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="80" LUT="150"/>
      <LocalResources FF="78" LUT="135"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_124_5_fu_5888/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_134_6" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_134_6">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="11" LUT="48"/>
      <LocalResources FF="9" LUT="39"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_134_6_fu_6029/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_143_7" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_143_7">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="8" LUT="22"/>
      <LocalResources FF="6" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_143_7_fu_6034/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_46_11" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_46_11">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="134" LUT="151"/>
      <LocalResources FF="132" LUT="142"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_46_11_fu_5744/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_46_12" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_46_12">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="72" LUT="75"/>
      <LocalResources FF="70" LUT="66"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_46_12_fu_5960/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_46_1" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_46_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="646" LUT="498"/>
      <LocalResources FF="644" LUT="481"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_46_1_fu_4814/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="17"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_88_1" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="807" LUT="1201"/>
      <LocalResources FF="805" LUT="1178"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604" DEPTH="1" TYPE="function" MODULENAME="feedforward_Pipeline_VITIS_LOOP_99_2" DISPNAME="grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604" RTLNAME="feedforward_feedforward_Pipeline_VITIS_LOOP_99_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="24" LUT="96"/>
      <LocalResources FF="22" LUT="84"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_feedforward_Pipeline_VITIS_LOOP_99_2_fu_5604/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="feedforward_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="12"/>
    </RtlModule>
    <RtlModule CELL="inst/layer1_activations_1_U" DEPTH="1" TYPE="resource" MODULENAME="layer1_activations_RAM_AUTO_1R1W" DISPNAME="layer1_activations_1_U" RTLNAME="feedforward_layer1_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="17"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_1_U" SOURCE="bnn.cpp:79" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer1_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer1_activations_RAM_AUTO_1R1W" DISPNAME="layer1_activations_U" RTLNAME="feedforward_layer1_activations_RAM_AUTO_1R1W">
      <Resources BRAM="2" LUT="3"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_U" SOURCE="bnn.cpp:79" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_1_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_1_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources FF="63" LUT="40"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_1_U" SOURCE="bnn.cpp:80" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_2_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_2_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources FF="63" LUT="40"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_2_U" SOURCE="bnn.cpp:80" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_3_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_3_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources FF="63" LUT="39"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_3_U" SOURCE="bnn.cpp:80" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer2_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer2_activations_RAM_AUTO_1R1W" DISPNAME="layer2_activations_U" RTLNAME="feedforward_layer2_activations_RAM_AUTO_1R1W">
      <Resources FF="63" LUT="41"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_U" SOURCE="bnn.cpp:80" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/layer3_activations_U" DEPTH="1" TYPE="resource" MODULENAME="layer3_activations_RAM_AUTO_1R1W" DISPNAME="layer3_activations_U" RTLNAME="feedforward_layer3_activations_RAM_AUTO_1R1W">
      <Resources FF="63" LUT="38"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer3_activations_U" SOURCE="bnn.cpp:81" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer3_activations" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_stream_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_stream_V_data_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="55" LUT="55"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_data_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_data_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="69" LUT="43"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_dest_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_dest_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="19" LUT="11"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_keep_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_keep_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_last_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_last_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_strb_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_strb_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="5" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_stream_V_user_V_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_stream_V_user_V_U" RTLNAME="feedforward_regslice_both">
      <Resources FF="7" LUT="6"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.803" DATAPATH_LOGIC_DELAY="2.302" DATAPATH_NET_DELAY="5.501" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]/D" LOGIC_LEVELS="9" MAX_FANOUT="784" SLACK="2.188" STARTPOINT_PIN="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C">
      <CELL NAME="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18287"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="7138" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_326_fu_4492_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="7138" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.796" DATAPATH_LOGIC_DELAY="2.300" DATAPATH_NET_DELAY="5.496" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]/D" LOGIC_LEVELS="9" MAX_FANOUT="784" SLACK="2.195" STARTPOINT_PIN="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C">
      <CELL NAME="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18287"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="5794" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_124_fu_3684_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="5794" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.822" DATAPATH_LOGIC_DELAY="2.300" DATAPATH_NET_DELAY="5.522" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]/D" LOGIC_LEVELS="9" MAX_FANOUT="784" SLACK="2.212" STARTPOINT_PIN="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C">
      <CELL NAME="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18287"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="6424" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_219_fu_4064_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="6424" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.731" DATAPATH_LOGIC_DELAY="2.302" DATAPATH_NET_DELAY="5.429" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]/D" LOGIC_LEVELS="9" MAX_FANOUT="784" SLACK="2.259" STARTPOINT_PIN="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C">
      <CELL NAME="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18287"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="8380" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_512_fu_5236_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="8380" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.690" DATAPATH_LOGIC_DELAY="2.304" DATAPATH_NET_DELAY="5.386" ENDPOINT_PIN="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]/D" LOGIC_LEVELS="9" MAX_FANOUT="784" SLACK="2.301" STARTPOINT_PIN="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]/C">
      <CELL NAME="regslice_both_input_stream_V_data_V_U/data_p1_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_regslice_both.v" LINE_NUMBER="41"/>
      <CELL NAME="regslice_both_input_stream_V_data_V_U/add_ln92_fu_11865_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT1" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18287"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/add_ln92_fu_11865_p2_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="18231" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="7036" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <CELL NAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012/X0_input_310_fu_4428_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="feedforward_feedforward_Pipeline_VITIS_LOOP_88_1.v" LINE_NUMBER="7036" MODULE_INSTNAME="grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>grp_feedforward_Pipeline_VITIS_LOOP_88_1_fu_4012</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/feedforward_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/feedforward_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/feedforward_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/feedforward_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/feedforward_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/feedforward_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/feedforward_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/feedforward_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sat Jun 14 08:58:24 -0700 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="bnn_hls"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

