// Seed: 3128567241
module module_0 (
    id_1,
    id_2
);
  output logic [7:0] id_2;
  assign module_1.id_11 = 0;
  inout wor id_1;
  wire id_3;
  assign id_1 = -1;
  assign id_2[1] = -1 ? id_3 == id_3 : -1'b0;
  assign id_2 = id_3;
endmodule
module module_0 #(
    parameter id_1 = 32'd56
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input logic [7:0] id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire id_8;
  assign id_4 = id_2 && id_4;
  uwire id_9 = 1, module_1 = -1;
  wire  id_10 = id_5[1 :-1==1'd0];
  module_0 modCall_1 (
      id_4,
      id_5
  );
  wor [-1  ==  1 'b0 : -1 'h0] id_11 = 1;
  wire id_12;
  ;
endmodule
