#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c4d887a0d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c4d8878e30 .scope module, "tb_alu_mul_32" "tb_alu_mul_32" 3 3;
 .timescale -9 -12;
v000001c4d89bb340_0 .net "ALUFlags", 4 0, v000001c4d89b8be0_0;  1 drivers
v000001c4d89bc2e0_0 .var "a", 31 0;
v000001c4d89bc7e0_0 .var "b", 31 0;
v000001c4d89bc380_0 .var "expected", 31 0;
v000001c4d89bc880_0 .var "expectedFlags", 4 0;
v000001c4d89bd0a0_0 .var "op", 1 0;
v000001c4d89bd140_0 .net "y", 31 0, v000001c4d89bcd80_0;  1 drivers
S_000001c4d887bdf0 .scope module, "DUT" "alu" 3 14, 4 8 0, S_000001c4d8878e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 5 "ALUFlags";
P_000001c4d8875bc0 .param/l "BS" 1 4 31, +C4<00000000000000000000000000011111>;
P_000001c4d8875bf8 .param/l "EBS" 1 4 30, +C4<00000000000000000000000000000111>;
P_000001c4d8875c30 .param/l "EXP_BITS" 1 4 24, +C4<00000000000000000000000000001000>;
P_000001c4d8875c68 .param/l "FRAC_BITS" 1 4 25, +C4<00000000000000000000000000010111>;
P_000001c4d8875ca0 .param/l "MBS" 1 4 29, +C4<00000000000000000000000000010110>;
P_000001c4d8875cd8 .param/l "SIGN_POS" 1 4 26, +C4<00000000000000000000000000011111>;
P_000001c4d8875d10 .param/l "system" 0 4 8, +C4<00000000000000000000000000100000>;
L_000001c4d8aee3a0 .functor NOT 1, L_000001c4d8ac9610, C4<0>, C4<0>, C4<0>;
L_000001c4d8af09b0 .functor AND 1, L_000001c4d8ab0e30, L_000001c4d8ab0390, C4<1>, C4<1>;
L_000001c4d8af0160 .functor AND 1, L_000001c4d8ab0b10, L_000001c4d8aaf5d0, C4<1>, C4<1>;
L_000001c4d8af0f60 .functor OR 1, L_000001c4d8af0d30, L_000001c4d8af0ef0, C4<0>, C4<0>;
L_000001c4d8af0fd0 .functor OR 1, L_000001c4d8af0e10, L_000001c4d8af0e80, C4<0>, C4<0>;
v000001c4d89b8be0_0 .var "ALUFlags", 4 0;
v000001c4d89bab20_0 .net *"_ivl_1", 0 0, L_000001c4d8ac9610;  1 drivers
L_000001c4d8a18f20 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b8c80_0 .net/2u *"_ivl_12", 7 0, L_000001c4d8a18f20;  1 drivers
v000001c4d89baee0_0 .net *"_ivl_14", 0 0, L_000001c4d8ab0e30;  1 drivers
L_000001c4d8a18f68 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b9900_0 .net/2u *"_ivl_16", 22 0, L_000001c4d8a18f68;  1 drivers
v000001c4d89b8fa0_0 .net *"_ivl_18", 0 0, L_000001c4d8ab0390;  1 drivers
v000001c4d89b9540_0 .net *"_ivl_2", 0 0, L_000001c4d8aee3a0;  1 drivers
L_000001c4d8a18fb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b8e60_0 .net/2u *"_ivl_22", 7 0, L_000001c4d8a18fb0;  1 drivers
v000001c4d89b8aa0_0 .net *"_ivl_24", 0 0, L_000001c4d8ab0b10;  1 drivers
L_000001c4d8a18ff8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b92c0_0 .net/2u *"_ivl_26", 22 0, L_000001c4d8a18ff8;  1 drivers
v000001c4d89b9400_0 .net *"_ivl_28", 0 0, L_000001c4d8aaf5d0;  1 drivers
v000001c4d89bb020_0 .net *"_ivl_5", 30 0, L_000001c4d8ac8a30;  1 drivers
v000001c4d89b9ae0_0 .net "a", 31 0, v000001c4d89bc2e0_0;  1 drivers
v000001c4d89ba800_0 .var "a_exp", 7 0;
v000001c4d89b9d60_0 .var "a_frac", 22 0;
v000001c4d89babc0_0 .var "a_is_zero", 0 0;
v000001c4d89b88c0_0 .net "add_y", 31 0, L_000001c4d8ab72d0;  1 drivers
v000001c4d89ba1c0_0 .net "any_neg_inf", 0 0, L_000001c4d8af0fd0;  1 drivers
v000001c4d89b9fe0_0 .net "any_pos_inf", 0 0, L_000001c4d8af0f60;  1 drivers
v000001c4d89b8960_0 .net "b", 31 0, v000001c4d89bc7e0_0;  1 drivers
v000001c4d89b8a00_0 .var "b_exp", 7 0;
v000001c4d89b8d20_0 .var "b_frac", 22 0;
v000001c4d89b9040_0 .var "b_is_zero", 0 0;
v000001c4d89b90e0_0 .net "div_y", 31 0, L_000001c4d8ab0930;  1 drivers
v000001c4d89b9180_0 .var "inx", 0 0;
v000001c4d89b9220_0 .net "is_inv_a", 0 0, L_000001c4d8af1190;  1 drivers
v000001c4d89b9360_0 .net "is_inv_b", 0 0, L_000001c4d8af0550;  1 drivers
v000001c4d89b94a0_0 .net "is_neg_inf_a", 0 0, L_000001c4d8af0e10;  1 drivers
v000001c4d89b95e0_0 .net "is_neg_inf_b", 0 0, L_000001c4d8af0e80;  1 drivers
v000001c4d89b9680_0 .net "is_pos_inf_a", 0 0, L_000001c4d8af0d30;  1 drivers
v000001c4d89bcf60_0 .net "is_pos_inf_b", 0 0, L_000001c4d8af0ef0;  1 drivers
v000001c4d89bcba0_0 .net "is_special", 0 0, L_000001c4d87e82c0;  1 drivers
v000001c4d89bb660_0 .net "iv_div", 0 0, L_000001c4d8aefd70;  1 drivers
v000001c4d89bc920_0 .net "iv_mul", 0 0, L_000001c4d8aeee20;  1 drivers
v000001c4d89bc600_0 .var "iv_sel", 0 0;
v000001c4d89bc060_0 .net "ix_add", 0 0, L_000001c4d8aae5a0;  1 drivers
v000001c4d89bba20_0 .net "ix_div", 0 0, L_000001c4d8aaf490;  1 drivers
v000001c4d89bcc40_0 .net "ix_mul", 0 0, L_000001c4d8acb870;  1 drivers
v000001c4d89bcce0_0 .var "ix_sel", 0 0;
v000001c4d89bc4c0_0 .net "ix_sub", 0 0, L_000001c4d8aee560;  1 drivers
v000001c4d89bc9c0_0 .net "mul_y", 31 0, L_000001c4d8acc9f0;  1 drivers
v000001c4d89bb160_0 .net "op", 1 0, v000001c4d89bd0a0_0;  1 drivers
v000001c4d89bc240_0 .net "ov_add", 0 0, L_000001c4d8ab8310;  1 drivers
v000001c4d89bbb60_0 .net "ov_div", 0 0, L_000001c4d8aaf170;  1 drivers
v000001c4d89bcec0_0 .net "ov_mul", 0 0, L_000001c4d8acc630;  1 drivers
v000001c4d89bc420_0 .var "ov_raw", 0 0;
v000001c4d89bbd40_0 .net "ov_sub", 0 0, L_000001c4d8ac87b0;  1 drivers
v000001c4d89bbde0_0 .var "ovf", 0 0;
v000001c4d89bbfc0_0 .var "r_exp", 7 0;
v000001c4d89bc100_0 .var "r_frac", 22 0;
v000001c4d89bd460_0 .var "r_is_inf", 0 0;
v000001c4d89bbca0_0 .var "r_is_sub", 0 0;
v000001c4d89bbc00_0 .var "r_is_zero", 0 0;
v000001c4d89bc6a0_0 .var "sign_res", 0 0;
v000001c4d89bd780_0 .net "sp_exp", 7 0, L_000001c4d8ab0a70;  1 drivers
v000001c4d89bb5c0_0 .net "sp_frac", 22 0, L_000001c4d8aafe90;  1 drivers
v000001c4d89bce20_0 .net "special_div_zero", 0 0, L_000001c4d87e1790;  1 drivers
v000001c4d89bd280_0 .net "special_invalid", 0 0, L_000001c4d87e2670;  1 drivers
v000001c4d89bd820_0 .net "special_is_denorm", 0 0, L_000001c4d8af0160;  1 drivers
v000001c4d89bd500_0 .net "special_is_inf", 0 0, L_000001c4d8af09b0;  1 drivers
v000001c4d89bb200_0 .net "special_result", 31 0, v000001c4d89ba620_0;  1 drivers
v000001c4d89bc1a0_0 .net "sub_y", 31 0, L_000001c4d8ac9570;  1 drivers
v000001c4d89bb0c0_0 .net "un_add", 0 0, L_000001c4d8aadb90;  1 drivers
v000001c4d89bca60_0 .net "un_div", 0 0, L_000001c4d8aaf3f0;  1 drivers
v000001c4d89bb2a0_0 .net "un_mul", 0 0, L_000001c4d8aca8d0;  1 drivers
v000001c4d89bc740_0 .var "un_raw", 0 0;
v000001c4d89bbe80_0 .net "un_sub", 0 0, L_000001c4d8aee8e0;  1 drivers
v000001c4d89bcb00_0 .var "unf", 0 0;
v000001c4d89bcd80_0 .var "y", 31 0;
v000001c4d89bd000_0 .var "y_pre", 31 0;
v000001c4d89bc560_0 .var "y_sel", 31 0;
E_000001c4d87b3cd0/0 .event anyedge, v000001c4d89295e0_0, v000001c4d8929540_0, v000001c4d89ba800_0, v000001c4d89b9d60_0;
E_000001c4d87b3cd0/1 .event anyedge, v000001c4d89b8a00_0, v000001c4d89b8d20_0, v000001c4d89b8b40_0, v000001c4d89ba760_0;
E_000001c4d87b3cd0/2 .event anyedge, v000001c4d89b9b80_0, v000001c4d89b9860_0, v000001c4d89b4180_0, v000001c4d89b5440_0;
E_000001c4d87b3cd0/3 .event anyedge, v000001c4d89bd500_0, v000001c4d89ba1c0_0, v000001c4d89b9fe0_0, v000001c4d89bd820_0;
E_000001c4d87b3cd0/4 .event anyedge, v000001c4d89ba300_0, v000001c4d89294a0_0, v000001c4d892d0a0_0, v000001c4d892e400_0;
E_000001c4d87b3cd0/5 .event anyedge, v000001c4d892e2c0_0, v000001c4d89b0b20_0, v000001c4d89b22e0_0, v000001c4d89b4040_0;
E_000001c4d87b3cd0/6 .event anyedge, v000001c4d89b4400_0, v000001c4d8939a80_0, v000001c4d893c280_0, v000001c4d89376e0_0;
E_000001c4d87b3cd0/7 .event anyedge, v000001c4d893b240_0, v000001c4d893b880_0, v000001c4d8930700_0, v000001c4d8935020_0;
E_000001c4d87b3cd0/8 .event anyedge, v000001c4d8930ac0_0, v000001c4d8933680_0, v000001c4d8936380_0, v000001c4d89bc560_0;
E_000001c4d87b3cd0/9 .event anyedge, v000001c4d89bc420_0, v000001c4d89bc6a0_0, v000001c4d89bc740_0, v000001c4d89bd000_0;
E_000001c4d87b3cd0/10 .event anyedge, v000001c4d89bbfc0_0, v000001c4d89bc100_0, v000001c4d89bd460_0, v000001c4d89bbca0_0;
E_000001c4d87b3cd0/11 .event anyedge, v000001c4d89bbc00_0, v000001c4d89babc0_0, v000001c4d89b9040_0, v000001c4d89bcce0_0;
E_000001c4d87b3cd0/12 .event anyedge, v000001c4d89bbde0_0, v000001c4d89bcb00_0, v000001c4d89bc600_0, v000001c4d89b9180_0;
E_000001c4d87b3cd0 .event/or E_000001c4d87b3cd0/0, E_000001c4d87b3cd0/1, E_000001c4d87b3cd0/2, E_000001c4d87b3cd0/3, E_000001c4d87b3cd0/4, E_000001c4d87b3cd0/5, E_000001c4d87b3cd0/6, E_000001c4d87b3cd0/7, E_000001c4d87b3cd0/8, E_000001c4d87b3cd0/9, E_000001c4d87b3cd0/10, E_000001c4d87b3cd0/11, E_000001c4d87b3cd0/12;
L_000001c4d8ac9610 .part v000001c4d89bc7e0_0, 31, 1;
L_000001c4d8ac8a30 .part v000001c4d89bc7e0_0, 0, 31;
L_000001c4d8ac80d0 .concat [ 31 1 0 0], L_000001c4d8ac8a30, L_000001c4d8aee3a0;
L_000001c4d8ab0a70 .part v000001c4d89ba620_0, 23, 8;
L_000001c4d8aafe90 .part v000001c4d89ba620_0, 0, 23;
L_000001c4d8ab0e30 .cmp/eq 8, L_000001c4d8ab0a70, L_000001c4d8a18f20;
L_000001c4d8ab0390 .cmp/eq 23, L_000001c4d8aafe90, L_000001c4d8a18f68;
L_000001c4d8ab0b10 .cmp/eq 8, L_000001c4d8ab0a70, L_000001c4d8a18fb0;
L_000001c4d8aaf5d0 .cmp/ne 23, L_000001c4d8aafe90, L_000001c4d8a18ff8;
S_000001c4d88748c0 .scope module, "U_ADD" "Suma16Bits" 4 55, 5 227 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001c4d8874a50 .param/l "BS" 0 5 227, +C4<00000000000000000000000000011111>;
P_000001c4d8874a88 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000111>;
P_000001c4d8874ac0 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000010110>;
L_000001c4d8a75a50 .functor OR 1, L_000001c4d89c0160, L_000001c4d89c0660, C4<0>, C4<0>;
L_000001c4d8a75dd0 .functor OR 1, L_000001c4d89c1ec0, L_000001c4d89c03e0, C4<0>, C4<0>;
L_000001c4d8a75ac0 .functor XOR 1, L_000001c4d89c17e0, L_000001c4d89c1e20, C4<0>, C4<0>;
L_000001c4d8a75200 .functor AND 1, L_000001c4d8a75ac0, L_000001c4d89c16a0, C4<1>, C4<1>;
L_000001c4d8a75ba0 .functor AND 1, L_000001c4d8a75200, L_000001c4d89c0fc0, C4<1>, C4<1>;
L_000001c4d8a753c0 .functor NOT 23, L_000001c4d89bf9e0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c4d8a75660 .functor AND 1, L_000001c4d89c1740, L_000001c4d89c1ba0, C4<1>, C4<1>;
L_000001c4d8a75430 .functor NOT 23, L_000001c4d89bdaa0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c4d8a756d0 .functor AND 1, L_000001c4d8a75660, L_000001c4d89c1d80, C4<1>, C4<1>;
L_000001c4d8a75c10 .functor NOT 8, L_000001c4d89bde60, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c4d8a75580 .functor AND 1, L_000001c4d8a756d0, L_000001c4d89c0340, C4<1>, C4<1>;
L_000001c4d8a75e40 .functor NOT 8, L_000001c4d89bf120, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c4d8a75510 .functor AND 1, L_000001c4d8a75580, L_000001c4d89c05c0, C4<1>, C4<1>;
L_000001c4d8a75740 .functor OR 1, L_000001c4d8a75ba0, L_000001c4d8a75510, C4<0>, C4<0>;
L_000001c4d8aae220 .functor AND 1, L_000001c4d8a75ac0, L_000001c4d8a75740, C4<1>, C4<1>;
L_000001c4d8aae5a0 .functor BUFZ 1, L_000001c4d8a75dd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aadb90 .functor AND 1, L_000001c4d8ab8b30, L_000001c4d8aae5a0, C4<1>, C4<1>;
v000001c4d89294a0_0 .net "F", 31 0, L_000001c4d8ab72d0;  alias, 1 drivers
v000001c4d8929540_0 .net "R", 31 0, v000001c4d89bc7e0_0;  alias, 1 drivers
v000001c4d89295e0_0 .net "S", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
v000001c4d8929680_0 .net *"_ivl_109", 0 0, L_000001c4d8aae220;  1 drivers
L_000001c4d8a16fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8929a40_0 .net/2u *"_ivl_110", 0 0, L_000001c4d8a16fe8;  1 drivers
v000001c4d892c600_0 .net *"_ivl_112", 0 0, L_000001c4d8ab88b0;  1 drivers
L_000001c4d8a17030 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892bf20_0 .net/2u *"_ivl_116", 7 0, L_000001c4d8a17030;  1 drivers
v000001c4d892b2a0_0 .net *"_ivl_118", 7 0, L_000001c4d8ab86d0;  1 drivers
L_000001c4d8a17078 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892c380_0 .net/2u *"_ivl_123", 22 0, L_000001c4d8a17078;  1 drivers
v000001c4d892d5a0_0 .net *"_ivl_125", 22 0, L_000001c4d8ab8090;  1 drivers
L_000001c4d8a170c0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d892c1a0_0 .net/2u *"_ivl_129", 7 0, L_000001c4d8a170c0;  1 drivers
L_000001c4d8a17108 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892cc40_0 .net/2u *"_ivl_133", 7 0, L_000001c4d8a17108;  1 drivers
v000001c4d892bfc0_0 .net *"_ivl_135", 0 0, L_000001c4d8ab8b30;  1 drivers
L_000001c4d8a16970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d892d640_0 .net/2u *"_ivl_16", 0 0, L_000001c4d8a16970;  1 drivers
v000001c4d892c880_0 .net *"_ivl_18", 23 0, L_000001c4d89c07a0;  1 drivers
L_000001c4d8a169b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d892ce20_0 .net/2u *"_ivl_22", 0 0, L_000001c4d8a169b8;  1 drivers
v000001c4d892cf60_0 .net *"_ivl_24", 23 0, L_000001c4d89c1380;  1 drivers
L_000001c4d8a16a00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d892d500_0 .net/2u *"_ivl_28", 0 0, L_000001c4d8a16a00;  1 drivers
L_000001c4d8a16a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d892c4c0_0 .net/2u *"_ivl_32", 0 0, L_000001c4d8a16a48;  1 drivers
v000001c4d892c920_0 .net *"_ivl_41", 22 0, L_000001c4d89c1920;  1 drivers
v000001c4d892c420_0 .net *"_ivl_45", 22 0, L_000001c4d89c19c0;  1 drivers
v000001c4d892cce0_0 .net *"_ivl_52", 0 0, L_000001c4d89c02a0;  1 drivers
v000001c4d892c060_0 .net *"_ivl_54", 0 0, L_000001c4d89c0700;  1 drivers
v000001c4d892d6e0_0 .net *"_ivl_56", 0 0, L_000001c4d89c0b60;  1 drivers
v000001c4d892d460_0 .net *"_ivl_58", 0 0, L_000001c4d89c0520;  1 drivers
v000001c4d892c2e0_0 .net *"_ivl_60", 0 0, L_000001c4d89c14c0;  1 drivers
v000001c4d892b340_0 .net *"_ivl_62", 0 0, L_000001c4d89c0ca0;  1 drivers
v000001c4d892b660_0 .net *"_ivl_66", 0 0, L_000001c4d89c16a0;  1 drivers
v000001c4d892c9c0_0 .net *"_ivl_69", 0 0, L_000001c4d8a75200;  1 drivers
v000001c4d892c6a0_0 .net *"_ivl_70", 0 0, L_000001c4d89c0fc0;  1 drivers
v000001c4d892c100_0 .net *"_ivl_73", 0 0, L_000001c4d8a75ba0;  1 drivers
v000001c4d892ba20_0 .net *"_ivl_75", 0 0, L_000001c4d89c1740;  1 drivers
v000001c4d892cd80_0 .net *"_ivl_76", 22 0, L_000001c4d8a753c0;  1 drivers
v000001c4d892cec0_0 .net *"_ivl_79", 0 0, L_000001c4d89c1ba0;  1 drivers
v000001c4d892c240_0 .net *"_ivl_81", 0 0, L_000001c4d8a75660;  1 drivers
v000001c4d892ca60_0 .net *"_ivl_82", 22 0, L_000001c4d8a75430;  1 drivers
v000001c4d892b3e0_0 .net *"_ivl_85", 0 0, L_000001c4d89c1d80;  1 drivers
v000001c4d892c560_0 .net *"_ivl_87", 0 0, L_000001c4d8a756d0;  1 drivers
v000001c4d892bb60_0 .net *"_ivl_88", 7 0, L_000001c4d8a75c10;  1 drivers
v000001c4d892b8e0_0 .net *"_ivl_91", 0 0, L_000001c4d89c0340;  1 drivers
v000001c4d892b5c0_0 .net *"_ivl_93", 0 0, L_000001c4d8a75580;  1 drivers
v000001c4d892cb00_0 .net *"_ivl_94", 7 0, L_000001c4d8a75e40;  1 drivers
v000001c4d892d1e0_0 .net *"_ivl_97", 0 0, L_000001c4d89c05c0;  1 drivers
v000001c4d892d780_0 .net *"_ivl_99", 0 0, L_000001c4d8a75510;  1 drivers
v000001c4d892b980_0 .net "boolean1", 0 0, L_000001c4d89c0a20;  1 drivers
v000001c4d892d820_0 .net "boolean2", 0 0, L_000001c4d8a75ac0;  1 drivers
v000001c4d892bca0_0 .net "diff_exp1", 7 0, L_000001c4d89bf580;  1 drivers
v000001c4d892b480_0 .net "diff_exp2", 7 0, L_000001c4d89c11a0;  1 drivers
v000001c4d892b0c0_0 .net "e1", 7 0, L_000001c4d89bde60;  1 drivers
v000001c4d892c740_0 .net "e2", 7 0, L_000001c4d89bf120;  1 drivers
v000001c4d892d140_0 .net "exp_aux", 7 0, L_000001c4d89c0f20;  1 drivers
v000001c4d892c7e0_0 .net "exp_sum_add", 7 0, L_000001c4d8a71990;  1 drivers
v000001c4d892d000_0 .net "exp_sum_sub", 7 0, L_000001c4d8aada40;  1 drivers
v000001c4d892b200_0 .net "final_exp", 7 0, L_000001c4d8ab7ff0;  1 drivers
v000001c4d892b160_0 .net "g1", 0 0, L_000001c4d89c0e80;  1 drivers
v000001c4d892b840_0 .net "g1_shift", 0 0, L_000001c4d89c08e0;  1 drivers
v000001c4d892cba0_0 .net "g2", 0 0, L_000001c4d89c1600;  1 drivers
v000001c4d892b520_0 .net "g2_shift", 0 0, L_000001c4d89c1880;  1 drivers
v000001c4d892d0a0_0 .net "inexact", 0 0, L_000001c4d8aae5a0;  alias, 1 drivers
v000001c4d892d280_0 .net "inexact_m1", 0 0, L_000001c4d89c1ec0;  1 drivers
v000001c4d892d320_0 .net "inexact_m2", 0 0, L_000001c4d89c03e0;  1 drivers
v000001c4d892d3c0_0 .net "is_same_exp", 0 0, L_000001c4d89c0ac0;  1 drivers
v000001c4d892b700_0 .net "is_zero_result", 0 0, L_000001c4d8a75740;  1 drivers
v000001c4d892b7a0_0 .net "lost_align", 0 0, L_000001c4d8a75dd0;  1 drivers
v000001c4d892bde0_0 .net "m1_10", 22 0, L_000001c4d89c0200;  1 drivers
v000001c4d892bac0_0 .net "m1_11", 23 0, L_000001c4d89c00c0;  1 drivers
v000001c4d892bc00_0 .net "m1_init", 22 0, L_000001c4d89bf9e0;  1 drivers
v000001c4d892bd40_0 .net "m1_shift", 23 0, L_000001c4d89c0480;  1 drivers
v000001c4d892be80_0 .net "m2_10", 22 0, L_000001c4d89c1420;  1 drivers
v000001c4d892f6c0_0 .net "m2_11", 23 0, L_000001c4d89c0d40;  1 drivers
v000001c4d892ddc0_0 .net "m2_init", 22 0, L_000001c4d89bdaa0;  1 drivers
v000001c4d892f120_0 .net "m2_shift", 23 0, L_000001c4d89c1100;  1 drivers
v000001c4d892e540_0 .net "op_sum", 22 0, L_000001c4d8ab8630;  1 drivers
v000001c4d892e180_0 .net "op_sum_add", 22 0, L_000001c4d8a722c0;  1 drivers
v000001c4d892fe40_0 .net "op_sum_sub", 22 0, L_000001c4d8aadab0;  1 drivers
v000001c4d892e400_0 .net "overflow", 0 0, L_000001c4d8ab8310;  alias, 1 drivers
v000001c4d892eea0_0 .net "s1", 0 0, L_000001c4d89c17e0;  1 drivers
v000001c4d892ff80_0 .net "s2", 0 0, L_000001c4d89c1e20;  1 drivers
v000001c4d892f1c0_0 .net "sign", 0 0, L_000001c4d89c0840;  1 drivers
v000001c4d892ecc0_0 .net "sticky_for_round", 0 0, L_000001c4d8a75a50;  1 drivers
v000001c4d8930020_0 .net "sticky_m1", 0 0, L_000001c4d89c0160;  1 drivers
v000001c4d892ed60_0 .net "sticky_m2", 0 0, L_000001c4d89c0660;  1 drivers
v000001c4d892e2c0_0 .net "underflow", 0 0, L_000001c4d8aadb90;  alias, 1 drivers
L_000001c4d89bf9e0 .part v000001c4d89bc2e0_0, 0, 23;
L_000001c4d89bdaa0 .part v000001c4d89bc7e0_0, 0, 23;
L_000001c4d89bde60 .part v000001c4d89bc2e0_0, 23, 8;
L_000001c4d89bf120 .part v000001c4d89bc7e0_0, 23, 8;
L_000001c4d89c17e0 .part v000001c4d89bc2e0_0, 31, 1;
L_000001c4d89c1e20 .part v000001c4d89bc7e0_0, 31, 1;
L_000001c4d89c0a20 .cmp/gt 8, L_000001c4d89bde60, L_000001c4d89bf120;
L_000001c4d89c0ac0 .cmp/eq 8, L_000001c4d89bde60, L_000001c4d89bf120;
L_000001c4d89c07a0 .concat [ 23 1 0 0], L_000001c4d89bf9e0, L_000001c4d8a16970;
L_000001c4d89c00c0 .functor MUXZ 24, L_000001c4d89c0480, L_000001c4d89c07a0, L_000001c4d89c0a20, C4<>;
L_000001c4d89c1380 .concat [ 23 1 0 0], L_000001c4d89bdaa0, L_000001c4d8a169b8;
L_000001c4d89c0d40 .functor MUXZ 24, L_000001c4d89c1380, L_000001c4d89c1100, L_000001c4d89c0a20, C4<>;
L_000001c4d89c0e80 .functor MUXZ 1, L_000001c4d89c08e0, L_000001c4d8a16a00, L_000001c4d89c0a20, C4<>;
L_000001c4d89c1600 .functor MUXZ 1, L_000001c4d8a16a48, L_000001c4d89c1880, L_000001c4d89c0a20, C4<>;
L_000001c4d89c1920 .part L_000001c4d89c0480, 0, 23;
L_000001c4d89c0200 .functor MUXZ 23, L_000001c4d89c1920, L_000001c4d89bf9e0, L_000001c4d89c0a20, C4<>;
L_000001c4d89c19c0 .part L_000001c4d89c1100, 0, 23;
L_000001c4d89c1420 .functor MUXZ 23, L_000001c4d89bdaa0, L_000001c4d89c19c0, L_000001c4d89c0a20, C4<>;
L_000001c4d89c0f20 .functor MUXZ 8, L_000001c4d89bf120, L_000001c4d89bde60, L_000001c4d89c0a20, C4<>;
L_000001c4d89c02a0 .cmp/gt 8, L_000001c4d89bde60, L_000001c4d89bf120;
L_000001c4d89c0700 .cmp/gt 8, L_000001c4d89bf120, L_000001c4d89bde60;
L_000001c4d89c0b60 .cmp/ge 23, L_000001c4d89bf9e0, L_000001c4d89bdaa0;
L_000001c4d89c0520 .functor MUXZ 1, L_000001c4d89c1e20, L_000001c4d89c17e0, L_000001c4d89c0b60, C4<>;
L_000001c4d89c14c0 .functor MUXZ 1, L_000001c4d89c0520, L_000001c4d89c1e20, L_000001c4d89c0700, C4<>;
L_000001c4d89c0ca0 .functor MUXZ 1, L_000001c4d89c14c0, L_000001c4d89c17e0, L_000001c4d89c02a0, C4<>;
L_000001c4d89c0840 .functor MUXZ 1, L_000001c4d89c17e0, L_000001c4d89c0ca0, L_000001c4d8a75ac0, C4<>;
L_000001c4d89c16a0 .cmp/eq 23, L_000001c4d89bf9e0, L_000001c4d89bdaa0;
L_000001c4d89c0fc0 .cmp/eq 8, L_000001c4d89bde60, L_000001c4d89bf120;
L_000001c4d89c1740 .reduce/nor L_000001c4d8a75ac0;
L_000001c4d89c1ba0 .reduce/and L_000001c4d8a753c0;
L_000001c4d89c1d80 .reduce/and L_000001c4d8a75430;
L_000001c4d89c0340 .reduce/and L_000001c4d8a75c10;
L_000001c4d89c05c0 .reduce/and L_000001c4d8a75e40;
L_000001c4d8ab8630 .functor MUXZ 23, L_000001c4d8a722c0, L_000001c4d8aadab0, L_000001c4d8a75ac0, C4<>;
L_000001c4d8ab7ff0 .functor MUXZ 8, L_000001c4d8a71990, L_000001c4d8aada40, L_000001c4d8a75ac0, C4<>;
L_000001c4d8ab88b0 .functor MUXZ 1, L_000001c4d89c0840, L_000001c4d8a16fe8, L_000001c4d8aae220, C4<>;
L_000001c4d8ab86d0 .functor MUXZ 8, L_000001c4d8ab7ff0, L_000001c4d8a17030, L_000001c4d8a75740, C4<>;
L_000001c4d8ab72d0 .concat8 [ 23 8 1 0], L_000001c4d8ab8090, L_000001c4d8ab86d0, L_000001c4d8ab88b0;
L_000001c4d8ab8090 .functor MUXZ 23, L_000001c4d8ab8630, L_000001c4d8a17078, L_000001c4d8a75740, C4<>;
L_000001c4d8ab8310 .cmp/eq 8, L_000001c4d8ab7ff0, L_000001c4d8a170c0;
L_000001c4d8ab8b30 .cmp/eq 8, L_000001c4d8ab7ff0, L_000001c4d8a17108;
S_000001c4d887b460 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_000001c4d88748c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c4d8876c70 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c4d8876ca8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c4d8876ce0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c4d8802580_0 .net "F", 23 0, L_000001c4d89c0480;  alias, 1 drivers
L_000001c4d8a16850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d8800a00_0 .net/2u *"_ivl_0", 0 0, L_000001c4d8a16850;  1 drivers
v000001c4d8802620_0 .net *"_ivl_13", 8 0, L_000001c4d89c1f60;  1 drivers
v000001c4d8800e60_0 .net *"_ivl_17", 9 0, L_000001c4d89c1a60;  1 drivers
L_000001c4d8a16898 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8800aa0_0 .net/2u *"_ivl_2", 9 0, L_000001c4d8a16898;  1 drivers
v000001c4d8800c80_0 .net "full_value", 33 0, L_000001c4d89c1c40;  1 drivers
v000001c4d8802800_0 .net "guard_bit", 0 0, L_000001c4d89c08e0;  alias, 1 drivers
v000001c4d8802300_0 .net "inexact_flag", 0 0, L_000001c4d89c1ec0;  alias, 1 drivers
v000001c4d88026c0_0 .net "mantisa", 22 0, L_000001c4d89bf9e0;  alias, 1 drivers
v000001c4d88000a0_0 .net "shifted", 33 0, L_000001c4d89c1240;  1 drivers
v000001c4d88001e0_0 .net "shifts", 7 0, L_000001c4d89c11a0;  alias, 1 drivers
v000001c4d8800b40_0 .net "sticky_bits", 0 0, L_000001c4d89c0160;  alias, 1 drivers
L_000001c4d89c1c40 .concat [ 10 23 1 0], L_000001c4d8a16898, L_000001c4d89bf9e0, L_000001c4d8a16850;
L_000001c4d89c1240 .shift/r 34, L_000001c4d89c1c40, L_000001c4d89c11a0;
L_000001c4d89c0480 .part L_000001c4d89c1240, 10, 24;
L_000001c4d89c08e0 .part L_000001c4d89c1240, 9, 1;
L_000001c4d89c1f60 .part L_000001c4d89c1240, 0, 9;
L_000001c4d89c0160 .reduce/or L_000001c4d89c1f60;
L_000001c4d89c1a60 .part L_000001c4d89c1240, 0, 10;
L_000001c4d89c1ec0 .reduce/or L_000001c4d89c1a60;
S_000001c4d887b5f0 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_000001c4d88748c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c4d8877a80 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c4d8877ab8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c4d8877af0 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c4d8800f00_0 .net "F", 23 0, L_000001c4d89c1100;  alias, 1 drivers
L_000001c4d8a168e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d8800fa0_0 .net/2u *"_ivl_0", 0 0, L_000001c4d8a168e0;  1 drivers
v000001c4d8804420_0 .net *"_ivl_13", 8 0, L_000001c4d89c1ce0;  1 drivers
v000001c4d8804740_0 .net *"_ivl_17", 9 0, L_000001c4d89c12e0;  1 drivers
L_000001c4d8a16928 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8803b60_0 .net/2u *"_ivl_2", 9 0, L_000001c4d8a16928;  1 drivers
v000001c4d8802d00_0 .net "full_value", 33 0, L_000001c4d89c0de0;  1 drivers
v000001c4d88046a0_0 .net "guard_bit", 0 0, L_000001c4d89c1880;  alias, 1 drivers
v000001c4d88044c0_0 .net "inexact_flag", 0 0, L_000001c4d89c03e0;  alias, 1 drivers
v000001c4d8803de0_0 .net "mantisa", 22 0, L_000001c4d89bdaa0;  alias, 1 drivers
v000001c4d8803f20_0 .net "shifted", 33 0, L_000001c4d89c1b00;  1 drivers
v000001c4d88049c0_0 .net "shifts", 7 0, L_000001c4d89bf580;  alias, 1 drivers
v000001c4d8804c40_0 .net "sticky_bits", 0 0, L_000001c4d89c0660;  alias, 1 drivers
L_000001c4d89c0de0 .concat [ 10 23 1 0], L_000001c4d8a16928, L_000001c4d89bdaa0, L_000001c4d8a168e0;
L_000001c4d89c1b00 .shift/r 34, L_000001c4d89c0de0, L_000001c4d89bf580;
L_000001c4d89c1100 .part L_000001c4d89c1b00, 10, 24;
L_000001c4d89c1880 .part L_000001c4d89c1b00, 9, 1;
L_000001c4d89c1ce0 .part L_000001c4d89c1b00, 0, 9;
L_000001c4d89c0660 .reduce/or L_000001c4d89c1ce0;
L_000001c4d89c12e0 .part L_000001c4d89c1b00, 0, 10;
L_000001c4d89c03e0 .reduce/or L_000001c4d89c12e0;
S_000001c4d8877b30 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_000001c4d88748c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000001c4d8877cc0 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000001c4d8877cf8 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000001c4d8877d30 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000001c4d8aab7b0 .functor AND 1, L_000001c4d8ab43f0, L_000001c4d8ab5110, C4<1>, C4<1>;
L_000001c4d8aabc80 .functor AND 1, L_000001c4d89c0ac0, L_000001c4d8ab4490, C4<1>, C4<1>;
L_000001c4d8aabe40 .functor OR 1, L_000001c4d8aab7b0, L_000001c4d8aabc80, C4<0>, C4<0>;
L_000001c4d8aab660 .functor AND 1, L_000001c4d8ab51b0, L_000001c4d8ab4530, C4<1>, C4<1>;
L_000001c4d8aab820 .functor OR 1, L_000001c4d8aab660, L_000001c4d89c0ac0, C4<0>, C4<0>;
L_000001c4d8aab430 .functor AND 1, L_000001c4d89c0a20, L_000001c4d8ab45d0, C4<1>, C4<1>;
L_000001c4d8aac850 .functor OR 1, L_000001c4d8aab820, L_000001c4d8aab430, C4<0>, C4<0>;
L_000001c4d8aabac0 .functor OR 1, L_000001c4d89c0a20, L_000001c4d8ab6830, C4<0>, C4<0>;
L_000001c4d8aada40 .functor BUFZ 8, L_000001c4d8ab6d30, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c4d8aadab0 .functor BUFZ 23, L_000001c4d8ab6bf0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001c4d88dfaa0_0 .net "Debe", 23 0, L_000001c4d8ab5c50;  1 drivers
v000001c4d88e11c0_0 .net "Debe_e", 23 0, L_000001c4d8ab5070;  1 drivers
v000001c4d88e16c0_0 .net "ExpAux", 7 0, L_000001c4d8ab7190;  1 drivers
v000001c4d88df3c0_0 .net "ExpFinal", 7 0, L_000001c4d8ab6d30;  1 drivers
v000001c4d88e0180_0 .net "ExpIn", 7 0, L_000001c4d89c0f20;  alias, 1 drivers
v000001c4d88e13a0_0 .net "ExpOut", 7 0, L_000001c4d8aada40;  alias, 1 drivers
v000001c4d88df460_0 .net "ExpOutTemp", 7 0, L_000001c4d8ab6470;  1 drivers
v000001c4d88df500_0 .net "F", 22 0, L_000001c4d8aadab0;  alias, 1 drivers
v000001c4d88e1800_0 .net "FFinal", 22 0, L_000001c4d8ab6bf0;  1 drivers
v000001c4d88e1080_0 .net "FTemp", 22 0, L_000001c4d8ab7410;  1 drivers
v000001c4d88e14e0_0 .net "FToRound", 27 0, L_000001c4d8ab7230;  1 drivers
v000001c4d88e0f40_0 .net "F_aux", 22 0, L_000001c4d8ab4f30;  1 drivers
v000001c4d88df5a0_0 .net "F_aux_e", 22 0, L_000001c4d8ab4350;  1 drivers
v000001c4d88dfb40_0 .net "F_to_use", 22 0, L_000001c4d8ab7550;  1 drivers
v000001c4d88dfbe0_0 .net "R", 22 0, L_000001c4d89c1420;  alias, 1 drivers
v000001c4d88e0fe0_0 .net "S", 22 0, L_000001c4d89c0200;  alias, 1 drivers
L_000001c4d8a16d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d88e0400_0 .net/2u *"_ivl_327", 0 0, L_000001c4d8a16d60;  1 drivers
L_000001c4d8a16da8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d88df640_0 .net/2u *"_ivl_332", 0 0, L_000001c4d8a16da8;  1 drivers
v000001c4d88e0ea0_0 .net *"_ivl_339", 0 0, L_000001c4d8ab43f0;  1 drivers
v000001c4d88e0c20_0 .net *"_ivl_341", 0 0, L_000001c4d8ab5110;  1 drivers
v000001c4d88e05e0_0 .net *"_ivl_343", 0 0, L_000001c4d8aab7b0;  1 drivers
v000001c4d88e0e00_0 .net *"_ivl_345", 0 0, L_000001c4d8ab4490;  1 drivers
v000001c4d88e1120_0 .net *"_ivl_347", 0 0, L_000001c4d8aabc80;  1 drivers
v000001c4d88e1260_0 .net *"_ivl_351", 0 0, L_000001c4d8ab51b0;  1 drivers
v000001c4d88e1580_0 .net *"_ivl_353", 0 0, L_000001c4d8ab4530;  1 drivers
v000001c4d88e0040_0 .net *"_ivl_355", 0 0, L_000001c4d8aab660;  1 drivers
v000001c4d88e1620_0 .net *"_ivl_357", 0 0, L_000001c4d8aab820;  1 drivers
v000001c4d88e1440_0 .net *"_ivl_359", 0 0, L_000001c4d8ab45d0;  1 drivers
v000001c4d88e02c0_0 .net *"_ivl_361", 0 0, L_000001c4d8aab430;  1 drivers
v000001c4d88e1300_0 .net *"_ivl_366", 0 0, L_000001c4d8ab6830;  1 drivers
v000001c4d88e0b80_0 .net *"_ivl_369", 0 0, L_000001c4d8aabac0;  1 drivers
v000001c4d88df6e0_0 .net *"_ivl_374", 22 0, L_000001c4d8ab6790;  1 drivers
L_000001c4d8a16e38 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000001c4d88dff00_0 .net/2u *"_ivl_378", 31 0, L_000001c4d8a16e38;  1 drivers
v000001c4d88e1760_0 .net *"_ivl_380", 31 0, L_000001c4d8ab74b0;  1 drivers
L_000001c4d8a16e80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d88e0ae0_0 .net *"_ivl_383", 23 0, L_000001c4d8a16e80;  1 drivers
v000001c4d88df0a0_0 .net *"_ivl_384", 31 0, L_000001c4d8ab75f0;  1 drivers
v000001c4d88df140_0 .net *"_ivl_389", 4 0, L_000001c4d8ab8810;  1 drivers
v000001c4d88e04a0_0 .net "cond_F_shift", 0 0, L_000001c4d8aac850;  1 drivers
v000001c4d88df780_0 .net "cond_idx", 0 0, L_000001c4d8aabe40;  1 drivers
v000001c4d88e0220_0 .net "idx", 7 0, L_000001c4d8ab5930;  1 drivers
v000001c4d88e09a0_0 .net "idx_e", 7 0, L_000001c4d8ab4fd0;  1 drivers
v000001c4d88df820_0 .net "idx_to_use", 7 0, L_000001c4d8ab5250;  1 drivers
v000001c4d88df8c0_0 .net "is_mayus_exp", 0 0, L_000001c4d89c0a20;  alias, 1 drivers
v000001c4d88df960_0 .net "is_same_exp", 0 0, L_000001c4d89c0ac0;  alias, 1 drivers
v000001c4d88dfd20_0 .net "lost_bits", 22 0, L_000001c4d8ab7e10;  1 drivers
L_000001c4d89a6080 .part L_000001c4d89c0200, 0, 1;
L_000001c4d89a6260 .part L_000001c4d89c1420, 0, 1;
L_000001c4d89a4d20 .part L_000001c4d8ab5c50, 0, 1;
L_000001c4d89a68a0 .part L_000001c4d89c1420, 0, 1;
L_000001c4d89a4aa0 .part L_000001c4d89c0200, 0, 1;
L_000001c4d89a64e0 .part L_000001c4d8ab5070, 0, 1;
L_000001c4d89a48c0 .part L_000001c4d89c0200, 1, 1;
L_000001c4d89a4b40 .part L_000001c4d89c1420, 1, 1;
L_000001c4d89a6300 .part L_000001c4d8ab5c50, 1, 1;
L_000001c4d89a4dc0 .part L_000001c4d89c1420, 1, 1;
L_000001c4d89a4e60 .part L_000001c4d89c0200, 1, 1;
L_000001c4d89a5680 .part L_000001c4d8ab5070, 1, 1;
L_000001c4d89a4f00 .part L_000001c4d89c0200, 2, 1;
L_000001c4d89a4fa0 .part L_000001c4d89c1420, 2, 1;
L_000001c4d89a5900 .part L_000001c4d8ab5c50, 2, 1;
L_000001c4d89a63a0 .part L_000001c4d89c1420, 2, 1;
L_000001c4d89a6440 .part L_000001c4d89c0200, 2, 1;
L_000001c4d89a5040 .part L_000001c4d8ab5070, 2, 1;
L_000001c4d89a50e0 .part L_000001c4d89c0200, 3, 1;
L_000001c4d89a5a40 .part L_000001c4d89c1420, 3, 1;
L_000001c4d89a5180 .part L_000001c4d8ab5c50, 3, 1;
L_000001c4d89a5220 .part L_000001c4d89c1420, 3, 1;
L_000001c4d89a5ae0 .part L_000001c4d89c0200, 3, 1;
L_000001c4d89a82e0 .part L_000001c4d8ab5070, 3, 1;
L_000001c4d89a7b60 .part L_000001c4d89c0200, 4, 1;
L_000001c4d89a73e0 .part L_000001c4d89c1420, 4, 1;
L_000001c4d89a8ec0 .part L_000001c4d8ab5c50, 4, 1;
L_000001c4d89a7e80 .part L_000001c4d89c1420, 4, 1;
L_000001c4d89a7200 .part L_000001c4d89c0200, 4, 1;
L_000001c4d89a9140 .part L_000001c4d8ab5070, 4, 1;
L_000001c4d89a91e0 .part L_000001c4d89c0200, 5, 1;
L_000001c4d89a89c0 .part L_000001c4d89c1420, 5, 1;
L_000001c4d89a8740 .part L_000001c4d8ab5c50, 5, 1;
L_000001c4d89a8b00 .part L_000001c4d89c1420, 5, 1;
L_000001c4d89a8a60 .part L_000001c4d89c0200, 5, 1;
L_000001c4d89a8380 .part L_000001c4d8ab5070, 5, 1;
L_000001c4d89a72a0 .part L_000001c4d89c0200, 6, 1;
L_000001c4d89a7a20 .part L_000001c4d89c1420, 6, 1;
L_000001c4d89a8420 .part L_000001c4d8ab5c50, 6, 1;
L_000001c4d89a7fc0 .part L_000001c4d89c1420, 6, 1;
L_000001c4d89a9280 .part L_000001c4d89c0200, 6, 1;
L_000001c4d89a9500 .part L_000001c4d8ab5070, 6, 1;
L_000001c4d89a7c00 .part L_000001c4d89c0200, 7, 1;
L_000001c4d89a8f60 .part L_000001c4d89c1420, 7, 1;
L_000001c4d89a84c0 .part L_000001c4d8ab5c50, 7, 1;
L_000001c4d89a8ba0 .part L_000001c4d89c1420, 7, 1;
L_000001c4d89a8560 .part L_000001c4d89c0200, 7, 1;
L_000001c4d89a9460 .part L_000001c4d8ab5070, 7, 1;
L_000001c4d89a93c0 .part L_000001c4d89c0200, 8, 1;
L_000001c4d89a7ca0 .part L_000001c4d89c1420, 8, 1;
L_000001c4d89a8d80 .part L_000001c4d8ab5c50, 8, 1;
L_000001c4d89a7d40 .part L_000001c4d89c1420, 8, 1;
L_000001c4d89a7de0 .part L_000001c4d89c0200, 8, 1;
L_000001c4d89a86a0 .part L_000001c4d8ab5070, 8, 1;
L_000001c4d89a8240 .part L_000001c4d89c0200, 9, 1;
L_000001c4d89a87e0 .part L_000001c4d89c1420, 9, 1;
L_000001c4d89a8e20 .part L_000001c4d8ab5c50, 9, 1;
L_000001c4d89a9000 .part L_000001c4d89c1420, 9, 1;
L_000001c4d89a8600 .part L_000001c4d89c0200, 9, 1;
L_000001c4d89a9820 .part L_000001c4d8ab5070, 9, 1;
L_000001c4d89a7480 .part L_000001c4d89c0200, 10, 1;
L_000001c4d89a8880 .part L_000001c4d89c1420, 10, 1;
L_000001c4d89a7ac0 .part L_000001c4d8ab5c50, 10, 1;
L_000001c4d89a8060 .part L_000001c4d89c1420, 10, 1;
L_000001c4d89a7f20 .part L_000001c4d89c0200, 10, 1;
L_000001c4d89a8c40 .part L_000001c4d8ab5070, 10, 1;
L_000001c4d89a8920 .part L_000001c4d89c0200, 11, 1;
L_000001c4d89a8100 .part L_000001c4d89c1420, 11, 1;
L_000001c4d89a81a0 .part L_000001c4d8ab5c50, 11, 1;
L_000001c4d89a8ce0 .part L_000001c4d89c1420, 11, 1;
L_000001c4d89a7520 .part L_000001c4d89c0200, 11, 1;
L_000001c4d89a90a0 .part L_000001c4d8ab5070, 11, 1;
L_000001c4d89a9320 .part L_000001c4d89c0200, 12, 1;
L_000001c4d89a95a0 .part L_000001c4d89c1420, 12, 1;
L_000001c4d89a9640 .part L_000001c4d8ab5c50, 12, 1;
L_000001c4d89a96e0 .part L_000001c4d89c1420, 12, 1;
L_000001c4d89a9780 .part L_000001c4d89c0200, 12, 1;
L_000001c4d89a7340 .part L_000001c4d8ab5070, 12, 1;
L_000001c4d89a70c0 .part L_000001c4d89c0200, 13, 1;
L_000001c4d89a7160 .part L_000001c4d89c1420, 13, 1;
L_000001c4d89a75c0 .part L_000001c4d8ab5c50, 13, 1;
L_000001c4d89a7660 .part L_000001c4d89c1420, 13, 1;
L_000001c4d89a7700 .part L_000001c4d89c0200, 13, 1;
L_000001c4d89a77a0 .part L_000001c4d8ab5070, 13, 1;
L_000001c4d89a7840 .part L_000001c4d89c0200, 14, 1;
L_000001c4d89a78e0 .part L_000001c4d89c1420, 14, 1;
L_000001c4d89a7980 .part L_000001c4d8ab5c50, 14, 1;
L_000001c4d8ab5e30 .part L_000001c4d89c1420, 14, 1;
L_000001c4d8ab59d0 .part L_000001c4d89c0200, 14, 1;
L_000001c4d8ab4670 .part L_000001c4d8ab5070, 14, 1;
L_000001c4d8ab5d90 .part L_000001c4d89c0200, 15, 1;
L_000001c4d8ab4030 .part L_000001c4d89c1420, 15, 1;
L_000001c4d8ab4b70 .part L_000001c4d8ab5c50, 15, 1;
L_000001c4d8ab4e90 .part L_000001c4d89c1420, 15, 1;
L_000001c4d8ab5f70 .part L_000001c4d89c0200, 15, 1;
L_000001c4d8ab3d10 .part L_000001c4d8ab5070, 15, 1;
L_000001c4d8ab61f0 .part L_000001c4d89c0200, 16, 1;
L_000001c4d8ab6150 .part L_000001c4d89c1420, 16, 1;
L_000001c4d8ab4210 .part L_000001c4d8ab5c50, 16, 1;
L_000001c4d8ab56b0 .part L_000001c4d89c1420, 16, 1;
L_000001c4d8ab52f0 .part L_000001c4d89c0200, 16, 1;
L_000001c4d8ab6290 .part L_000001c4d8ab5070, 16, 1;
L_000001c4d8ab48f0 .part L_000001c4d89c0200, 17, 1;
L_000001c4d8ab4990 .part L_000001c4d89c1420, 17, 1;
L_000001c4d8ab4c10 .part L_000001c4d8ab5c50, 17, 1;
L_000001c4d8ab40d0 .part L_000001c4d89c1420, 17, 1;
L_000001c4d8ab4850 .part L_000001c4d89c0200, 17, 1;
L_000001c4d8ab5ed0 .part L_000001c4d8ab5070, 17, 1;
L_000001c4d8ab3f90 .part L_000001c4d89c0200, 18, 1;
L_000001c4d8ab57f0 .part L_000001c4d89c1420, 18, 1;
L_000001c4d8ab4cb0 .part L_000001c4d8ab5c50, 18, 1;
L_000001c4d8ab5750 .part L_000001c4d89c1420, 18, 1;
L_000001c4d8ab4a30 .part L_000001c4d89c0200, 18, 1;
L_000001c4d8ab5390 .part L_000001c4d8ab5070, 18, 1;
L_000001c4d8ab4170 .part L_000001c4d89c0200, 19, 1;
L_000001c4d8ab5a70 .part L_000001c4d89c1420, 19, 1;
L_000001c4d8ab5cf0 .part L_000001c4d8ab5c50, 19, 1;
L_000001c4d8ab3db0 .part L_000001c4d89c1420, 19, 1;
L_000001c4d8ab6010 .part L_000001c4d89c0200, 19, 1;
L_000001c4d8ab60b0 .part L_000001c4d8ab5070, 19, 1;
L_000001c4d8ab5570 .part L_000001c4d89c0200, 20, 1;
L_000001c4d8ab5430 .part L_000001c4d89c1420, 20, 1;
L_000001c4d8ab6330 .part L_000001c4d8ab5c50, 20, 1;
L_000001c4d8ab4df0 .part L_000001c4d89c1420, 20, 1;
L_000001c4d8ab4710 .part L_000001c4d89c0200, 20, 1;
L_000001c4d8ab5b10 .part L_000001c4d8ab5070, 20, 1;
L_000001c4d8ab4ad0 .part L_000001c4d89c0200, 21, 1;
L_000001c4d8ab5610 .part L_000001c4d89c1420, 21, 1;
L_000001c4d8ab63d0 .part L_000001c4d8ab5c50, 21, 1;
L_000001c4d8ab54d0 .part L_000001c4d89c1420, 21, 1;
L_000001c4d8ab47b0 .part L_000001c4d89c0200, 21, 1;
L_000001c4d8ab3c70 .part L_000001c4d8ab5070, 21, 1;
L_000001c4d8ab5890 .part L_000001c4d89c0200, 22, 1;
L_000001c4d8ab42b0 .part L_000001c4d89c1420, 22, 1;
L_000001c4d8ab4d50 .part L_000001c4d8ab5c50, 22, 1;
LS_000001c4d8ab4f30_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a71ed0, L_000001c4d8aa0a70, L_000001c4d8aa1d40, L_000001c4d8aa16b0;
LS_000001c4d8ab4f30_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aa3ef0, L_000001c4d8aa3da0, L_000001c4d8aa2750, L_000001c4d8aa2de0;
LS_000001c4d8ab4f30_0_8 .concat8 [ 1 1 1 1], L_000001c4d8aa4740, L_000001c4d8aa43c0, L_000001c4d8aa5bd0, L_000001c4d8aa7370;
LS_000001c4d8ab4f30_0_12 .concat8 [ 1 1 1 1], L_000001c4d8aa5e70, L_000001c4d8aa6110, L_000001c4d8aa7220, L_000001c4d8aa7a70;
LS_000001c4d8ab4f30_0_16 .concat8 [ 1 1 1 1], L_000001c4d8aa7ae0, L_000001c4d8aa89c0, L_000001c4d8aa91a0, L_000001c4d8aaaef0;
LS_000001c4d8ab4f30_0_20 .concat8 [ 1 1 1 0], L_000001c4d8aa9670, L_000001c4d8aaaf60, L_000001c4d8aabf90;
LS_000001c4d8ab4f30_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ab4f30_0_0, LS_000001c4d8ab4f30_0_4, LS_000001c4d8ab4f30_0_8, LS_000001c4d8ab4f30_0_12;
LS_000001c4d8ab4f30_1_4 .concat8 [ 4 3 0 0], LS_000001c4d8ab4f30_0_16, LS_000001c4d8ab4f30_0_20;
L_000001c4d8ab4f30 .concat8 [ 16 7 0 0], LS_000001c4d8ab4f30_1_0, LS_000001c4d8ab4f30_1_4;
L_000001c4d8ab3e50 .part L_000001c4d89c1420, 22, 1;
L_000001c4d8ab5bb0 .part L_000001c4d89c0200, 22, 1;
L_000001c4d8ab3ef0 .part L_000001c4d8ab5070, 22, 1;
LS_000001c4d8ab4350_0_0 .concat8 [ 1 1 1 1], L_000001c4d8aa0c30, L_000001c4d8aa1870, L_000001c4d8aa1f00, L_000001c4d8aa1170;
LS_000001c4d8ab4350_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aa3630, L_000001c4d8aa2910, L_000001c4d8aa28a0, L_000001c4d8aa4c10;
LS_000001c4d8ab4350_0_8 .concat8 [ 1 1 1 1], L_000001c4d8aa4e40, L_000001c4d8aa52a0, L_000001c4d8aa54d0, L_000001c4d8aa6ea0;
LS_000001c4d8ab4350_0_12 .concat8 [ 1 1 1 1], L_000001c4d8aa5c40, L_000001c4d8aa6a40, L_000001c4d8aa6b20, L_000001c4d8aa8aa0;
LS_000001c4d8ab4350_0_16 .concat8 [ 1 1 1 1], L_000001c4d8aa7920, L_000001c4d8aa8b10, L_000001c4d8aaa160, L_000001c4d8aaa860;
LS_000001c4d8ab4350_0_20 .concat8 [ 1 1 1 0], L_000001c4d8aaa4e0, L_000001c4d8aaa010, L_000001c4d8aac7e0;
LS_000001c4d8ab4350_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ab4350_0_0, LS_000001c4d8ab4350_0_4, LS_000001c4d8ab4350_0_8, LS_000001c4d8ab4350_0_12;
LS_000001c4d8ab4350_1_4 .concat8 [ 4 3 0 0], LS_000001c4d8ab4350_0_16, LS_000001c4d8ab4350_0_20;
L_000001c4d8ab4350 .concat8 [ 16 7 0 0], LS_000001c4d8ab4350_1_0, LS_000001c4d8ab4350_1_4;
LS_000001c4d8ab5c50_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a16d60, L_000001c4d8a71e60, L_000001c4d8aa0bc0, L_000001c4d8aa1560;
LS_000001c4d8ab5c50_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aa1720, L_000001c4d8aa3320, L_000001c4d8aa2ad0, L_000001c4d8aa2c90;
LS_000001c4d8ab5c50_0_8 .concat8 [ 1 1 1 1], L_000001c4d8aa2d70, L_000001c4d8aa4d60, L_000001c4d8aa5070, L_000001c4d8aa5310;
LS_000001c4d8ab5c50_0_12 .concat8 [ 1 1 1 1], L_000001c4d8aa4660, L_000001c4d8aa74c0, L_000001c4d8aa6c00, L_000001c4d8aa6500;
LS_000001c4d8ab5c50_0_16 .concat8 [ 1 1 1 1], L_000001c4d8aa7bc0, L_000001c4d8aa8410, L_000001c4d8aa7f40, L_000001c4d8aa8e20;
LS_000001c4d8ab5c50_0_20 .concat8 [ 1 1 1 1], L_000001c4d8aaafd0, L_000001c4d8aaa940, L_000001c4d8aa9520, L_000001c4d8aac690;
LS_000001c4d8ab5c50_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ab5c50_0_0, LS_000001c4d8ab5c50_0_4, LS_000001c4d8ab5c50_0_8, LS_000001c4d8ab5c50_0_12;
LS_000001c4d8ab5c50_1_4 .concat8 [ 4 4 0 0], LS_000001c4d8ab5c50_0_16, LS_000001c4d8ab5c50_0_20;
L_000001c4d8ab5c50 .concat8 [ 16 8 0 0], LS_000001c4d8ab5c50_1_0, LS_000001c4d8ab5c50_1_4;
LS_000001c4d8ab5070_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a16da8, L_000001c4d8aa0840, L_000001c4d8aa1b10, L_000001c4d8aa0f40;
LS_000001c4d8ab5070_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aa1020, L_000001c4d8aa3160, L_000001c4d8aa3780, L_000001c4d8aa3a20;
LS_000001c4d8ab5070_0_8 .concat8 [ 1 1 1 1], L_000001c4d8aa3470, L_000001c4d8aa5a80, L_000001c4d8aa5230, L_000001c4d8aa5460;
LS_000001c4d8ab5070_0_12 .concat8 [ 1 1 1 1], L_000001c4d8aa5ee0, L_000001c4d8aa7760, L_000001c4d8aa6030, L_000001c4d8aa6b90;
LS_000001c4d8ab5070_0_16 .concat8 [ 1 1 1 1], L_000001c4d8aa7840, L_000001c4d8aa8f00, L_000001c4d8aa84f0, L_000001c4d8aaa8d0;
LS_000001c4d8ab5070_0_20 .concat8 [ 1 1 1 1], L_000001c4d8aa9b40, L_000001c4d8aaaa90, L_000001c4d8aa9d00, L_000001c4d8aac540;
LS_000001c4d8ab5070_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ab5070_0_0, LS_000001c4d8ab5070_0_4, LS_000001c4d8ab5070_0_8, LS_000001c4d8ab5070_0_12;
LS_000001c4d8ab5070_1_4 .concat8 [ 4 4 0 0], LS_000001c4d8ab5070_0_16, LS_000001c4d8ab5070_0_20;
L_000001c4d8ab5070 .concat8 [ 16 8 0 0], LS_000001c4d8ab5070_1_0, LS_000001c4d8ab5070_1_4;
L_000001c4d8ab5930 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000001c4d8ab4f30 (v000001c4d88042e0_0) S_000001c4d82f8e30;
L_000001c4d8ab4fd0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_ADD.rm.first_one_9bits, 8, L_000001c4d8ab4350 (v000001c4d88042e0_0) S_000001c4d82f8e30;
L_000001c4d8ab43f0 .reduce/nor L_000001c4d89c0a20;
L_000001c4d8ab5110 .reduce/nor L_000001c4d89c0ac0;
L_000001c4d8ab4490 .part L_000001c4d8ab5c50, 23, 1;
L_000001c4d8ab51b0 .reduce/nor L_000001c4d89c0a20;
L_000001c4d8ab4530 .part L_000001c4d8ab5070, 23, 1;
L_000001c4d8ab45d0 .part L_000001c4d8ab5c50, 23, 1;
L_000001c4d8ab5250 .functor MUXZ 8, L_000001c4d8ab5930, L_000001c4d8ab4fd0, L_000001c4d8aabe40, C4<>;
L_000001c4d8ab6830 .cmp/ge 23, L_000001c4d89c0200, L_000001c4d89c1420;
L_000001c4d8ab7550 .functor MUXZ 23, L_000001c4d8ab4350, L_000001c4d8ab4f30, L_000001c4d8aabac0, C4<>;
L_000001c4d8ab6470 .functor MUXZ 8, L_000001c4d89c0f20, L_000001c4d8ab7190, L_000001c4d8aac850, C4<>;
L_000001c4d8ab6790 .shift/l 23, L_000001c4d8ab7550, L_000001c4d8ab5250;
L_000001c4d8ab7410 .functor MUXZ 23, L_000001c4d8ab7550, L_000001c4d8ab6790, L_000001c4d8aac850, C4<>;
L_000001c4d8ab74b0 .concat [ 8 24 0 0], L_000001c4d8ab5250, L_000001c4d8a16e80;
L_000001c4d8ab75f0 .arith/sub 32, L_000001c4d8a16e38, L_000001c4d8ab74b0;
L_000001c4d8ab7e10 .shift/r 23, L_000001c4d8ab7550, L_000001c4d8ab75f0;
L_000001c4d8ab8810 .part L_000001c4d8ab7e10, 0, 5;
L_000001c4d8ab7230 .concat [ 5 23 0 0], L_000001c4d8ab8810, L_000001c4d8ab7410;
L_000001c4d8ab79b0 .part L_000001c4d8ab7230, 0, 15;
S_000001c4d82f8e30 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001c4d8877b30;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001c4d82f8e30
v000001c4d8804100_0 .var "found", 0 0;
v000001c4d8804ce0_0 .var/i "idx", 31 0;
v000001c4d88042e0_0 .var "val", 22 0;
TD_tb_alu_mul_32.DUT.U_ADD.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d8804100_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001c4d8804ce0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c4d8804ce0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001c4d88042e0_0;
    %load/vec4 v000001c4d8804ce0_0;
    %part/s 1;
    %load/vec4 v000001c4d8804100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001c4d8804ce0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d8804100_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001c4d8804ce0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c4d8804ce0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001c4d82f8fc0 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4050 .param/l "i" 0 5 168, +C4<00>;
S_000001c4d82f9150 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d82f8fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a72f00 .functor NOT 1, L_000001c4d89a6080, C4<0>, C4<0>, C4<0>;
L_000001c4d8a71b50 .functor AND 1, L_000001c4d8a72f00, L_000001c4d89a6260, C4<1>, C4<1>;
L_000001c4d8a728e0 .functor NOT 1, L_000001c4d89a6080, C4<0>, C4<0>, C4<0>;
L_000001c4d8a71bc0 .functor AND 1, L_000001c4d8a728e0, L_000001c4d89a4d20, C4<1>, C4<1>;
L_000001c4d8a71d80 .functor OR 1, L_000001c4d8a71b50, L_000001c4d8a71bc0, C4<0>, C4<0>;
L_000001c4d8a71df0 .functor AND 1, L_000001c4d89a6260, L_000001c4d89a4d20, C4<1>, C4<1>;
L_000001c4d8a71e60 .functor OR 1, L_000001c4d8a71d80, L_000001c4d8a71df0, C4<0>, C4<0>;
L_000001c4d8a72950 .functor XOR 1, L_000001c4d89a6080, L_000001c4d89a6260, C4<0>, C4<0>;
L_000001c4d8a71ed0 .functor XOR 1, L_000001c4d8a72950, L_000001c4d89a4d20, C4<0>, C4<0>;
v000001c4d8804a60_0 .net "Debe", 0 0, L_000001c4d8a71e60;  1 drivers
v000001c4d88047e0_0 .net "Din", 0 0, L_000001c4d89a4d20;  1 drivers
v000001c4d8803c00_0 .net "Dout", 0 0, L_000001c4d8a71ed0;  1 drivers
v000001c4d8802da0_0 .net "Ri", 0 0, L_000001c4d89a6260;  1 drivers
v000001c4d8803e80_0 .net "Si", 0 0, L_000001c4d89a6080;  1 drivers
v000001c4d88037a0_0 .net *"_ivl_0", 0 0, L_000001c4d8a72f00;  1 drivers
v000001c4d8804d80_0 .net *"_ivl_10", 0 0, L_000001c4d8a71df0;  1 drivers
v000001c4d8803ca0_0 .net *"_ivl_14", 0 0, L_000001c4d8a72950;  1 drivers
v000001c4d8803fc0_0 .net *"_ivl_2", 0 0, L_000001c4d8a71b50;  1 drivers
v000001c4d88041a0_0 .net *"_ivl_4", 0 0, L_000001c4d8a728e0;  1 drivers
v000001c4d8803980_0 .net *"_ivl_6", 0 0, L_000001c4d8a71bc0;  1 drivers
v000001c4d8804f60_0 .net *"_ivl_8", 0 0, L_000001c4d8a71d80;  1 drivers
S_000001c4d830dc90 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d82f8fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a72020 .functor NOT 1, L_000001c4d89a68a0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a72090 .functor AND 1, L_000001c4d8a72020, L_000001c4d89a4aa0, C4<1>, C4<1>;
L_000001c4d8a72100 .functor NOT 1, L_000001c4d89a68a0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a721e0 .functor AND 1, L_000001c4d8a72100, L_000001c4d89a64e0, C4<1>, C4<1>;
L_000001c4d8a72250 .functor OR 1, L_000001c4d8a72090, L_000001c4d8a721e0, C4<0>, C4<0>;
L_000001c4d8aa2130 .functor AND 1, L_000001c4d89a4aa0, L_000001c4d89a64e0, C4<1>, C4<1>;
L_000001c4d8aa0840 .functor OR 1, L_000001c4d8a72250, L_000001c4d8aa2130, C4<0>, C4<0>;
L_000001c4d8aa1db0 .functor XOR 1, L_000001c4d89a68a0, L_000001c4d89a4aa0, C4<0>, C4<0>;
L_000001c4d8aa0c30 .functor XOR 1, L_000001c4d8aa1db0, L_000001c4d89a64e0, C4<0>, C4<0>;
v000001c4d8804060_0 .net "Debe", 0 0, L_000001c4d8aa0840;  1 drivers
v000001c4d88029e0_0 .net "Din", 0 0, L_000001c4d89a64e0;  1 drivers
v000001c4d8803660_0 .net "Dout", 0 0, L_000001c4d8aa0c30;  1 drivers
v000001c4d8804e20_0 .net "Ri", 0 0, L_000001c4d89a4aa0;  1 drivers
v000001c4d8803a20_0 .net "Si", 0 0, L_000001c4d89a68a0;  1 drivers
v000001c4d8803340_0 .net *"_ivl_0", 0 0, L_000001c4d8a72020;  1 drivers
v000001c4d88030c0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa2130;  1 drivers
v000001c4d8804240_0 .net *"_ivl_14", 0 0, L_000001c4d8aa1db0;  1 drivers
v000001c4d8803840_0 .net *"_ivl_2", 0 0, L_000001c4d8a72090;  1 drivers
v000001c4d8803d40_0 .net *"_ivl_4", 0 0, L_000001c4d8a72100;  1 drivers
v000001c4d8803ac0_0 .net *"_ivl_6", 0 0, L_000001c4d8a721e0;  1 drivers
v000001c4d8804560_0 .net *"_ivl_8", 0 0, L_000001c4d8a72250;  1 drivers
S_000001c4d830de20 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4090 .param/l "i" 0 5 168, +C4<01>;
S_000001c4d830dfb0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d830de20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa1a30 .functor NOT 1, L_000001c4d89a48c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1480 .functor AND 1, L_000001c4d8aa1a30, L_000001c4d89a4b40, C4<1>, C4<1>;
L_000001c4d8aa15d0 .functor NOT 1, L_000001c4d89a48c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa12c0 .functor AND 1, L_000001c4d8aa15d0, L_000001c4d89a6300, C4<1>, C4<1>;
L_000001c4d8aa1640 .functor OR 1, L_000001c4d8aa1480, L_000001c4d8aa12c0, C4<0>, C4<0>;
L_000001c4d8aa0990 .functor AND 1, L_000001c4d89a4b40, L_000001c4d89a6300, C4<1>, C4<1>;
L_000001c4d8aa0bc0 .functor OR 1, L_000001c4d8aa1640, L_000001c4d8aa0990, C4<0>, C4<0>;
L_000001c4d8aa1cd0 .functor XOR 1, L_000001c4d89a48c0, L_000001c4d89a4b40, C4<0>, C4<0>;
L_000001c4d8aa0a70 .functor XOR 1, L_000001c4d8aa1cd0, L_000001c4d89a6300, C4<0>, C4<0>;
v000001c4d8804600_0 .net "Debe", 0 0, L_000001c4d8aa0bc0;  1 drivers
v000001c4d8802940_0 .net "Din", 0 0, L_000001c4d89a6300;  1 drivers
v000001c4d8802e40_0 .net "Dout", 0 0, L_000001c4d8aa0a70;  1 drivers
v000001c4d88032a0_0 .net "Ri", 0 0, L_000001c4d89a4b40;  1 drivers
v000001c4d8802a80_0 .net "Si", 0 0, L_000001c4d89a48c0;  1 drivers
v000001c4d8804ba0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa1a30;  1 drivers
v000001c4d8804880_0 .net *"_ivl_10", 0 0, L_000001c4d8aa0990;  1 drivers
v000001c4d8804920_0 .net *"_ivl_14", 0 0, L_000001c4d8aa1cd0;  1 drivers
v000001c4d8802b20_0 .net *"_ivl_2", 0 0, L_000001c4d8aa1480;  1 drivers
v000001c4d8803700_0 .net *"_ivl_4", 0 0, L_000001c4d8aa15d0;  1 drivers
v000001c4d8804b00_0 .net *"_ivl_6", 0 0, L_000001c4d8aa12c0;  1 drivers
v000001c4d8804ec0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa1640;  1 drivers
S_000001c4d8313180 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d830de20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa0fb0 .functor NOT 1, L_000001c4d89a4dc0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1f70 .functor AND 1, L_000001c4d8aa0fb0, L_000001c4d89a4e60, C4<1>, C4<1>;
L_000001c4d8aa1090 .functor NOT 1, L_000001c4d89a4dc0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0b50 .functor AND 1, L_000001c4d8aa1090, L_000001c4d89a5680, C4<1>, C4<1>;
L_000001c4d8aa13a0 .functor OR 1, L_000001c4d8aa1f70, L_000001c4d8aa0b50, C4<0>, C4<0>;
L_000001c4d8aa1330 .functor AND 1, L_000001c4d89a4e60, L_000001c4d89a5680, C4<1>, C4<1>;
L_000001c4d8aa1b10 .functor OR 1, L_000001c4d8aa13a0, L_000001c4d8aa1330, C4<0>, C4<0>;
L_000001c4d8aa1aa0 .functor XOR 1, L_000001c4d89a4dc0, L_000001c4d89a4e60, C4<0>, C4<0>;
L_000001c4d8aa1870 .functor XOR 1, L_000001c4d8aa1aa0, L_000001c4d89a5680, C4<0>, C4<0>;
v000001c4d88038e0_0 .net "Debe", 0 0, L_000001c4d8aa1b10;  1 drivers
v000001c4d8805000_0 .net "Din", 0 0, L_000001c4d89a5680;  1 drivers
v000001c4d88028a0_0 .net "Dout", 0 0, L_000001c4d8aa1870;  1 drivers
v000001c4d8802bc0_0 .net "Ri", 0 0, L_000001c4d89a4e60;  1 drivers
v000001c4d8802c60_0 .net "Si", 0 0, L_000001c4d89a4dc0;  1 drivers
v000001c4d8802ee0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa0fb0;  1 drivers
v000001c4d8802f80_0 .net *"_ivl_10", 0 0, L_000001c4d8aa1330;  1 drivers
v000001c4d8803020_0 .net *"_ivl_14", 0 0, L_000001c4d8aa1aa0;  1 drivers
v000001c4d8803160_0 .net *"_ivl_2", 0 0, L_000001c4d8aa1f70;  1 drivers
v000001c4d8803200_0 .net *"_ivl_4", 0 0, L_000001c4d8aa1090;  1 drivers
v000001c4d88033e0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa0b50;  1 drivers
v000001c4d8803480_0 .net *"_ivl_8", 0 0, L_000001c4d8aa13a0;  1 drivers
S_000001c4d8313310 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b3c50 .param/l "i" 0 5 168, +C4<010>;
S_000001c4d88c04c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8313310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa0ed0 .functor NOT 1, L_000001c4d89a4f00, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1c60 .functor AND 1, L_000001c4d8aa0ed0, L_000001c4d89a4fa0, C4<1>, C4<1>;
L_000001c4d8aa14f0 .functor NOT 1, L_000001c4d89a4f00, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1bf0 .functor AND 1, L_000001c4d8aa14f0, L_000001c4d89a5900, C4<1>, C4<1>;
L_000001c4d8aa0ca0 .functor OR 1, L_000001c4d8aa1c60, L_000001c4d8aa1bf0, C4<0>, C4<0>;
L_000001c4d8aa20c0 .functor AND 1, L_000001c4d89a4fa0, L_000001c4d89a5900, C4<1>, C4<1>;
L_000001c4d8aa1560 .functor OR 1, L_000001c4d8aa0ca0, L_000001c4d8aa20c0, C4<0>, C4<0>;
L_000001c4d8aa2360 .functor XOR 1, L_000001c4d89a4f00, L_000001c4d89a4fa0, C4<0>, C4<0>;
L_000001c4d8aa1d40 .functor XOR 1, L_000001c4d8aa2360, L_000001c4d89a5900, C4<0>, C4<0>;
v000001c4d8803520_0 .net "Debe", 0 0, L_000001c4d8aa1560;  1 drivers
v000001c4d88035c0_0 .net "Din", 0 0, L_000001c4d89a5900;  1 drivers
v000001c4d8805280_0 .net "Dout", 0 0, L_000001c4d8aa1d40;  1 drivers
v000001c4d88050a0_0 .net "Ri", 0 0, L_000001c4d89a4fa0;  1 drivers
v000001c4d8805820_0 .net "Si", 0 0, L_000001c4d89a4f00;  1 drivers
v000001c4d8805be0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa0ed0;  1 drivers
v000001c4d8805780_0 .net *"_ivl_10", 0 0, L_000001c4d8aa20c0;  1 drivers
v000001c4d88058c0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa2360;  1 drivers
v000001c4d8805f00_0 .net *"_ivl_2", 0 0, L_000001c4d8aa1c60;  1 drivers
v000001c4d8805b40_0 .net *"_ivl_4", 0 0, L_000001c4d8aa14f0;  1 drivers
v000001c4d8805960_0 .net *"_ivl_6", 0 0, L_000001c4d8aa1bf0;  1 drivers
v000001c4d8805c80_0 .net *"_ivl_8", 0 0, L_000001c4d8aa0ca0;  1 drivers
S_000001c4d88c0010 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8313310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa22f0 .functor NOT 1, L_000001c4d89a63a0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0ae0 .functor AND 1, L_000001c4d8aa22f0, L_000001c4d89a6440, C4<1>, C4<1>;
L_000001c4d8aa1e20 .functor NOT 1, L_000001c4d89a63a0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1790 .functor AND 1, L_000001c4d8aa1e20, L_000001c4d89a5040, C4<1>, C4<1>;
L_000001c4d8aa23d0 .functor OR 1, L_000001c4d8aa0ae0, L_000001c4d8aa1790, C4<0>, C4<0>;
L_000001c4d8aa0d10 .functor AND 1, L_000001c4d89a6440, L_000001c4d89a5040, C4<1>, C4<1>;
L_000001c4d8aa0f40 .functor OR 1, L_000001c4d8aa23d0, L_000001c4d8aa0d10, C4<0>, C4<0>;
L_000001c4d8aa1e90 .functor XOR 1, L_000001c4d89a63a0, L_000001c4d89a6440, C4<0>, C4<0>;
L_000001c4d8aa1f00 .functor XOR 1, L_000001c4d8aa1e90, L_000001c4d89a5040, C4<0>, C4<0>;
v000001c4d8805500_0 .net "Debe", 0 0, L_000001c4d8aa0f40;  1 drivers
v000001c4d8805140_0 .net "Din", 0 0, L_000001c4d89a5040;  1 drivers
v000001c4d88056e0_0 .net "Dout", 0 0, L_000001c4d8aa1f00;  1 drivers
v000001c4d8805d20_0 .net "Ri", 0 0, L_000001c4d89a6440;  1 drivers
v000001c4d8805a00_0 .net "Si", 0 0, L_000001c4d89a63a0;  1 drivers
v000001c4d8805dc0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa22f0;  1 drivers
v000001c4d8805e60_0 .net *"_ivl_10", 0 0, L_000001c4d8aa0d10;  1 drivers
v000001c4d88051e0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa1e90;  1 drivers
v000001c4d8805aa0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa0ae0;  1 drivers
v000001c4d8805460_0 .net *"_ivl_4", 0 0, L_000001c4d8aa1e20;  1 drivers
v000001c4d8805320_0 .net *"_ivl_6", 0 0, L_000001c4d8aa1790;  1 drivers
v000001c4d88053c0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa23d0;  1 drivers
S_000001c4d88c0e20 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b3290 .param/l "i" 0 5 168, +C4<011>;
S_000001c4d88c0c90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c0e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa0920 .functor NOT 1, L_000001c4d89a50e0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1b80 .functor AND 1, L_000001c4d8aa0920, L_000001c4d89a5a40, C4<1>, C4<1>;
L_000001c4d8aa0d80 .functor NOT 1, L_000001c4d89a50e0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0a00 .functor AND 1, L_000001c4d8aa0d80, L_000001c4d89a5180, C4<1>, C4<1>;
L_000001c4d8aa21a0 .functor OR 1, L_000001c4d8aa1b80, L_000001c4d8aa0a00, C4<0>, C4<0>;
L_000001c4d8aa1fe0 .functor AND 1, L_000001c4d89a5a40, L_000001c4d89a5180, C4<1>, C4<1>;
L_000001c4d8aa1720 .functor OR 1, L_000001c4d8aa21a0, L_000001c4d8aa1fe0, C4<0>, C4<0>;
L_000001c4d8aa2050 .functor XOR 1, L_000001c4d89a50e0, L_000001c4d89a5a40, C4<0>, C4<0>;
L_000001c4d8aa16b0 .functor XOR 1, L_000001c4d8aa2050, L_000001c4d89a5180, C4<0>, C4<0>;
v000001c4d88055a0_0 .net "Debe", 0 0, L_000001c4d8aa1720;  1 drivers
v000001c4d8805640_0 .net "Din", 0 0, L_000001c4d89a5180;  1 drivers
v000001c4d87f7900_0 .net "Dout", 0 0, L_000001c4d8aa16b0;  1 drivers
v000001c4d87f7c20_0 .net "Ri", 0 0, L_000001c4d89a5a40;  1 drivers
v000001c4d87f7a40_0 .net "Si", 0 0, L_000001c4d89a50e0;  1 drivers
v000001c4d87f63c0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa0920;  1 drivers
v000001c4d87f7f40_0 .net *"_ivl_10", 0 0, L_000001c4d8aa1fe0;  1 drivers
v000001c4d87f6500_0 .net *"_ivl_14", 0 0, L_000001c4d8aa2050;  1 drivers
v000001c4d87f7ea0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa1b80;  1 drivers
v000001c4d87f75e0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa0d80;  1 drivers
v000001c4d87f6960_0 .net *"_ivl_6", 0 0, L_000001c4d8aa0a00;  1 drivers
v000001c4d87f7ae0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa21a0;  1 drivers
S_000001c4d88c0b00 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c0e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa2280 .functor NOT 1, L_000001c4d89a5220, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1410 .functor AND 1, L_000001c4d8aa2280, L_000001c4d89a5ae0, C4<1>, C4<1>;
L_000001c4d8aa2210 .functor NOT 1, L_000001c4d89a5220, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0df0 .functor AND 1, L_000001c4d8aa2210, L_000001c4d89a82e0, C4<1>, C4<1>;
L_000001c4d8aa0e60 .functor OR 1, L_000001c4d8aa1410, L_000001c4d8aa0df0, C4<0>, C4<0>;
L_000001c4d8aa08b0 .functor AND 1, L_000001c4d89a5ae0, L_000001c4d89a82e0, C4<1>, C4<1>;
L_000001c4d8aa1020 .functor OR 1, L_000001c4d8aa0e60, L_000001c4d8aa08b0, C4<0>, C4<0>;
L_000001c4d8aa1100 .functor XOR 1, L_000001c4d89a5220, L_000001c4d89a5ae0, C4<0>, C4<0>;
L_000001c4d8aa1170 .functor XOR 1, L_000001c4d8aa1100, L_000001c4d89a82e0, C4<0>, C4<0>;
v000001c4d87f84e0_0 .net "Debe", 0 0, L_000001c4d8aa1020;  1 drivers
v000001c4d87f7040_0 .net "Din", 0 0, L_000001c4d89a82e0;  1 drivers
v000001c4d87f72c0_0 .net "Dout", 0 0, L_000001c4d8aa1170;  1 drivers
v000001c4d87f6820_0 .net "Ri", 0 0, L_000001c4d89a5ae0;  1 drivers
v000001c4d87f7680_0 .net "Si", 0 0, L_000001c4d89a5220;  1 drivers
v000001c4d87f7b80_0 .net *"_ivl_0", 0 0, L_000001c4d8aa2280;  1 drivers
v000001c4d87f7cc0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa08b0;  1 drivers
v000001c4d87f7d60_0 .net *"_ivl_14", 0 0, L_000001c4d8aa1100;  1 drivers
v000001c4d87f7e00_0 .net *"_ivl_2", 0 0, L_000001c4d8aa1410;  1 drivers
v000001c4d87f7fe0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa2210;  1 drivers
v000001c4d87f83a0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa0df0;  1 drivers
v000001c4d87f7360_0 .net *"_ivl_8", 0 0, L_000001c4d8aa0e60;  1 drivers
S_000001c4d88c0650 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b3d50 .param/l "i" 0 5 168, +C4<0100>;
S_000001c4d88c01a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c0650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa11e0 .functor NOT 1, L_000001c4d89a7b60, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa1250 .functor AND 1, L_000001c4d8aa11e0, L_000001c4d89a73e0, C4<1>, C4<1>;
L_000001c4d8aa1800 .functor NOT 1, L_000001c4d89a7b60, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa18e0 .functor AND 1, L_000001c4d8aa1800, L_000001c4d89a8ec0, C4<1>, C4<1>;
L_000001c4d8aa1950 .functor OR 1, L_000001c4d8aa1250, L_000001c4d8aa18e0, C4<0>, C4<0>;
L_000001c4d8aa19c0 .functor AND 1, L_000001c4d89a73e0, L_000001c4d89a8ec0, C4<1>, C4<1>;
L_000001c4d8aa3320 .functor OR 1, L_000001c4d8aa1950, L_000001c4d8aa19c0, C4<0>, C4<0>;
L_000001c4d8aa38d0 .functor XOR 1, L_000001c4d89a7b60, L_000001c4d89a73e0, C4<0>, C4<0>;
L_000001c4d8aa3ef0 .functor XOR 1, L_000001c4d8aa38d0, L_000001c4d89a8ec0, C4<0>, C4<0>;
v000001c4d87f8620_0 .net "Debe", 0 0, L_000001c4d8aa3320;  1 drivers
v000001c4d87f7400_0 .net "Din", 0 0, L_000001c4d89a8ec0;  1 drivers
v000001c4d87f6c80_0 .net "Dout", 0 0, L_000001c4d8aa3ef0;  1 drivers
v000001c4d87f6280_0 .net "Ri", 0 0, L_000001c4d89a73e0;  1 drivers
v000001c4d87f8120_0 .net "Si", 0 0, L_000001c4d89a7b60;  1 drivers
v000001c4d87f79a0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa11e0;  1 drivers
v000001c4d87f7180_0 .net *"_ivl_10", 0 0, L_000001c4d8aa19c0;  1 drivers
v000001c4d87f8760_0 .net *"_ivl_14", 0 0, L_000001c4d8aa38d0;  1 drivers
v000001c4d87f8440_0 .net *"_ivl_2", 0 0, L_000001c4d8aa1250;  1 drivers
v000001c4d87f8080_0 .net *"_ivl_4", 0 0, L_000001c4d8aa1800;  1 drivers
v000001c4d87f81c0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa18e0;  1 drivers
v000001c4d87f7720_0 .net *"_ivl_8", 0 0, L_000001c4d8aa1950;  1 drivers
S_000001c4d88c0330 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c0650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa3b00 .functor NOT 1, L_000001c4d89a7e80, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2830 .functor AND 1, L_000001c4d8aa3b00, L_000001c4d89a7200, C4<1>, C4<1>;
L_000001c4d8aa3b70 .functor NOT 1, L_000001c4d89a7e80, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2d00 .functor AND 1, L_000001c4d8aa3b70, L_000001c4d89a9140, C4<1>, C4<1>;
L_000001c4d8aa2590 .functor OR 1, L_000001c4d8aa2830, L_000001c4d8aa2d00, C4<0>, C4<0>;
L_000001c4d8aa2c20 .functor AND 1, L_000001c4d89a7200, L_000001c4d89a9140, C4<1>, C4<1>;
L_000001c4d8aa3160 .functor OR 1, L_000001c4d8aa2590, L_000001c4d8aa2c20, C4<0>, C4<0>;
L_000001c4d8aa3550 .functor XOR 1, L_000001c4d89a7e80, L_000001c4d89a7200, C4<0>, C4<0>;
L_000001c4d8aa3630 .functor XOR 1, L_000001c4d8aa3550, L_000001c4d89a9140, C4<0>, C4<0>;
v000001c4d87f6a00_0 .net "Debe", 0 0, L_000001c4d8aa3160;  1 drivers
v000001c4d87f6f00_0 .net "Din", 0 0, L_000001c4d89a9140;  1 drivers
v000001c4d87f6fa0_0 .net "Dout", 0 0, L_000001c4d8aa3630;  1 drivers
v000001c4d87f70e0_0 .net "Ri", 0 0, L_000001c4d89a7200;  1 drivers
v000001c4d87f8580_0 .net "Si", 0 0, L_000001c4d89a7e80;  1 drivers
v000001c4d87f66e0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa3b00;  1 drivers
v000001c4d87f6140_0 .net *"_ivl_10", 0 0, L_000001c4d8aa2c20;  1 drivers
v000001c4d87f86c0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa3550;  1 drivers
v000001c4d87f74a0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa2830;  1 drivers
v000001c4d87f8260_0 .net *"_ivl_4", 0 0, L_000001c4d8aa3b70;  1 drivers
v000001c4d87f8300_0 .net *"_ivl_6", 0 0, L_000001c4d8aa2d00;  1 drivers
v000001c4d87f6460_0 .net *"_ivl_8", 0 0, L_000001c4d8aa2590;  1 drivers
S_000001c4d88c07e0 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4110 .param/l "i" 0 5 168, +C4<0101>;
S_000001c4d88c0970 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c07e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa3d30 .functor NOT 1, L_000001c4d89a91e0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa3e80 .functor AND 1, L_000001c4d8aa3d30, L_000001c4d89a89c0, C4<1>, C4<1>;
L_000001c4d8aa3e10 .functor NOT 1, L_000001c4d89a91e0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2440 .functor AND 1, L_000001c4d8aa3e10, L_000001c4d89a8740, C4<1>, C4<1>;
L_000001c4d8aa39b0 .functor OR 1, L_000001c4d8aa3e80, L_000001c4d8aa2440, C4<0>, C4<0>;
L_000001c4d8aa35c0 .functor AND 1, L_000001c4d89a89c0, L_000001c4d89a8740, C4<1>, C4<1>;
L_000001c4d8aa2ad0 .functor OR 1, L_000001c4d8aa39b0, L_000001c4d8aa35c0, C4<0>, C4<0>;
L_000001c4d8aa3240 .functor XOR 1, L_000001c4d89a91e0, L_000001c4d89a89c0, C4<0>, C4<0>;
L_000001c4d8aa3da0 .functor XOR 1, L_000001c4d8aa3240, L_000001c4d89a8740, C4<0>, C4<0>;
v000001c4d87f7540_0 .net "Debe", 0 0, L_000001c4d8aa2ad0;  1 drivers
v000001c4d87f8800_0 .net "Din", 0 0, L_000001c4d89a8740;  1 drivers
v000001c4d87f6aa0_0 .net "Dout", 0 0, L_000001c4d8aa3da0;  1 drivers
v000001c4d87f77c0_0 .net "Ri", 0 0, L_000001c4d89a89c0;  1 drivers
v000001c4d87f6e60_0 .net "Si", 0 0, L_000001c4d89a91e0;  1 drivers
v000001c4d87f60a0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa3d30;  1 drivers
v000001c4d87f7860_0 .net *"_ivl_10", 0 0, L_000001c4d8aa35c0;  1 drivers
v000001c4d87f61e0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa3240;  1 drivers
v000001c4d87f6320_0 .net *"_ivl_2", 0 0, L_000001c4d8aa3e80;  1 drivers
v000001c4d87f65a0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa3e10;  1 drivers
v000001c4d87f6640_0 .net *"_ivl_6", 0 0, L_000001c4d8aa2440;  1 drivers
v000001c4d87f7220_0 .net *"_ivl_8", 0 0, L_000001c4d8aa39b0;  1 drivers
S_000001c4d88c1340 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c07e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa3f60 .functor NOT 1, L_000001c4d89a8b00, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2ec0 .functor AND 1, L_000001c4d8aa3f60, L_000001c4d89a8a60, C4<1>, C4<1>;
L_000001c4d8aa3fd0 .functor NOT 1, L_000001c4d89a8b00, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2600 .functor AND 1, L_000001c4d8aa3fd0, L_000001c4d89a8380, C4<1>, C4<1>;
L_000001c4d8aa27c0 .functor OR 1, L_000001c4d8aa2ec0, L_000001c4d8aa2600, C4<0>, C4<0>;
L_000001c4d8aa3940 .functor AND 1, L_000001c4d89a8a60, L_000001c4d89a8380, C4<1>, C4<1>;
L_000001c4d8aa3780 .functor OR 1, L_000001c4d8aa27c0, L_000001c4d8aa3940, C4<0>, C4<0>;
L_000001c4d8aa24b0 .functor XOR 1, L_000001c4d89a8b00, L_000001c4d89a8a60, C4<0>, C4<0>;
L_000001c4d8aa2910 .functor XOR 1, L_000001c4d8aa24b0, L_000001c4d89a8380, C4<0>, C4<0>;
v000001c4d87f6780_0 .net "Debe", 0 0, L_000001c4d8aa3780;  1 drivers
v000001c4d87f68c0_0 .net "Din", 0 0, L_000001c4d89a8380;  1 drivers
v000001c4d87f6b40_0 .net "Dout", 0 0, L_000001c4d8aa2910;  1 drivers
v000001c4d87f6be0_0 .net "Ri", 0 0, L_000001c4d89a8a60;  1 drivers
v000001c4d87f6d20_0 .net "Si", 0 0, L_000001c4d89a8b00;  1 drivers
v000001c4d87f6dc0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa3f60;  1 drivers
v000001c4d87fa420_0 .net *"_ivl_10", 0 0, L_000001c4d8aa3940;  1 drivers
v000001c4d87fad80_0 .net *"_ivl_14", 0 0, L_000001c4d8aa24b0;  1 drivers
v000001c4d87f9980_0 .net *"_ivl_2", 0 0, L_000001c4d8aa2ec0;  1 drivers
v000001c4d87fa2e0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa3fd0;  1 drivers
v000001c4d87f9840_0 .net *"_ivl_6", 0 0, L_000001c4d8aa2600;  1 drivers
v000001c4d87fa4c0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa27c0;  1 drivers
S_000001c4d88c2920 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4150 .param/l "i" 0 5 168, +C4<0110>;
S_000001c4d88c2ab0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c2920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa2520 .functor NOT 1, L_000001c4d89a72a0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa3be0 .functor AND 1, L_000001c4d8aa2520, L_000001c4d89a7a20, C4<1>, C4<1>;
L_000001c4d8aa2980 .functor NOT 1, L_000001c4d89a72a0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2f30 .functor AND 1, L_000001c4d8aa2980, L_000001c4d89a8420, C4<1>, C4<1>;
L_000001c4d8aa2670 .functor OR 1, L_000001c4d8aa3be0, L_000001c4d8aa2f30, C4<0>, C4<0>;
L_000001c4d8aa29f0 .functor AND 1, L_000001c4d89a7a20, L_000001c4d89a8420, C4<1>, C4<1>;
L_000001c4d8aa2c90 .functor OR 1, L_000001c4d8aa2670, L_000001c4d8aa29f0, C4<0>, C4<0>;
L_000001c4d8aa37f0 .functor XOR 1, L_000001c4d89a72a0, L_000001c4d89a7a20, C4<0>, C4<0>;
L_000001c4d8aa2750 .functor XOR 1, L_000001c4d8aa37f0, L_000001c4d89a8420, C4<0>, C4<0>;
v000001c4d87f9340_0 .net "Debe", 0 0, L_000001c4d8aa2c90;  1 drivers
v000001c4d87fa880_0 .net "Din", 0 0, L_000001c4d89a8420;  1 drivers
v000001c4d87fae20_0 .net "Dout", 0 0, L_000001c4d8aa2750;  1 drivers
v000001c4d87fa920_0 .net "Ri", 0 0, L_000001c4d89a7a20;  1 drivers
v000001c4d87f9ac0_0 .net "Si", 0 0, L_000001c4d89a72a0;  1 drivers
v000001c4d87f8a80_0 .net *"_ivl_0", 0 0, L_000001c4d8aa2520;  1 drivers
v000001c4d87f8e40_0 .net *"_ivl_10", 0 0, L_000001c4d8aa29f0;  1 drivers
v000001c4d87f9660_0 .net *"_ivl_14", 0 0, L_000001c4d8aa37f0;  1 drivers
v000001c4d87faec0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa3be0;  1 drivers
v000001c4d87f8940_0 .net *"_ivl_4", 0 0, L_000001c4d8aa2980;  1 drivers
v000001c4d87fa060_0 .net *"_ivl_6", 0 0, L_000001c4d8aa2f30;  1 drivers
v000001c4d87f98e0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa2670;  1 drivers
S_000001c4d88c2150 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c2920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa36a0 .functor NOT 1, L_000001c4d89a7fc0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2e50 .functor AND 1, L_000001c4d8aa36a0, L_000001c4d89a9280, C4<1>, C4<1>;
L_000001c4d8aa3860 .functor NOT 1, L_000001c4d89a7fc0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa3010 .functor AND 1, L_000001c4d8aa3860, L_000001c4d89a9500, C4<1>, C4<1>;
L_000001c4d8aa26e0 .functor OR 1, L_000001c4d8aa2e50, L_000001c4d8aa3010, C4<0>, C4<0>;
L_000001c4d8aa3710 .functor AND 1, L_000001c4d89a9280, L_000001c4d89a9500, C4<1>, C4<1>;
L_000001c4d8aa3a20 .functor OR 1, L_000001c4d8aa26e0, L_000001c4d8aa3710, C4<0>, C4<0>;
L_000001c4d8aa3c50 .functor XOR 1, L_000001c4d89a7fc0, L_000001c4d89a9280, C4<0>, C4<0>;
L_000001c4d8aa28a0 .functor XOR 1, L_000001c4d8aa3c50, L_000001c4d89a9500, C4<0>, C4<0>;
v000001c4d87f9b60_0 .net "Debe", 0 0, L_000001c4d8aa3a20;  1 drivers
v000001c4d87fa560_0 .net "Din", 0 0, L_000001c4d89a9500;  1 drivers
v000001c4d87f89e0_0 .net "Dout", 0 0, L_000001c4d8aa28a0;  1 drivers
v000001c4d87fac40_0 .net "Ri", 0 0, L_000001c4d89a9280;  1 drivers
v000001c4d87f9020_0 .net "Si", 0 0, L_000001c4d89a7fc0;  1 drivers
v000001c4d87fa740_0 .net *"_ivl_0", 0 0, L_000001c4d8aa36a0;  1 drivers
v000001c4d87f9700_0 .net *"_ivl_10", 0 0, L_000001c4d8aa3710;  1 drivers
v000001c4d87fa100_0 .net *"_ivl_14", 0 0, L_000001c4d8aa3c50;  1 drivers
v000001c4d87face0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa2e50;  1 drivers
v000001c4d87fa380_0 .net *"_ivl_4", 0 0, L_000001c4d8aa3860;  1 drivers
v000001c4d87faba0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa3010;  1 drivers
v000001c4d87faf60_0 .net *"_ivl_8", 0 0, L_000001c4d8aa26e0;  1 drivers
S_000001c4d88c17f0 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b3190 .param/l "i" 0 5 168, +C4<0111>;
S_000001c4d88c14d0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c17f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa3a90 .functor NOT 1, L_000001c4d89a7c00, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa2b40 .functor AND 1, L_000001c4d8aa3a90, L_000001c4d89a8f60, C4<1>, C4<1>;
L_000001c4d8aa2a60 .functor NOT 1, L_000001c4d89a7c00, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa34e0 .functor AND 1, L_000001c4d8aa2a60, L_000001c4d89a84c0, C4<1>, C4<1>;
L_000001c4d8aa2bb0 .functor OR 1, L_000001c4d8aa2b40, L_000001c4d8aa34e0, C4<0>, C4<0>;
L_000001c4d8aa3cc0 .functor AND 1, L_000001c4d89a8f60, L_000001c4d89a84c0, C4<1>, C4<1>;
L_000001c4d8aa2d70 .functor OR 1, L_000001c4d8aa2bb0, L_000001c4d8aa3cc0, C4<0>, C4<0>;
L_000001c4d8aa2fa0 .functor XOR 1, L_000001c4d89a7c00, L_000001c4d89a8f60, C4<0>, C4<0>;
L_000001c4d8aa2de0 .functor XOR 1, L_000001c4d8aa2fa0, L_000001c4d89a84c0, C4<0>, C4<0>;
v000001c4d87f97a0_0 .net "Debe", 0 0, L_000001c4d8aa2d70;  1 drivers
v000001c4d87fb000_0 .net "Din", 0 0, L_000001c4d89a84c0;  1 drivers
v000001c4d87f9ca0_0 .net "Dout", 0 0, L_000001c4d8aa2de0;  1 drivers
v000001c4d87f9e80_0 .net "Ri", 0 0, L_000001c4d89a8f60;  1 drivers
v000001c4d87f88a0_0 .net "Si", 0 0, L_000001c4d89a7c00;  1 drivers
v000001c4d87f9c00_0 .net *"_ivl_0", 0 0, L_000001c4d8aa3a90;  1 drivers
v000001c4d87f9a20_0 .net *"_ivl_10", 0 0, L_000001c4d8aa3cc0;  1 drivers
v000001c4d87f9d40_0 .net *"_ivl_14", 0 0, L_000001c4d8aa2fa0;  1 drivers
v000001c4d87f8b20_0 .net *"_ivl_2", 0 0, L_000001c4d8aa2b40;  1 drivers
v000001c4d87f9de0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa2a60;  1 drivers
v000001c4d87fa600_0 .net *"_ivl_6", 0 0, L_000001c4d8aa34e0;  1 drivers
v000001c4d87fa240_0 .net *"_ivl_8", 0 0, L_000001c4d8aa2bb0;  1 drivers
S_000001c4d88c1e30 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c17f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa3080 .functor NOT 1, L_000001c4d89a8ba0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa30f0 .functor AND 1, L_000001c4d8aa3080, L_000001c4d89a8560, C4<1>, C4<1>;
L_000001c4d8aa31d0 .functor NOT 1, L_000001c4d89a8ba0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa32b0 .functor AND 1, L_000001c4d8aa31d0, L_000001c4d89a9460, C4<1>, C4<1>;
L_000001c4d8aa3390 .functor OR 1, L_000001c4d8aa30f0, L_000001c4d8aa32b0, C4<0>, C4<0>;
L_000001c4d8aa3400 .functor AND 1, L_000001c4d89a8560, L_000001c4d89a9460, C4<1>, C4<1>;
L_000001c4d8aa3470 .functor OR 1, L_000001c4d8aa3390, L_000001c4d8aa3400, C4<0>, C4<0>;
L_000001c4d8aa49e0 .functor XOR 1, L_000001c4d89a8ba0, L_000001c4d89a8560, C4<0>, C4<0>;
L_000001c4d8aa4c10 .functor XOR 1, L_000001c4d8aa49e0, L_000001c4d89a9460, C4<0>, C4<0>;
v000001c4d87f9200_0 .net "Debe", 0 0, L_000001c4d8aa3470;  1 drivers
v000001c4d87f9f20_0 .net "Din", 0 0, L_000001c4d89a9460;  1 drivers
v000001c4d87f9fc0_0 .net "Dout", 0 0, L_000001c4d8aa4c10;  1 drivers
v000001c4d87fa1a0_0 .net "Ri", 0 0, L_000001c4d89a8560;  1 drivers
v000001c4d87f8bc0_0 .net "Si", 0 0, L_000001c4d89a8ba0;  1 drivers
v000001c4d87fab00_0 .net *"_ivl_0", 0 0, L_000001c4d8aa3080;  1 drivers
v000001c4d87fa6a0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa3400;  1 drivers
v000001c4d87f8d00_0 .net *"_ivl_14", 0 0, L_000001c4d8aa49e0;  1 drivers
v000001c4d87fa7e0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa30f0;  1 drivers
v000001c4d87fa9c0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa31d0;  1 drivers
v000001c4d87f8c60_0 .net *"_ivl_6", 0 0, L_000001c4d8aa32b0;  1 drivers
v000001c4d87faa60_0 .net *"_ivl_8", 0 0, L_000001c4d8aa3390;  1 drivers
S_000001c4d88c1b10 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4590 .param/l "i" 0 5 168, +C4<01000>;
S_000001c4d88c11b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c1b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa4890 .functor NOT 1, L_000001c4d89a93c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa4350 .functor AND 1, L_000001c4d8aa4890, L_000001c4d89a7ca0, C4<1>, C4<1>;
L_000001c4d8aa4ba0 .functor NOT 1, L_000001c4d89a93c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa4270 .functor AND 1, L_000001c4d8aa4ba0, L_000001c4d89a8d80, C4<1>, C4<1>;
L_000001c4d8aa4cf0 .functor OR 1, L_000001c4d8aa4350, L_000001c4d8aa4270, C4<0>, C4<0>;
L_000001c4d8aa4ac0 .functor AND 1, L_000001c4d89a7ca0, L_000001c4d89a8d80, C4<1>, C4<1>;
L_000001c4d8aa4d60 .functor OR 1, L_000001c4d8aa4cf0, L_000001c4d8aa4ac0, C4<0>, C4<0>;
L_000001c4d8aa4b30 .functor XOR 1, L_000001c4d89a93c0, L_000001c4d89a7ca0, C4<0>, C4<0>;
L_000001c4d8aa4740 .functor XOR 1, L_000001c4d8aa4b30, L_000001c4d89a8d80, C4<0>, C4<0>;
v000001c4d87f93e0_0 .net "Debe", 0 0, L_000001c4d8aa4d60;  1 drivers
v000001c4d87f8da0_0 .net "Din", 0 0, L_000001c4d89a8d80;  1 drivers
v000001c4d87f8ee0_0 .net "Dout", 0 0, L_000001c4d8aa4740;  1 drivers
v000001c4d87f8f80_0 .net "Ri", 0 0, L_000001c4d89a7ca0;  1 drivers
v000001c4d87f90c0_0 .net "Si", 0 0, L_000001c4d89a93c0;  1 drivers
v000001c4d87f9160_0 .net *"_ivl_0", 0 0, L_000001c4d8aa4890;  1 drivers
v000001c4d87f92a0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa4ac0;  1 drivers
v000001c4d87f9480_0 .net *"_ivl_14", 0 0, L_000001c4d8aa4b30;  1 drivers
v000001c4d87f9520_0 .net *"_ivl_2", 0 0, L_000001c4d8aa4350;  1 drivers
v000001c4d87f95c0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa4ba0;  1 drivers
v000001c4d87fcfe0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa4270;  1 drivers
v000001c4d87fc180_0 .net *"_ivl_8", 0 0, L_000001c4d8aa4cf0;  1 drivers
S_000001c4d88c1660 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c1b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa4dd0 .functor NOT 1, L_000001c4d89a7d40, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa5000 .functor AND 1, L_000001c4d8aa4dd0, L_000001c4d89a7de0, C4<1>, C4<1>;
L_000001c4d8aa4c80 .functor NOT 1, L_000001c4d89a7d40, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa55b0 .functor AND 1, L_000001c4d8aa4c80, L_000001c4d89a86a0, C4<1>, C4<1>;
L_000001c4d8aa5af0 .functor OR 1, L_000001c4d8aa5000, L_000001c4d8aa55b0, C4<0>, C4<0>;
L_000001c4d8aa57e0 .functor AND 1, L_000001c4d89a7de0, L_000001c4d89a86a0, C4<1>, C4<1>;
L_000001c4d8aa5a80 .functor OR 1, L_000001c4d8aa5af0, L_000001c4d8aa57e0, C4<0>, C4<0>;
L_000001c4d8aa4f90 .functor XOR 1, L_000001c4d89a7d40, L_000001c4d89a7de0, C4<0>, C4<0>;
L_000001c4d8aa4e40 .functor XOR 1, L_000001c4d8aa4f90, L_000001c4d89a86a0, C4<0>, C4<0>;
v000001c4d87fc0e0_0 .net "Debe", 0 0, L_000001c4d8aa5a80;  1 drivers
v000001c4d87fd080_0 .net "Din", 0 0, L_000001c4d89a86a0;  1 drivers
v000001c4d87fd4e0_0 .net "Dout", 0 0, L_000001c4d8aa4e40;  1 drivers
v000001c4d87fcf40_0 .net "Ri", 0 0, L_000001c4d89a7de0;  1 drivers
v000001c4d87fc220_0 .net "Si", 0 0, L_000001c4d89a7d40;  1 drivers
v000001c4d87fc900_0 .net *"_ivl_0", 0 0, L_000001c4d8aa4dd0;  1 drivers
v000001c4d87fcc20_0 .net *"_ivl_10", 0 0, L_000001c4d8aa57e0;  1 drivers
v000001c4d87fd580_0 .net *"_ivl_14", 0 0, L_000001c4d8aa4f90;  1 drivers
v000001c4d87fc2c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa5000;  1 drivers
v000001c4d87fcae0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa4c80;  1 drivers
v000001c4d87fc040_0 .net *"_ivl_6", 0 0, L_000001c4d8aa55b0;  1 drivers
v000001c4d87fccc0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa5af0;  1 drivers
S_000001c4d88c2c40 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4fd0 .param/l "i" 0 5 168, +C4<01001>;
S_000001c4d88c2470 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c2c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa5b60 .functor NOT 1, L_000001c4d89a8240, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa5620 .functor AND 1, L_000001c4d8aa5b60, L_000001c4d89a87e0, C4<1>, C4<1>;
L_000001c4d8aa5930 .functor NOT 1, L_000001c4d89a8240, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa4eb0 .functor AND 1, L_000001c4d8aa5930, L_000001c4d89a8e20, C4<1>, C4<1>;
L_000001c4d8aa4f20 .functor OR 1, L_000001c4d8aa5620, L_000001c4d8aa4eb0, C4<0>, C4<0>;
L_000001c4d8aa47b0 .functor AND 1, L_000001c4d89a87e0, L_000001c4d89a8e20, C4<1>, C4<1>;
L_000001c4d8aa5070 .functor OR 1, L_000001c4d8aa4f20, L_000001c4d8aa47b0, C4<0>, C4<0>;
L_000001c4d8aa50e0 .functor XOR 1, L_000001c4d89a8240, L_000001c4d89a87e0, C4<0>, C4<0>;
L_000001c4d8aa43c0 .functor XOR 1, L_000001c4d8aa50e0, L_000001c4d89a8e20, C4<0>, C4<0>;
v000001c4d87fb0a0_0 .net "Debe", 0 0, L_000001c4d8aa5070;  1 drivers
v000001c4d87fc5e0_0 .net "Din", 0 0, L_000001c4d89a8e20;  1 drivers
v000001c4d87fb960_0 .net "Dout", 0 0, L_000001c4d8aa43c0;  1 drivers
v000001c4d87fcb80_0 .net "Ri", 0 0, L_000001c4d89a87e0;  1 drivers
v000001c4d87fd120_0 .net "Si", 0 0, L_000001c4d89a8240;  1 drivers
v000001c4d87fcd60_0 .net *"_ivl_0", 0 0, L_000001c4d8aa5b60;  1 drivers
v000001c4d87fd1c0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa47b0;  1 drivers
v000001c4d87fb820_0 .net *"_ivl_14", 0 0, L_000001c4d8aa50e0;  1 drivers
v000001c4d87fd620_0 .net *"_ivl_2", 0 0, L_000001c4d8aa5620;  1 drivers
v000001c4d87fb1e0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa5930;  1 drivers
v000001c4d87fd440_0 .net *"_ivl_6", 0 0, L_000001c4d8aa4eb0;  1 drivers
v000001c4d87fc360_0 .net *"_ivl_8", 0 0, L_000001c4d8aa4f20;  1 drivers
S_000001c4d88c1ca0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c2c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa42e0 .functor NOT 1, L_000001c4d89a9000, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa5150 .functor AND 1, L_000001c4d8aa42e0, L_000001c4d89a8600, C4<1>, C4<1>;
L_000001c4d8aa5a10 .functor NOT 1, L_000001c4d89a9000, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa51c0 .functor AND 1, L_000001c4d8aa5a10, L_000001c4d89a9820, C4<1>, C4<1>;
L_000001c4d8aa40b0 .functor OR 1, L_000001c4d8aa5150, L_000001c4d8aa51c0, C4<0>, C4<0>;
L_000001c4d8aa4820 .functor AND 1, L_000001c4d89a8600, L_000001c4d89a9820, C4<1>, C4<1>;
L_000001c4d8aa5230 .functor OR 1, L_000001c4d8aa40b0, L_000001c4d8aa4820, C4<0>, C4<0>;
L_000001c4d8aa46d0 .functor XOR 1, L_000001c4d89a9000, L_000001c4d89a8600, C4<0>, C4<0>;
L_000001c4d8aa52a0 .functor XOR 1, L_000001c4d8aa46d0, L_000001c4d89a9820, C4<0>, C4<0>;
v000001c4d87fbfa0_0 .net "Debe", 0 0, L_000001c4d8aa5230;  1 drivers
v000001c4d87fce00_0 .net "Din", 0 0, L_000001c4d89a9820;  1 drivers
v000001c4d87fd3a0_0 .net "Dout", 0 0, L_000001c4d8aa52a0;  1 drivers
v000001c4d87fc400_0 .net "Ri", 0 0, L_000001c4d89a8600;  1 drivers
v000001c4d87fb140_0 .net "Si", 0 0, L_000001c4d89a9000;  1 drivers
v000001c4d87fc4a0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa42e0;  1 drivers
v000001c4d87fc9a0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa4820;  1 drivers
v000001c4d87fcea0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa46d0;  1 drivers
v000001c4d87fd6c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa5150;  1 drivers
v000001c4d87fbd20_0 .net *"_ivl_4", 0 0, L_000001c4d8aa5a10;  1 drivers
v000001c4d87fba00_0 .net *"_ivl_6", 0 0, L_000001c4d8aa51c0;  1 drivers
v000001c4d87fd760_0 .net *"_ivl_8", 0 0, L_000001c4d8aa40b0;  1 drivers
S_000001c4d88c22e0 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b49d0 .param/l "i" 0 5 168, +C4<01010>;
S_000001c4d88c1fc0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c22e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa5690 .functor NOT 1, L_000001c4d89a7480, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa4a50 .functor AND 1, L_000001c4d8aa5690, L_000001c4d89a8880, C4<1>, C4<1>;
L_000001c4d8aa4900 .functor NOT 1, L_000001c4d89a7480, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa4510 .functor AND 1, L_000001c4d8aa4900, L_000001c4d89a7ac0, C4<1>, C4<1>;
L_000001c4d8aa4430 .functor OR 1, L_000001c4d8aa4a50, L_000001c4d8aa4510, C4<0>, C4<0>;
L_000001c4d8aa5700 .functor AND 1, L_000001c4d89a8880, L_000001c4d89a7ac0, C4<1>, C4<1>;
L_000001c4d8aa5310 .functor OR 1, L_000001c4d8aa4430, L_000001c4d8aa5700, C4<0>, C4<0>;
L_000001c4d8aa4190 .functor XOR 1, L_000001c4d89a7480, L_000001c4d89a8880, C4<0>, C4<0>;
L_000001c4d8aa5bd0 .functor XOR 1, L_000001c4d8aa4190, L_000001c4d89a7ac0, C4<0>, C4<0>;
v000001c4d87fb280_0 .net "Debe", 0 0, L_000001c4d8aa5310;  1 drivers
v000001c4d87fc540_0 .net "Din", 0 0, L_000001c4d89a7ac0;  1 drivers
v000001c4d87fd800_0 .net "Dout", 0 0, L_000001c4d8aa5bd0;  1 drivers
v000001c4d87fd260_0 .net "Ri", 0 0, L_000001c4d89a8880;  1 drivers
v000001c4d87fb320_0 .net "Si", 0 0, L_000001c4d89a7480;  1 drivers
v000001c4d87fc860_0 .net *"_ivl_0", 0 0, L_000001c4d8aa5690;  1 drivers
v000001c4d87fc680_0 .net *"_ivl_10", 0 0, L_000001c4d8aa5700;  1 drivers
v000001c4d87fd300_0 .net *"_ivl_14", 0 0, L_000001c4d8aa4190;  1 drivers
v000001c4d87fb3c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa4a50;  1 drivers
v000001c4d87fc720_0 .net *"_ivl_4", 0 0, L_000001c4d8aa4900;  1 drivers
v000001c4d87fc7c0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa4510;  1 drivers
v000001c4d87fb460_0 .net *"_ivl_8", 0 0, L_000001c4d8aa4430;  1 drivers
S_000001c4d88c1980 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c22e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa5380 .functor NOT 1, L_000001c4d89a8060, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa4200 .functor AND 1, L_000001c4d8aa5380, L_000001c4d89a7f20, C4<1>, C4<1>;
L_000001c4d8aa53f0 .functor NOT 1, L_000001c4d89a8060, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa59a0 .functor AND 1, L_000001c4d8aa53f0, L_000001c4d89a8c40, C4<1>, C4<1>;
L_000001c4d8aa4040 .functor OR 1, L_000001c4d8aa4200, L_000001c4d8aa59a0, C4<0>, C4<0>;
L_000001c4d8aa4120 .functor AND 1, L_000001c4d89a7f20, L_000001c4d89a8c40, C4<1>, C4<1>;
L_000001c4d8aa5460 .functor OR 1, L_000001c4d8aa4040, L_000001c4d8aa4120, C4<0>, C4<0>;
L_000001c4d8aa44a0 .functor XOR 1, L_000001c4d89a8060, L_000001c4d89a7f20, C4<0>, C4<0>;
L_000001c4d8aa54d0 .functor XOR 1, L_000001c4d8aa44a0, L_000001c4d89a8c40, C4<0>, C4<0>;
v000001c4d87fca40_0 .net "Debe", 0 0, L_000001c4d8aa5460;  1 drivers
v000001c4d87fb8c0_0 .net "Din", 0 0, L_000001c4d89a8c40;  1 drivers
v000001c4d87fb500_0 .net "Dout", 0 0, L_000001c4d8aa54d0;  1 drivers
v000001c4d87fb5a0_0 .net "Ri", 0 0, L_000001c4d89a7f20;  1 drivers
v000001c4d87fb640_0 .net "Si", 0 0, L_000001c4d89a8060;  1 drivers
v000001c4d87fb6e0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa5380;  1 drivers
v000001c4d87fb780_0 .net *"_ivl_10", 0 0, L_000001c4d8aa4120;  1 drivers
v000001c4d87fbaa0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa44a0;  1 drivers
v000001c4d87fbb40_0 .net *"_ivl_2", 0 0, L_000001c4d8aa4200;  1 drivers
v000001c4d87fbbe0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa53f0;  1 drivers
v000001c4d87fbc80_0 .net *"_ivl_6", 0 0, L_000001c4d8aa59a0;  1 drivers
v000001c4d87fbdc0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa4040;  1 drivers
S_000001c4d88c2600 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4b50 .param/l "i" 0 5 168, +C4<01011>;
S_000001c4d88c2dd0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c2600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa5540 .functor NOT 1, L_000001c4d89a8920, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa5770 .functor AND 1, L_000001c4d8aa5540, L_000001c4d89a8100, C4<1>, C4<1>;
L_000001c4d8aa5850 .functor NOT 1, L_000001c4d89a8920, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa58c0 .functor AND 1, L_000001c4d8aa5850, L_000001c4d89a81a0, C4<1>, C4<1>;
L_000001c4d8aa4580 .functor OR 1, L_000001c4d8aa5770, L_000001c4d8aa58c0, C4<0>, C4<0>;
L_000001c4d8aa45f0 .functor AND 1, L_000001c4d89a8100, L_000001c4d89a81a0, C4<1>, C4<1>;
L_000001c4d8aa4660 .functor OR 1, L_000001c4d8aa4580, L_000001c4d8aa45f0, C4<0>, C4<0>;
L_000001c4d8aa4970 .functor XOR 1, L_000001c4d89a8920, L_000001c4d89a8100, C4<0>, C4<0>;
L_000001c4d8aa7370 .functor XOR 1, L_000001c4d8aa4970, L_000001c4d89a81a0, C4<0>, C4<0>;
v000001c4d87fbe60_0 .net "Debe", 0 0, L_000001c4d8aa4660;  1 drivers
v000001c4d87fbf00_0 .net "Din", 0 0, L_000001c4d89a81a0;  1 drivers
v000001c4d83dd050_0 .net "Dout", 0 0, L_000001c4d8aa7370;  1 drivers
v000001c4d83de090_0 .net "Ri", 0 0, L_000001c4d89a8100;  1 drivers
v000001c4d83de130_0 .net "Si", 0 0, L_000001c4d89a8920;  1 drivers
v000001c4d83dec70_0 .net *"_ivl_0", 0 0, L_000001c4d8aa5540;  1 drivers
v000001c4d83de310_0 .net *"_ivl_10", 0 0, L_000001c4d8aa45f0;  1 drivers
v000001c4d83dd230_0 .net *"_ivl_14", 0 0, L_000001c4d8aa4970;  1 drivers
v000001c4d83dd5f0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa5770;  1 drivers
v000001c4d83de9f0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa5850;  1 drivers
v000001c4d8798b20_0 .net *"_ivl_6", 0 0, L_000001c4d8aa58c0;  1 drivers
v000001c4d8799700_0 .net *"_ivl_8", 0 0, L_000001c4d8aa4580;  1 drivers
S_000001c4d88c1020 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c2600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa66c0 .functor NOT 1, L_000001c4d89a8ce0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa69d0 .functor AND 1, L_000001c4d8aa66c0, L_000001c4d89a7520, C4<1>, C4<1>;
L_000001c4d8aa5d90 .functor NOT 1, L_000001c4d89a8ce0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa6dc0 .functor AND 1, L_000001c4d8aa5d90, L_000001c4d89a90a0, C4<1>, C4<1>;
L_000001c4d8aa73e0 .functor OR 1, L_000001c4d8aa69d0, L_000001c4d8aa6dc0, C4<0>, C4<0>;
L_000001c4d8aa5d20 .functor AND 1, L_000001c4d89a7520, L_000001c4d89a90a0, C4<1>, C4<1>;
L_000001c4d8aa5ee0 .functor OR 1, L_000001c4d8aa73e0, L_000001c4d8aa5d20, C4<0>, C4<0>;
L_000001c4d8aa6e30 .functor XOR 1, L_000001c4d89a8ce0, L_000001c4d89a7520, C4<0>, C4<0>;
L_000001c4d8aa6ea0 .functor XOR 1, L_000001c4d8aa6e30, L_000001c4d89a90a0, C4<0>, C4<0>;
v000001c4d8790600_0 .net "Debe", 0 0, L_000001c4d8aa5ee0;  1 drivers
v000001c4d87974a0_0 .net "Din", 0 0, L_000001c4d89a90a0;  1 drivers
v000001c4d8721d80_0 .net "Dout", 0 0, L_000001c4d8aa6ea0;  1 drivers
v000001c4d87211a0_0 .net "Ri", 0 0, L_000001c4d89a7520;  1 drivers
v000001c4d871aa80_0 .net "Si", 0 0, L_000001c4d89a8ce0;  1 drivers
v000001c4d8719ea0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa66c0;  1 drivers
v000001c4d838bed0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa5d20;  1 drivers
v000001c4d838adf0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa6e30;  1 drivers
v000001c4d85204d0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa69d0;  1 drivers
v000001c4d85209d0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa5d90;  1 drivers
v000001c4d88d0820_0 .net *"_ivl_6", 0 0, L_000001c4d8aa6dc0;  1 drivers
v000001c4d88d0140_0 .net *"_ivl_8", 0 0, L_000001c4d8aa73e0;  1 drivers
S_000001c4d88c2790 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b46d0 .param/l "i" 0 5 168, +C4<01100>;
S_000001c4d88ebb40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88c2790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa7450 .functor NOT 1, L_000001c4d89a9320, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa7610 .functor AND 1, L_000001c4d8aa7450, L_000001c4d89a95a0, C4<1>, C4<1>;
L_000001c4d8aa6730 .functor NOT 1, L_000001c4d89a9320, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa7680 .functor AND 1, L_000001c4d8aa6730, L_000001c4d89a9640, C4<1>, C4<1>;
L_000001c4d8aa6960 .functor OR 1, L_000001c4d8aa7610, L_000001c4d8aa7680, C4<0>, C4<0>;
L_000001c4d8aa5e00 .functor AND 1, L_000001c4d89a95a0, L_000001c4d89a9640, C4<1>, C4<1>;
L_000001c4d8aa74c0 .functor OR 1, L_000001c4d8aa6960, L_000001c4d8aa5e00, C4<0>, C4<0>;
L_000001c4d8aa60a0 .functor XOR 1, L_000001c4d89a9320, L_000001c4d89a95a0, C4<0>, C4<0>;
L_000001c4d8aa5e70 .functor XOR 1, L_000001c4d8aa60a0, L_000001c4d89a9640, C4<0>, C4<0>;
v000001c4d88d17c0_0 .net "Debe", 0 0, L_000001c4d8aa74c0;  1 drivers
v000001c4d88d01e0_0 .net "Din", 0 0, L_000001c4d89a9640;  1 drivers
v000001c4d88d0500_0 .net "Dout", 0 0, L_000001c4d8aa5e70;  1 drivers
v000001c4d88d0aa0_0 .net "Ri", 0 0, L_000001c4d89a95a0;  1 drivers
v000001c4d88d0280_0 .net "Si", 0 0, L_000001c4d89a9320;  1 drivers
v000001c4d88d23a0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa7450;  1 drivers
v000001c4d88d1ae0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa5e00;  1 drivers
v000001c4d88d1360_0 .net *"_ivl_14", 0 0, L_000001c4d8aa60a0;  1 drivers
v000001c4d88d0320_0 .net *"_ivl_2", 0 0, L_000001c4d8aa7610;  1 drivers
v000001c4d88d0e60_0 .net *"_ivl_4", 0 0, L_000001c4d8aa6730;  1 drivers
v000001c4d88d1e00_0 .net *"_ivl_6", 0 0, L_000001c4d8aa7680;  1 drivers
v000001c4d88d2260_0 .net *"_ivl_8", 0 0, L_000001c4d8aa6960;  1 drivers
S_000001c4d88ecae0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88c2790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa6650 .functor NOT 1, L_000001c4d89a96e0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa5fc0 .functor AND 1, L_000001c4d8aa6650, L_000001c4d89a9780, C4<1>, C4<1>;
L_000001c4d8aa7530 .functor NOT 1, L_000001c4d89a96e0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa70d0 .functor AND 1, L_000001c4d8aa7530, L_000001c4d89a7340, C4<1>, C4<1>;
L_000001c4d8aa76f0 .functor OR 1, L_000001c4d8aa5fc0, L_000001c4d8aa70d0, C4<0>, C4<0>;
L_000001c4d8aa7290 .functor AND 1, L_000001c4d89a9780, L_000001c4d89a7340, C4<1>, C4<1>;
L_000001c4d8aa7760 .functor OR 1, L_000001c4d8aa76f0, L_000001c4d8aa7290, C4<0>, C4<0>;
L_000001c4d8aa77d0 .functor XOR 1, L_000001c4d89a96e0, L_000001c4d89a9780, C4<0>, C4<0>;
L_000001c4d8aa5c40 .functor XOR 1, L_000001c4d8aa77d0, L_000001c4d89a7340, C4<0>, C4<0>;
v000001c4d88d2300_0 .net "Debe", 0 0, L_000001c4d8aa7760;  1 drivers
v000001c4d88d0960_0 .net "Din", 0 0, L_000001c4d89a7340;  1 drivers
v000001c4d88d2080_0 .net "Dout", 0 0, L_000001c4d8aa5c40;  1 drivers
v000001c4d88d03c0_0 .net "Ri", 0 0, L_000001c4d89a9780;  1 drivers
v000001c4d88d0460_0 .net "Si", 0 0, L_000001c4d89a96e0;  1 drivers
v000001c4d88d2800_0 .net *"_ivl_0", 0 0, L_000001c4d8aa6650;  1 drivers
v000001c4d88d08c0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa7290;  1 drivers
v000001c4d88d0780_0 .net *"_ivl_14", 0 0, L_000001c4d8aa77d0;  1 drivers
v000001c4d88d1040_0 .net *"_ivl_2", 0 0, L_000001c4d8aa5fc0;  1 drivers
v000001c4d88d0b40_0 .net *"_ivl_4", 0 0, L_000001c4d8aa7530;  1 drivers
v000001c4d88d2120_0 .net *"_ivl_6", 0 0, L_000001c4d8aa70d0;  1 drivers
v000001c4d88d0be0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa76f0;  1 drivers
S_000001c4d88ec4a0 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4d10 .param/l "i" 0 5 168, +C4<01101>;
S_000001c4d88ec310 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88ec4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa6ff0 .functor NOT 1, L_000001c4d89a70c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa6f10 .functor AND 1, L_000001c4d8aa6ff0, L_000001c4d89a7160, C4<1>, C4<1>;
L_000001c4d8aa71b0 .functor NOT 1, L_000001c4d89a70c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa6d50 .functor AND 1, L_000001c4d8aa71b0, L_000001c4d89a75c0, C4<1>, C4<1>;
L_000001c4d8aa7060 .functor OR 1, L_000001c4d8aa6f10, L_000001c4d8aa6d50, C4<0>, C4<0>;
L_000001c4d8aa75a0 .functor AND 1, L_000001c4d89a7160, L_000001c4d89a75c0, C4<1>, C4<1>;
L_000001c4d8aa6c00 .functor OR 1, L_000001c4d8aa7060, L_000001c4d8aa75a0, C4<0>, C4<0>;
L_000001c4d8aa5cb0 .functor XOR 1, L_000001c4d89a70c0, L_000001c4d89a7160, C4<0>, C4<0>;
L_000001c4d8aa6110 .functor XOR 1, L_000001c4d8aa5cb0, L_000001c4d89a75c0, C4<0>, C4<0>;
v000001c4d88d1720_0 .net "Debe", 0 0, L_000001c4d8aa6c00;  1 drivers
v000001c4d88d21c0_0 .net "Din", 0 0, L_000001c4d89a75c0;  1 drivers
v000001c4d88d2440_0 .net "Dout", 0 0, L_000001c4d8aa6110;  1 drivers
v000001c4d88d1860_0 .net "Ri", 0 0, L_000001c4d89a7160;  1 drivers
v000001c4d88d1900_0 .net "Si", 0 0, L_000001c4d89a70c0;  1 drivers
v000001c4d88d1400_0 .net *"_ivl_0", 0 0, L_000001c4d8aa6ff0;  1 drivers
v000001c4d88d1c20_0 .net *"_ivl_10", 0 0, L_000001c4d8aa75a0;  1 drivers
v000001c4d88d05a0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa5cb0;  1 drivers
v000001c4d88d24e0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa6f10;  1 drivers
v000001c4d88d1680_0 .net *"_ivl_4", 0 0, L_000001c4d8aa71b0;  1 drivers
v000001c4d88d1b80_0 .net *"_ivl_6", 0 0, L_000001c4d8aa6d50;  1 drivers
v000001c4d88d1cc0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa7060;  1 drivers
S_000001c4d88eb050 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88ec4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa6f80 .functor NOT 1, L_000001c4d89a7660, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa61f0 .functor AND 1, L_000001c4d8aa6f80, L_000001c4d89a7700, C4<1>, C4<1>;
L_000001c4d8aa6490 .functor NOT 1, L_000001c4d89a7660, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa5f50 .functor AND 1, L_000001c4d8aa6490, L_000001c4d89a77a0, C4<1>, C4<1>;
L_000001c4d8aa6180 .functor OR 1, L_000001c4d8aa61f0, L_000001c4d8aa5f50, C4<0>, C4<0>;
L_000001c4d8aa62d0 .functor AND 1, L_000001c4d89a7700, L_000001c4d89a77a0, C4<1>, C4<1>;
L_000001c4d8aa6030 .functor OR 1, L_000001c4d8aa6180, L_000001c4d8aa62d0, C4<0>, C4<0>;
L_000001c4d8aa6c70 .functor XOR 1, L_000001c4d89a7660, L_000001c4d89a7700, C4<0>, C4<0>;
L_000001c4d8aa6a40 .functor XOR 1, L_000001c4d8aa6c70, L_000001c4d89a77a0, C4<0>, C4<0>;
v000001c4d88d2580_0 .net "Debe", 0 0, L_000001c4d8aa6030;  1 drivers
v000001c4d88d14a0_0 .net "Din", 0 0, L_000001c4d89a77a0;  1 drivers
v000001c4d88d2620_0 .net "Dout", 0 0, L_000001c4d8aa6a40;  1 drivers
v000001c4d88d0c80_0 .net "Ri", 0 0, L_000001c4d89a7700;  1 drivers
v000001c4d88d1ea0_0 .net "Si", 0 0, L_000001c4d89a7660;  1 drivers
v000001c4d88d1540_0 .net *"_ivl_0", 0 0, L_000001c4d8aa6f80;  1 drivers
v000001c4d88d0640_0 .net *"_ivl_10", 0 0, L_000001c4d8aa62d0;  1 drivers
v000001c4d88d0d20_0 .net *"_ivl_14", 0 0, L_000001c4d8aa6c70;  1 drivers
v000001c4d88d0a00_0 .net *"_ivl_2", 0 0, L_000001c4d8aa61f0;  1 drivers
v000001c4d88d0dc0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa6490;  1 drivers
v000001c4d88d06e0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa5f50;  1 drivers
v000001c4d88d2760_0 .net *"_ivl_8", 0 0, L_000001c4d8aa6180;  1 drivers
S_000001c4d88ebff0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4710 .param/l "i" 0 5 168, +C4<01110>;
S_000001c4d88ec630 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88ebff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa7300 .functor NOT 1, L_000001c4d89a7840, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa6260 .functor AND 1, L_000001c4d8aa7300, L_000001c4d89a78e0, C4<1>, C4<1>;
L_000001c4d8aa7140 .functor NOT 1, L_000001c4d89a7840, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa6340 .functor AND 1, L_000001c4d8aa7140, L_000001c4d89a7980, C4<1>, C4<1>;
L_000001c4d8aa63b0 .functor OR 1, L_000001c4d8aa6260, L_000001c4d8aa6340, C4<0>, C4<0>;
L_000001c4d8aa6420 .functor AND 1, L_000001c4d89a78e0, L_000001c4d89a7980, C4<1>, C4<1>;
L_000001c4d8aa6500 .functor OR 1, L_000001c4d8aa63b0, L_000001c4d8aa6420, C4<0>, C4<0>;
L_000001c4d8aa6570 .functor XOR 1, L_000001c4d89a7840, L_000001c4d89a78e0, C4<0>, C4<0>;
L_000001c4d8aa7220 .functor XOR 1, L_000001c4d8aa6570, L_000001c4d89a7980, C4<0>, C4<0>;
v000001c4d88d1f40_0 .net "Debe", 0 0, L_000001c4d8aa6500;  1 drivers
v000001c4d88d1180_0 .net "Din", 0 0, L_000001c4d89a7980;  1 drivers
v000001c4d88d0f00_0 .net "Dout", 0 0, L_000001c4d8aa7220;  1 drivers
v000001c4d88d1220_0 .net "Ri", 0 0, L_000001c4d89a78e0;  1 drivers
v000001c4d88d0fa0_0 .net "Si", 0 0, L_000001c4d89a7840;  1 drivers
v000001c4d88d26c0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa7300;  1 drivers
v000001c4d88d10e0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa6420;  1 drivers
v000001c4d88d19a0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa6570;  1 drivers
v000001c4d88d12c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa6260;  1 drivers
v000001c4d88d1fe0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa7140;  1 drivers
v000001c4d88d15e0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa6340;  1 drivers
v000001c4d88d1a40_0 .net *"_ivl_8", 0 0, L_000001c4d8aa63b0;  1 drivers
S_000001c4d88ec7c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88ebff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa65e0 .functor NOT 1, L_000001c4d8ab5e30, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa67a0 .functor AND 1, L_000001c4d8aa65e0, L_000001c4d8ab59d0, C4<1>, C4<1>;
L_000001c4d8aa6810 .functor NOT 1, L_000001c4d8ab5e30, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa6ce0 .functor AND 1, L_000001c4d8aa6810, L_000001c4d8ab4670, C4<1>, C4<1>;
L_000001c4d8aa6880 .functor OR 1, L_000001c4d8aa67a0, L_000001c4d8aa6ce0, C4<0>, C4<0>;
L_000001c4d8aa68f0 .functor AND 1, L_000001c4d8ab59d0, L_000001c4d8ab4670, C4<1>, C4<1>;
L_000001c4d8aa6b90 .functor OR 1, L_000001c4d8aa6880, L_000001c4d8aa68f0, C4<0>, C4<0>;
L_000001c4d8aa6ab0 .functor XOR 1, L_000001c4d8ab5e30, L_000001c4d8ab59d0, C4<0>, C4<0>;
L_000001c4d8aa6b20 .functor XOR 1, L_000001c4d8aa6ab0, L_000001c4d8ab4670, C4<0>, C4<0>;
v000001c4d88d1d60_0 .net "Debe", 0 0, L_000001c4d8aa6b90;  1 drivers
v000001c4d88d00a0_0 .net "Din", 0 0, L_000001c4d8ab4670;  1 drivers
v000001c4d88d3840_0 .net "Dout", 0 0, L_000001c4d8aa6b20;  1 drivers
v000001c4d88d4420_0 .net "Ri", 0 0, L_000001c4d8ab59d0;  1 drivers
v000001c4d88d3de0_0 .net "Si", 0 0, L_000001c4d8ab5e30;  1 drivers
v000001c4d88d3160_0 .net *"_ivl_0", 0 0, L_000001c4d8aa65e0;  1 drivers
v000001c4d88d42e0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa68f0;  1 drivers
v000001c4d88d4ce0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa6ab0;  1 drivers
v000001c4d88d3ca0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa67a0;  1 drivers
v000001c4d88d4920_0 .net *"_ivl_4", 0 0, L_000001c4d8aa6810;  1 drivers
v000001c4d88d3340_0 .net *"_ivl_6", 0 0, L_000001c4d8aa6ce0;  1 drivers
v000001c4d88d4880_0 .net *"_ivl_8", 0 0, L_000001c4d8aa6880;  1 drivers
S_000001c4d88ec180 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4d50 .param/l "i" 0 5 168, +C4<01111>;
S_000001c4d88ebcd0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88ec180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa8870 .functor NOT 1, L_000001c4d8ab5d90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8480 .functor AND 1, L_000001c4d8aa8870, L_000001c4d8ab4030, C4<1>, C4<1>;
L_000001c4d8aa85d0 .functor NOT 1, L_000001c4d8ab5d90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa82c0 .functor AND 1, L_000001c4d8aa85d0, L_000001c4d8ab4b70, C4<1>, C4<1>;
L_000001c4d8aa8640 .functor OR 1, L_000001c4d8aa8480, L_000001c4d8aa82c0, C4<0>, C4<0>;
L_000001c4d8aa7990 .functor AND 1, L_000001c4d8ab4030, L_000001c4d8ab4b70, C4<1>, C4<1>;
L_000001c4d8aa7bc0 .functor OR 1, L_000001c4d8aa8640, L_000001c4d8aa7990, C4<0>, C4<0>;
L_000001c4d8aa8cd0 .functor XOR 1, L_000001c4d8ab5d90, L_000001c4d8ab4030, C4<0>, C4<0>;
L_000001c4d8aa7a70 .functor XOR 1, L_000001c4d8aa8cd0, L_000001c4d8ab4b70, C4<0>, C4<0>;
v000001c4d88d37a0_0 .net "Debe", 0 0, L_000001c4d8aa7bc0;  1 drivers
v000001c4d88d4380_0 .net "Din", 0 0, L_000001c4d8ab4b70;  1 drivers
v000001c4d88d4ba0_0 .net "Dout", 0 0, L_000001c4d8aa7a70;  1 drivers
v000001c4d88d3ac0_0 .net "Ri", 0 0, L_000001c4d8ab4030;  1 drivers
v000001c4d88d2940_0 .net "Si", 0 0, L_000001c4d8ab5d90;  1 drivers
v000001c4d88d3a20_0 .net *"_ivl_0", 0 0, L_000001c4d8aa8870;  1 drivers
v000001c4d88d41a0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa7990;  1 drivers
v000001c4d88d4600_0 .net *"_ivl_14", 0 0, L_000001c4d8aa8cd0;  1 drivers
v000001c4d88d4d80_0 .net *"_ivl_2", 0 0, L_000001c4d8aa8480;  1 drivers
v000001c4d88d3520_0 .net *"_ivl_4", 0 0, L_000001c4d8aa85d0;  1 drivers
v000001c4d88d3200_0 .net *"_ivl_6", 0 0, L_000001c4d8aa82c0;  1 drivers
v000001c4d88d4e20_0 .net *"_ivl_8", 0 0, L_000001c4d8aa8640;  1 drivers
S_000001c4d88ec950 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88ec180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa86b0 .functor NOT 1, L_000001c4d8ab4e90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8250 .functor AND 1, L_000001c4d8aa86b0, L_000001c4d8ab5f70, C4<1>, C4<1>;
L_000001c4d8aa8950 .functor NOT 1, L_000001c4d8ab4e90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8560 .functor AND 1, L_000001c4d8aa8950, L_000001c4d8ab3d10, C4<1>, C4<1>;
L_000001c4d8aa9210 .functor OR 1, L_000001c4d8aa8250, L_000001c4d8aa8560, C4<0>, C4<0>;
L_000001c4d8aa8330 .functor AND 1, L_000001c4d8ab5f70, L_000001c4d8ab3d10, C4<1>, C4<1>;
L_000001c4d8aa7840 .functor OR 1, L_000001c4d8aa9210, L_000001c4d8aa8330, C4<0>, C4<0>;
L_000001c4d8aa7df0 .functor XOR 1, L_000001c4d8ab4e90, L_000001c4d8ab5f70, C4<0>, C4<0>;
L_000001c4d8aa8aa0 .functor XOR 1, L_000001c4d8aa7df0, L_000001c4d8ab3d10, C4<0>, C4<0>;
v000001c4d88d3700_0 .net "Debe", 0 0, L_000001c4d8aa7840;  1 drivers
v000001c4d88d3980_0 .net "Din", 0 0, L_000001c4d8ab3d10;  1 drivers
v000001c4d88d2bc0_0 .net "Dout", 0 0, L_000001c4d8aa8aa0;  1 drivers
v000001c4d88d3b60_0 .net "Ri", 0 0, L_000001c4d8ab5f70;  1 drivers
v000001c4d88d49c0_0 .net "Si", 0 0, L_000001c4d8ab4e90;  1 drivers
v000001c4d88d3e80_0 .net *"_ivl_0", 0 0, L_000001c4d8aa86b0;  1 drivers
v000001c4d88d29e0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa8330;  1 drivers
v000001c4d88d3c00_0 .net *"_ivl_14", 0 0, L_000001c4d8aa7df0;  1 drivers
v000001c4d88d44c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa8250;  1 drivers
v000001c4d88d3d40_0 .net *"_ivl_4", 0 0, L_000001c4d8aa8950;  1 drivers
v000001c4d88d2b20_0 .net *"_ivl_6", 0 0, L_000001c4d8aa8560;  1 drivers
v000001c4d88d3f20_0 .net *"_ivl_8", 0 0, L_000001c4d8aa9210;  1 drivers
S_000001c4d88eb690 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4d90 .param/l "i" 0 5 168, +C4<010000>;
S_000001c4d88eb500 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88eb690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa83a0 .functor NOT 1, L_000001c4d8ab61f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8800 .functor AND 1, L_000001c4d8aa83a0, L_000001c4d8ab6150, C4<1>, C4<1>;
L_000001c4d8aa7fb0 .functor NOT 1, L_000001c4d8ab61f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa7ed0 .functor AND 1, L_000001c4d8aa7fb0, L_000001c4d8ab4210, C4<1>, C4<1>;
L_000001c4d8aa7c30 .functor OR 1, L_000001c4d8aa8800, L_000001c4d8aa7ed0, C4<0>, C4<0>;
L_000001c4d8aa8fe0 .functor AND 1, L_000001c4d8ab6150, L_000001c4d8ab4210, C4<1>, C4<1>;
L_000001c4d8aa8410 .functor OR 1, L_000001c4d8aa7c30, L_000001c4d8aa8fe0, C4<0>, C4<0>;
L_000001c4d8aa8e90 .functor XOR 1, L_000001c4d8ab61f0, L_000001c4d8ab6150, C4<0>, C4<0>;
L_000001c4d8aa7ae0 .functor XOR 1, L_000001c4d8aa8e90, L_000001c4d8ab4210, C4<0>, C4<0>;
v000001c4d88d3fc0_0 .net "Debe", 0 0, L_000001c4d8aa8410;  1 drivers
v000001c4d88d30c0_0 .net "Din", 0 0, L_000001c4d8ab4210;  1 drivers
v000001c4d88d28a0_0 .net "Dout", 0 0, L_000001c4d8aa7ae0;  1 drivers
v000001c4d88d2f80_0 .net "Ri", 0 0, L_000001c4d8ab6150;  1 drivers
v000001c4d88d2a80_0 .net "Si", 0 0, L_000001c4d8ab61f0;  1 drivers
v000001c4d88d4c40_0 .net *"_ivl_0", 0 0, L_000001c4d8aa83a0;  1 drivers
v000001c4d88d38e0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa8fe0;  1 drivers
v000001c4d88d2ee0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa8e90;  1 drivers
v000001c4d88d4060_0 .net *"_ivl_2", 0 0, L_000001c4d8aa8800;  1 drivers
v000001c4d88d4ec0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa7fb0;  1 drivers
v000001c4d88d4560_0 .net *"_ivl_6", 0 0, L_000001c4d8aa7ed0;  1 drivers
v000001c4d88d4100_0 .net *"_ivl_8", 0 0, L_000001c4d8aa7c30;  1 drivers
S_000001c4d88ecc70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88eb690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa8790 .functor NOT 1, L_000001c4d8ab56b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8bf0 .functor AND 1, L_000001c4d8aa8790, L_000001c4d8ab52f0, C4<1>, C4<1>;
L_000001c4d8aa8020 .functor NOT 1, L_000001c4d8ab56b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa7a00 .functor AND 1, L_000001c4d8aa8020, L_000001c4d8ab6290, C4<1>, C4<1>;
L_000001c4d8aa8a30 .functor OR 1, L_000001c4d8aa8bf0, L_000001c4d8aa7a00, C4<0>, C4<0>;
L_000001c4d8aa8db0 .functor AND 1, L_000001c4d8ab52f0, L_000001c4d8ab6290, C4<1>, C4<1>;
L_000001c4d8aa8f00 .functor OR 1, L_000001c4d8aa8a30, L_000001c4d8aa8db0, C4<0>, C4<0>;
L_000001c4d8aa7b50 .functor XOR 1, L_000001c4d8ab56b0, L_000001c4d8ab52f0, C4<0>, C4<0>;
L_000001c4d8aa7920 .functor XOR 1, L_000001c4d8aa7b50, L_000001c4d8ab6290, C4<0>, C4<0>;
v000001c4d88d32a0_0 .net "Debe", 0 0, L_000001c4d8aa8f00;  1 drivers
v000001c4d88d4240_0 .net "Din", 0 0, L_000001c4d8ab6290;  1 drivers
v000001c4d88d2d00_0 .net "Dout", 0 0, L_000001c4d8aa7920;  1 drivers
v000001c4d88d46a0_0 .net "Ri", 0 0, L_000001c4d8ab52f0;  1 drivers
v000001c4d88d4740_0 .net "Si", 0 0, L_000001c4d8ab56b0;  1 drivers
v000001c4d88d33e0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa8790;  1 drivers
v000001c4d88d2c60_0 .net *"_ivl_10", 0 0, L_000001c4d8aa8db0;  1 drivers
v000001c4d88d3020_0 .net *"_ivl_14", 0 0, L_000001c4d8aa7b50;  1 drivers
v000001c4d88d3480_0 .net *"_ivl_2", 0 0, L_000001c4d8aa8bf0;  1 drivers
v000001c4d88d2da0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa8020;  1 drivers
v000001c4d88d2e40_0 .net *"_ivl_6", 0 0, L_000001c4d8aa7a00;  1 drivers
v000001c4d88d35c0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa8a30;  1 drivers
S_000001c4d88ece00 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4ed0 .param/l "i" 0 5 168, +C4<010001>;
S_000001c4d88eb1e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88ece00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa7d10 .functor NOT 1, L_000001c4d8ab48f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa7ca0 .functor AND 1, L_000001c4d8aa7d10, L_000001c4d8ab4990, C4<1>, C4<1>;
L_000001c4d8aa90c0 .functor NOT 1, L_000001c4d8ab48f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa7d80 .functor AND 1, L_000001c4d8aa90c0, L_000001c4d8ab4c10, C4<1>, C4<1>;
L_000001c4d8aa8c60 .functor OR 1, L_000001c4d8aa7ca0, L_000001c4d8aa7d80, C4<0>, C4<0>;
L_000001c4d8aa7e60 .functor AND 1, L_000001c4d8ab4990, L_000001c4d8ab4c10, C4<1>, C4<1>;
L_000001c4d8aa7f40 .functor OR 1, L_000001c4d8aa8c60, L_000001c4d8aa7e60, C4<0>, C4<0>;
L_000001c4d8aa8f70 .functor XOR 1, L_000001c4d8ab48f0, L_000001c4d8ab4990, C4<0>, C4<0>;
L_000001c4d8aa89c0 .functor XOR 1, L_000001c4d8aa8f70, L_000001c4d8ab4c10, C4<0>, C4<0>;
v000001c4d88d47e0_0 .net "Debe", 0 0, L_000001c4d8aa7f40;  1 drivers
v000001c4d88d4a60_0 .net "Din", 0 0, L_000001c4d8ab4c10;  1 drivers
v000001c4d88d5000_0 .net "Dout", 0 0, L_000001c4d8aa89c0;  1 drivers
v000001c4d88d3660_0 .net "Ri", 0 0, L_000001c4d8ab4990;  1 drivers
v000001c4d88d4b00_0 .net "Si", 0 0, L_000001c4d8ab48f0;  1 drivers
v000001c4d88d4f60_0 .net *"_ivl_0", 0 0, L_000001c4d8aa7d10;  1 drivers
v000001c4d88d5b40_0 .net *"_ivl_10", 0 0, L_000001c4d8aa7e60;  1 drivers
v000001c4d88d56e0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa8f70;  1 drivers
v000001c4d88d73a0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa7ca0;  1 drivers
v000001c4d88d5320_0 .net *"_ivl_4", 0 0, L_000001c4d8aa90c0;  1 drivers
v000001c4d88d6680_0 .net *"_ivl_6", 0 0, L_000001c4d8aa7d80;  1 drivers
v000001c4d88d60e0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa8c60;  1 drivers
S_000001c4d88eb370 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88ece00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa9280 .functor NOT 1, L_000001c4d8ab40d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa92f0 .functor AND 1, L_000001c4d8aa9280, L_000001c4d8ab4850, C4<1>, C4<1>;
L_000001c4d8aa9050 .functor NOT 1, L_000001c4d8ab40d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8090 .functor AND 1, L_000001c4d8aa9050, L_000001c4d8ab5ed0, C4<1>, C4<1>;
L_000001c4d8aa93d0 .functor OR 1, L_000001c4d8aa92f0, L_000001c4d8aa8090, C4<0>, C4<0>;
L_000001c4d8aa8720 .functor AND 1, L_000001c4d8ab4850, L_000001c4d8ab5ed0, C4<1>, C4<1>;
L_000001c4d8aa84f0 .functor OR 1, L_000001c4d8aa93d0, L_000001c4d8aa8720, C4<0>, C4<0>;
L_000001c4d8aa8100 .functor XOR 1, L_000001c4d8ab40d0, L_000001c4d8ab4850, C4<0>, C4<0>;
L_000001c4d8aa8b10 .functor XOR 1, L_000001c4d8aa8100, L_000001c4d8ab5ed0, C4<0>, C4<0>;
v000001c4d88d6900_0 .net "Debe", 0 0, L_000001c4d8aa84f0;  1 drivers
v000001c4d88d6c20_0 .net "Din", 0 0, L_000001c4d8ab5ed0;  1 drivers
v000001c4d88d7580_0 .net "Dout", 0 0, L_000001c4d8aa8b10;  1 drivers
v000001c4d88d6180_0 .net "Ri", 0 0, L_000001c4d8ab4850;  1 drivers
v000001c4d88d6f40_0 .net "Si", 0 0, L_000001c4d8ab40d0;  1 drivers
v000001c4d88d5500_0 .net *"_ivl_0", 0 0, L_000001c4d8aa9280;  1 drivers
v000001c4d88d6ea0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa8720;  1 drivers
v000001c4d88d6860_0 .net *"_ivl_14", 0 0, L_000001c4d8aa8100;  1 drivers
v000001c4d88d6e00_0 .net *"_ivl_2", 0 0, L_000001c4d8aa92f0;  1 drivers
v000001c4d88d6ae0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa9050;  1 drivers
v000001c4d88d74e0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa8090;  1 drivers
v000001c4d88d64a0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa93d0;  1 drivers
S_000001c4d88eb820 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b4f50 .param/l "i" 0 5 168, +C4<010010>;
S_000001c4d88eb9b0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88eb820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa88e0 .functor NOT 1, L_000001c4d8ab3f90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8170 .functor AND 1, L_000001c4d8aa88e0, L_000001c4d8ab57f0, C4<1>, C4<1>;
L_000001c4d8aa78b0 .functor NOT 1, L_000001c4d8ab3f90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa8b80 .functor AND 1, L_000001c4d8aa78b0, L_000001c4d8ab4cb0, C4<1>, C4<1>;
L_000001c4d8aa8d40 .functor OR 1, L_000001c4d8aa8170, L_000001c4d8aa8b80, C4<0>, C4<0>;
L_000001c4d8aa9130 .functor AND 1, L_000001c4d8ab57f0, L_000001c4d8ab4cb0, C4<1>, C4<1>;
L_000001c4d8aa8e20 .functor OR 1, L_000001c4d8aa8d40, L_000001c4d8aa9130, C4<0>, C4<0>;
L_000001c4d8aa81e0 .functor XOR 1, L_000001c4d8ab3f90, L_000001c4d8ab57f0, C4<0>, C4<0>;
L_000001c4d8aa91a0 .functor XOR 1, L_000001c4d8aa81e0, L_000001c4d8ab4cb0, C4<0>, C4<0>;
v000001c4d88d5280_0 .net "Debe", 0 0, L_000001c4d8aa8e20;  1 drivers
v000001c4d88d5640_0 .net "Din", 0 0, L_000001c4d8ab4cb0;  1 drivers
v000001c4d88d5e60_0 .net "Dout", 0 0, L_000001c4d8aa91a0;  1 drivers
v000001c4d88d7620_0 .net "Ri", 0 0, L_000001c4d8ab57f0;  1 drivers
v000001c4d88d5fa0_0 .net "Si", 0 0, L_000001c4d8ab3f90;  1 drivers
v000001c4d88d6b80_0 .net *"_ivl_0", 0 0, L_000001c4d8aa88e0;  1 drivers
v000001c4d88d7440_0 .net *"_ivl_10", 0 0, L_000001c4d8aa9130;  1 drivers
v000001c4d88d62c0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa81e0;  1 drivers
v000001c4d88d53c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa8170;  1 drivers
v000001c4d88d5be0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa78b0;  1 drivers
v000001c4d88d5460_0 .net *"_ivl_6", 0 0, L_000001c4d8aa8b80;  1 drivers
v000001c4d88d6cc0_0 .net *"_ivl_8", 0 0, L_000001c4d8aa8d40;  1 drivers
S_000001c4d88ebe60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88eb820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa9360 .functor NOT 1, L_000001c4d8ab5750, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaa2b0 .functor AND 1, L_000001c4d8aa9360, L_000001c4d8ab4a30, C4<1>, C4<1>;
L_000001c4d8aaa6a0 .functor NOT 1, L_000001c4d8ab5750, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaa550 .functor AND 1, L_000001c4d8aaa6a0, L_000001c4d8ab5390, C4<1>, C4<1>;
L_000001c4d8aaab70 .functor OR 1, L_000001c4d8aaa2b0, L_000001c4d8aaa550, C4<0>, C4<0>;
L_000001c4d8aa9910 .functor AND 1, L_000001c4d8ab4a30, L_000001c4d8ab5390, C4<1>, C4<1>;
L_000001c4d8aaa8d0 .functor OR 1, L_000001c4d8aaab70, L_000001c4d8aa9910, C4<0>, C4<0>;
L_000001c4d8aaa320 .functor XOR 1, L_000001c4d8ab5750, L_000001c4d8ab4a30, C4<0>, C4<0>;
L_000001c4d8aaa160 .functor XOR 1, L_000001c4d8aaa320, L_000001c4d8ab5390, C4<0>, C4<0>;
v000001c4d88d5c80_0 .net "Debe", 0 0, L_000001c4d8aaa8d0;  1 drivers
v000001c4d88d7120_0 .net "Din", 0 0, L_000001c4d8ab5390;  1 drivers
v000001c4d88d69a0_0 .net "Dout", 0 0, L_000001c4d8aaa160;  1 drivers
v000001c4d88d6220_0 .net "Ri", 0 0, L_000001c4d8ab4a30;  1 drivers
v000001c4d88d5f00_0 .net "Si", 0 0, L_000001c4d8ab5750;  1 drivers
v000001c4d88d6360_0 .net *"_ivl_0", 0 0, L_000001c4d8aa9360;  1 drivers
v000001c4d88d55a0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa9910;  1 drivers
v000001c4d88d6400_0 .net *"_ivl_14", 0 0, L_000001c4d8aaa320;  1 drivers
v000001c4d88d6d60_0 .net *"_ivl_2", 0 0, L_000001c4d8aaa2b0;  1 drivers
v000001c4d88d6fe0_0 .net *"_ivl_4", 0 0, L_000001c4d8aaa6a0;  1 drivers
v000001c4d88d6720_0 .net *"_ivl_6", 0 0, L_000001c4d8aaa550;  1 drivers
v000001c4d88d6040_0 .net *"_ivl_8", 0 0, L_000001c4d8aaab70;  1 drivers
S_000001c4d88f6970 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b5d50 .param/l "i" 0 5 168, +C4<010011>;
S_000001c4d88f6c90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88f6970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa9980 .functor NOT 1, L_000001c4d8ab4170, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9f30 .functor AND 1, L_000001c4d8aa9980, L_000001c4d8ab5a70, C4<1>, C4<1>;
L_000001c4d8aa9590 .functor NOT 1, L_000001c4d8ab4170, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9bb0 .functor AND 1, L_000001c4d8aa9590, L_000001c4d8ab5cf0, C4<1>, C4<1>;
L_000001c4d8aa9e50 .functor OR 1, L_000001c4d8aa9f30, L_000001c4d8aa9bb0, C4<0>, C4<0>;
L_000001c4d8aa9d70 .functor AND 1, L_000001c4d8ab5a70, L_000001c4d8ab5cf0, C4<1>, C4<1>;
L_000001c4d8aaafd0 .functor OR 1, L_000001c4d8aa9e50, L_000001c4d8aa9d70, C4<0>, C4<0>;
L_000001c4d8aaab00 .functor XOR 1, L_000001c4d8ab4170, L_000001c4d8ab5a70, C4<0>, C4<0>;
L_000001c4d8aaaef0 .functor XOR 1, L_000001c4d8aaab00, L_000001c4d8ab5cf0, C4<0>, C4<0>;
v000001c4d88d5d20_0 .net "Debe", 0 0, L_000001c4d8aaafd0;  1 drivers
v000001c4d88d5780_0 .net "Din", 0 0, L_000001c4d8ab5cf0;  1 drivers
v000001c4d88d7080_0 .net "Dout", 0 0, L_000001c4d8aaaef0;  1 drivers
v000001c4d88d71c0_0 .net "Ri", 0 0, L_000001c4d8ab5a70;  1 drivers
v000001c4d88d5dc0_0 .net "Si", 0 0, L_000001c4d8ab4170;  1 drivers
v000001c4d88d5960_0 .net *"_ivl_0", 0 0, L_000001c4d8aa9980;  1 drivers
v000001c4d88d76c0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa9d70;  1 drivers
v000001c4d88d6540_0 .net *"_ivl_14", 0 0, L_000001c4d8aaab00;  1 drivers
v000001c4d88d7260_0 .net *"_ivl_2", 0 0, L_000001c4d8aa9f30;  1 drivers
v000001c4d88d65e0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa9590;  1 drivers
v000001c4d88d67c0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa9bb0;  1 drivers
v000001c4d88d6a40_0 .net *"_ivl_8", 0 0, L_000001c4d8aa9e50;  1 drivers
S_000001c4d88f6b00 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88f6970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aaa9b0 .functor NOT 1, L_000001c4d8ab3db0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaa390 .functor AND 1, L_000001c4d8aaa9b0, L_000001c4d8ab6010, C4<1>, C4<1>;
L_000001c4d8aa9440 .functor NOT 1, L_000001c4d8ab3db0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9c20 .functor AND 1, L_000001c4d8aa9440, L_000001c4d8ab60b0, C4<1>, C4<1>;
L_000001c4d8aaa7f0 .functor OR 1, L_000001c4d8aaa390, L_000001c4d8aa9c20, C4<0>, C4<0>;
L_000001c4d8aaae10 .functor AND 1, L_000001c4d8ab6010, L_000001c4d8ab60b0, C4<1>, C4<1>;
L_000001c4d8aa9b40 .functor OR 1, L_000001c4d8aaa7f0, L_000001c4d8aaae10, C4<0>, C4<0>;
L_000001c4d8aaa710 .functor XOR 1, L_000001c4d8ab3db0, L_000001c4d8ab6010, C4<0>, C4<0>;
L_000001c4d8aaa860 .functor XOR 1, L_000001c4d8aaa710, L_000001c4d8ab60b0, C4<0>, C4<0>;
v000001c4d88d7300_0 .net "Debe", 0 0, L_000001c4d8aa9b40;  1 drivers
v000001c4d88d7760_0 .net "Din", 0 0, L_000001c4d8ab60b0;  1 drivers
v000001c4d88d7800_0 .net "Dout", 0 0, L_000001c4d8aaa860;  1 drivers
v000001c4d88d50a0_0 .net "Ri", 0 0, L_000001c4d8ab6010;  1 drivers
v000001c4d88d5140_0 .net "Si", 0 0, L_000001c4d8ab3db0;  1 drivers
v000001c4d88d51e0_0 .net *"_ivl_0", 0 0, L_000001c4d8aaa9b0;  1 drivers
v000001c4d88d5820_0 .net *"_ivl_10", 0 0, L_000001c4d8aaae10;  1 drivers
v000001c4d88d58c0_0 .net *"_ivl_14", 0 0, L_000001c4d8aaa710;  1 drivers
v000001c4d88d5a00_0 .net *"_ivl_2", 0 0, L_000001c4d8aaa390;  1 drivers
v000001c4d88d5aa0_0 .net *"_ivl_4", 0 0, L_000001c4d8aa9440;  1 drivers
v000001c4d88d8e80_0 .net *"_ivl_6", 0 0, L_000001c4d8aa9c20;  1 drivers
v000001c4d88d7d00_0 .net *"_ivl_8", 0 0, L_000001c4d8aaa7f0;  1 drivers
S_000001c4d88f6650 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b5590 .param/l "i" 0 5 168, +C4<010100>;
S_000001c4d88f5070 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88f6650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aaa240 .functor NOT 1, L_000001c4d8ab5570, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa99f0 .functor AND 1, L_000001c4d8aaa240, L_000001c4d8ab5430, C4<1>, C4<1>;
L_000001c4d8aa9a60 .functor NOT 1, L_000001c4d8ab5570, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaacc0 .functor AND 1, L_000001c4d8aa9a60, L_000001c4d8ab6330, C4<1>, C4<1>;
L_000001c4d8aaa780 .functor OR 1, L_000001c4d8aa99f0, L_000001c4d8aaacc0, C4<0>, C4<0>;
L_000001c4d8aaa400 .functor AND 1, L_000001c4d8ab5430, L_000001c4d8ab6330, C4<1>, C4<1>;
L_000001c4d8aaa940 .functor OR 1, L_000001c4d8aaa780, L_000001c4d8aaa400, C4<0>, C4<0>;
L_000001c4d8aa9750 .functor XOR 1, L_000001c4d8ab5570, L_000001c4d8ab5430, C4<0>, C4<0>;
L_000001c4d8aa9670 .functor XOR 1, L_000001c4d8aa9750, L_000001c4d8ab6330, C4<0>, C4<0>;
v000001c4d88d7940_0 .net "Debe", 0 0, L_000001c4d8aaa940;  1 drivers
v000001c4d88d7da0_0 .net "Din", 0 0, L_000001c4d8ab6330;  1 drivers
v000001c4d88d82a0_0 .net "Dout", 0 0, L_000001c4d8aa9670;  1 drivers
v000001c4d88d83e0_0 .net "Ri", 0 0, L_000001c4d8ab5430;  1 drivers
v000001c4d88d9ba0_0 .net "Si", 0 0, L_000001c4d8ab5570;  1 drivers
v000001c4d88d92e0_0 .net *"_ivl_0", 0 0, L_000001c4d8aaa240;  1 drivers
v000001c4d88d8b60_0 .net *"_ivl_10", 0 0, L_000001c4d8aaa400;  1 drivers
v000001c4d88d79e0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa9750;  1 drivers
v000001c4d88d8660_0 .net *"_ivl_2", 0 0, L_000001c4d8aa99f0;  1 drivers
v000001c4d88d9600_0 .net *"_ivl_4", 0 0, L_000001c4d8aa9a60;  1 drivers
v000001c4d88d9a60_0 .net *"_ivl_6", 0 0, L_000001c4d8aaacc0;  1 drivers
v000001c4d88da000_0 .net *"_ivl_8", 0 0, L_000001c4d8aaa780;  1 drivers
S_000001c4d88f6e20 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88f6650;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aaada0 .functor NOT 1, L_000001c4d8ab4df0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaabe0 .functor AND 1, L_000001c4d8aaada0, L_000001c4d8ab4710, C4<1>, C4<1>;
L_000001c4d8aaad30 .functor NOT 1, L_000001c4d8ab4df0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9ec0 .functor AND 1, L_000001c4d8aaad30, L_000001c4d8ab5b10, C4<1>, C4<1>;
L_000001c4d8aaa470 .functor OR 1, L_000001c4d8aaabe0, L_000001c4d8aa9ec0, C4<0>, C4<0>;
L_000001c4d8aaaa20 .functor AND 1, L_000001c4d8ab4710, L_000001c4d8ab5b10, C4<1>, C4<1>;
L_000001c4d8aaaa90 .functor OR 1, L_000001c4d8aaa470, L_000001c4d8aaaa20, C4<0>, C4<0>;
L_000001c4d8aaac50 .functor XOR 1, L_000001c4d8ab4df0, L_000001c4d8ab4710, C4<0>, C4<0>;
L_000001c4d8aaa4e0 .functor XOR 1, L_000001c4d8aaac50, L_000001c4d8ab5b10, C4<0>, C4<0>;
v000001c4d88d7ee0_0 .net "Debe", 0 0, L_000001c4d8aaaa90;  1 drivers
v000001c4d88d9c40_0 .net "Din", 0 0, L_000001c4d8ab5b10;  1 drivers
v000001c4d88d7bc0_0 .net "Dout", 0 0, L_000001c4d8aaa4e0;  1 drivers
v000001c4d88d7c60_0 .net "Ri", 0 0, L_000001c4d8ab4710;  1 drivers
v000001c4d88d9ec0_0 .net "Si", 0 0, L_000001c4d8ab4df0;  1 drivers
v000001c4d88d9920_0 .net *"_ivl_0", 0 0, L_000001c4d8aaada0;  1 drivers
v000001c4d88d9740_0 .net *"_ivl_10", 0 0, L_000001c4d8aaaa20;  1 drivers
v000001c4d88d8de0_0 .net *"_ivl_14", 0 0, L_000001c4d8aaac50;  1 drivers
v000001c4d88d7f80_0 .net *"_ivl_2", 0 0, L_000001c4d8aaabe0;  1 drivers
v000001c4d88d9100_0 .net *"_ivl_4", 0 0, L_000001c4d8aaad30;  1 drivers
v000001c4d88d9420_0 .net *"_ivl_6", 0 0, L_000001c4d8aa9ec0;  1 drivers
v000001c4d88d9d80_0 .net *"_ivl_8", 0 0, L_000001c4d8aaa470;  1 drivers
S_000001c4d88f64c0 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b5290 .param/l "i" 0 5 168, +C4<010101>;
S_000001c4d88f5200 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88f64c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aaa1d0 .functor NOT 1, L_000001c4d8ab4ad0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9fa0 .functor AND 1, L_000001c4d8aaa1d0, L_000001c4d8ab5610, C4<1>, C4<1>;
L_000001c4d8aaa5c0 .functor NOT 1, L_000001c4d8ab4ad0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9c90 .functor AND 1, L_000001c4d8aaa5c0, L_000001c4d8ab63d0, C4<1>, C4<1>;
L_000001c4d8aaa630 .functor OR 1, L_000001c4d8aa9fa0, L_000001c4d8aa9c90, C4<0>, C4<0>;
L_000001c4d8aaae80 .functor AND 1, L_000001c4d8ab5610, L_000001c4d8ab63d0, C4<1>, C4<1>;
L_000001c4d8aa9520 .functor OR 1, L_000001c4d8aaa630, L_000001c4d8aaae80, C4<0>, C4<0>;
L_000001c4d8aa96e0 .functor XOR 1, L_000001c4d8ab4ad0, L_000001c4d8ab5610, C4<0>, C4<0>;
L_000001c4d8aaaf60 .functor XOR 1, L_000001c4d8aa96e0, L_000001c4d8ab63d0, C4<0>, C4<0>;
v000001c4d88d9380_0 .net "Debe", 0 0, L_000001c4d8aa9520;  1 drivers
v000001c4d88d9ce0_0 .net "Din", 0 0, L_000001c4d8ab63d0;  1 drivers
v000001c4d88d8ca0_0 .net "Dout", 0 0, L_000001c4d8aaaf60;  1 drivers
v000001c4d88d9060_0 .net "Ri", 0 0, L_000001c4d8ab5610;  1 drivers
v000001c4d88d8020_0 .net "Si", 0 0, L_000001c4d8ab4ad0;  1 drivers
v000001c4d88d9e20_0 .net *"_ivl_0", 0 0, L_000001c4d8aaa1d0;  1 drivers
v000001c4d88d8840_0 .net *"_ivl_10", 0 0, L_000001c4d8aaae80;  1 drivers
v000001c4d88d8ac0_0 .net *"_ivl_14", 0 0, L_000001c4d8aa96e0;  1 drivers
v000001c4d88d80c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aa9fa0;  1 drivers
v000001c4d88d7a80_0 .net *"_ivl_4", 0 0, L_000001c4d8aaa5c0;  1 drivers
v000001c4d88d7e40_0 .net *"_ivl_6", 0 0, L_000001c4d8aa9c90;  1 drivers
v000001c4d88d8700_0 .net *"_ivl_8", 0 0, L_000001c4d8aaa630;  1 drivers
S_000001c4d88f5390 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88f64c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aa94b0 .functor NOT 1, L_000001c4d8ab54d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9600 .functor AND 1, L_000001c4d8aa94b0, L_000001c4d8ab47b0, C4<1>, C4<1>;
L_000001c4d8aa97c0 .functor NOT 1, L_000001c4d8ab54d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa9830 .functor AND 1, L_000001c4d8aa97c0, L_000001c4d8ab3c70, C4<1>, C4<1>;
L_000001c4d8aa98a0 .functor OR 1, L_000001c4d8aa9600, L_000001c4d8aa9830, C4<0>, C4<0>;
L_000001c4d8aa9ad0 .functor AND 1, L_000001c4d8ab47b0, L_000001c4d8ab3c70, C4<1>, C4<1>;
L_000001c4d8aa9d00 .functor OR 1, L_000001c4d8aa98a0, L_000001c4d8aa9ad0, C4<0>, C4<0>;
L_000001c4d8aa9de0 .functor XOR 1, L_000001c4d8ab54d0, L_000001c4d8ab47b0, C4<0>, C4<0>;
L_000001c4d8aaa010 .functor XOR 1, L_000001c4d8aa9de0, L_000001c4d8ab3c70, C4<0>, C4<0>;
v000001c4d88d8c00_0 .net "Debe", 0 0, L_000001c4d8aa9d00;  1 drivers
v000001c4d88d8160_0 .net "Din", 0 0, L_000001c4d8ab3c70;  1 drivers
v000001c4d88d99c0_0 .net "Dout", 0 0, L_000001c4d8aaa010;  1 drivers
v000001c4d88d8200_0 .net "Ri", 0 0, L_000001c4d8ab47b0;  1 drivers
v000001c4d88d8a20_0 .net "Si", 0 0, L_000001c4d8ab54d0;  1 drivers
v000001c4d88d91a0_0 .net *"_ivl_0", 0 0, L_000001c4d8aa94b0;  1 drivers
v000001c4d88d96a0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa9ad0;  1 drivers
v000001c4d88d9f60_0 .net *"_ivl_14", 0 0, L_000001c4d8aa9de0;  1 drivers
v000001c4d88d8f20_0 .net *"_ivl_2", 0 0, L_000001c4d8aa9600;  1 drivers
v000001c4d88d8340_0 .net *"_ivl_4", 0 0, L_000001c4d8aa97c0;  1 drivers
v000001c4d88d78a0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa9830;  1 drivers
v000001c4d88d8480_0 .net *"_ivl_8", 0 0, L_000001c4d8aa98a0;  1 drivers
S_000001c4d88f61a0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000001c4d8877b30;
 .timescale -9 -12;
P_000001c4d87b55d0 .param/l "i" 0 5 168, +C4<010110>;
S_000001c4d88f5520 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d88f61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aaa080 .functor NOT 1, L_000001c4d8ab5890, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaa0f0 .functor AND 1, L_000001c4d8aaa080, L_000001c4d8ab42b0, C4<1>, C4<1>;
L_000001c4d8aab3c0 .functor NOT 1, L_000001c4d8ab5890, C4<0>, C4<0>, C4<0>;
L_000001c4d8aabf20 .functor AND 1, L_000001c4d8aab3c0, L_000001c4d8ab4d50, C4<1>, C4<1>;
L_000001c4d8aac4d0 .functor OR 1, L_000001c4d8aaa0f0, L_000001c4d8aabf20, C4<0>, C4<0>;
L_000001c4d8aacaf0 .functor AND 1, L_000001c4d8ab42b0, L_000001c4d8ab4d50, C4<1>, C4<1>;
L_000001c4d8aac690 .functor OR 1, L_000001c4d8aac4d0, L_000001c4d8aacaf0, C4<0>, C4<0>;
L_000001c4d8aaca10 .functor XOR 1, L_000001c4d8ab5890, L_000001c4d8ab42b0, C4<0>, C4<0>;
L_000001c4d8aabf90 .functor XOR 1, L_000001c4d8aaca10, L_000001c4d8ab4d50, C4<0>, C4<0>;
v000001c4d88d88e0_0 .net "Debe", 0 0, L_000001c4d8aac690;  1 drivers
v000001c4d88d7b20_0 .net "Din", 0 0, L_000001c4d8ab4d50;  1 drivers
v000001c4d88d9560_0 .net "Dout", 0 0, L_000001c4d8aabf90;  1 drivers
v000001c4d88d8fc0_0 .net "Ri", 0 0, L_000001c4d8ab42b0;  1 drivers
v000001c4d88d8520_0 .net "Si", 0 0, L_000001c4d8ab5890;  1 drivers
v000001c4d88d9240_0 .net *"_ivl_0", 0 0, L_000001c4d8aaa080;  1 drivers
v000001c4d88d8d40_0 .net *"_ivl_10", 0 0, L_000001c4d8aacaf0;  1 drivers
v000001c4d88d85c0_0 .net *"_ivl_14", 0 0, L_000001c4d8aaca10;  1 drivers
v000001c4d88d9b00_0 .net *"_ivl_2", 0 0, L_000001c4d8aaa0f0;  1 drivers
v000001c4d88d94c0_0 .net *"_ivl_4", 0 0, L_000001c4d8aab3c0;  1 drivers
v000001c4d88d87a0_0 .net *"_ivl_6", 0 0, L_000001c4d8aabf20;  1 drivers
v000001c4d88d8980_0 .net *"_ivl_8", 0 0, L_000001c4d8aac4d0;  1 drivers
S_000001c4d88f67e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d88f61a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aab190 .functor NOT 1, L_000001c4d8ab3e50, C4<0>, C4<0>, C4<0>;
L_000001c4d8aac150 .functor AND 1, L_000001c4d8aab190, L_000001c4d8ab5bb0, C4<1>, C4<1>;
L_000001c4d8aabd60 .functor NOT 1, L_000001c4d8ab3e50, C4<0>, C4<0>, C4<0>;
L_000001c4d8aabdd0 .functor AND 1, L_000001c4d8aabd60, L_000001c4d8ab3ef0, C4<1>, C4<1>;
L_000001c4d8aacb60 .functor OR 1, L_000001c4d8aac150, L_000001c4d8aabdd0, C4<0>, C4<0>;
L_000001c4d8aac000 .functor AND 1, L_000001c4d8ab5bb0, L_000001c4d8ab3ef0, C4<1>, C4<1>;
L_000001c4d8aac540 .functor OR 1, L_000001c4d8aacb60, L_000001c4d8aac000, C4<0>, C4<0>;
L_000001c4d8aacbd0 .functor XOR 1, L_000001c4d8ab3e50, L_000001c4d8ab5bb0, C4<0>, C4<0>;
L_000001c4d8aac7e0 .functor XOR 1, L_000001c4d8aacbd0, L_000001c4d8ab3ef0, C4<0>, C4<0>;
v000001c4d88d97e0_0 .net "Debe", 0 0, L_000001c4d8aac540;  1 drivers
v000001c4d88d9880_0 .net "Din", 0 0, L_000001c4d8ab3ef0;  1 drivers
v000001c4d88da780_0 .net "Dout", 0 0, L_000001c4d8aac7e0;  1 drivers
v000001c4d88da960_0 .net "Ri", 0 0, L_000001c4d8ab5bb0;  1 drivers
v000001c4d88dc3a0_0 .net "Si", 0 0, L_000001c4d8ab3e50;  1 drivers
v000001c4d88db040_0 .net *"_ivl_0", 0 0, L_000001c4d8aab190;  1 drivers
v000001c4d88da6e0_0 .net *"_ivl_10", 0 0, L_000001c4d8aac000;  1 drivers
v000001c4d88db720_0 .net *"_ivl_14", 0 0, L_000001c4d8aacbd0;  1 drivers
v000001c4d88daa00_0 .net *"_ivl_2", 0 0, L_000001c4d8aac150;  1 drivers
v000001c4d88dbae0_0 .net *"_ivl_4", 0 0, L_000001c4d8aabd60;  1 drivers
v000001c4d88db360_0 .net *"_ivl_6", 0 0, L_000001c4d8aabdd0;  1 drivers
v000001c4d88da1e0_0 .net *"_ivl_8", 0 0, L_000001c4d8aacb60;  1 drivers
S_000001c4d88f56b0 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_000001c4d8877b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c4d83134a0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c4d83134d8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c4d8313510 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001c4d8313548 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c4d8aadb20 .functor NOT 1, L_000001c4d8ab77d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aad960 .functor OR 1, L_000001c4d8ab7690, L_000001c4d8ab8770, C4<0>, C4<0>;
L_000001c4d8aacee0 .functor AND 1, L_000001c4d8ab6970, L_000001c4d8aad960, C4<1>, C4<1>;
v000001c4d88dc260_0 .net *"_ivl_11", 9 0, L_000001c4d8ab6c90;  1 drivers
v000001c4d88da820_0 .net *"_ivl_12", 23 0, L_000001c4d8ab7f50;  1 drivers
L_000001c4d8a16ec8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d88da3c0_0 .net *"_ivl_15", 13 0, L_000001c4d8a16ec8;  1 drivers
v000001c4d88db680_0 .net *"_ivl_17", 0 0, L_000001c4d8ab8770;  1 drivers
v000001c4d88dc800_0 .net *"_ivl_19", 0 0, L_000001c4d8aad960;  1 drivers
v000001c4d88da8c0_0 .net *"_ivl_21", 0 0, L_000001c4d8aacee0;  1 drivers
L_000001c4d8a16f10 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d88dbf40_0 .net/2u *"_ivl_22", 23 0, L_000001c4d8a16f10;  1 drivers
L_000001c4d8a16f58 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d88db5e0_0 .net/2u *"_ivl_24", 23 0, L_000001c4d8a16f58;  1 drivers
v000001c4d88daaa0_0 .net *"_ivl_26", 23 0, L_000001c4d8ab83b0;  1 drivers
v000001c4d88db900_0 .net *"_ivl_3", 3 0, L_000001c4d8ab6b50;  1 drivers
v000001c4d88dbc20_0 .net *"_ivl_33", 0 0, L_000001c4d8ab7910;  1 drivers
v000001c4d88dc580_0 .net *"_ivl_34", 7 0, L_000001c4d8ab7d70;  1 drivers
L_000001c4d8a16fa0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c4d88db180_0 .net *"_ivl_37", 6 0, L_000001c4d8a16fa0;  1 drivers
v000001c4d88dadc0_0 .net *"_ivl_7", 0 0, L_000001c4d8ab77d0;  1 drivers
v000001c4d88dba40_0 .net "boolean", 0 0, L_000001c4d8ab7690;  1 drivers
v000001c4d88dbea0_0 .net "exp", 7 0, L_000001c4d8ab6470;  alias, 1 drivers
v000001c4d88db860_0 .net "exp_round", 7 0, L_000001c4d8ab6d30;  alias, 1 drivers
v000001c4d88dab40_0 .net "guard", 0 0, L_000001c4d8ab6970;  1 drivers
v000001c4d88dbfe0_0 .net "is_even", 0 0, L_000001c4d8aadb20;  1 drivers
v000001c4d88dc1c0_0 .net "ms", 14 0, L_000001c4d8ab79b0;  1 drivers
v000001c4d88dc440_0 .net "ms_round", 22 0, L_000001c4d8ab6bf0;  alias, 1 drivers
v000001c4d88db7c0_0 .net "temp", 23 0, L_000001c4d8ab7870;  1 drivers
L_000001c4d8ab6970 .part L_000001c4d8ab79b0, 4, 1;
L_000001c4d8ab6b50 .part L_000001c4d8ab79b0, 0, 4;
L_000001c4d8ab7690 .reduce/or L_000001c4d8ab6b50;
L_000001c4d8ab77d0 .part L_000001c4d8ab79b0, 5, 1;
L_000001c4d8ab6c90 .part L_000001c4d8ab79b0, 5, 10;
L_000001c4d8ab7f50 .concat [ 10 14 0 0], L_000001c4d8ab6c90, L_000001c4d8a16ec8;
L_000001c4d8ab8770 .reduce/nor L_000001c4d8aadb20;
L_000001c4d8ab83b0 .functor MUXZ 24, L_000001c4d8a16f58, L_000001c4d8a16f10, L_000001c4d8aacee0, C4<>;
L_000001c4d8ab7870 .arith/sum 24, L_000001c4d8ab7f50, L_000001c4d8ab83b0;
L_000001c4d8ab6bf0 .part L_000001c4d8ab7870, 0, 23;
L_000001c4d8ab7910 .part L_000001c4d8ab7870, 23, 1;
L_000001c4d8ab7d70 .concat [ 1 7 0 0], L_000001c4d8ab7910, L_000001c4d8a16fa0;
L_000001c4d8ab6d30 .arith/sum 8, L_000001c4d8ab6470, L_000001c4d8ab7d70;
S_000001c4d88f5840 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_000001c4d8877b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c4d8313590 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c4d83135c8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c4d8313600 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c4d88df280_0 .net "Debe", 8 0, L_000001c4d8ab7a50;  1 drivers
v000001c4d88e0360_0 .net "F", 7 0, L_000001c4d8ab7190;  alias, 1 drivers
v000001c4d88df1e0_0 .net "R", 7 0, L_000001c4d8ab5250;  alias, 1 drivers
v000001c4d88df320_0 .net "S", 7 0, L_000001c4d89c0f20;  alias, 1 drivers
L_000001c4d8a16df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d88dfe60_0 .net/2u *"_ivl_60", 0 0, L_000001c4d8a16df0;  1 drivers
L_000001c4d8ab68d0 .part L_000001c4d89c0f20, 0, 1;
L_000001c4d8ab6e70 .part L_000001c4d8ab5250, 0, 1;
L_000001c4d8ab6fb0 .part L_000001c4d8ab7a50, 0, 1;
L_000001c4d8ab6ab0 .part L_000001c4d89c0f20, 1, 1;
L_000001c4d8ab6f10 .part L_000001c4d8ab5250, 1, 1;
L_000001c4d8ab6650 .part L_000001c4d8ab7a50, 1, 1;
L_000001c4d8ab8590 .part L_000001c4d89c0f20, 2, 1;
L_000001c4d8ab66f0 .part L_000001c4d8ab5250, 2, 1;
L_000001c4d8ab6a10 .part L_000001c4d8ab7a50, 2, 1;
L_000001c4d8ab6dd0 .part L_000001c4d89c0f20, 3, 1;
L_000001c4d8ab7050 .part L_000001c4d8ab5250, 3, 1;
L_000001c4d8ab8bd0 .part L_000001c4d8ab7a50, 3, 1;
L_000001c4d8ab7730 .part L_000001c4d89c0f20, 4, 1;
L_000001c4d8ab8950 .part L_000001c4d8ab5250, 4, 1;
L_000001c4d8ab65b0 .part L_000001c4d8ab7a50, 4, 1;
L_000001c4d8ab8a90 .part L_000001c4d89c0f20, 5, 1;
L_000001c4d8ab70f0 .part L_000001c4d8ab5250, 5, 1;
L_000001c4d8ab8270 .part L_000001c4d8ab7a50, 5, 1;
L_000001c4d8ab7370 .part L_000001c4d89c0f20, 6, 1;
L_000001c4d8ab84f0 .part L_000001c4d8ab5250, 6, 1;
L_000001c4d8ab7eb0 .part L_000001c4d8ab7a50, 6, 1;
L_000001c4d8ab7af0 .part L_000001c4d89c0f20, 7, 1;
L_000001c4d8ab89f0 .part L_000001c4d8ab5250, 7, 1;
L_000001c4d8ab7c30 .part L_000001c4d8ab7a50, 7, 1;
LS_000001c4d8ab7190_0_0 .concat8 [ 1 1 1 1], L_000001c4d8aac8c0, L_000001c4d8aab0b0, L_000001c4d8aabb30, L_000001c4d8aab900;
LS_000001c4d8ab7190_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aacc40, L_000001c4d8aad7a0, L_000001c4d8aae610, L_000001c4d8aad880;
L_000001c4d8ab7190 .concat8 [ 4 4 0 0], LS_000001c4d8ab7190_0_0, LS_000001c4d8ab7190_0_4;
LS_000001c4d8ab7a50_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a16df0, L_000001c4d8aac460, L_000001c4d8aab580, L_000001c4d8aab2e0;
LS_000001c4d8ab7a50_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aabba0, L_000001c4d8aad030, L_000001c4d8aad9d0, L_000001c4d8aae1b0;
LS_000001c4d8ab7a50_0_8 .concat8 [ 1 0 0 0], L_000001c4d8aad8f0;
L_000001c4d8ab7a50 .concat8 [ 4 4 1 0], LS_000001c4d8ab7a50_0_0, LS_000001c4d8ab7a50_0_4, LS_000001c4d8ab7a50_0_8;
S_000001c4d88f59d0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b5c50 .param/l "i" 0 5 28, +C4<00>;
S_000001c4d88f5b60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aac1c0 .functor NOT 1, L_000001c4d8ab68d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aac930 .functor AND 1, L_000001c4d8aac1c0, L_000001c4d8ab6e70, C4<1>, C4<1>;
L_000001c4d8aac5b0 .functor NOT 1, L_000001c4d8ab68d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aab510 .functor AND 1, L_000001c4d8aac5b0, L_000001c4d8ab6fb0, C4<1>, C4<1>;
L_000001c4d8aac620 .functor OR 1, L_000001c4d8aac930, L_000001c4d8aab510, C4<0>, C4<0>;
L_000001c4d8aac070 .functor AND 1, L_000001c4d8ab6e70, L_000001c4d8ab6fb0, C4<1>, C4<1>;
L_000001c4d8aac460 .functor OR 1, L_000001c4d8aac620, L_000001c4d8aac070, C4<0>, C4<0>;
L_000001c4d8aabcf0 .functor XOR 1, L_000001c4d8ab68d0, L_000001c4d8ab6e70, C4<0>, C4<0>;
L_000001c4d8aac8c0 .functor XOR 1, L_000001c4d8aabcf0, L_000001c4d8ab6fb0, C4<0>, C4<0>;
v000001c4d88dbb80_0 .net "Debe", 0 0, L_000001c4d8aac460;  1 drivers
v000001c4d88dc4e0_0 .net "Din", 0 0, L_000001c4d8ab6fb0;  1 drivers
v000001c4d88db2c0_0 .net "Dout", 0 0, L_000001c4d8aac8c0;  1 drivers
v000001c4d88db220_0 .net "Ri", 0 0, L_000001c4d8ab6e70;  1 drivers
v000001c4d88daf00_0 .net "Si", 0 0, L_000001c4d8ab68d0;  1 drivers
v000001c4d88db400_0 .net *"_ivl_0", 0 0, L_000001c4d8aac1c0;  1 drivers
v000001c4d88da460_0 .net *"_ivl_10", 0 0, L_000001c4d8aac070;  1 drivers
v000001c4d88db4a0_0 .net *"_ivl_14", 0 0, L_000001c4d8aabcf0;  1 drivers
v000001c4d88dbcc0_0 .net *"_ivl_2", 0 0, L_000001c4d8aac930;  1 drivers
v000001c4d88dbd60_0 .net *"_ivl_4", 0 0, L_000001c4d8aac5b0;  1 drivers
v000001c4d88db9a0_0 .net *"_ivl_6", 0 0, L_000001c4d8aab510;  1 drivers
v000001c4d88dafa0_0 .net *"_ivl_8", 0 0, L_000001c4d8aac620;  1 drivers
S_000001c4d88f6330 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b5e50 .param/l "i" 0 5 28, +C4<01>;
S_000001c4d88f5cf0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f6330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aac700 .functor NOT 1, L_000001c4d8ab6ab0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aab120 .functor AND 1, L_000001c4d8aac700, L_000001c4d8ab6f10, C4<1>, C4<1>;
L_000001c4d8aabeb0 .functor NOT 1, L_000001c4d8ab6ab0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aab040 .functor AND 1, L_000001c4d8aabeb0, L_000001c4d8ab6650, C4<1>, C4<1>;
L_000001c4d8aac770 .functor OR 1, L_000001c4d8aab120, L_000001c4d8aab040, C4<0>, C4<0>;
L_000001c4d8aab200 .functor AND 1, L_000001c4d8ab6f10, L_000001c4d8ab6650, C4<1>, C4<1>;
L_000001c4d8aab580 .functor OR 1, L_000001c4d8aac770, L_000001c4d8aab200, C4<0>, C4<0>;
L_000001c4d8aab4a0 .functor XOR 1, L_000001c4d8ab6ab0, L_000001c4d8ab6f10, C4<0>, C4<0>;
L_000001c4d8aab0b0 .functor XOR 1, L_000001c4d8aab4a0, L_000001c4d8ab6650, C4<0>, C4<0>;
v000001c4d88db540_0 .net "Debe", 0 0, L_000001c4d8aab580;  1 drivers
v000001c4d88dbe00_0 .net "Din", 0 0, L_000001c4d8ab6650;  1 drivers
v000001c4d88dc080_0 .net "Dout", 0 0, L_000001c4d8aab0b0;  1 drivers
v000001c4d88dc120_0 .net "Ri", 0 0, L_000001c4d8ab6f10;  1 drivers
v000001c4d88dc300_0 .net "Si", 0 0, L_000001c4d8ab6ab0;  1 drivers
v000001c4d88dc620_0 .net *"_ivl_0", 0 0, L_000001c4d8aac700;  1 drivers
v000001c4d88dabe0_0 .net *"_ivl_10", 0 0, L_000001c4d8aab200;  1 drivers
v000001c4d88da500_0 .net *"_ivl_14", 0 0, L_000001c4d8aab4a0;  1 drivers
v000001c4d88dc6c0_0 .net *"_ivl_2", 0 0, L_000001c4d8aab120;  1 drivers
v000001c4d88db0e0_0 .net *"_ivl_4", 0 0, L_000001c4d8aabeb0;  1 drivers
v000001c4d88dac80_0 .net *"_ivl_6", 0 0, L_000001c4d8aab040;  1 drivers
v000001c4d88dc760_0 .net *"_ivl_8", 0 0, L_000001c4d8aac770;  1 drivers
S_000001c4d88f5e80 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b5690 .param/l "i" 0 5 28, +C4<010>;
S_000001c4d88f6010 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f5e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aac0e0 .functor NOT 1, L_000001c4d8ab8590, C4<0>, C4<0>, C4<0>;
L_000001c4d8aac9a0 .functor AND 1, L_000001c4d8aac0e0, L_000001c4d8ab66f0, C4<1>, C4<1>;
L_000001c4d8aaca80 .functor NOT 1, L_000001c4d8ab8590, C4<0>, C4<0>, C4<0>;
L_000001c4d8aac310 .functor AND 1, L_000001c4d8aaca80, L_000001c4d8ab6a10, C4<1>, C4<1>;
L_000001c4d8aac230 .functor OR 1, L_000001c4d8aac9a0, L_000001c4d8aac310, C4<0>, C4<0>;
L_000001c4d8aab270 .functor AND 1, L_000001c4d8ab66f0, L_000001c4d8ab6a10, C4<1>, C4<1>;
L_000001c4d8aab2e0 .functor OR 1, L_000001c4d8aac230, L_000001c4d8aab270, C4<0>, C4<0>;
L_000001c4d8aab350 .functor XOR 1, L_000001c4d8ab8590, L_000001c4d8ab66f0, C4<0>, C4<0>;
L_000001c4d8aabb30 .functor XOR 1, L_000001c4d8aab350, L_000001c4d8ab6a10, C4<0>, C4<0>;
v000001c4d88da0a0_0 .net "Debe", 0 0, L_000001c4d8aab2e0;  1 drivers
v000001c4d88da140_0 .net "Din", 0 0, L_000001c4d8ab6a10;  1 drivers
v000001c4d88da280_0 .net "Dout", 0 0, L_000001c4d8aabb30;  1 drivers
v000001c4d88da320_0 .net "Ri", 0 0, L_000001c4d8ab66f0;  1 drivers
v000001c4d88da5a0_0 .net "Si", 0 0, L_000001c4d8ab8590;  1 drivers
v000001c4d88da640_0 .net *"_ivl_0", 0 0, L_000001c4d8aac0e0;  1 drivers
v000001c4d88dad20_0 .net *"_ivl_10", 0 0, L_000001c4d8aab270;  1 drivers
v000001c4d88dae60_0 .net *"_ivl_14", 0 0, L_000001c4d8aab350;  1 drivers
v000001c4d88de920_0 .net *"_ivl_2", 0 0, L_000001c4d8aac9a0;  1 drivers
v000001c4d88dcbc0_0 .net *"_ivl_4", 0 0, L_000001c4d8aaca80;  1 drivers
v000001c4d88df000_0 .net *"_ivl_6", 0 0, L_000001c4d8aac310;  1 drivers
v000001c4d88dd0c0_0 .net *"_ivl_8", 0 0, L_000001c4d8aac230;  1 drivers
S_000001c4d88f7210 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b56d0 .param/l "i" 0 5 28, +C4<011>;
S_000001c4d88f84d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f7210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aac3f0 .functor NOT 1, L_000001c4d8ab6dd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aab6d0 .functor AND 1, L_000001c4d8aac3f0, L_000001c4d8ab7050, C4<1>, C4<1>;
L_000001c4d8aab890 .functor NOT 1, L_000001c4d8ab6dd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aab5f0 .functor AND 1, L_000001c4d8aab890, L_000001c4d8ab8bd0, C4<1>, C4<1>;
L_000001c4d8aac2a0 .functor OR 1, L_000001c4d8aab6d0, L_000001c4d8aab5f0, C4<0>, C4<0>;
L_000001c4d8aac380 .functor AND 1, L_000001c4d8ab7050, L_000001c4d8ab8bd0, C4<1>, C4<1>;
L_000001c4d8aabba0 .functor OR 1, L_000001c4d8aac2a0, L_000001c4d8aac380, C4<0>, C4<0>;
L_000001c4d8aab740 .functor XOR 1, L_000001c4d8ab6dd0, L_000001c4d8ab7050, C4<0>, C4<0>;
L_000001c4d8aab900 .functor XOR 1, L_000001c4d8aab740, L_000001c4d8ab8bd0, C4<0>, C4<0>;
v000001c4d88ddb60_0 .net "Debe", 0 0, L_000001c4d8aabba0;  1 drivers
v000001c4d88de2e0_0 .net "Din", 0 0, L_000001c4d8ab8bd0;  1 drivers
v000001c4d88dd840_0 .net "Dout", 0 0, L_000001c4d8aab900;  1 drivers
v000001c4d88de420_0 .net "Ri", 0 0, L_000001c4d8ab7050;  1 drivers
v000001c4d88ddde0_0 .net "Si", 0 0, L_000001c4d8ab6dd0;  1 drivers
v000001c4d88dd160_0 .net *"_ivl_0", 0 0, L_000001c4d8aac3f0;  1 drivers
v000001c4d88de380_0 .net *"_ivl_10", 0 0, L_000001c4d8aac380;  1 drivers
v000001c4d88dece0_0 .net *"_ivl_14", 0 0, L_000001c4d8aab740;  1 drivers
v000001c4d88ddca0_0 .net *"_ivl_2", 0 0, L_000001c4d8aab6d0;  1 drivers
v000001c4d88de9c0_0 .net *"_ivl_4", 0 0, L_000001c4d8aab890;  1 drivers
v000001c4d88dd340_0 .net *"_ivl_6", 0 0, L_000001c4d8aab5f0;  1 drivers
v000001c4d88de880_0 .net *"_ivl_8", 0 0, L_000001c4d8aac2a0;  1 drivers
S_000001c4d88f8020 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b5790 .param/l "i" 0 5 28, +C4<0100>;
S_000001c4d88f7b70 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f8020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aab9e0 .functor NOT 1, L_000001c4d8ab7730, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaba50 .functor AND 1, L_000001c4d8aab9e0, L_000001c4d8ab8950, C4<1>, C4<1>;
L_000001c4d8aabc10 .functor NOT 1, L_000001c4d8ab7730, C4<0>, C4<0>, C4<0>;
L_000001c4d8aadea0 .functor AND 1, L_000001c4d8aabc10, L_000001c4d8ab65b0, C4<1>, C4<1>;
L_000001c4d8aae530 .functor OR 1, L_000001c4d8aaba50, L_000001c4d8aadea0, C4<0>, C4<0>;
L_000001c4d8aae140 .functor AND 1, L_000001c4d8ab8950, L_000001c4d8ab65b0, C4<1>, C4<1>;
L_000001c4d8aad030 .functor OR 1, L_000001c4d8aae530, L_000001c4d8aae140, C4<0>, C4<0>;
L_000001c4d8aaccb0 .functor XOR 1, L_000001c4d8ab7730, L_000001c4d8ab8950, C4<0>, C4<0>;
L_000001c4d8aacc40 .functor XOR 1, L_000001c4d8aaccb0, L_000001c4d8ab65b0, C4<0>, C4<0>;
v000001c4d88dd7a0_0 .net "Debe", 0 0, L_000001c4d8aad030;  1 drivers
v000001c4d88de4c0_0 .net "Din", 0 0, L_000001c4d8ab65b0;  1 drivers
v000001c4d88deba0_0 .net "Dout", 0 0, L_000001c4d8aacc40;  1 drivers
v000001c4d88ddac0_0 .net "Ri", 0 0, L_000001c4d8ab8950;  1 drivers
v000001c4d88dc940_0 .net "Si", 0 0, L_000001c4d8ab7730;  1 drivers
v000001c4d88dda20_0 .net *"_ivl_0", 0 0, L_000001c4d8aab9e0;  1 drivers
v000001c4d88de1a0_0 .net *"_ivl_10", 0 0, L_000001c4d8aae140;  1 drivers
v000001c4d88de600_0 .net *"_ivl_14", 0 0, L_000001c4d8aaccb0;  1 drivers
v000001c4d88ded80_0 .net *"_ivl_2", 0 0, L_000001c4d8aaba50;  1 drivers
v000001c4d88dd520_0 .net *"_ivl_4", 0 0, L_000001c4d8aabc10;  1 drivers
v000001c4d88dd200_0 .net *"_ivl_6", 0 0, L_000001c4d8aadea0;  1 drivers
v000001c4d88dee20_0 .net *"_ivl_8", 0 0, L_000001c4d8aae530;  1 drivers
S_000001c4d88f8340 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b5fd0 .param/l "i" 0 5 28, +C4<0101>;
S_000001c4d88f8980 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f8340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aadc70 .functor NOT 1, L_000001c4d8ab8a90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aacd20 .functor AND 1, L_000001c4d8aadc70, L_000001c4d8ab70f0, C4<1>, C4<1>;
L_000001c4d8aad340 .functor NOT 1, L_000001c4d8ab8a90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aae4c0 .functor AND 1, L_000001c4d8aad340, L_000001c4d8ab8270, C4<1>, C4<1>;
L_000001c4d8aadf10 .functor OR 1, L_000001c4d8aacd20, L_000001c4d8aae4c0, C4<0>, C4<0>;
L_000001c4d8aacd90 .functor AND 1, L_000001c4d8ab70f0, L_000001c4d8ab8270, C4<1>, C4<1>;
L_000001c4d8aad9d0 .functor OR 1, L_000001c4d8aadf10, L_000001c4d8aacd90, C4<0>, C4<0>;
L_000001c4d8aae760 .functor XOR 1, L_000001c4d8ab8a90, L_000001c4d8ab70f0, C4<0>, C4<0>;
L_000001c4d8aad7a0 .functor XOR 1, L_000001c4d8aae760, L_000001c4d8ab8270, C4<0>, C4<0>;
v000001c4d88dd3e0_0 .net "Debe", 0 0, L_000001c4d8aad9d0;  1 drivers
v000001c4d88dea60_0 .net "Din", 0 0, L_000001c4d8ab8270;  1 drivers
v000001c4d88deec0_0 .net "Dout", 0 0, L_000001c4d8aad7a0;  1 drivers
v000001c4d88deb00_0 .net "Ri", 0 0, L_000001c4d8ab70f0;  1 drivers
v000001c4d88ddc00_0 .net "Si", 0 0, L_000001c4d8ab8a90;  1 drivers
v000001c4d88dca80_0 .net *"_ivl_0", 0 0, L_000001c4d8aadc70;  1 drivers
v000001c4d88dce40_0 .net *"_ivl_10", 0 0, L_000001c4d8aacd90;  1 drivers
v000001c4d88dd660_0 .net *"_ivl_14", 0 0, L_000001c4d8aae760;  1 drivers
v000001c4d88def60_0 .net *"_ivl_2", 0 0, L_000001c4d8aacd20;  1 drivers
v000001c4d88dc9e0_0 .net *"_ivl_4", 0 0, L_000001c4d8aad340;  1 drivers
v000001c4d88de060_0 .net *"_ivl_6", 0 0, L_000001c4d8aae4c0;  1 drivers
v000001c4d88dd8e0_0 .net *"_ivl_8", 0 0, L_000001c4d8aadf10;  1 drivers
S_000001c4d88f8660 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b5890 .param/l "i" 0 5 28, +C4<0110>;
S_000001c4d88f73a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f8660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aae680 .functor NOT 1, L_000001c4d8ab7370, C4<0>, C4<0>, C4<0>;
L_000001c4d8aace70 .functor AND 1, L_000001c4d8aae680, L_000001c4d8ab84f0, C4<1>, C4<1>;
L_000001c4d8aadff0 .functor NOT 1, L_000001c4d8ab7370, C4<0>, C4<0>, C4<0>;
L_000001c4d8aad810 .functor AND 1, L_000001c4d8aadff0, L_000001c4d8ab7eb0, C4<1>, C4<1>;
L_000001c4d8aace00 .functor OR 1, L_000001c4d8aace70, L_000001c4d8aad810, C4<0>, C4<0>;
L_000001c4d8aade30 .functor AND 1, L_000001c4d8ab84f0, L_000001c4d8ab7eb0, C4<1>, C4<1>;
L_000001c4d8aae1b0 .functor OR 1, L_000001c4d8aace00, L_000001c4d8aade30, C4<0>, C4<0>;
L_000001c4d8aae300 .functor XOR 1, L_000001c4d8ab7370, L_000001c4d8ab84f0, C4<0>, C4<0>;
L_000001c4d8aae610 .functor XOR 1, L_000001c4d8aae300, L_000001c4d8ab7eb0, C4<0>, C4<0>;
v000001c4d88dd980_0 .net "Debe", 0 0, L_000001c4d8aae1b0;  1 drivers
v000001c4d88dec40_0 .net "Din", 0 0, L_000001c4d8ab7eb0;  1 drivers
v000001c4d88ddd40_0 .net "Dout", 0 0, L_000001c4d8aae610;  1 drivers
v000001c4d88dde80_0 .net "Ri", 0 0, L_000001c4d8ab84f0;  1 drivers
v000001c4d88dc8a0_0 .net "Si", 0 0, L_000001c4d8ab7370;  1 drivers
v000001c4d88ddf20_0 .net *"_ivl_0", 0 0, L_000001c4d8aae680;  1 drivers
v000001c4d88ddfc0_0 .net *"_ivl_10", 0 0, L_000001c4d8aade30;  1 drivers
v000001c4d88de100_0 .net *"_ivl_14", 0 0, L_000001c4d8aae300;  1 drivers
v000001c4d88dcb20_0 .net *"_ivl_2", 0 0, L_000001c4d8aace70;  1 drivers
v000001c4d88de240_0 .net *"_ivl_4", 0 0, L_000001c4d8aadff0;  1 drivers
v000001c4d88de560_0 .net *"_ivl_6", 0 0, L_000001c4d8aad810;  1 drivers
v000001c4d88de6a0_0 .net *"_ivl_8", 0 0, L_000001c4d8aace00;  1 drivers
S_000001c4d88f87f0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c4d88f5840;
 .timescale -9 -12;
P_000001c4d87b58d0 .param/l "i" 0 5 28, +C4<0111>;
S_000001c4d88f7530 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d88f87f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aae370 .functor NOT 1, L_000001c4d8ab7af0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aae6f0 .functor AND 1, L_000001c4d8aae370, L_000001c4d8ab89f0, C4<1>, C4<1>;
L_000001c4d8aad6c0 .functor NOT 1, L_000001c4d8ab7af0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aae3e0 .functor AND 1, L_000001c4d8aad6c0, L_000001c4d8ab7c30, C4<1>, C4<1>;
L_000001c4d8aad0a0 .functor OR 1, L_000001c4d8aae6f0, L_000001c4d8aae3e0, C4<0>, C4<0>;
L_000001c4d8aad730 .functor AND 1, L_000001c4d8ab89f0, L_000001c4d8ab7c30, C4<1>, C4<1>;
L_000001c4d8aad8f0 .functor OR 1, L_000001c4d8aad0a0, L_000001c4d8aad730, C4<0>, C4<0>;
L_000001c4d8aad110 .functor XOR 1, L_000001c4d8ab7af0, L_000001c4d8ab89f0, C4<0>, C4<0>;
L_000001c4d8aad880 .functor XOR 1, L_000001c4d8aad110, L_000001c4d8ab7c30, C4<0>, C4<0>;
v000001c4d88dcee0_0 .net "Debe", 0 0, L_000001c4d8aad8f0;  1 drivers
v000001c4d88dcc60_0 .net "Din", 0 0, L_000001c4d8ab7c30;  1 drivers
v000001c4d88dd020_0 .net "Dout", 0 0, L_000001c4d8aad880;  1 drivers
v000001c4d88dcd00_0 .net "Ri", 0 0, L_000001c4d8ab89f0;  1 drivers
v000001c4d88de740_0 .net "Si", 0 0, L_000001c4d8ab7af0;  1 drivers
v000001c4d88de7e0_0 .net *"_ivl_0", 0 0, L_000001c4d8aae370;  1 drivers
v000001c4d88dcda0_0 .net *"_ivl_10", 0 0, L_000001c4d8aad730;  1 drivers
v000001c4d88dcf80_0 .net *"_ivl_14", 0 0, L_000001c4d8aad110;  1 drivers
v000001c4d88dd2a0_0 .net *"_ivl_2", 0 0, L_000001c4d8aae6f0;  1 drivers
v000001c4d88dd480_0 .net *"_ivl_4", 0 0, L_000001c4d8aad6c0;  1 drivers
v000001c4d88dd5c0_0 .net *"_ivl_6", 0 0, L_000001c4d8aae3e0;  1 drivers
v000001c4d88dd700_0 .net *"_ivl_8", 0 0, L_000001c4d8aad0a0;  1 drivers
S_000001c4d88f81b0 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_000001c4d88748c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001c4d8877d70 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000001c4d8877da8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000001c4d8877de0 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000001c4d8a722c0 .functor BUFZ 23, L_000001c4d89a59a0, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c4d8a71990 .functor BUFZ 8, L_000001c4d89a4c80, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c4d88cc680_0 .net "A", 24 0, L_000001c4d89a5360;  1 drivers
v000001c4d88cd120_0 .net "B", 24 0, L_000001c4d89a6620;  1 drivers
v000001c4d88cb780_0 .net "C", 25 0, L_000001c4d89a6c60;  1 drivers
v000001c4d88ccf40_0 .net "ExpIn", 7 0, L_000001c4d89c0f20;  alias, 1 drivers
v000001c4d88cb320_0 .net "ExpOut", 7 0, L_000001c4d8a71990;  alias, 1 drivers
v000001c4d88cc360_0 .net "F", 22 0, L_000001c4d8a722c0;  alias, 1 drivers
v000001c4d88cca40_0 .net "R", 23 0, L_000001c4d89c0d40;  alias, 1 drivers
v000001c4d88cb3c0_0 .net "S", 23 0, L_000001c4d89c00c0;  alias, 1 drivers
L_000001c4d8a16a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d88ccfe0_0 .net/2u *"_ivl_183", 0 0, L_000001c4d8a16a90;  1 drivers
v000001c4d88cbbe0_0 .net *"_ivl_188", 22 0, L_000001c4d89a66c0;  1 drivers
v000001c4d88cc9a0_0 .net *"_ivl_190", 0 0, L_000001c4d89a6d00;  1 drivers
v000001c4d88cd580_0 .net *"_ivl_192", 0 0, L_000001c4d89a4a00;  1 drivers
L_000001c4d8a16ad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4d88cc720_0 .net/2u *"_ivl_193", 1 0, L_000001c4d8a16ad8;  1 drivers
v000001c4d88cd1c0_0 .net *"_ivl_195", 27 0, L_000001c4d89a5860;  1 drivers
v000001c4d88cd440_0 .net *"_ivl_197", 30 0, L_000001c4d89a5e00;  1 drivers
L_000001c4d8a16b20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4d88cc7c0_0 .net *"_ivl_200", 2 0, L_000001c4d8a16b20;  1 drivers
v000001c4d88cd300_0 .net *"_ivl_202", 22 0, L_000001c4d89a6580;  1 drivers
v000001c4d88cd4e0_0 .net *"_ivl_204", 0 0, L_000001c4d89a57c0;  1 drivers
L_000001c4d8a16b68 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4d88cc040_0 .net/2u *"_ivl_205", 2 0, L_000001c4d8a16b68;  1 drivers
v000001c4d88cc2c0_0 .net *"_ivl_207", 27 0, L_000001c4d89a54a0;  1 drivers
v000001c4d88cb820_0 .net *"_ivl_209", 30 0, L_000001c4d89a4960;  1 drivers
L_000001c4d8a16bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4d88cd080_0 .net *"_ivl_212", 2 0, L_000001c4d8a16bb0;  1 drivers
L_000001c4d8a16bf8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c4d88cbf00_0 .net/2u *"_ivl_215", 7 0, L_000001c4d8a16bf8;  1 drivers
v000001c4d88cc900_0 .net *"_ivl_217", 7 0, L_000001c4d89a5540;  1 drivers
v000001c4d88cd620_0 .net "carry", 0 0, L_000001c4d89a5b80;  1 drivers
v000001c4d88cb0a0_0 .net "exp_for_round", 7 0, L_000001c4d89a5c20;  1 drivers
v000001c4d88cb140_0 .net "exp_rounded", 7 0, L_000001c4d89a4c80;  1 drivers
v000001c4d88cccc0_0 .net "frac_rounded", 22 0, L_000001c4d89a59a0;  1 drivers
v000001c4d88ccae0_0 .net "guard_R", 0 0, L_000001c4d89c1600;  alias, 1 drivers
v000001c4d88cb460_0 .net "guard_S", 0 0, L_000001c4d89c0e80;  alias, 1 drivers
v000001c4d88cb500_0 .net "ms_for_round", 30 0, L_000001c4d89a52c0;  1 drivers
v000001c4d88cb640_0 .net "sticky_for_round", 0 0, L_000001c4d8a75a50;  alias, 1 drivers
v000001c4d88ccb80_0 .net "sum_bits", 24 0, L_000001c4d89a5f40;  1 drivers
L_000001c4d89c0980 .part L_000001c4d89a5360, 0, 1;
L_000001c4d89a2160 .part L_000001c4d89a6620, 0, 1;
L_000001c4d89a41e0 .part L_000001c4d89a6c60, 0, 1;
L_000001c4d89a3600 .part L_000001c4d89a5360, 1, 1;
L_000001c4d89a2a20 .part L_000001c4d89a6620, 1, 1;
L_000001c4d89a3c40 .part L_000001c4d89a6c60, 1, 1;
L_000001c4d89a2b60 .part L_000001c4d89a5360, 2, 1;
L_000001c4d89a4820 .part L_000001c4d89a6620, 2, 1;
L_000001c4d89a23e0 .part L_000001c4d89a6c60, 2, 1;
L_000001c4d89a4500 .part L_000001c4d89a5360, 3, 1;
L_000001c4d89a36a0 .part L_000001c4d89a6620, 3, 1;
L_000001c4d89a3380 .part L_000001c4d89a6c60, 3, 1;
L_000001c4d89a3740 .part L_000001c4d89a5360, 4, 1;
L_000001c4d89a4780 .part L_000001c4d89a6620, 4, 1;
L_000001c4d89a3e20 .part L_000001c4d89a6c60, 4, 1;
L_000001c4d89a45a0 .part L_000001c4d89a5360, 5, 1;
L_000001c4d89a4640 .part L_000001c4d89a6620, 5, 1;
L_000001c4d89a31a0 .part L_000001c4d89a6c60, 5, 1;
L_000001c4d89a22a0 .part L_000001c4d89a5360, 6, 1;
L_000001c4d89a20c0 .part L_000001c4d89a6620, 6, 1;
L_000001c4d89a25c0 .part L_000001c4d89a6c60, 6, 1;
L_000001c4d89a46e0 .part L_000001c4d89a5360, 7, 1;
L_000001c4d89a3d80 .part L_000001c4d89a6620, 7, 1;
L_000001c4d89a3240 .part L_000001c4d89a6c60, 7, 1;
L_000001c4d89a3420 .part L_000001c4d89a5360, 8, 1;
L_000001c4d89a2f20 .part L_000001c4d89a6620, 8, 1;
L_000001c4d89a3560 .part L_000001c4d89a6c60, 8, 1;
L_000001c4d89a3ce0 .part L_000001c4d89a5360, 9, 1;
L_000001c4d89a2700 .part L_000001c4d89a6620, 9, 1;
L_000001c4d89a2d40 .part L_000001c4d89a6c60, 9, 1;
L_000001c4d89a34c0 .part L_000001c4d89a5360, 10, 1;
L_000001c4d89a4140 .part L_000001c4d89a6620, 10, 1;
L_000001c4d89a4280 .part L_000001c4d89a6c60, 10, 1;
L_000001c4d89a4320 .part L_000001c4d89a5360, 11, 1;
L_000001c4d89a43c0 .part L_000001c4d89a6620, 11, 1;
L_000001c4d89a39c0 .part L_000001c4d89a6c60, 11, 1;
L_000001c4d89a2200 .part L_000001c4d89a5360, 12, 1;
L_000001c4d89a4460 .part L_000001c4d89a6620, 12, 1;
L_000001c4d89a2340 .part L_000001c4d89a6c60, 12, 1;
L_000001c4d89a2480 .part L_000001c4d89a5360, 13, 1;
L_000001c4d89a37e0 .part L_000001c4d89a6620, 13, 1;
L_000001c4d89a2520 .part L_000001c4d89a6c60, 13, 1;
L_000001c4d89a2660 .part L_000001c4d89a5360, 14, 1;
L_000001c4d89a27a0 .part L_000001c4d89a6620, 14, 1;
L_000001c4d89a2840 .part L_000001c4d89a6c60, 14, 1;
L_000001c4d89a3880 .part L_000001c4d89a5360, 15, 1;
L_000001c4d89a28e0 .part L_000001c4d89a6620, 15, 1;
L_000001c4d89a2980 .part L_000001c4d89a6c60, 15, 1;
L_000001c4d89a32e0 .part L_000001c4d89a5360, 16, 1;
L_000001c4d89a3920 .part L_000001c4d89a6620, 16, 1;
L_000001c4d89a3ec0 .part L_000001c4d89a6c60, 16, 1;
L_000001c4d89a3a60 .part L_000001c4d89a5360, 17, 1;
L_000001c4d89a2ac0 .part L_000001c4d89a6620, 17, 1;
L_000001c4d89a3f60 .part L_000001c4d89a6c60, 17, 1;
L_000001c4d89a2c00 .part L_000001c4d89a5360, 18, 1;
L_000001c4d89a3b00 .part L_000001c4d89a6620, 18, 1;
L_000001c4d89a3ba0 .part L_000001c4d89a6c60, 18, 1;
L_000001c4d89a2ca0 .part L_000001c4d89a5360, 19, 1;
L_000001c4d89a2fc0 .part L_000001c4d89a6620, 19, 1;
L_000001c4d89a4000 .part L_000001c4d89a6c60, 19, 1;
L_000001c4d89a40a0 .part L_000001c4d89a5360, 20, 1;
L_000001c4d89a3060 .part L_000001c4d89a6620, 20, 1;
L_000001c4d89a2de0 .part L_000001c4d89a6c60, 20, 1;
L_000001c4d89a2e80 .part L_000001c4d89a5360, 21, 1;
L_000001c4d89a3100 .part L_000001c4d89a6620, 21, 1;
L_000001c4d89a6940 .part L_000001c4d89a6c60, 21, 1;
L_000001c4d89a5400 .part L_000001c4d89a5360, 22, 1;
L_000001c4d89a6da0 .part L_000001c4d89a6620, 22, 1;
L_000001c4d89a4be0 .part L_000001c4d89a6c60, 22, 1;
L_000001c4d89a5cc0 .part L_000001c4d89a5360, 23, 1;
L_000001c4d89a69e0 .part L_000001c4d89a6620, 23, 1;
L_000001c4d89a6a80 .part L_000001c4d89a6c60, 23, 1;
L_000001c4d89a6b20 .part L_000001c4d89a5360, 24, 1;
L_000001c4d89a6bc0 .part L_000001c4d89a6620, 24, 1;
L_000001c4d89a61c0 .part L_000001c4d89a6c60, 24, 1;
LS_000001c4d89a5f40_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a6f3f0, L_000001c4d8a6eac0, L_000001c4d8a6f230, L_000001c4d8a6f850;
LS_000001c4d89a5f40_0_4 .concat8 [ 1 1 1 1], L_000001c4d8a6e510, L_000001c4d8a6e350, L_000001c4d8a6f690, L_000001c4d8a6e0b0;
LS_000001c4d89a5f40_0_8 .concat8 [ 1 1 1 1], L_000001c4d8a6e740, L_000001c4d8a70c00, L_000001c4d8a713e0, L_000001c4d8a70e30;
LS_000001c4d89a5f40_0_12 .concat8 [ 1 1 1 1], L_000001c4d8a6fe70, L_000001c4d8a70810, L_000001c4d8a70ab0, L_000001c4d8a6fcb0;
LS_000001c4d89a5f40_0_16 .concat8 [ 1 1 1 1], L_000001c4d8a6fee0, L_000001c4d8a70260, L_000001c4d8a73210, L_000001c4d8a72bf0;
LS_000001c4d89a5f40_0_20 .concat8 [ 1 1 1 1], L_000001c4d8a72560, L_000001c4d8a723a0, L_000001c4d8a71a00, L_000001c4d8a73130;
LS_000001c4d89a5f40_0_24 .concat8 [ 1 0 0 0], L_000001c4d8a72b80;
LS_000001c4d89a5f40_1_0 .concat8 [ 4 4 4 4], LS_000001c4d89a5f40_0_0, LS_000001c4d89a5f40_0_4, LS_000001c4d89a5f40_0_8, LS_000001c4d89a5f40_0_12;
LS_000001c4d89a5f40_1_4 .concat8 [ 4 4 1 0], LS_000001c4d89a5f40_0_16, LS_000001c4d89a5f40_0_20, LS_000001c4d89a5f40_0_24;
L_000001c4d89a5f40 .concat8 [ 16 9 0 0], LS_000001c4d89a5f40_1_0, LS_000001c4d89a5f40_1_4;
L_000001c4d89a5360 .concat [ 1 24 0 0], L_000001c4d89c0e80, L_000001c4d89c00c0;
L_000001c4d89a6620 .concat [ 1 24 0 0], L_000001c4d89c1600, L_000001c4d89c0d40;
LS_000001c4d89a6c60_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a16a90, L_000001c4d8a6e4a0, L_000001c4d8a6e430, L_000001c4d8a6f9a0;
LS_000001c4d89a6c60_0_4 .concat8 [ 1 1 1 1], L_000001c4d8a6ef20, L_000001c4d8a6f310, L_000001c4d8a6f460, L_000001c4d8a6f5b0;
LS_000001c4d89a6c60_0_8 .concat8 [ 1 1 1 1], L_000001c4d8a6fbd0, L_000001c4d8a6e660, L_000001c4d8a71300, L_000001c4d8a71530;
LS_000001c4d89a6c60_0_12 .concat8 [ 1 1 1 1], L_000001c4d8a707a0, L_000001c4d8a70490, L_000001c4d8a70ea0, L_000001c4d8a70b90;
LS_000001c4d89a6c60_0_16 .concat8 [ 1 1 1 1], L_000001c4d8a70ce0, L_000001c4d8a6fd90, L_000001c4d8a70180, L_000001c4d8a70650;
LS_000001c4d89a6c60_0_20 .concat8 [ 1 1 1 1], L_000001c4d8a72e20, L_000001c4d8a73050, L_000001c4d8a71f40, L_000001c4d8a718b0;
LS_000001c4d89a6c60_0_24 .concat8 [ 1 1 0 0], L_000001c4d8a72870, L_000001c4d8a72410;
LS_000001c4d89a6c60_1_0 .concat8 [ 4 4 4 4], LS_000001c4d89a6c60_0_0, LS_000001c4d89a6c60_0_4, LS_000001c4d89a6c60_0_8, LS_000001c4d89a6c60_0_12;
LS_000001c4d89a6c60_1_4 .concat8 [ 4 4 2 0], LS_000001c4d89a6c60_0_16, LS_000001c4d89a6c60_0_20, LS_000001c4d89a6c60_0_24;
L_000001c4d89a6c60 .concat8 [ 16 10 0 0], LS_000001c4d89a6c60_1_0, LS_000001c4d89a6c60_1_4;
L_000001c4d89a5b80 .part L_000001c4d89a6c60, 25, 1;
L_000001c4d89a66c0 .part L_000001c4d89a5f40, 2, 23;
L_000001c4d89a6d00 .part L_000001c4d89a5f40, 1, 1;
L_000001c4d89a4a00 .part L_000001c4d89a5f40, 0, 1;
LS_000001c4d89a5860_0_0 .concat [ 1 2 1 1], L_000001c4d8a75a50, L_000001c4d8a16ad8, L_000001c4d89a4a00, L_000001c4d89a6d00;
LS_000001c4d89a5860_0_4 .concat [ 23 0 0 0], L_000001c4d89a66c0;
L_000001c4d89a5860 .concat [ 5 23 0 0], LS_000001c4d89a5860_0_0, LS_000001c4d89a5860_0_4;
L_000001c4d89a5e00 .concat [ 28 3 0 0], L_000001c4d89a5860, L_000001c4d8a16b20;
L_000001c4d89a6580 .part L_000001c4d89a5f40, 1, 23;
L_000001c4d89a57c0 .part L_000001c4d89a5f40, 0, 1;
L_000001c4d89a54a0 .concat [ 1 3 1 23], L_000001c4d8a75a50, L_000001c4d8a16b68, L_000001c4d89a57c0, L_000001c4d89a6580;
L_000001c4d89a4960 .concat [ 28 3 0 0], L_000001c4d89a54a0, L_000001c4d8a16bb0;
L_000001c4d89a52c0 .functor MUXZ 31, L_000001c4d89a4960, L_000001c4d89a5e00, L_000001c4d89a5b80, C4<>;
L_000001c4d89a5540 .arith/sum 8, L_000001c4d89c0f20, L_000001c4d8a16bf8;
L_000001c4d89a5c20 .functor MUXZ 8, L_000001c4d89c0f20, L_000001c4d89a5540, L_000001c4d89a5b80, C4<>;
L_000001c4d89a5fe0 .part L_000001c4d89a52c0, 0, 28;
S_000001c4d88f8b10 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b3b10 .param/l "i" 0 5 102, +C4<00>;
S_000001c4d88f8ca0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f8b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a75eb0 .functor AND 1, L_000001c4d89c0980, L_000001c4d89a2160, C4<1>, C4<1>;
L_000001c4d8a754a0 .functor AND 1, L_000001c4d89a2160, L_000001c4d89a41e0, C4<1>, C4<1>;
L_000001c4d8a757b0 .functor OR 1, L_000001c4d8a75eb0, L_000001c4d8a754a0, C4<0>, C4<0>;
L_000001c4d8a6f7e0 .functor AND 1, L_000001c4d89c0980, L_000001c4d89a41e0, C4<1>, C4<1>;
L_000001c4d8a6e4a0 .functor OR 1, L_000001c4d8a757b0, L_000001c4d8a6f7e0, C4<0>, C4<0>;
L_000001c4d8a6eba0 .functor XOR 1, L_000001c4d89c0980, L_000001c4d89a2160, C4<0>, C4<0>;
L_000001c4d8a6f3f0 .functor XOR 1, L_000001c4d8a6eba0, L_000001c4d89a41e0, C4<0>, C4<0>;
v000001c4d88dfa00_0 .net "Debe", 0 0, L_000001c4d8a6e4a0;  1 drivers
v000001c4d88e0540_0 .net "Din", 0 0, L_000001c4d89a41e0;  1 drivers
v000001c4d88e0cc0_0 .net "Dout", 0 0, L_000001c4d8a6f3f0;  1 drivers
v000001c4d88dfc80_0 .net "Ri", 0 0, L_000001c4d89a2160;  1 drivers
v000001c4d88e0d60_0 .net "Si", 0 0, L_000001c4d89c0980;  1 drivers
v000001c4d88dfdc0_0 .net *"_ivl_0", 0 0, L_000001c4d8a75eb0;  1 drivers
v000001c4d88dffa0_0 .net *"_ivl_10", 0 0, L_000001c4d8a6eba0;  1 drivers
v000001c4d88e00e0_0 .net *"_ivl_2", 0 0, L_000001c4d8a754a0;  1 drivers
v000001c4d88e0680_0 .net *"_ivl_4", 0 0, L_000001c4d8a757b0;  1 drivers
v000001c4d88e0720_0 .net *"_ivl_6", 0 0, L_000001c4d8a6f7e0;  1 drivers
S_000001c4d88f7e90 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b64d0 .param/l "i" 0 5 102, +C4<01>;
S_000001c4d88f76c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f7e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6f070 .functor AND 1, L_000001c4d89a3600, L_000001c4d89a2a20, C4<1>, C4<1>;
L_000001c4d8a6eb30 .functor AND 1, L_000001c4d89a2a20, L_000001c4d89a3c40, C4<1>, C4<1>;
L_000001c4d8a6ee40 .functor OR 1, L_000001c4d8a6f070, L_000001c4d8a6eb30, C4<0>, C4<0>;
L_000001c4d8a6e200 .functor AND 1, L_000001c4d89a3600, L_000001c4d89a3c40, C4<1>, C4<1>;
L_000001c4d8a6e430 .functor OR 1, L_000001c4d8a6ee40, L_000001c4d8a6e200, C4<0>, C4<0>;
L_000001c4d8a6f000 .functor XOR 1, L_000001c4d89a3600, L_000001c4d89a2a20, C4<0>, C4<0>;
L_000001c4d8a6eac0 .functor XOR 1, L_000001c4d8a6f000, L_000001c4d89a3c40, C4<0>, C4<0>;
v000001c4d88e07c0_0 .net "Debe", 0 0, L_000001c4d8a6e430;  1 drivers
v000001c4d88e0860_0 .net "Din", 0 0, L_000001c4d89a3c40;  1 drivers
v000001c4d88e0900_0 .net "Dout", 0 0, L_000001c4d8a6eac0;  1 drivers
v000001c4d88e0a40_0 .net "Ri", 0 0, L_000001c4d89a2a20;  1 drivers
v000001c4d88e2f20_0 .net "Si", 0 0, L_000001c4d89a3600;  1 drivers
v000001c4d88e2200_0 .net *"_ivl_0", 0 0, L_000001c4d8a6f070;  1 drivers
v000001c4d88e2340_0 .net *"_ivl_10", 0 0, L_000001c4d8a6f000;  1 drivers
v000001c4d88e19e0_0 .net *"_ivl_2", 0 0, L_000001c4d8a6eb30;  1 drivers
v000001c4d88e2700_0 .net *"_ivl_4", 0 0, L_000001c4d8a6ee40;  1 drivers
v000001c4d88e2660_0 .net *"_ivl_6", 0 0, L_000001c4d8a6e200;  1 drivers
S_000001c4d88f8e30 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6810 .param/l "i" 0 5 102, +C4<010>;
S_000001c4d88f7d00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f8e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6f1c0 .functor AND 1, L_000001c4d89a2b60, L_000001c4d89a4820, C4<1>, C4<1>;
L_000001c4d8a6ecf0 .functor AND 1, L_000001c4d89a4820, L_000001c4d89a23e0, C4<1>, C4<1>;
L_000001c4d8a6eeb0 .functor OR 1, L_000001c4d8a6f1c0, L_000001c4d8a6ecf0, C4<0>, C4<0>;
L_000001c4d8a6ec10 .functor AND 1, L_000001c4d89a2b60, L_000001c4d89a23e0, C4<1>, C4<1>;
L_000001c4d8a6f9a0 .functor OR 1, L_000001c4d8a6eeb0, L_000001c4d8a6ec10, C4<0>, C4<0>;
L_000001c4d8a6f0e0 .functor XOR 1, L_000001c4d89a2b60, L_000001c4d89a4820, C4<0>, C4<0>;
L_000001c4d8a6f230 .functor XOR 1, L_000001c4d8a6f0e0, L_000001c4d89a23e0, C4<0>, C4<0>;
v000001c4d88e3a60_0 .net "Debe", 0 0, L_000001c4d8a6f9a0;  1 drivers
v000001c4d88e2160_0 .net "Din", 0 0, L_000001c4d89a23e0;  1 drivers
v000001c4d88e3880_0 .net "Dout", 0 0, L_000001c4d8a6f230;  1 drivers
v000001c4d88e1b20_0 .net "Ri", 0 0, L_000001c4d89a4820;  1 drivers
v000001c4d88e1bc0_0 .net "Si", 0 0, L_000001c4d89a2b60;  1 drivers
v000001c4d88e4000_0 .net *"_ivl_0", 0 0, L_000001c4d8a6f1c0;  1 drivers
v000001c4d88e20c0_0 .net *"_ivl_10", 0 0, L_000001c4d8a6f0e0;  1 drivers
v000001c4d88e1f80_0 .net *"_ivl_2", 0 0, L_000001c4d8a6ecf0;  1 drivers
v000001c4d88e2840_0 .net *"_ivl_4", 0 0, L_000001c4d8a6eeb0;  1 drivers
v000001c4d88e1a80_0 .net *"_ivl_6", 0 0, L_000001c4d8a6ec10;  1 drivers
S_000001c4d88f7080 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6950 .param/l "i" 0 5 102, +C4<011>;
S_000001c4d88f7850 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f7080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6edd0 .functor AND 1, L_000001c4d89a4500, L_000001c4d89a36a0, C4<1>, C4<1>;
L_000001c4d8a6ec80 .functor AND 1, L_000001c4d89a36a0, L_000001c4d89a3380, C4<1>, C4<1>;
L_000001c4d8a6e820 .functor OR 1, L_000001c4d8a6edd0, L_000001c4d8a6ec80, C4<0>, C4<0>;
L_000001c4d8a6ed60 .functor AND 1, L_000001c4d89a4500, L_000001c4d89a3380, C4<1>, C4<1>;
L_000001c4d8a6ef20 .functor OR 1, L_000001c4d8a6e820, L_000001c4d8a6ed60, C4<0>, C4<0>;
L_000001c4d8a6fa10 .functor XOR 1, L_000001c4d89a4500, L_000001c4d89a36a0, C4<0>, C4<0>;
L_000001c4d8a6f850 .functor XOR 1, L_000001c4d8a6fa10, L_000001c4d89a3380, C4<0>, C4<0>;
v000001c4d88e3420_0 .net "Debe", 0 0, L_000001c4d8a6ef20;  1 drivers
v000001c4d88e3d80_0 .net "Din", 0 0, L_000001c4d89a3380;  1 drivers
v000001c4d88e2fc0_0 .net "Dout", 0 0, L_000001c4d8a6f850;  1 drivers
v000001c4d88e39c0_0 .net "Ri", 0 0, L_000001c4d89a36a0;  1 drivers
v000001c4d88e3ce0_0 .net "Si", 0 0, L_000001c4d89a4500;  1 drivers
v000001c4d88e2ca0_0 .net *"_ivl_0", 0 0, L_000001c4d8a6edd0;  1 drivers
v000001c4d88e3060_0 .net *"_ivl_10", 0 0, L_000001c4d8a6fa10;  1 drivers
v000001c4d88e2b60_0 .net *"_ivl_2", 0 0, L_000001c4d8a6ec80;  1 drivers
v000001c4d88e2e80_0 .net *"_ivl_4", 0 0, L_000001c4d8a6e820;  1 drivers
v000001c4d88e22a0_0 .net *"_ivl_6", 0 0, L_000001c4d8a6ed60;  1 drivers
S_000001c4d88f79e0 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6a90 .param/l "i" 0 5 102, +C4<0100>;
S_000001c4d88fa030 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f79e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6ef90 .functor AND 1, L_000001c4d89a3740, L_000001c4d89a4780, C4<1>, C4<1>;
L_000001c4d8a6f150 .functor AND 1, L_000001c4d89a4780, L_000001c4d89a3e20, C4<1>, C4<1>;
L_000001c4d8a6f2a0 .functor OR 1, L_000001c4d8a6ef90, L_000001c4d8a6f150, C4<0>, C4<0>;
L_000001c4d8a6e270 .functor AND 1, L_000001c4d89a3740, L_000001c4d89a3e20, C4<1>, C4<1>;
L_000001c4d8a6f310 .functor OR 1, L_000001c4d8a6f2a0, L_000001c4d8a6e270, C4<0>, C4<0>;
L_000001c4d8a6e190 .functor XOR 1, L_000001c4d89a3740, L_000001c4d89a4780, C4<0>, C4<0>;
L_000001c4d8a6e510 .functor XOR 1, L_000001c4d8a6e190, L_000001c4d89a3e20, C4<0>, C4<0>;
v000001c4d88e1c60_0 .net "Debe", 0 0, L_000001c4d8a6f310;  1 drivers
v000001c4d88e2c00_0 .net "Din", 0 0, L_000001c4d89a3e20;  1 drivers
v000001c4d88e34c0_0 .net "Dout", 0 0, L_000001c4d8a6e510;  1 drivers
v000001c4d88e3240_0 .net "Ri", 0 0, L_000001c4d89a4780;  1 drivers
v000001c4d88e1d00_0 .net "Si", 0 0, L_000001c4d89a3740;  1 drivers
v000001c4d88e2980_0 .net *"_ivl_0", 0 0, L_000001c4d8a6ef90;  1 drivers
v000001c4d88e32e0_0 .net *"_ivl_10", 0 0, L_000001c4d8a6e190;  1 drivers
v000001c4d88e3b00_0 .net *"_ivl_2", 0 0, L_000001c4d8a6f150;  1 drivers
v000001c4d88e27a0_0 .net *"_ivl_4", 0 0, L_000001c4d8a6f2a0;  1 drivers
v000001c4d88e3ba0_0 .net *"_ivl_6", 0 0, L_000001c4d8a6e270;  1 drivers
S_000001c4d88f9540 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b61d0 .param/l "i" 0 5 102, +C4<0101>;
S_000001c4d88f93b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f9540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6f380 .functor AND 1, L_000001c4d89a45a0, L_000001c4d89a4640, C4<1>, C4<1>;
L_000001c4d8a6e890 .functor AND 1, L_000001c4d89a4640, L_000001c4d89a31a0, C4<1>, C4<1>;
L_000001c4d8a6f770 .functor OR 1, L_000001c4d8a6f380, L_000001c4d8a6e890, C4<0>, C4<0>;
L_000001c4d8a6e2e0 .functor AND 1, L_000001c4d89a45a0, L_000001c4d89a31a0, C4<1>, C4<1>;
L_000001c4d8a6f460 .functor OR 1, L_000001c4d8a6f770, L_000001c4d8a6e2e0, C4<0>, C4<0>;
L_000001c4d8a6e900 .functor XOR 1, L_000001c4d89a45a0, L_000001c4d89a4640, C4<0>, C4<0>;
L_000001c4d8a6e350 .functor XOR 1, L_000001c4d8a6e900, L_000001c4d89a31a0, C4<0>, C4<0>;
v000001c4d88e2ac0_0 .net "Debe", 0 0, L_000001c4d8a6f460;  1 drivers
v000001c4d88e23e0_0 .net "Din", 0 0, L_000001c4d89a31a0;  1 drivers
v000001c4d88e18a0_0 .net "Dout", 0 0, L_000001c4d8a6e350;  1 drivers
v000001c4d88e2020_0 .net "Ri", 0 0, L_000001c4d89a4640;  1 drivers
v000001c4d88e1da0_0 .net "Si", 0 0, L_000001c4d89a45a0;  1 drivers
v000001c4d88e3c40_0 .net *"_ivl_0", 0 0, L_000001c4d8a6f380;  1 drivers
v000001c4d88e28e0_0 .net *"_ivl_10", 0 0, L_000001c4d8a6e900;  1 drivers
v000001c4d88e1ee0_0 .net *"_ivl_2", 0 0, L_000001c4d8a6e890;  1 drivers
v000001c4d88e3100_0 .net *"_ivl_4", 0 0, L_000001c4d8a6f770;  1 drivers
v000001c4d88e3e20_0 .net *"_ivl_6", 0 0, L_000001c4d8a6e2e0;  1 drivers
S_000001c4d88f9090 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6bd0 .param/l "i" 0 5 102, +C4<0110>;
S_000001c4d88fa800 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f9090;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6f4d0 .functor AND 1, L_000001c4d89a22a0, L_000001c4d89a20c0, C4<1>, C4<1>;
L_000001c4d8a6f930 .functor AND 1, L_000001c4d89a20c0, L_000001c4d89a25c0, C4<1>, C4<1>;
L_000001c4d8a6f540 .functor OR 1, L_000001c4d8a6f4d0, L_000001c4d8a6f930, C4<0>, C4<0>;
L_000001c4d8a6fa80 .functor AND 1, L_000001c4d89a22a0, L_000001c4d89a25c0, C4<1>, C4<1>;
L_000001c4d8a6f5b0 .functor OR 1, L_000001c4d8a6f540, L_000001c4d8a6fa80, C4<0>, C4<0>;
L_000001c4d8a6f620 .functor XOR 1, L_000001c4d89a22a0, L_000001c4d89a20c0, C4<0>, C4<0>;
L_000001c4d8a6f690 .functor XOR 1, L_000001c4d8a6f620, L_000001c4d89a25c0, C4<0>, C4<0>;
v000001c4d88e31a0_0 .net "Debe", 0 0, L_000001c4d8a6f5b0;  1 drivers
v000001c4d88e3ec0_0 .net "Din", 0 0, L_000001c4d89a25c0;  1 drivers
v000001c4d88e2a20_0 .net "Dout", 0 0, L_000001c4d8a6f690;  1 drivers
v000001c4d88e3f60_0 .net "Ri", 0 0, L_000001c4d89a20c0;  1 drivers
v000001c4d88e1e40_0 .net "Si", 0 0, L_000001c4d89a22a0;  1 drivers
v000001c4d88e2d40_0 .net *"_ivl_0", 0 0, L_000001c4d8a6f4d0;  1 drivers
v000001c4d88e2480_0 .net *"_ivl_10", 0 0, L_000001c4d8a6f620;  1 drivers
v000001c4d88e3920_0 .net *"_ivl_2", 0 0, L_000001c4d8a6f930;  1 drivers
v000001c4d88e2520_0 .net *"_ivl_4", 0 0, L_000001c4d8a6f540;  1 drivers
v000001c4d88e1940_0 .net *"_ivl_6", 0 0, L_000001c4d8a6fa80;  1 drivers
S_000001c4d88f9ea0 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6190 .param/l "i" 0 5 102, +C4<0111>;
S_000001c4d88f99f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f9ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6f700 .functor AND 1, L_000001c4d89a46e0, L_000001c4d89a3d80, C4<1>, C4<1>;
L_000001c4d8a6faf0 .functor AND 1, L_000001c4d89a3d80, L_000001c4d89a3240, C4<1>, C4<1>;
L_000001c4d8a6f8c0 .functor OR 1, L_000001c4d8a6f700, L_000001c4d8a6faf0, C4<0>, C4<0>;
L_000001c4d8a6fb60 .functor AND 1, L_000001c4d89a46e0, L_000001c4d89a3240, C4<1>, C4<1>;
L_000001c4d8a6fbd0 .functor OR 1, L_000001c4d8a6f8c0, L_000001c4d8a6fb60, C4<0>, C4<0>;
L_000001c4d8a6fc40 .functor XOR 1, L_000001c4d89a46e0, L_000001c4d89a3d80, C4<0>, C4<0>;
L_000001c4d8a6e0b0 .functor XOR 1, L_000001c4d8a6fc40, L_000001c4d89a3240, C4<0>, C4<0>;
v000001c4d88e25c0_0 .net "Debe", 0 0, L_000001c4d8a6fbd0;  1 drivers
v000001c4d88e2de0_0 .net "Din", 0 0, L_000001c4d89a3240;  1 drivers
v000001c4d88e3380_0 .net "Dout", 0 0, L_000001c4d8a6e0b0;  1 drivers
v000001c4d88e3560_0 .net "Ri", 0 0, L_000001c4d89a3d80;  1 drivers
v000001c4d88e36a0_0 .net "Si", 0 0, L_000001c4d89a46e0;  1 drivers
v000001c4d88e3600_0 .net *"_ivl_0", 0 0, L_000001c4d8a6f700;  1 drivers
v000001c4d88e3740_0 .net *"_ivl_10", 0 0, L_000001c4d8a6fc40;  1 drivers
v000001c4d88e37e0_0 .net *"_ivl_2", 0 0, L_000001c4d8a6faf0;  1 drivers
v000001c4d88e6120_0 .net *"_ivl_4", 0 0, L_000001c4d8a6f8c0;  1 drivers
v000001c4d88e54a0_0 .net *"_ivl_6", 0 0, L_000001c4d8a6fb60;  1 drivers
S_000001c4d88fa670 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6310 .param/l "i" 0 5 102, +C4<01000>;
S_000001c4d88f96d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fa670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6e3c0 .functor AND 1, L_000001c4d89a3420, L_000001c4d89a2f20, C4<1>, C4<1>;
L_000001c4d8a6e120 .functor AND 1, L_000001c4d89a2f20, L_000001c4d89a3560, C4<1>, C4<1>;
L_000001c4d8a6e580 .functor OR 1, L_000001c4d8a6e3c0, L_000001c4d8a6e120, C4<0>, C4<0>;
L_000001c4d8a6e5f0 .functor AND 1, L_000001c4d89a3420, L_000001c4d89a3560, C4<1>, C4<1>;
L_000001c4d8a6e660 .functor OR 1, L_000001c4d8a6e580, L_000001c4d8a6e5f0, C4<0>, C4<0>;
L_000001c4d8a6e6d0 .functor XOR 1, L_000001c4d89a3420, L_000001c4d89a2f20, C4<0>, C4<0>;
L_000001c4d8a6e740 .functor XOR 1, L_000001c4d8a6e6d0, L_000001c4d89a3560, C4<0>, C4<0>;
v000001c4d88e5b80_0 .net "Debe", 0 0, L_000001c4d8a6e660;  1 drivers
v000001c4d88e5ae0_0 .net "Din", 0 0, L_000001c4d89a3560;  1 drivers
v000001c4d88e5c20_0 .net "Dout", 0 0, L_000001c4d8a6e740;  1 drivers
v000001c4d88e5d60_0 .net "Ri", 0 0, L_000001c4d89a2f20;  1 drivers
v000001c4d88e5cc0_0 .net "Si", 0 0, L_000001c4d89a3420;  1 drivers
v000001c4d88e63a0_0 .net *"_ivl_0", 0 0, L_000001c4d8a6e3c0;  1 drivers
v000001c4d88e6440_0 .net *"_ivl_10", 0 0, L_000001c4d8a6e6d0;  1 drivers
v000001c4d88e5360_0 .net *"_ivl_2", 0 0, L_000001c4d8a6e120;  1 drivers
v000001c4d88e61c0_0 .net *"_ivl_4", 0 0, L_000001c4d8a6e580;  1 drivers
v000001c4d88e59a0_0 .net *"_ivl_6", 0 0, L_000001c4d8a6e5f0;  1 drivers
S_000001c4d88f9860 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6f10 .param/l "i" 0 5 102, +C4<01001>;
S_000001c4d88f9b80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f9860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6e7b0 .functor AND 1, L_000001c4d89a3ce0, L_000001c4d89a2700, C4<1>, C4<1>;
L_000001c4d8a6e970 .functor AND 1, L_000001c4d89a2700, L_000001c4d89a2d40, C4<1>, C4<1>;
L_000001c4d8a6e9e0 .functor OR 1, L_000001c4d8a6e7b0, L_000001c4d8a6e970, C4<0>, C4<0>;
L_000001c4d8a6ea50 .functor AND 1, L_000001c4d89a3ce0, L_000001c4d89a2d40, C4<1>, C4<1>;
L_000001c4d8a71300 .functor OR 1, L_000001c4d8a6e9e0, L_000001c4d8a6ea50, C4<0>, C4<0>;
L_000001c4d8a71680 .functor XOR 1, L_000001c4d89a3ce0, L_000001c4d89a2700, C4<0>, C4<0>;
L_000001c4d8a70c00 .functor XOR 1, L_000001c4d8a71680, L_000001c4d89a2d40, C4<0>, C4<0>;
v000001c4d88e45a0_0 .net "Debe", 0 0, L_000001c4d8a71300;  1 drivers
v000001c4d88e4d20_0 .net "Din", 0 0, L_000001c4d89a2d40;  1 drivers
v000001c4d88e4960_0 .net "Dout", 0 0, L_000001c4d8a70c00;  1 drivers
v000001c4d88e6620_0 .net "Ri", 0 0, L_000001c4d89a2700;  1 drivers
v000001c4d88e5540_0 .net "Si", 0 0, L_000001c4d89a3ce0;  1 drivers
v000001c4d88e5680_0 .net *"_ivl_0", 0 0, L_000001c4d8a6e7b0;  1 drivers
v000001c4d88e57c0_0 .net *"_ivl_10", 0 0, L_000001c4d8a71680;  1 drivers
v000001c4d88e55e0_0 .net *"_ivl_2", 0 0, L_000001c4d8a6e970;  1 drivers
v000001c4d88e4dc0_0 .net *"_ivl_4", 0 0, L_000001c4d8a6e9e0;  1 drivers
v000001c4d88e64e0_0 .net *"_ivl_6", 0 0, L_000001c4d8a6ea50;  1 drivers
S_000001c4d88f9220 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6e10 .param/l "i" 0 5 102, +C4<01010>;
S_000001c4d88fa990 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88f9220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a70420 .functor AND 1, L_000001c4d89a34c0, L_000001c4d89a4140, C4<1>, C4<1>;
L_000001c4d8a71060 .functor AND 1, L_000001c4d89a4140, L_000001c4d89a4280, C4<1>, C4<1>;
L_000001c4d8a716f0 .functor OR 1, L_000001c4d8a70420, L_000001c4d8a71060, C4<0>, C4<0>;
L_000001c4d8a70ff0 .functor AND 1, L_000001c4d89a34c0, L_000001c4d89a4280, C4<1>, C4<1>;
L_000001c4d8a71530 .functor OR 1, L_000001c4d8a716f0, L_000001c4d8a70ff0, C4<0>, C4<0>;
L_000001c4d8a70dc0 .functor XOR 1, L_000001c4d89a34c0, L_000001c4d89a4140, C4<0>, C4<0>;
L_000001c4d8a713e0 .functor XOR 1, L_000001c4d8a70dc0, L_000001c4d89a4280, C4<0>, C4<0>;
v000001c4d88e5a40_0 .net "Debe", 0 0, L_000001c4d8a71530;  1 drivers
v000001c4d88e5e00_0 .net "Din", 0 0, L_000001c4d89a4280;  1 drivers
v000001c4d88e46e0_0 .net "Dout", 0 0, L_000001c4d8a713e0;  1 drivers
v000001c4d88e4640_0 .net "Ri", 0 0, L_000001c4d89a4140;  1 drivers
v000001c4d88e4780_0 .net "Si", 0 0, L_000001c4d89a34c0;  1 drivers
v000001c4d88e6580_0 .net *"_ivl_0", 0 0, L_000001c4d8a70420;  1 drivers
v000001c4d88e4820_0 .net *"_ivl_10", 0 0, L_000001c4d8a70dc0;  1 drivers
v000001c4d88e4140_0 .net *"_ivl_2", 0 0, L_000001c4d8a71060;  1 drivers
v000001c4d88e66c0_0 .net *"_ivl_4", 0 0, L_000001c4d8a716f0;  1 drivers
v000001c4d88e5720_0 .net *"_ivl_6", 0 0, L_000001c4d8a70ff0;  1 drivers
S_000001c4d88fa1c0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6390 .param/l "i" 0 5 102, +C4<01011>;
S_000001c4d88f9d10 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fa1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a709d0 .functor AND 1, L_000001c4d89a4320, L_000001c4d89a43c0, C4<1>, C4<1>;
L_000001c4d8a710d0 .functor AND 1, L_000001c4d89a43c0, L_000001c4d89a39c0, C4<1>, C4<1>;
L_000001c4d8a71450 .functor OR 1, L_000001c4d8a709d0, L_000001c4d8a710d0, C4<0>, C4<0>;
L_000001c4d8a700a0 .functor AND 1, L_000001c4d89a4320, L_000001c4d89a39c0, C4<1>, C4<1>;
L_000001c4d8a707a0 .functor OR 1, L_000001c4d8a71450, L_000001c4d8a700a0, C4<0>, C4<0>;
L_000001c4d8a71140 .functor XOR 1, L_000001c4d89a4320, L_000001c4d89a43c0, C4<0>, C4<0>;
L_000001c4d8a70e30 .functor XOR 1, L_000001c4d8a71140, L_000001c4d89a39c0, C4<0>, C4<0>;
v000001c4d88e4500_0 .net "Debe", 0 0, L_000001c4d8a707a0;  1 drivers
v000001c4d88e4aa0_0 .net "Din", 0 0, L_000001c4d89a39c0;  1 drivers
v000001c4d88e4be0_0 .net "Dout", 0 0, L_000001c4d8a70e30;  1 drivers
v000001c4d88e5400_0 .net "Ri", 0 0, L_000001c4d89a43c0;  1 drivers
v000001c4d88e5ea0_0 .net "Si", 0 0, L_000001c4d89a4320;  1 drivers
v000001c4d88e5860_0 .net *"_ivl_0", 0 0, L_000001c4d8a709d0;  1 drivers
v000001c4d88e41e0_0 .net *"_ivl_10", 0 0, L_000001c4d8a71140;  1 drivers
v000001c4d88e4e60_0 .net *"_ivl_2", 0 0, L_000001c4d8a710d0;  1 drivers
v000001c4d88e5f40_0 .net *"_ivl_4", 0 0, L_000001c4d8a71450;  1 drivers
v000001c4d88e6260_0 .net *"_ivl_6", 0 0, L_000001c4d8a700a0;  1 drivers
S_000001c4d88fa350 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7010 .param/l "i" 0 5 102, +C4<01100>;
S_000001c4d88fa4e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fa350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a70c70 .functor AND 1, L_000001c4d89a2200, L_000001c4d89a4460, C4<1>, C4<1>;
L_000001c4d8a70730 .functor AND 1, L_000001c4d89a4460, L_000001c4d89a2340, C4<1>, C4<1>;
L_000001c4d8a70a40 .functor OR 1, L_000001c4d8a70c70, L_000001c4d8a70730, C4<0>, C4<0>;
L_000001c4d8a706c0 .functor AND 1, L_000001c4d89a2200, L_000001c4d89a2340, C4<1>, C4<1>;
L_000001c4d8a70490 .functor OR 1, L_000001c4d8a70a40, L_000001c4d8a706c0, C4<0>, C4<0>;
L_000001c4d8a71370 .functor XOR 1, L_000001c4d89a2200, L_000001c4d89a4460, C4<0>, C4<0>;
L_000001c4d8a6fe70 .functor XOR 1, L_000001c4d8a71370, L_000001c4d89a2340, C4<0>, C4<0>;
v000001c4d88e6080_0 .net "Debe", 0 0, L_000001c4d8a70490;  1 drivers
v000001c4d88e4320_0 .net "Din", 0 0, L_000001c4d89a2340;  1 drivers
v000001c4d88e5900_0 .net "Dout", 0 0, L_000001c4d8a6fe70;  1 drivers
v000001c4d88e50e0_0 .net "Ri", 0 0, L_000001c4d89a4460;  1 drivers
v000001c4d88e48c0_0 .net "Si", 0 0, L_000001c4d89a2200;  1 drivers
v000001c4d88e4a00_0 .net *"_ivl_0", 0 0, L_000001c4d8a70c70;  1 drivers
v000001c4d88e5040_0 .net *"_ivl_10", 0 0, L_000001c4d8a71370;  1 drivers
v000001c4d88e6760_0 .net *"_ivl_2", 0 0, L_000001c4d8a70730;  1 drivers
v000001c4d88e5fe0_0 .net *"_ivl_4", 0 0, L_000001c4d8a70a40;  1 drivers
v000001c4d88e4c80_0 .net *"_ivl_6", 0 0, L_000001c4d8a706c0;  1 drivers
S_000001c4d88fab20 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6c10 .param/l "i" 0 5 102, +C4<01101>;
S_000001c4d88facb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fab20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a71840 .functor AND 1, L_000001c4d89a2480, L_000001c4d89a37e0, C4<1>, C4<1>;
L_000001c4d8a71760 .functor AND 1, L_000001c4d89a37e0, L_000001c4d89a2520, C4<1>, C4<1>;
L_000001c4d8a717d0 .functor OR 1, L_000001c4d8a71840, L_000001c4d8a71760, C4<0>, C4<0>;
L_000001c4d8a70880 .functor AND 1, L_000001c4d89a2480, L_000001c4d89a2520, C4<1>, C4<1>;
L_000001c4d8a70ea0 .functor OR 1, L_000001c4d8a717d0, L_000001c4d8a70880, C4<0>, C4<0>;
L_000001c4d8a711b0 .functor XOR 1, L_000001c4d89a2480, L_000001c4d89a37e0, C4<0>, C4<0>;
L_000001c4d8a70810 .functor XOR 1, L_000001c4d8a711b0, L_000001c4d89a2520, C4<0>, C4<0>;
v000001c4d88e6300_0 .net "Debe", 0 0, L_000001c4d8a70ea0;  1 drivers
v000001c4d88e6800_0 .net "Din", 0 0, L_000001c4d89a2520;  1 drivers
v000001c4d88e40a0_0 .net "Dout", 0 0, L_000001c4d8a70810;  1 drivers
v000001c4d88e4280_0 .net "Ri", 0 0, L_000001c4d89a37e0;  1 drivers
v000001c4d88e43c0_0 .net "Si", 0 0, L_000001c4d89a2480;  1 drivers
v000001c4d88e4460_0 .net *"_ivl_0", 0 0, L_000001c4d8a71840;  1 drivers
v000001c4d88e4b40_0 .net *"_ivl_10", 0 0, L_000001c4d8a711b0;  1 drivers
v000001c4d88e4f00_0 .net *"_ivl_2", 0 0, L_000001c4d8a71760;  1 drivers
v000001c4d88e4fa0_0 .net *"_ivl_4", 0 0, L_000001c4d8a717d0;  1 drivers
v000001c4d88e5180_0 .net *"_ivl_6", 0 0, L_000001c4d8a70880;  1 drivers
S_000001c4d88fae40 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6c50 .param/l "i" 0 5 102, +C4<01110>;
S_000001c4d88fc4f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fae40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a714c0 .functor AND 1, L_000001c4d89a2660, L_000001c4d89a27a0, C4<1>, C4<1>;
L_000001c4d8a715a0 .functor AND 1, L_000001c4d89a27a0, L_000001c4d89a2840, C4<1>, C4<1>;
L_000001c4d8a71610 .functor OR 1, L_000001c4d8a714c0, L_000001c4d8a715a0, C4<0>, C4<0>;
L_000001c4d8a70f80 .functor AND 1, L_000001c4d89a2660, L_000001c4d89a2840, C4<1>, C4<1>;
L_000001c4d8a70b90 .functor OR 1, L_000001c4d8a71610, L_000001c4d8a70f80, C4<0>, C4<0>;
L_000001c4d8a71220 .functor XOR 1, L_000001c4d89a2660, L_000001c4d89a27a0, C4<0>, C4<0>;
L_000001c4d8a70ab0 .functor XOR 1, L_000001c4d8a71220, L_000001c4d89a2840, C4<0>, C4<0>;
v000001c4d88e5220_0 .net "Debe", 0 0, L_000001c4d8a70b90;  1 drivers
v000001c4d88e52c0_0 .net "Din", 0 0, L_000001c4d89a2840;  1 drivers
v000001c4d88e8560_0 .net "Dout", 0 0, L_000001c4d8a70ab0;  1 drivers
v000001c4d88e7ac0_0 .net "Ri", 0 0, L_000001c4d89a27a0;  1 drivers
v000001c4d88e8380_0 .net "Si", 0 0, L_000001c4d89a2660;  1 drivers
v000001c4d88e8600_0 .net *"_ivl_0", 0 0, L_000001c4d8a714c0;  1 drivers
v000001c4d88e7020_0 .net *"_ivl_10", 0 0, L_000001c4d8a71220;  1 drivers
v000001c4d88e6bc0_0 .net *"_ivl_2", 0 0, L_000001c4d8a715a0;  1 drivers
v000001c4d88e7fc0_0 .net *"_ivl_4", 0 0, L_000001c4d8a71610;  1 drivers
v000001c4d88e7840_0 .net *"_ivl_6", 0 0, L_000001c4d8a70f80;  1 drivers
S_000001c4d88fb6e0 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b6c90 .param/l "i" 0 5 102, +C4<01111>;
S_000001c4d88fbeb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fb6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a70f10 .functor AND 1, L_000001c4d89a3880, L_000001c4d89a28e0, C4<1>, C4<1>;
L_000001c4d8a70d50 .functor AND 1, L_000001c4d89a28e0, L_000001c4d89a2980, C4<1>, C4<1>;
L_000001c4d8a708f0 .functor OR 1, L_000001c4d8a70f10, L_000001c4d8a70d50, C4<0>, C4<0>;
L_000001c4d8a70b20 .functor AND 1, L_000001c4d89a3880, L_000001c4d89a2980, C4<1>, C4<1>;
L_000001c4d8a70ce0 .functor OR 1, L_000001c4d8a708f0, L_000001c4d8a70b20, C4<0>, C4<0>;
L_000001c4d8a70500 .functor XOR 1, L_000001c4d89a3880, L_000001c4d89a28e0, C4<0>, C4<0>;
L_000001c4d8a6fcb0 .functor XOR 1, L_000001c4d8a70500, L_000001c4d89a2980, C4<0>, C4<0>;
v000001c4d88e82e0_0 .net "Debe", 0 0, L_000001c4d8a70ce0;  1 drivers
v000001c4d88e86a0_0 .net "Din", 0 0, L_000001c4d89a2980;  1 drivers
v000001c4d88e7ca0_0 .net "Dout", 0 0, L_000001c4d8a6fcb0;  1 drivers
v000001c4d88e72a0_0 .net "Ri", 0 0, L_000001c4d89a28e0;  1 drivers
v000001c4d88e9000_0 .net "Si", 0 0, L_000001c4d89a3880;  1 drivers
v000001c4d88e7340_0 .net *"_ivl_0", 0 0, L_000001c4d8a70f10;  1 drivers
v000001c4d88e8ec0_0 .net *"_ivl_10", 0 0, L_000001c4d8a70500;  1 drivers
v000001c4d88e8880_0 .net *"_ivl_2", 0 0, L_000001c4d8a70d50;  1 drivers
v000001c4d88e8a60_0 .net *"_ivl_4", 0 0, L_000001c4d8a708f0;  1 drivers
v000001c4d88e6ee0_0 .net *"_ivl_6", 0 0, L_000001c4d8a70b20;  1 drivers
S_000001c4d88fce50 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7590 .param/l "i" 0 5 102, +C4<010000>;
S_000001c4d88fccc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fce50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a70960 .functor AND 1, L_000001c4d89a32e0, L_000001c4d89a3920, C4<1>, C4<1>;
L_000001c4d8a70570 .functor AND 1, L_000001c4d89a3920, L_000001c4d89a3ec0, C4<1>, C4<1>;
L_000001c4d8a71290 .functor OR 1, L_000001c4d8a70960, L_000001c4d8a70570, C4<0>, C4<0>;
L_000001c4d8a6fd20 .functor AND 1, L_000001c4d89a32e0, L_000001c4d89a3ec0, C4<1>, C4<1>;
L_000001c4d8a6fd90 .functor OR 1, L_000001c4d8a71290, L_000001c4d8a6fd20, C4<0>, C4<0>;
L_000001c4d8a6fe00 .functor XOR 1, L_000001c4d89a32e0, L_000001c4d89a3920, C4<0>, C4<0>;
L_000001c4d8a6fee0 .functor XOR 1, L_000001c4d8a6fe00, L_000001c4d89a3ec0, C4<0>, C4<0>;
v000001c4d88e8d80_0 .net "Debe", 0 0, L_000001c4d8a6fd90;  1 drivers
v000001c4d88e84c0_0 .net "Din", 0 0, L_000001c4d89a3ec0;  1 drivers
v000001c4d88e8e20_0 .net "Dout", 0 0, L_000001c4d8a6fee0;  1 drivers
v000001c4d88e8f60_0 .net "Ri", 0 0, L_000001c4d89a3920;  1 drivers
v000001c4d88e6c60_0 .net "Si", 0 0, L_000001c4d89a32e0;  1 drivers
v000001c4d88e8740_0 .net *"_ivl_0", 0 0, L_000001c4d8a70960;  1 drivers
v000001c4d88e6d00_0 .net *"_ivl_10", 0 0, L_000001c4d8a6fe00;  1 drivers
v000001c4d88e87e0_0 .net *"_ivl_2", 0 0, L_000001c4d8a70570;  1 drivers
v000001c4d88e8060_0 .net *"_ivl_4", 0 0, L_000001c4d8a71290;  1 drivers
v000001c4d88e7160_0 .net *"_ivl_6", 0 0, L_000001c4d8a6fd20;  1 drivers
S_000001c4d88fc040 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7b10 .param/l "i" 0 5 102, +C4<010001>;
S_000001c4d88fb870 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fc040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a6ff50 .functor AND 1, L_000001c4d89a3a60, L_000001c4d89a2ac0, C4<1>, C4<1>;
L_000001c4d8a6ffc0 .functor AND 1, L_000001c4d89a2ac0, L_000001c4d89a3f60, C4<1>, C4<1>;
L_000001c4d8a70030 .functor OR 1, L_000001c4d8a6ff50, L_000001c4d8a6ffc0, C4<0>, C4<0>;
L_000001c4d8a70110 .functor AND 1, L_000001c4d89a3a60, L_000001c4d89a3f60, C4<1>, C4<1>;
L_000001c4d8a70180 .functor OR 1, L_000001c4d8a70030, L_000001c4d8a70110, C4<0>, C4<0>;
L_000001c4d8a701f0 .functor XOR 1, L_000001c4d89a3a60, L_000001c4d89a2ac0, C4<0>, C4<0>;
L_000001c4d8a70260 .functor XOR 1, L_000001c4d8a701f0, L_000001c4d89a3f60, C4<0>, C4<0>;
v000001c4d88e69e0_0 .net "Debe", 0 0, L_000001c4d8a70180;  1 drivers
v000001c4d88e8c40_0 .net "Din", 0 0, L_000001c4d89a3f60;  1 drivers
v000001c4d88e7b60_0 .net "Dout", 0 0, L_000001c4d8a70260;  1 drivers
v000001c4d88e6a80_0 .net "Ri", 0 0, L_000001c4d89a2ac0;  1 drivers
v000001c4d88e7700_0 .net "Si", 0 0, L_000001c4d89a3a60;  1 drivers
v000001c4d88e8100_0 .net *"_ivl_0", 0 0, L_000001c4d8a6ff50;  1 drivers
v000001c4d88e8ce0_0 .net *"_ivl_10", 0 0, L_000001c4d8a701f0;  1 drivers
v000001c4d88e77a0_0 .net *"_ivl_2", 0 0, L_000001c4d8a6ffc0;  1 drivers
v000001c4d88e75c0_0 .net *"_ivl_4", 0 0, L_000001c4d8a70030;  1 drivers
v000001c4d88e78e0_0 .net *"_ivl_6", 0 0, L_000001c4d8a70110;  1 drivers
S_000001c4d88fba00 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7390 .param/l "i" 0 5 102, +C4<010010>;
S_000001c4d88fb0a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fba00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a702d0 .functor AND 1, L_000001c4d89a2c00, L_000001c4d89a3b00, C4<1>, C4<1>;
L_000001c4d8a70340 .functor AND 1, L_000001c4d89a3b00, L_000001c4d89a3ba0, C4<1>, C4<1>;
L_000001c4d8a703b0 .functor OR 1, L_000001c4d8a702d0, L_000001c4d8a70340, C4<0>, C4<0>;
L_000001c4d8a705e0 .functor AND 1, L_000001c4d89a2c00, L_000001c4d89a3ba0, C4<1>, C4<1>;
L_000001c4d8a70650 .functor OR 1, L_000001c4d8a703b0, L_000001c4d8a705e0, C4<0>, C4<0>;
L_000001c4d8a726b0 .functor XOR 1, L_000001c4d89a2c00, L_000001c4d89a3b00, C4<0>, C4<0>;
L_000001c4d8a73210 .functor XOR 1, L_000001c4d8a726b0, L_000001c4d89a3ba0, C4<0>, C4<0>;
v000001c4d88e68a0_0 .net "Debe", 0 0, L_000001c4d8a70650;  1 drivers
v000001c4d88e7c00_0 .net "Din", 0 0, L_000001c4d89a3ba0;  1 drivers
v000001c4d88e7480_0 .net "Dout", 0 0, L_000001c4d8a73210;  1 drivers
v000001c4d88e6b20_0 .net "Ri", 0 0, L_000001c4d89a3b00;  1 drivers
v000001c4d88e8920_0 .net "Si", 0 0, L_000001c4d89a2c00;  1 drivers
v000001c4d88e81a0_0 .net *"_ivl_0", 0 0, L_000001c4d8a702d0;  1 drivers
v000001c4d88e7520_0 .net *"_ivl_10", 0 0, L_000001c4d8a726b0;  1 drivers
v000001c4d88e7e80_0 .net *"_ivl_2", 0 0, L_000001c4d8a70340;  1 drivers
v000001c4d88e6940_0 .net *"_ivl_4", 0 0, L_000001c4d8a703b0;  1 drivers
v000001c4d88e8420_0 .net *"_ivl_6", 0 0, L_000001c4d8a705e0;  1 drivers
S_000001c4d88fb230 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7a50 .param/l "i" 0 5 102, +C4<010011>;
S_000001c4d88fc680 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fb230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a732f0 .functor AND 1, L_000001c4d89a2ca0, L_000001c4d89a2fc0, C4<1>, C4<1>;
L_000001c4d8a72170 .functor AND 1, L_000001c4d89a2fc0, L_000001c4d89a4000, C4<1>, C4<1>;
L_000001c4d8a73360 .functor OR 1, L_000001c4d8a732f0, L_000001c4d8a72170, C4<0>, C4<0>;
L_000001c4d8a72f70 .functor AND 1, L_000001c4d89a2ca0, L_000001c4d89a4000, C4<1>, C4<1>;
L_000001c4d8a72e20 .functor OR 1, L_000001c4d8a73360, L_000001c4d8a72f70, C4<0>, C4<0>;
L_000001c4d8a731a0 .functor XOR 1, L_000001c4d89a2ca0, L_000001c4d89a2fc0, C4<0>, C4<0>;
L_000001c4d8a72bf0 .functor XOR 1, L_000001c4d8a731a0, L_000001c4d89a4000, C4<0>, C4<0>;
v000001c4d88e7980_0 .net "Debe", 0 0, L_000001c4d8a72e20;  1 drivers
v000001c4d88e89c0_0 .net "Din", 0 0, L_000001c4d89a4000;  1 drivers
v000001c4d88e8b00_0 .net "Dout", 0 0, L_000001c4d8a72bf0;  1 drivers
v000001c4d88e6da0_0 .net "Ri", 0 0, L_000001c4d89a2fc0;  1 drivers
v000001c4d88e6e40_0 .net "Si", 0 0, L_000001c4d89a2ca0;  1 drivers
v000001c4d88e8ba0_0 .net *"_ivl_0", 0 0, L_000001c4d8a732f0;  1 drivers
v000001c4d88e7a20_0 .net *"_ivl_10", 0 0, L_000001c4d8a731a0;  1 drivers
v000001c4d88e6f80_0 .net *"_ivl_2", 0 0, L_000001c4d8a72170;  1 drivers
v000001c4d88e70c0_0 .net *"_ivl_4", 0 0, L_000001c4d8a73360;  1 drivers
v000001c4d88e73e0_0 .net *"_ivl_6", 0 0, L_000001c4d8a72f70;  1 drivers
S_000001c4d88fc810 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7810 .param/l "i" 0 5 102, +C4<010100>;
S_000001c4d88fc9a0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fc810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a72aa0 .functor AND 1, L_000001c4d89a40a0, L_000001c4d89a3060, C4<1>, C4<1>;
L_000001c4d8a72b10 .functor AND 1, L_000001c4d89a3060, L_000001c4d89a2de0, C4<1>, C4<1>;
L_000001c4d8a72720 .functor OR 1, L_000001c4d8a72aa0, L_000001c4d8a72b10, C4<0>, C4<0>;
L_000001c4d8a72c60 .functor AND 1, L_000001c4d89a40a0, L_000001c4d89a2de0, C4<1>, C4<1>;
L_000001c4d8a73050 .functor OR 1, L_000001c4d8a72720, L_000001c4d8a72c60, C4<0>, C4<0>;
L_000001c4d8a72330 .functor XOR 1, L_000001c4d89a40a0, L_000001c4d89a3060, C4<0>, C4<0>;
L_000001c4d8a72560 .functor XOR 1, L_000001c4d8a72330, L_000001c4d89a2de0, C4<0>, C4<0>;
v000001c4d88e7f20_0 .net "Debe", 0 0, L_000001c4d8a73050;  1 drivers
v000001c4d88e7200_0 .net "Din", 0 0, L_000001c4d89a2de0;  1 drivers
v000001c4d88e7660_0 .net "Dout", 0 0, L_000001c4d8a72560;  1 drivers
v000001c4d88e8240_0 .net "Ri", 0 0, L_000001c4d89a3060;  1 drivers
v000001c4d88e7d40_0 .net "Si", 0 0, L_000001c4d89a40a0;  1 drivers
v000001c4d88e7de0_0 .net *"_ivl_0", 0 0, L_000001c4d8a72aa0;  1 drivers
v000001c4d88ea5e0_0 .net *"_ivl_10", 0 0, L_000001c4d8a72330;  1 drivers
v000001c4d88e91e0_0 .net *"_ivl_2", 0 0, L_000001c4d8a72b10;  1 drivers
v000001c4d88eacc0_0 .net *"_ivl_4", 0 0, L_000001c4d8a72720;  1 drivers
v000001c4d88ea180_0 .net *"_ivl_6", 0 0, L_000001c4d8a72c60;  1 drivers
S_000001c4d88fcb30 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7d90 .param/l "i" 0 5 102, +C4<010101>;
S_000001c4d88fbd20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fcb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a724f0 .functor AND 1, L_000001c4d89a2e80, L_000001c4d89a3100, C4<1>, C4<1>;
L_000001c4d8a71920 .functor AND 1, L_000001c4d89a3100, L_000001c4d89a6940, C4<1>, C4<1>;
L_000001c4d8a71fb0 .functor OR 1, L_000001c4d8a724f0, L_000001c4d8a71920, C4<0>, C4<0>;
L_000001c4d8a725d0 .functor AND 1, L_000001c4d89a2e80, L_000001c4d89a6940, C4<1>, C4<1>;
L_000001c4d8a71f40 .functor OR 1, L_000001c4d8a71fb0, L_000001c4d8a725d0, C4<0>, C4<0>;
L_000001c4d8a71c30 .functor XOR 1, L_000001c4d89a2e80, L_000001c4d89a3100, C4<0>, C4<0>;
L_000001c4d8a723a0 .functor XOR 1, L_000001c4d8a71c30, L_000001c4d89a6940, C4<0>, C4<0>;
v000001c4d88ea360_0 .net "Debe", 0 0, L_000001c4d8a71f40;  1 drivers
v000001c4d88e9140_0 .net "Din", 0 0, L_000001c4d89a6940;  1 drivers
v000001c4d88e9e60_0 .net "Dout", 0 0, L_000001c4d8a723a0;  1 drivers
v000001c4d88ea400_0 .net "Ri", 0 0, L_000001c4d89a3100;  1 drivers
v000001c4d88e9280_0 .net "Si", 0 0, L_000001c4d89a2e80;  1 drivers
v000001c4d88ea4a0_0 .net *"_ivl_0", 0 0, L_000001c4d8a724f0;  1 drivers
v000001c4d88eaa40_0 .net *"_ivl_10", 0 0, L_000001c4d8a71c30;  1 drivers
v000001c4d88e9be0_0 .net *"_ivl_2", 0 0, L_000001c4d8a71920;  1 drivers
v000001c4d88eac20_0 .net *"_ivl_4", 0 0, L_000001c4d8a71fb0;  1 drivers
v000001c4d88e9960_0 .net *"_ivl_6", 0 0, L_000001c4d8a725d0;  1 drivers
S_000001c4d88fc1d0 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7e90 .param/l "i" 0 5 102, +C4<010110>;
S_000001c4d88fb550 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fc1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a733d0 .functor AND 1, L_000001c4d89a5400, L_000001c4d89a6da0, C4<1>, C4<1>;
L_000001c4d8a730c0 .functor AND 1, L_000001c4d89a6da0, L_000001c4d89a4be0, C4<1>, C4<1>;
L_000001c4d8a73440 .functor OR 1, L_000001c4d8a733d0, L_000001c4d8a730c0, C4<0>, C4<0>;
L_000001c4d8a72800 .functor AND 1, L_000001c4d89a5400, L_000001c4d89a4be0, C4<1>, C4<1>;
L_000001c4d8a718b0 .functor OR 1, L_000001c4d8a73440, L_000001c4d8a72800, C4<0>, C4<0>;
L_000001c4d8a71ca0 .functor XOR 1, L_000001c4d89a5400, L_000001c4d89a6da0, C4<0>, C4<0>;
L_000001c4d8a71a00 .functor XOR 1, L_000001c4d8a71ca0, L_000001c4d89a4be0, C4<0>, C4<0>;
v000001c4d88eaae0_0 .net "Debe", 0 0, L_000001c4d8a718b0;  1 drivers
v000001c4d88ea220_0 .net "Din", 0 0, L_000001c4d89a4be0;  1 drivers
v000001c4d88e9320_0 .net "Dout", 0 0, L_000001c4d8a71a00;  1 drivers
v000001c4d88e9dc0_0 .net "Ri", 0 0, L_000001c4d89a6da0;  1 drivers
v000001c4d88e9c80_0 .net "Si", 0 0, L_000001c4d89a5400;  1 drivers
v000001c4d88ea540_0 .net *"_ivl_0", 0 0, L_000001c4d8a733d0;  1 drivers
v000001c4d88ea680_0 .net *"_ivl_10", 0 0, L_000001c4d8a71ca0;  1 drivers
v000001c4d88e95a0_0 .net *"_ivl_2", 0 0, L_000001c4d8a730c0;  1 drivers
v000001c4d88e9460_0 .net *"_ivl_4", 0 0, L_000001c4d8a73440;  1 drivers
v000001c4d88ead60_0 .net *"_ivl_6", 0 0, L_000001c4d8a72800;  1 drivers
S_000001c4d88fc360 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b8050 .param/l "i" 0 5 102, +C4<010111>;
S_000001c4d88fb3c0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fc360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a72640 .functor AND 1, L_000001c4d89a5cc0, L_000001c4d89a69e0, C4<1>, C4<1>;
L_000001c4d8a729c0 .functor AND 1, L_000001c4d89a69e0, L_000001c4d89a6a80, C4<1>, C4<1>;
L_000001c4d8a72cd0 .functor OR 1, L_000001c4d8a72640, L_000001c4d8a729c0, C4<0>, C4<0>;
L_000001c4d8a72fe0 .functor AND 1, L_000001c4d89a5cc0, L_000001c4d89a6a80, C4<1>, C4<1>;
L_000001c4d8a72870 .functor OR 1, L_000001c4d8a72cd0, L_000001c4d8a72fe0, C4<0>, C4<0>;
L_000001c4d8a72a30 .functor XOR 1, L_000001c4d89a5cc0, L_000001c4d89a69e0, C4<0>, C4<0>;
L_000001c4d8a73130 .functor XOR 1, L_000001c4d8a72a30, L_000001c4d89a6a80, C4<0>, C4<0>;
v000001c4d88eae00_0 .net "Debe", 0 0, L_000001c4d8a72870;  1 drivers
v000001c4d88e9b40_0 .net "Din", 0 0, L_000001c4d89a6a80;  1 drivers
v000001c4d88e93c0_0 .net "Dout", 0 0, L_000001c4d8a73130;  1 drivers
v000001c4d88eaea0_0 .net "Ri", 0 0, L_000001c4d89a69e0;  1 drivers
v000001c4d88e90a0_0 .net "Si", 0 0, L_000001c4d89a5cc0;  1 drivers
v000001c4d88e9820_0 .net *"_ivl_0", 0 0, L_000001c4d8a72640;  1 drivers
v000001c4d88e9d20_0 .net *"_ivl_10", 0 0, L_000001c4d8a72a30;  1 drivers
v000001c4d88e9f00_0 .net *"_ivl_2", 0 0, L_000001c4d8a729c0;  1 drivers
v000001c4d88ea720_0 .net *"_ivl_4", 0 0, L_000001c4d8a72cd0;  1 drivers
v000001c4d88e9640_0 .net *"_ivl_6", 0 0, L_000001c4d8a72fe0;  1 drivers
S_000001c4d88fbb90 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000001c4d88f81b0;
 .timescale -9 -12;
P_000001c4d87b7bd0 .param/l "i" 0 5 102, +C4<011000>;
S_000001c4d890e830 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d88fbb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a72790 .functor AND 1, L_000001c4d89a6b20, L_000001c4d89a6bc0, C4<1>, C4<1>;
L_000001c4d8a72d40 .functor AND 1, L_000001c4d89a6bc0, L_000001c4d89a61c0, C4<1>, C4<1>;
L_000001c4d8a73280 .functor OR 1, L_000001c4d8a72790, L_000001c4d8a72d40, C4<0>, C4<0>;
L_000001c4d8a71d10 .functor AND 1, L_000001c4d89a6b20, L_000001c4d89a61c0, C4<1>, C4<1>;
L_000001c4d8a72410 .functor OR 1, L_000001c4d8a73280, L_000001c4d8a71d10, C4<0>, C4<0>;
L_000001c4d8a72db0 .functor XOR 1, L_000001c4d89a6b20, L_000001c4d89a6bc0, C4<0>, C4<0>;
L_000001c4d8a72b80 .functor XOR 1, L_000001c4d8a72db0, L_000001c4d89a61c0, C4<0>, C4<0>;
v000001c4d88ea040_0 .net "Debe", 0 0, L_000001c4d8a72410;  1 drivers
v000001c4d88e9500_0 .net "Din", 0 0, L_000001c4d89a61c0;  1 drivers
v000001c4d88e9fa0_0 .net "Dout", 0 0, L_000001c4d8a72b80;  1 drivers
v000001c4d88ea0e0_0 .net "Ri", 0 0, L_000001c4d89a6bc0;  1 drivers
v000001c4d88ea2c0_0 .net "Si", 0 0, L_000001c4d89a6b20;  1 drivers
v000001c4d88e96e0_0 .net *"_ivl_0", 0 0, L_000001c4d8a72790;  1 drivers
v000001c4d88ea7c0_0 .net *"_ivl_10", 0 0, L_000001c4d8a72db0;  1 drivers
v000001c4d88e9780_0 .net *"_ivl_2", 0 0, L_000001c4d8a72d40;  1 drivers
v000001c4d88e98c0_0 .net *"_ivl_4", 0 0, L_000001c4d8a73280;  1 drivers
v000001c4d88ea860_0 .net *"_ivl_6", 0 0, L_000001c4d8a71d10;  1 drivers
S_000001c4d890d0c0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001c4d88f81b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c4d8306190 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c4d83061c8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c4d8306200 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c4d8306238 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c4d8a72480 .functor NOT 1, L_000001c4d89a6760, C4<0>, C4<0>, C4<0>;
L_000001c4d8a71ae0 .functor OR 1, L_000001c4d89a5ea0, L_000001c4d89a6800, C4<0>, C4<0>;
L_000001c4d8a72e90 .functor AND 1, L_000001c4d89a5d60, L_000001c4d8a71ae0, C4<1>, C4<1>;
v000001c4d88ea900_0 .net *"_ivl_11", 22 0, L_000001c4d89a6ee0;  1 drivers
v000001c4d88e9a00_0 .net *"_ivl_12", 23 0, L_000001c4d89a6e40;  1 drivers
L_000001c4d8a16c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d88ea9a0_0 .net *"_ivl_15", 0 0, L_000001c4d8a16c40;  1 drivers
v000001c4d88e9aa0_0 .net *"_ivl_17", 0 0, L_000001c4d89a6800;  1 drivers
v000001c4d88eab80_0 .net *"_ivl_19", 0 0, L_000001c4d8a71ae0;  1 drivers
v000001c4d88eaf40_0 .net *"_ivl_21", 0 0, L_000001c4d8a72e90;  1 drivers
L_000001c4d8a16c88 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d88cb5a0_0 .net/2u *"_ivl_22", 23 0, L_000001c4d8a16c88;  1 drivers
L_000001c4d8a16cd0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d88cb280_0 .net/2u *"_ivl_24", 23 0, L_000001c4d8a16cd0;  1 drivers
v000001c4d88cd3a0_0 .net *"_ivl_26", 23 0, L_000001c4d89a5720;  1 drivers
v000001c4d88ccd60_0 .net *"_ivl_3", 3 0, L_000001c4d89a55e0;  1 drivers
v000001c4d88cba00_0 .net *"_ivl_33", 0 0, L_000001c4d89a7020;  1 drivers
v000001c4d88cc540_0 .net *"_ivl_34", 7 0, L_000001c4d89a6120;  1 drivers
L_000001c4d8a16d18 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c4d88cbe60_0 .net *"_ivl_37", 6 0, L_000001c4d8a16d18;  1 drivers
v000001c4d88cce00_0 .net *"_ivl_7", 0 0, L_000001c4d89a6760;  1 drivers
v000001c4d88cd260_0 .net "boolean", 0 0, L_000001c4d89a5ea0;  1 drivers
v000001c4d88cd760_0 .net "exp", 7 0, L_000001c4d89a5c20;  alias, 1 drivers
v000001c4d88ccea0_0 .net "exp_round", 7 0, L_000001c4d89a4c80;  alias, 1 drivers
v000001c4d88cd6c0_0 .net "guard", 0 0, L_000001c4d89a5d60;  1 drivers
v000001c4d88cd800_0 .net "is_even", 0 0, L_000001c4d8a72480;  1 drivers
v000001c4d88cb1e0_0 .net "ms", 27 0, L_000001c4d89a5fe0;  1 drivers
v000001c4d88cc180_0 .net "ms_round", 22 0, L_000001c4d89a59a0;  alias, 1 drivers
v000001c4d88cb6e0_0 .net "temp", 23 0, L_000001c4d89a6f80;  1 drivers
L_000001c4d89a5d60 .part L_000001c4d89a5fe0, 4, 1;
L_000001c4d89a55e0 .part L_000001c4d89a5fe0, 0, 4;
L_000001c4d89a5ea0 .reduce/or L_000001c4d89a55e0;
L_000001c4d89a6760 .part L_000001c4d89a5fe0, 5, 1;
L_000001c4d89a6ee0 .part L_000001c4d89a5fe0, 5, 23;
L_000001c4d89a6e40 .concat [ 23 1 0 0], L_000001c4d89a6ee0, L_000001c4d8a16c40;
L_000001c4d89a6800 .reduce/nor L_000001c4d8a72480;
L_000001c4d89a5720 .functor MUXZ 24, L_000001c4d8a16cd0, L_000001c4d8a16c88, L_000001c4d8a72e90, C4<>;
L_000001c4d89a6f80 .arith/sum 24, L_000001c4d89a6e40, L_000001c4d89a5720;
L_000001c4d89a59a0 .part L_000001c4d89a6f80, 0, 23;
L_000001c4d89a7020 .part L_000001c4d89a6f80, 23, 1;
L_000001c4d89a6120 .concat [ 1 7 0 0], L_000001c4d89a7020, L_000001c4d8a16d18;
L_000001c4d89a4c80 .arith/sum 8, L_000001c4d89a5c20, L_000001c4d89a6120;
S_000001c4d890dd40 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_000001c4d88748c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c4d834bc50 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c4d834bc88 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c4d834bcc0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c4d8926980_0 .net "Debe", 8 0, L_000001c4d89bddc0;  1 drivers
v000001c4d89281e0_0 .net "F", 7 0, L_000001c4d89bf580;  alias, 1 drivers
v000001c4d8927b00_0 .net "R", 7 0, L_000001c4d89bf120;  alias, 1 drivers
v000001c4d8927880_0 .net "S", 7 0, L_000001c4d89bde60;  alias, 1 drivers
L_000001c4d8a167c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8927420_0 .net/2u *"_ivl_60", 0 0, L_000001c4d8a167c0;  1 drivers
L_000001c4d89bea40 .part L_000001c4d89bde60, 0, 1;
L_000001c4d89bf760 .part L_000001c4d89bf120, 0, 1;
L_000001c4d89be540 .part L_000001c4d89bddc0, 0, 1;
L_000001c4d89bf1c0 .part L_000001c4d89bde60, 1, 1;
L_000001c4d89becc0 .part L_000001c4d89bf120, 1, 1;
L_000001c4d89bfb20 .part L_000001c4d89bddc0, 1, 1;
L_000001c4d89beb80 .part L_000001c4d89bde60, 2, 1;
L_000001c4d89bda00 .part L_000001c4d89bf120, 2, 1;
L_000001c4d89bff80 .part L_000001c4d89bddc0, 2, 1;
L_000001c4d89be2c0 .part L_000001c4d89bde60, 3, 1;
L_000001c4d89be400 .part L_000001c4d89bf120, 3, 1;
L_000001c4d89bf800 .part L_000001c4d89bddc0, 3, 1;
L_000001c4d89bf4e0 .part L_000001c4d89bde60, 4, 1;
L_000001c4d89bf8a0 .part L_000001c4d89bf120, 4, 1;
L_000001c4d89bf260 .part L_000001c4d89bddc0, 4, 1;
L_000001c4d89be9a0 .part L_000001c4d89bde60, 5, 1;
L_000001c4d89bfd00 .part L_000001c4d89bf120, 5, 1;
L_000001c4d89bfbc0 .part L_000001c4d89bddc0, 5, 1;
L_000001c4d89bf3a0 .part L_000001c4d89bde60, 6, 1;
L_000001c4d89bec20 .part L_000001c4d89bf120, 6, 1;
L_000001c4d89bf440 .part L_000001c4d89bddc0, 6, 1;
L_000001c4d89befe0 .part L_000001c4d89bde60, 7, 1;
L_000001c4d89be4a0 .part L_000001c4d89bf120, 7, 1;
L_000001c4d89bfc60 .part L_000001c4d89bddc0, 7, 1;
LS_000001c4d89bf580_0_0 .concat8 [ 1 1 1 1], L_000001c4d87e1f00, L_000001c4d87e1f70, L_000001c4d87e1b10, L_000001c4d87e1720;
LS_000001c4d89bf580_0_4 .concat8 [ 1 1 1 1], L_000001c4d87e2050, L_000001c4d87e0d80, L_000001c4d8a74f60, L_000001c4d8a73fa0;
L_000001c4d89bf580 .concat8 [ 4 4 0 0], LS_000001c4d89bf580_0_0, LS_000001c4d89bf580_0_4;
LS_000001c4d89bddc0_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a167c0, L_000001c4d87e1330, L_000001c4d87e28a0, L_000001c4d87e1950;
LS_000001c4d89bddc0_0_4 .concat8 [ 1 1 1 1], L_000001c4d87e1cd0, L_000001c4d87e21a0, L_000001c4d87e11e0, L_000001c4d87e1560;
LS_000001c4d89bddc0_0_8 .concat8 [ 1 0 0 0], L_000001c4d8a73590;
L_000001c4d89bddc0 .concat8 [ 4 4 1 0], LS_000001c4d89bddc0_0_0, LS_000001c4d89bddc0_0_4, LS_000001c4d89bddc0_0_8;
S_000001c4d890dbb0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b80d0 .param/l "i" 0 5 28, +C4<00>;
S_000001c4d890ece0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890dbb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d87e1bf0 .functor NOT 1, L_000001c4d89bea40, C4<0>, C4<0>, C4<0>;
L_000001c4d87e0df0 .functor AND 1, L_000001c4d87e1bf0, L_000001c4d89bf760, C4<1>, C4<1>;
L_000001c4d87e1870 .functor NOT 1, L_000001c4d89bea40, C4<0>, C4<0>, C4<0>;
L_000001c4d87e0f40 .functor AND 1, L_000001c4d87e1870, L_000001c4d89be540, C4<1>, C4<1>;
L_000001c4d87e2210 .functor OR 1, L_000001c4d87e0df0, L_000001c4d87e0f40, C4<0>, C4<0>;
L_000001c4d87e15d0 .functor AND 1, L_000001c4d89bf760, L_000001c4d89be540, C4<1>, C4<1>;
L_000001c4d87e1330 .functor OR 1, L_000001c4d87e2210, L_000001c4d87e15d0, C4<0>, C4<0>;
L_000001c4d87e20c0 .functor XOR 1, L_000001c4d89bea40, L_000001c4d89bf760, C4<0>, C4<0>;
L_000001c4d87e1f00 .functor XOR 1, L_000001c4d87e20c0, L_000001c4d89be540, C4<0>, C4<0>;
v000001c4d88cc400_0 .net "Debe", 0 0, L_000001c4d87e1330;  1 drivers
v000001c4d88ccc20_0 .net "Din", 0 0, L_000001c4d89be540;  1 drivers
v000001c4d88cb8c0_0 .net "Dout", 0 0, L_000001c4d87e1f00;  1 drivers
v000001c4d88cb960_0 .net "Ri", 0 0, L_000001c4d89bf760;  1 drivers
v000001c4d88cc220_0 .net "Si", 0 0, L_000001c4d89bea40;  1 drivers
v000001c4d88cbaa0_0 .net *"_ivl_0", 0 0, L_000001c4d87e1bf0;  1 drivers
v000001c4d88cbb40_0 .net *"_ivl_10", 0 0, L_000001c4d87e15d0;  1 drivers
v000001c4d88cbfa0_0 .net *"_ivl_14", 0 0, L_000001c4d87e20c0;  1 drivers
v000001c4d88cbc80_0 .net *"_ivl_2", 0 0, L_000001c4d87e0df0;  1 drivers
v000001c4d88cbd20_0 .net *"_ivl_4", 0 0, L_000001c4d87e1870;  1 drivers
v000001c4d88cbdc0_0 .net *"_ivl_6", 0 0, L_000001c4d87e0f40;  1 drivers
v000001c4d88cc0e0_0 .net *"_ivl_8", 0 0, L_000001c4d87e2210;  1 drivers
S_000001c4d890e510 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b73d0 .param/l "i" 0 5 28, +C4<01>;
S_000001c4d890ee70 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890e510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d87e1800 .functor NOT 1, L_000001c4d89bf1c0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e1aa0 .functor AND 1, L_000001c4d87e1800, L_000001c4d89becc0, C4<1>, C4<1>;
L_000001c4d87e0e60 .functor NOT 1, L_000001c4d89bf1c0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e1e90 .functor AND 1, L_000001c4d87e0e60, L_000001c4d89bfb20, C4<1>, C4<1>;
L_000001c4d87e24b0 .functor OR 1, L_000001c4d87e1aa0, L_000001c4d87e1e90, C4<0>, C4<0>;
L_000001c4d87e0ed0 .functor AND 1, L_000001c4d89becc0, L_000001c4d89bfb20, C4<1>, C4<1>;
L_000001c4d87e28a0 .functor OR 1, L_000001c4d87e24b0, L_000001c4d87e0ed0, C4<0>, C4<0>;
L_000001c4d87e1c60 .functor XOR 1, L_000001c4d89bf1c0, L_000001c4d89becc0, C4<0>, C4<0>;
L_000001c4d87e1f70 .functor XOR 1, L_000001c4d87e1c60, L_000001c4d89bfb20, C4<0>, C4<0>;
v000001c4d88cc860_0 .net "Debe", 0 0, L_000001c4d87e28a0;  1 drivers
v000001c4d88cc4a0_0 .net "Din", 0 0, L_000001c4d89bfb20;  1 drivers
v000001c4d88cc5e0_0 .net "Dout", 0 0, L_000001c4d87e1f70;  1 drivers
v000001c4d88ced40_0 .net "Ri", 0 0, L_000001c4d89becc0;  1 drivers
v000001c4d88cf560_0 .net "Si", 0 0, L_000001c4d89bf1c0;  1 drivers
v000001c4d88cfc40_0 .net *"_ivl_0", 0 0, L_000001c4d87e1800;  1 drivers
v000001c4d88cf420_0 .net *"_ivl_10", 0 0, L_000001c4d87e0ed0;  1 drivers
v000001c4d88cf9c0_0 .net *"_ivl_14", 0 0, L_000001c4d87e1c60;  1 drivers
v000001c4d88cee80_0 .net *"_ivl_2", 0 0, L_000001c4d87e1aa0;  1 drivers
v000001c4d88cfce0_0 .net *"_ivl_4", 0 0, L_000001c4d87e0e60;  1 drivers
v000001c4d88ce340_0 .net *"_ivl_6", 0 0, L_000001c4d87e1e90;  1 drivers
v000001c4d88cf1a0_0 .net *"_ivl_8", 0 0, L_000001c4d87e24b0;  1 drivers
S_000001c4d890eb50 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b7450 .param/l "i" 0 5 28, +C4<010>;
S_000001c4d890e9c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890eb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d87e26e0 .functor NOT 1, L_000001c4d89beb80, C4<0>, C4<0>, C4<0>;
L_000001c4d87e2520 .functor AND 1, L_000001c4d87e26e0, L_000001c4d89bda00, C4<1>, C4<1>;
L_000001c4d87e1020 .functor NOT 1, L_000001c4d89beb80, C4<0>, C4<0>, C4<0>;
L_000001c4d87e19c0 .functor AND 1, L_000001c4d87e1020, L_000001c4d89bff80, C4<1>, C4<1>;
L_000001c4d87e18e0 .functor OR 1, L_000001c4d87e2520, L_000001c4d87e19c0, C4<0>, C4<0>;
L_000001c4d87e1a30 .functor AND 1, L_000001c4d89bda00, L_000001c4d89bff80, C4<1>, C4<1>;
L_000001c4d87e1950 .functor OR 1, L_000001c4d87e18e0, L_000001c4d87e1a30, C4<0>, C4<0>;
L_000001c4d87e0fb0 .functor XOR 1, L_000001c4d89beb80, L_000001c4d89bda00, C4<0>, C4<0>;
L_000001c4d87e1b10 .functor XOR 1, L_000001c4d87e0fb0, L_000001c4d89bff80, C4<0>, C4<0>;
v000001c4d88cef20_0 .net "Debe", 0 0, L_000001c4d87e1950;  1 drivers
v000001c4d88cdd00_0 .net "Din", 0 0, L_000001c4d89bff80;  1 drivers
v000001c4d88cede0_0 .net "Dout", 0 0, L_000001c4d87e1b10;  1 drivers
v000001c4d88cf380_0 .net "Ri", 0 0, L_000001c4d89bda00;  1 drivers
v000001c4d88ce0c0_0 .net "Si", 0 0, L_000001c4d89beb80;  1 drivers
v000001c4d88cd8a0_0 .net *"_ivl_0", 0 0, L_000001c4d87e26e0;  1 drivers
v000001c4d88cdf80_0 .net *"_ivl_10", 0 0, L_000001c4d87e1a30;  1 drivers
v000001c4d88ce160_0 .net *"_ivl_14", 0 0, L_000001c4d87e0fb0;  1 drivers
v000001c4d88cf4c0_0 .net *"_ivl_2", 0 0, L_000001c4d87e2520;  1 drivers
v000001c4d88cdda0_0 .net *"_ivl_4", 0 0, L_000001c4d87e1020;  1 drivers
v000001c4d88ce2a0_0 .net *"_ivl_6", 0 0, L_000001c4d87e19c0;  1 drivers
v000001c4d88ce3e0_0 .net *"_ivl_8", 0 0, L_000001c4d87e18e0;  1 drivers
S_000001c4d890d890 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b7650 .param/l "i" 0 5 28, +C4<011>;
S_000001c4d890d250 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890d890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d87e1b80 .functor NOT 1, L_000001c4d89be2c0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e0d10 .functor AND 1, L_000001c4d87e1b80, L_000001c4d89be400, C4<1>, C4<1>;
L_000001c4d87e23d0 .functor NOT 1, L_000001c4d89be2c0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e2360 .functor AND 1, L_000001c4d87e23d0, L_000001c4d89bf800, C4<1>, C4<1>;
L_000001c4d87e2280 .functor OR 1, L_000001c4d87e0d10, L_000001c4d87e2360, C4<0>, C4<0>;
L_000001c4d87e1090 .functor AND 1, L_000001c4d89be400, L_000001c4d89bf800, C4<1>, C4<1>;
L_000001c4d87e1cd0 .functor OR 1, L_000001c4d87e2280, L_000001c4d87e1090, C4<0>, C4<0>;
L_000001c4d87e1640 .functor XOR 1, L_000001c4d89be2c0, L_000001c4d89be400, C4<0>, C4<0>;
L_000001c4d87e1720 .functor XOR 1, L_000001c4d87e1640, L_000001c4d89bf800, C4<0>, C4<0>;
v000001c4d88cfa60_0 .net "Debe", 0 0, L_000001c4d87e1cd0;  1 drivers
v000001c4d88cf740_0 .net "Din", 0 0, L_000001c4d89bf800;  1 drivers
v000001c4d88ce8e0_0 .net "Dout", 0 0, L_000001c4d87e1720;  1 drivers
v000001c4d88cfec0_0 .net "Ri", 0 0, L_000001c4d89be400;  1 drivers
v000001c4d88cff60_0 .net "Si", 0 0, L_000001c4d89be2c0;  1 drivers
v000001c4d88ce480_0 .net *"_ivl_0", 0 0, L_000001c4d87e1b80;  1 drivers
v000001c4d88cdee0_0 .net *"_ivl_10", 0 0, L_000001c4d87e1090;  1 drivers
v000001c4d88cfba0_0 .net *"_ivl_14", 0 0, L_000001c4d87e1640;  1 drivers
v000001c4d88cdbc0_0 .net *"_ivl_2", 0 0, L_000001c4d87e0d10;  1 drivers
v000001c4d88cefc0_0 .net *"_ivl_4", 0 0, L_000001c4d87e23d0;  1 drivers
v000001c4d88ce980_0 .net *"_ivl_6", 0 0, L_000001c4d87e2360;  1 drivers
v000001c4d88cf880_0 .net *"_ivl_8", 0 0, L_000001c4d87e2280;  1 drivers
S_000001c4d890d570 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b76d0 .param/l "i" 0 5 28, +C4<0100>;
S_000001c4d890d3e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890d570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d87e22f0 .functor NOT 1, L_000001c4d89bf4e0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e14f0 .functor AND 1, L_000001c4d87e22f0, L_000001c4d89bf8a0, C4<1>, C4<1>;
L_000001c4d87e2130 .functor NOT 1, L_000001c4d89bf4e0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e1100 .functor AND 1, L_000001c4d87e2130, L_000001c4d89bf260, C4<1>, C4<1>;
L_000001c4d87e1e20 .functor OR 1, L_000001c4d87e14f0, L_000001c4d87e1100, C4<0>, C4<0>;
L_000001c4d87e1fe0 .functor AND 1, L_000001c4d89bf8a0, L_000001c4d89bf260, C4<1>, C4<1>;
L_000001c4d87e21a0 .functor OR 1, L_000001c4d87e1e20, L_000001c4d87e1fe0, C4<0>, C4<0>;
L_000001c4d87e2440 .functor XOR 1, L_000001c4d89bf4e0, L_000001c4d89bf8a0, C4<0>, C4<0>;
L_000001c4d87e2050 .functor XOR 1, L_000001c4d87e2440, L_000001c4d89bf260, C4<0>, C4<0>;
v000001c4d88cf7e0_0 .net "Debe", 0 0, L_000001c4d87e21a0;  1 drivers
v000001c4d88cf060_0 .net "Din", 0 0, L_000001c4d89bf260;  1 drivers
v000001c4d88cfe20_0 .net "Dout", 0 0, L_000001c4d87e2050;  1 drivers
v000001c4d88cf100_0 .net "Ri", 0 0, L_000001c4d89bf8a0;  1 drivers
v000001c4d88cfd80_0 .net "Si", 0 0, L_000001c4d89bf4e0;  1 drivers
v000001c4d88cf240_0 .net *"_ivl_0", 0 0, L_000001c4d87e22f0;  1 drivers
v000001c4d88cfb00_0 .net *"_ivl_10", 0 0, L_000001c4d87e1fe0;  1 drivers
v000001c4d88d0000_0 .net *"_ivl_14", 0 0, L_000001c4d87e2440;  1 drivers
v000001c4d88cf2e0_0 .net *"_ivl_2", 0 0, L_000001c4d87e14f0;  1 drivers
v000001c4d88ce020_0 .net *"_ivl_4", 0 0, L_000001c4d87e2130;  1 drivers
v000001c4d88cd940_0 .net *"_ivl_6", 0 0, L_000001c4d87e1100;  1 drivers
v000001c4d88ce840_0 .net *"_ivl_8", 0 0, L_000001c4d87e1e20;  1 drivers
S_000001c4d890d700 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b8750 .param/l "i" 0 5 28, +C4<0101>;
S_000001c4d890e6a0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890d700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d87e1170 .functor NOT 1, L_000001c4d89be9a0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e2590 .functor AND 1, L_000001c4d87e1170, L_000001c4d89bfd00, C4<1>, C4<1>;
L_000001c4d87e1d40 .functor NOT 1, L_000001c4d89be9a0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e2600 .functor AND 1, L_000001c4d87e1d40, L_000001c4d89bfbc0, C4<1>, C4<1>;
L_000001c4d87e2750 .functor OR 1, L_000001c4d87e2590, L_000001c4d87e2600, C4<0>, C4<0>;
L_000001c4d87e27c0 .functor AND 1, L_000001c4d89bfd00, L_000001c4d89bfbc0, C4<1>, C4<1>;
L_000001c4d87e11e0 .functor OR 1, L_000001c4d87e2750, L_000001c4d87e27c0, C4<0>, C4<0>;
L_000001c4d87e2830 .functor XOR 1, L_000001c4d89be9a0, L_000001c4d89bfd00, C4<0>, C4<0>;
L_000001c4d87e0d80 .functor XOR 1, L_000001c4d87e2830, L_000001c4d89bfbc0, C4<0>, C4<0>;
v000001c4d88ce7a0_0 .net "Debe", 0 0, L_000001c4d87e11e0;  1 drivers
v000001c4d88ce5c0_0 .net "Din", 0 0, L_000001c4d89bfbc0;  1 drivers
v000001c4d88ceca0_0 .net "Dout", 0 0, L_000001c4d87e0d80;  1 drivers
v000001c4d88cd9e0_0 .net "Ri", 0 0, L_000001c4d89bfd00;  1 drivers
v000001c4d88cf600_0 .net "Si", 0 0, L_000001c4d89be9a0;  1 drivers
v000001c4d88ce200_0 .net *"_ivl_0", 0 0, L_000001c4d87e1170;  1 drivers
v000001c4d88cde40_0 .net *"_ivl_10", 0 0, L_000001c4d87e27c0;  1 drivers
v000001c4d88cf6a0_0 .net *"_ivl_14", 0 0, L_000001c4d87e2830;  1 drivers
v000001c4d88cda80_0 .net *"_ivl_2", 0 0, L_000001c4d87e2590;  1 drivers
v000001c4d88cea20_0 .net *"_ivl_4", 0 0, L_000001c4d87e1d40;  1 drivers
v000001c4d88cec00_0 .net *"_ivl_6", 0 0, L_000001c4d87e2600;  1 drivers
v000001c4d88cf920_0 .net *"_ivl_8", 0 0, L_000001c4d87e2750;  1 drivers
S_000001c4d890da20 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b87d0 .param/l "i" 0 5 28, +C4<0110>;
S_000001c4d890ded0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890da20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d87e1480 .functor NOT 1, L_000001c4d89bf3a0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e1250 .functor AND 1, L_000001c4d87e1480, L_000001c4d89bec20, C4<1>, C4<1>;
L_000001c4d87e16b0 .functor NOT 1, L_000001c4d89bf3a0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e12c0 .functor AND 1, L_000001c4d87e16b0, L_000001c4d89bf440, C4<1>, C4<1>;
L_000001c4d87e13a0 .functor OR 1, L_000001c4d87e1250, L_000001c4d87e12c0, C4<0>, C4<0>;
L_000001c4d87e1410 .functor AND 1, L_000001c4d89bec20, L_000001c4d89bf440, C4<1>, C4<1>;
L_000001c4d87e1560 .functor OR 1, L_000001c4d87e13a0, L_000001c4d87e1410, C4<0>, C4<0>;
L_000001c4d87e3a20 .functor XOR 1, L_000001c4d89bf3a0, L_000001c4d89bec20, C4<0>, C4<0>;
L_000001c4d8a74f60 .functor XOR 1, L_000001c4d87e3a20, L_000001c4d89bf440, C4<0>, C4<0>;
v000001c4d88ceac0_0 .net "Debe", 0 0, L_000001c4d87e1560;  1 drivers
v000001c4d88ce520_0 .net "Din", 0 0, L_000001c4d89bf440;  1 drivers
v000001c4d88cdb20_0 .net "Dout", 0 0, L_000001c4d8a74f60;  1 drivers
v000001c4d88ce660_0 .net "Ri", 0 0, L_000001c4d89bec20;  1 drivers
v000001c4d88ceb60_0 .net "Si", 0 0, L_000001c4d89bf3a0;  1 drivers
v000001c4d88cdc60_0 .net *"_ivl_0", 0 0, L_000001c4d87e1480;  1 drivers
v000001c4d88ce700_0 .net *"_ivl_10", 0 0, L_000001c4d87e1410;  1 drivers
v000001c4d8926a20_0 .net *"_ivl_14", 0 0, L_000001c4d87e3a20;  1 drivers
v000001c4d8928000_0 .net *"_ivl_2", 0 0, L_000001c4d87e1250;  1 drivers
v000001c4d8927060_0 .net *"_ivl_4", 0 0, L_000001c4d87e16b0;  1 drivers
v000001c4d8928780_0 .net *"_ivl_6", 0 0, L_000001c4d87e12c0;  1 drivers
v000001c4d8927e20_0 .net *"_ivl_8", 0 0, L_000001c4d87e13a0;  1 drivers
S_000001c4d890e060 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c4d890dd40;
 .timescale -9 -12;
P_000001c4d87b8450 .param/l "i" 0 5 28, +C4<0111>;
S_000001c4d890e1f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d890e060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a745c0 .functor NOT 1, L_000001c4d89befe0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a741d0 .functor AND 1, L_000001c4d8a745c0, L_000001c4d89be4a0, C4<1>, C4<1>;
L_000001c4d8a74e10 .functor NOT 1, L_000001c4d89befe0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a740f0 .functor AND 1, L_000001c4d8a74e10, L_000001c4d89bfc60, C4<1>, C4<1>;
L_000001c4d8a748d0 .functor OR 1, L_000001c4d8a741d0, L_000001c4d8a740f0, C4<0>, C4<0>;
L_000001c4d8a74240 .functor AND 1, L_000001c4d89be4a0, L_000001c4d89bfc60, C4<1>, C4<1>;
L_000001c4d8a73590 .functor OR 1, L_000001c4d8a748d0, L_000001c4d8a74240, C4<0>, C4<0>;
L_000001c4d8a74d30 .functor XOR 1, L_000001c4d89befe0, L_000001c4d89be4a0, C4<0>, C4<0>;
L_000001c4d8a73fa0 .functor XOR 1, L_000001c4d8a74d30, L_000001c4d89bfc60, C4<0>, C4<0>;
v000001c4d89263e0_0 .net "Debe", 0 0, L_000001c4d8a73590;  1 drivers
v000001c4d8928820_0 .net "Din", 0 0, L_000001c4d89bfc60;  1 drivers
v000001c4d89268e0_0 .net "Dout", 0 0, L_000001c4d8a73fa0;  1 drivers
v000001c4d89267a0_0 .net "Ri", 0 0, L_000001c4d89be4a0;  1 drivers
v000001c4d8927600_0 .net "Si", 0 0, L_000001c4d89befe0;  1 drivers
v000001c4d8926f20_0 .net *"_ivl_0", 0 0, L_000001c4d8a745c0;  1 drivers
v000001c4d89262a0_0 .net *"_ivl_10", 0 0, L_000001c4d8a74240;  1 drivers
v000001c4d8927380_0 .net *"_ivl_14", 0 0, L_000001c4d8a74d30;  1 drivers
v000001c4d8927a60_0 .net *"_ivl_2", 0 0, L_000001c4d8a741d0;  1 drivers
v000001c4d89271a0_0 .net *"_ivl_4", 0 0, L_000001c4d8a74e10;  1 drivers
v000001c4d8927c40_0 .net *"_ivl_6", 0 0, L_000001c4d8a740f0;  1 drivers
v000001c4d8926fc0_0 .net *"_ivl_8", 0 0, L_000001c4d8a748d0;  1 drivers
S_000001c4d890e380 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_000001c4d88748c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c4d8306280 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c4d83062b8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c4d83062f0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c4d892a760_0 .net "Debe", 8 0, L_000001c4d89c1060;  1 drivers
v000001c4d8928e60_0 .net "F", 7 0, L_000001c4d89c11a0;  alias, 1 drivers
v000001c4d8929040_0 .net "R", 7 0, L_000001c4d89bde60;  alias, 1 drivers
v000001c4d8929900_0 .net "S", 7 0, L_000001c4d89bf120;  alias, 1 drivers
L_000001c4d8a16808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8929360_0 .net/2u *"_ivl_60", 0 0, L_000001c4d8a16808;  1 drivers
L_000001c4d89bf940 .part L_000001c4d89bf120, 0, 1;
L_000001c4d89bf080 .part L_000001c4d89bde60, 0, 1;
L_000001c4d89bfee0 .part L_000001c4d89c1060, 0, 1;
L_000001c4d89bd8c0 .part L_000001c4d89bf120, 1, 1;
L_000001c4d89bd960 .part L_000001c4d89bde60, 1, 1;
L_000001c4d89bdb40 .part L_000001c4d89c1060, 1, 1;
L_000001c4d89bf620 .part L_000001c4d89bf120, 2, 1;
L_000001c4d89bdbe0 .part L_000001c4d89bde60, 2, 1;
L_000001c4d89bdc80 .part L_000001c4d89c1060, 2, 1;
L_000001c4d89bdd20 .part L_000001c4d89bf120, 3, 1;
L_000001c4d89bed60 .part L_000001c4d89bde60, 3, 1;
L_000001c4d89bdf00 .part L_000001c4d89c1060, 3, 1;
L_000001c4d89bdfa0 .part L_000001c4d89bf120, 4, 1;
L_000001c4d89be5e0 .part L_000001c4d89bde60, 4, 1;
L_000001c4d89be040 .part L_000001c4d89c1060, 4, 1;
L_000001c4d89bee00 .part L_000001c4d89bf120, 5, 1;
L_000001c4d89be0e0 .part L_000001c4d89bde60, 5, 1;
L_000001c4d89be220 .part L_000001c4d89c1060, 5, 1;
L_000001c4d89beea0 .part L_000001c4d89bf120, 6, 1;
L_000001c4d89be180 .part L_000001c4d89bde60, 6, 1;
L_000001c4d89be360 .part L_000001c4d89c1060, 6, 1;
L_000001c4d89be680 .part L_000001c4d89bf120, 7, 1;
L_000001c4d89c0c00 .part L_000001c4d89bde60, 7, 1;
L_000001c4d89c1560 .part L_000001c4d89c1060, 7, 1;
LS_000001c4d89c11a0_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a74e80, L_000001c4d8a74400, L_000001c4d8a74630, L_000001c4d8a736e0;
LS_000001c4d89c11a0_0_4 .concat8 [ 1 1 1 1], L_000001c4d8a74be0, L_000001c4d8a73e50, L_000001c4d8a750b0, L_000001c4d8a75f20;
L_000001c4d89c11a0 .concat8 [ 4 4 0 0], LS_000001c4d89c11a0_0_0, LS_000001c4d89c11a0_0_4;
LS_000001c4d89c1060_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a16808, L_000001c4d8a73ec0, L_000001c4d8a73830, L_000001c4d8a74390;
LS_000001c4d89c1060_0_4 .concat8 [ 1 1 1 1], L_000001c4d8a747f0, L_000001c4d8a73750, L_000001c4d8a73d00, L_000001c4d8a75270;
LS_000001c4d89c1060_0_8 .concat8 [ 1 0 0 0], L_000001c4d8a759e0;
L_000001c4d89c1060 .concat8 [ 4 4 1 0], LS_000001c4d89c1060_0_0, LS_000001c4d89c1060_0_4, LS_000001c4d89c1060_0_8;
S_000001c4d8942010 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b8550 .param/l "i" 0 5 28, +C4<00>;
S_000001c4d89424c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8942010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a74010 .functor NOT 1, L_000001c4d89bf940, C4<0>, C4<0>, C4<0>;
L_000001c4d8a74fd0 .functor AND 1, L_000001c4d8a74010, L_000001c4d89bf080, C4<1>, C4<1>;
L_000001c4d8a74b00 .functor NOT 1, L_000001c4d89bf940, C4<0>, C4<0>, C4<0>;
L_000001c4d8a74a20 .functor AND 1, L_000001c4d8a74b00, L_000001c4d89bfee0, C4<1>, C4<1>;
L_000001c4d8a75040 .functor OR 1, L_000001c4d8a74fd0, L_000001c4d8a74a20, C4<0>, C4<0>;
L_000001c4d8a73910 .functor AND 1, L_000001c4d89bf080, L_000001c4d89bfee0, C4<1>, C4<1>;
L_000001c4d8a73ec0 .functor OR 1, L_000001c4d8a75040, L_000001c4d8a73910, C4<0>, C4<0>;
L_000001c4d8a742b0 .functor XOR 1, L_000001c4d89bf940, L_000001c4d89bf080, C4<0>, C4<0>;
L_000001c4d8a74e80 .functor XOR 1, L_000001c4d8a742b0, L_000001c4d89bfee0, C4<0>, C4<0>;
v000001c4d8927ba0_0 .net "Debe", 0 0, L_000001c4d8a73ec0;  1 drivers
v000001c4d8926480_0 .net "Din", 0 0, L_000001c4d89bfee0;  1 drivers
v000001c4d8928280_0 .net "Dout", 0 0, L_000001c4d8a74e80;  1 drivers
v000001c4d8927ec0_0 .net "Ri", 0 0, L_000001c4d89bf080;  1 drivers
v000001c4d8926ac0_0 .net "Si", 0 0, L_000001c4d89bf940;  1 drivers
v000001c4d89279c0_0 .net *"_ivl_0", 0 0, L_000001c4d8a74010;  1 drivers
v000001c4d8928320_0 .net *"_ivl_10", 0 0, L_000001c4d8a73910;  1 drivers
v000001c4d8927100_0 .net *"_ivl_14", 0 0, L_000001c4d8a742b0;  1 drivers
v000001c4d8928460_0 .net *"_ivl_2", 0 0, L_000001c4d8a74fd0;  1 drivers
v000001c4d8926c00_0 .net *"_ivl_4", 0 0, L_000001c4d8a74b00;  1 drivers
v000001c4d8928140_0 .net *"_ivl_6", 0 0, L_000001c4d8a74a20;  1 drivers
v000001c4d8927ce0_0 .net *"_ivl_8", 0 0, L_000001c4d8a75040;  1 drivers
S_000001c4d8942b00 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b9010 .param/l "i" 0 5 28, +C4<01>;
S_000001c4d8942650 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8942b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a73f30 .functor NOT 1, L_000001c4d89bd8c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a744e0 .functor AND 1, L_000001c4d8a73f30, L_000001c4d89bd960, C4<1>, C4<1>;
L_000001c4d8a74080 .functor NOT 1, L_000001c4d89bd8c0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a73bb0 .functor AND 1, L_000001c4d8a74080, L_000001c4d89bdb40, C4<1>, C4<1>;
L_000001c4d8a74320 .functor OR 1, L_000001c4d8a744e0, L_000001c4d8a73bb0, C4<0>, C4<0>;
L_000001c4d8a73b40 .functor AND 1, L_000001c4d89bd960, L_000001c4d89bdb40, C4<1>, C4<1>;
L_000001c4d8a73830 .functor OR 1, L_000001c4d8a74320, L_000001c4d8a73b40, C4<0>, C4<0>;
L_000001c4d8a74c50 .functor XOR 1, L_000001c4d89bd8c0, L_000001c4d89bd960, C4<0>, C4<0>;
L_000001c4d8a74400 .functor XOR 1, L_000001c4d8a74c50, L_000001c4d89bdb40, C4<0>, C4<0>;
v000001c4d8926200_0 .net "Debe", 0 0, L_000001c4d8a73830;  1 drivers
v000001c4d8927240_0 .net "Din", 0 0, L_000001c4d89bdb40;  1 drivers
v000001c4d8927d80_0 .net "Dout", 0 0, L_000001c4d8a74400;  1 drivers
v000001c4d8926520_0 .net "Ri", 0 0, L_000001c4d89bd960;  1 drivers
v000001c4d89265c0_0 .net "Si", 0 0, L_000001c4d89bd8c0;  1 drivers
v000001c4d8926340_0 .net *"_ivl_0", 0 0, L_000001c4d8a73f30;  1 drivers
v000001c4d89283c0_0 .net *"_ivl_10", 0 0, L_000001c4d8a73b40;  1 drivers
v000001c4d8927f60_0 .net *"_ivl_14", 0 0, L_000001c4d8a74c50;  1 drivers
v000001c4d89274c0_0 .net *"_ivl_2", 0 0, L_000001c4d8a744e0;  1 drivers
v000001c4d8927560_0 .net *"_ivl_4", 0 0, L_000001c4d8a74080;  1 drivers
v000001c4d8927920_0 .net *"_ivl_6", 0 0, L_000001c4d8a73bb0;  1 drivers
v000001c4d89280a0_0 .net *"_ivl_8", 0 0, L_000001c4d8a74320;  1 drivers
S_000001c4d8941cf0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b88d0 .param/l "i" 0 5 28, +C4<010>;
S_000001c4d8941840 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8941cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a73980 .functor NOT 1, L_000001c4d89bf620, C4<0>, C4<0>, C4<0>;
L_000001c4d8a73670 .functor AND 1, L_000001c4d8a73980, L_000001c4d89bdbe0, C4<1>, C4<1>;
L_000001c4d8a74160 .functor NOT 1, L_000001c4d89bf620, C4<0>, C4<0>, C4<0>;
L_000001c4d8a734b0 .functor AND 1, L_000001c4d8a74160, L_000001c4d89bdc80, C4<1>, C4<1>;
L_000001c4d8a74ef0 .functor OR 1, L_000001c4d8a73670, L_000001c4d8a734b0, C4<0>, C4<0>;
L_000001c4d8a73520 .functor AND 1, L_000001c4d89bdbe0, L_000001c4d89bdc80, C4<1>, C4<1>;
L_000001c4d8a74390 .functor OR 1, L_000001c4d8a74ef0, L_000001c4d8a73520, C4<0>, C4<0>;
L_000001c4d8a74470 .functor XOR 1, L_000001c4d89bf620, L_000001c4d89bdbe0, C4<0>, C4<0>;
L_000001c4d8a74630 .functor XOR 1, L_000001c4d8a74470, L_000001c4d89bdc80, C4<0>, C4<0>;
v000001c4d8926700_0 .net "Debe", 0 0, L_000001c4d8a74390;  1 drivers
v000001c4d8928500_0 .net "Din", 0 0, L_000001c4d89bdc80;  1 drivers
v000001c4d8926660_0 .net "Dout", 0 0, L_000001c4d8a74630;  1 drivers
v000001c4d89286e0_0 .net "Ri", 0 0, L_000001c4d89bdbe0;  1 drivers
v000001c4d89272e0_0 .net "Si", 0 0, L_000001c4d89bf620;  1 drivers
v000001c4d89285a0_0 .net *"_ivl_0", 0 0, L_000001c4d8a73980;  1 drivers
v000001c4d8928640_0 .net *"_ivl_10", 0 0, L_000001c4d8a73520;  1 drivers
v000001c4d89260c0_0 .net *"_ivl_14", 0 0, L_000001c4d8a74470;  1 drivers
v000001c4d8926840_0 .net *"_ivl_2", 0 0, L_000001c4d8a73670;  1 drivers
v000001c4d89276a0_0 .net *"_ivl_4", 0 0, L_000001c4d8a74160;  1 drivers
v000001c4d8926160_0 .net *"_ivl_6", 0 0, L_000001c4d8a734b0;  1 drivers
v000001c4d8926b60_0 .net *"_ivl_8", 0 0, L_000001c4d8a74ef0;  1 drivers
S_000001c4d8942c90 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b9090 .param/l "i" 0 5 28, +C4<011>;
S_000001c4d89416b0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8942c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a74550 .functor NOT 1, L_000001c4d89bdd20, C4<0>, C4<0>, C4<0>;
L_000001c4d8a739f0 .functor AND 1, L_000001c4d8a74550, L_000001c4d89bed60, C4<1>, C4<1>;
L_000001c4d8a73a60 .functor NOT 1, L_000001c4d89bdd20, C4<0>, C4<0>, C4<0>;
L_000001c4d8a74da0 .functor AND 1, L_000001c4d8a73a60, L_000001c4d89bdf00, C4<1>, C4<1>;
L_000001c4d8a74780 .functor OR 1, L_000001c4d8a739f0, L_000001c4d8a74da0, C4<0>, C4<0>;
L_000001c4d8a746a0 .functor AND 1, L_000001c4d89bed60, L_000001c4d89bdf00, C4<1>, C4<1>;
L_000001c4d8a747f0 .functor OR 1, L_000001c4d8a74780, L_000001c4d8a746a0, C4<0>, C4<0>;
L_000001c4d8a74710 .functor XOR 1, L_000001c4d89bdd20, L_000001c4d89bed60, C4<0>, C4<0>;
L_000001c4d8a736e0 .functor XOR 1, L_000001c4d8a74710, L_000001c4d89bdf00, C4<0>, C4<0>;
v000001c4d8926ca0_0 .net "Debe", 0 0, L_000001c4d8a747f0;  1 drivers
v000001c4d8926d40_0 .net "Din", 0 0, L_000001c4d89bdf00;  1 drivers
v000001c4d8926de0_0 .net "Dout", 0 0, L_000001c4d8a736e0;  1 drivers
v000001c4d8926e80_0 .net "Ri", 0 0, L_000001c4d89bed60;  1 drivers
v000001c4d8927740_0 .net "Si", 0 0, L_000001c4d89bdd20;  1 drivers
v000001c4d89277e0_0 .net *"_ivl_0", 0 0, L_000001c4d8a74550;  1 drivers
v000001c4d892ae40_0 .net *"_ivl_10", 0 0, L_000001c4d8a746a0;  1 drivers
v000001c4d892a8a0_0 .net *"_ivl_14", 0 0, L_000001c4d8a74710;  1 drivers
v000001c4d8929ea0_0 .net *"_ivl_2", 0 0, L_000001c4d8a739f0;  1 drivers
v000001c4d8929720_0 .net *"_ivl_4", 0 0, L_000001c4d8a73a60;  1 drivers
v000001c4d892a120_0 .net *"_ivl_6", 0 0, L_000001c4d8a74da0;  1 drivers
v000001c4d892a800_0 .net *"_ivl_8", 0 0, L_000001c4d8a74780;  1 drivers
S_000001c4d89421a0 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b9150 .param/l "i" 0 5 28, +C4<0100>;
S_000001c4d8941e80 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d89421a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a73d70 .functor NOT 1, L_000001c4d89bdfa0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a73600 .functor AND 1, L_000001c4d8a73d70, L_000001c4d89be5e0, C4<1>, C4<1>;
L_000001c4d8a74940 .functor NOT 1, L_000001c4d89bdfa0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a738a0 .functor AND 1, L_000001c4d8a74940, L_000001c4d89be040, C4<1>, C4<1>;
L_000001c4d8a749b0 .functor OR 1, L_000001c4d8a73600, L_000001c4d8a738a0, C4<0>, C4<0>;
L_000001c4d8a74a90 .functor AND 1, L_000001c4d89be5e0, L_000001c4d89be040, C4<1>, C4<1>;
L_000001c4d8a73750 .functor OR 1, L_000001c4d8a749b0, L_000001c4d8a74a90, C4<0>, C4<0>;
L_000001c4d8a74b70 .functor XOR 1, L_000001c4d89bdfa0, L_000001c4d89be5e0, C4<0>, C4<0>;
L_000001c4d8a74be0 .functor XOR 1, L_000001c4d8a74b70, L_000001c4d89be040, C4<0>, C4<0>;
v000001c4d89290e0_0 .net "Debe", 0 0, L_000001c4d8a73750;  1 drivers
v000001c4d892a3a0_0 .net "Din", 0 0, L_000001c4d89be040;  1 drivers
v000001c4d892a1c0_0 .net "Dout", 0 0, L_000001c4d8a74be0;  1 drivers
v000001c4d892aee0_0 .net "Ri", 0 0, L_000001c4d89be5e0;  1 drivers
v000001c4d8929180_0 .net "Si", 0 0, L_000001c4d89bdfa0;  1 drivers
v000001c4d892af80_0 .net *"_ivl_0", 0 0, L_000001c4d8a73d70;  1 drivers
v000001c4d8929400_0 .net *"_ivl_10", 0 0, L_000001c4d8a74a90;  1 drivers
v000001c4d892a940_0 .net *"_ivl_14", 0 0, L_000001c4d8a74b70;  1 drivers
v000001c4d892a260_0 .net *"_ivl_2", 0 0, L_000001c4d8a73600;  1 drivers
v000001c4d892b020_0 .net *"_ivl_4", 0 0, L_000001c4d8a74940;  1 drivers
v000001c4d892a580_0 .net *"_ivl_6", 0 0, L_000001c4d8a738a0;  1 drivers
v000001c4d892ac60_0 .net *"_ivl_8", 0 0, L_000001c4d8a749b0;  1 drivers
S_000001c4d8942330 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b8250 .param/l "i" 0 5 28, +C4<0101>;
S_000001c4d89419d0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8942330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a737c0 .functor NOT 1, L_000001c4d89bee00, C4<0>, C4<0>, C4<0>;
L_000001c4d8a74cc0 .functor AND 1, L_000001c4d8a737c0, L_000001c4d89be0e0, C4<1>, C4<1>;
L_000001c4d8a73ad0 .functor NOT 1, L_000001c4d89bee00, C4<0>, C4<0>, C4<0>;
L_000001c4d8a74860 .functor AND 1, L_000001c4d8a73ad0, L_000001c4d89be220, C4<1>, C4<1>;
L_000001c4d8a73c20 .functor OR 1, L_000001c4d8a74cc0, L_000001c4d8a74860, C4<0>, C4<0>;
L_000001c4d8a73c90 .functor AND 1, L_000001c4d89be0e0, L_000001c4d89be220, C4<1>, C4<1>;
L_000001c4d8a73d00 .functor OR 1, L_000001c4d8a73c20, L_000001c4d8a73c90, C4<0>, C4<0>;
L_000001c4d8a73de0 .functor XOR 1, L_000001c4d89bee00, L_000001c4d89be0e0, C4<0>, C4<0>;
L_000001c4d8a73e50 .functor XOR 1, L_000001c4d8a73de0, L_000001c4d89be220, C4<0>, C4<0>;
v000001c4d892a9e0_0 .net "Debe", 0 0, L_000001c4d8a73d00;  1 drivers
v000001c4d89297c0_0 .net "Din", 0 0, L_000001c4d89be220;  1 drivers
v000001c4d892aa80_0 .net "Dout", 0 0, L_000001c4d8a73e50;  1 drivers
v000001c4d892a4e0_0 .net "Ri", 0 0, L_000001c4d89be0e0;  1 drivers
v000001c4d892a620_0 .net "Si", 0 0, L_000001c4d89bee00;  1 drivers
v000001c4d8928a00_0 .net *"_ivl_0", 0 0, L_000001c4d8a737c0;  1 drivers
v000001c4d892ab20_0 .net *"_ivl_10", 0 0, L_000001c4d8a73c90;  1 drivers
v000001c4d8929f40_0 .net *"_ivl_14", 0 0, L_000001c4d8a73de0;  1 drivers
v000001c4d8928d20_0 .net *"_ivl_2", 0 0, L_000001c4d8a74cc0;  1 drivers
v000001c4d8929ae0_0 .net *"_ivl_4", 0 0, L_000001c4d8a73ad0;  1 drivers
v000001c4d8929b80_0 .net *"_ivl_6", 0 0, L_000001c4d8a74860;  1 drivers
v000001c4d892ada0_0 .net *"_ivl_8", 0 0, L_000001c4d8a73c20;  1 drivers
S_000001c4d8942e20 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b8190 .param/l "i" 0 5 28, +C4<0110>;
S_000001c4d89427e0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8942e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a75890 .functor NOT 1, L_000001c4d89beea0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a75820 .functor AND 1, L_000001c4d8a75890, L_000001c4d89be180, C4<1>, C4<1>;
L_000001c4d8a75f90 .functor NOT 1, L_000001c4d89beea0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a75cf0 .functor AND 1, L_000001c4d8a75f90, L_000001c4d89be360, C4<1>, C4<1>;
L_000001c4d8a75120 .functor OR 1, L_000001c4d8a75820, L_000001c4d8a75cf0, C4<0>, C4<0>;
L_000001c4d8a75350 .functor AND 1, L_000001c4d89be180, L_000001c4d89be360, C4<1>, C4<1>;
L_000001c4d8a75270 .functor OR 1, L_000001c4d8a75120, L_000001c4d8a75350, C4<0>, C4<0>;
L_000001c4d8a75d60 .functor XOR 1, L_000001c4d89beea0, L_000001c4d89be180, C4<0>, C4<0>;
L_000001c4d8a750b0 .functor XOR 1, L_000001c4d8a75d60, L_000001c4d89be360, C4<0>, C4<0>;
v000001c4d8929d60_0 .net "Debe", 0 0, L_000001c4d8a75270;  1 drivers
v000001c4d89292c0_0 .net "Din", 0 0, L_000001c4d89be360;  1 drivers
v000001c4d8928be0_0 .net "Dout", 0 0, L_000001c4d8a750b0;  1 drivers
v000001c4d8929c20_0 .net "Ri", 0 0, L_000001c4d89be180;  1 drivers
v000001c4d892abc0_0 .net "Si", 0 0, L_000001c4d89beea0;  1 drivers
v000001c4d8929fe0_0 .net *"_ivl_0", 0 0, L_000001c4d8a75890;  1 drivers
v000001c4d8928aa0_0 .net *"_ivl_10", 0 0, L_000001c4d8a75350;  1 drivers
v000001c4d89299a0_0 .net *"_ivl_14", 0 0, L_000001c4d8a75d60;  1 drivers
v000001c4d892a300_0 .net *"_ivl_2", 0 0, L_000001c4d8a75820;  1 drivers
v000001c4d8929cc0_0 .net *"_ivl_4", 0 0, L_000001c4d8a75f90;  1 drivers
v000001c4d8928b40_0 .net *"_ivl_6", 0 0, L_000001c4d8a75cf0;  1 drivers
v000001c4d892ad00_0 .net *"_ivl_8", 0 0, L_000001c4d8a75120;  1 drivers
S_000001c4d8941520 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c4d890e380;
 .timescale -9 -12;
P_000001c4d87b82d0 .param/l "i" 0 5 28, +C4<0111>;
S_000001c4d8941390 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8941520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a75b30 .functor NOT 1, L_000001c4d89be680, C4<0>, C4<0>, C4<0>;
L_000001c4d8a75900 .functor AND 1, L_000001c4d8a75b30, L_000001c4d89c0c00, C4<1>, C4<1>;
L_000001c4d8a755f0 .functor NOT 1, L_000001c4d89be680, C4<0>, C4<0>, C4<0>;
L_000001c4d8a75190 .functor AND 1, L_000001c4d8a755f0, L_000001c4d89c1560, C4<1>, C4<1>;
L_000001c4d8a752e0 .functor OR 1, L_000001c4d8a75900, L_000001c4d8a75190, C4<0>, C4<0>;
L_000001c4d8a75970 .functor AND 1, L_000001c4d89c0c00, L_000001c4d89c1560, C4<1>, C4<1>;
L_000001c4d8a759e0 .functor OR 1, L_000001c4d8a752e0, L_000001c4d8a75970, C4<0>, C4<0>;
L_000001c4d8a75c80 .functor XOR 1, L_000001c4d89be680, L_000001c4d89c0c00, C4<0>, C4<0>;
L_000001c4d8a75f20 .functor XOR 1, L_000001c4d8a75c80, L_000001c4d89c1560, C4<0>, C4<0>;
v000001c4d8929e00_0 .net "Debe", 0 0, L_000001c4d8a759e0;  1 drivers
v000001c4d8929220_0 .net "Din", 0 0, L_000001c4d89c1560;  1 drivers
v000001c4d89288c0_0 .net "Dout", 0 0, L_000001c4d8a75f20;  1 drivers
v000001c4d8928fa0_0 .net "Ri", 0 0, L_000001c4d89c0c00;  1 drivers
v000001c4d8928c80_0 .net "Si", 0 0, L_000001c4d89be680;  1 drivers
v000001c4d8928960_0 .net *"_ivl_0", 0 0, L_000001c4d8a75b30;  1 drivers
v000001c4d8929860_0 .net *"_ivl_10", 0 0, L_000001c4d8a75970;  1 drivers
v000001c4d8928f00_0 .net *"_ivl_14", 0 0, L_000001c4d8a75c80;  1 drivers
v000001c4d892a080_0 .net *"_ivl_2", 0 0, L_000001c4d8a75900;  1 drivers
v000001c4d8928dc0_0 .net *"_ivl_4", 0 0, L_000001c4d8a755f0;  1 drivers
v000001c4d892a440_0 .net *"_ivl_6", 0 0, L_000001c4d8a75190;  1 drivers
v000001c4d892a6c0_0 .net *"_ivl_8", 0 0, L_000001c4d8a752e0;  1 drivers
S_000001c4d8942970 .scope module, "U_DIV" "DivHP" 4 72, 7 70 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c4d8334590 .param/l "BS" 0 7 70, +C4<00000000000000000000000000011111>;
P_000001c4d83345c8 .param/l "EBS" 0 7 70, +C4<00000000000000000000000000000111>;
P_000001c4d8334600 .param/l "MBS" 0 7 70, +C4<00000000000000000000000000010110>;
L_000001c4d8aef1a0 .functor XOR 1, L_000001c4d8acc6d0, L_000001c4d8acc8b0, C4<0>, C4<0>;
L_000001c4d8aef7c0 .functor AND 1, L_000001c4d8acca90, L_000001c4d8aca470, C4<1>, C4<1>;
L_000001c4d8aef830 .functor AND 1, L_000001c4d8aca510, L_000001c4d8acd7b0, C4<1>, C4<1>;
L_000001c4d8af06a0 .functor AND 1, L_000001c4d8aef7c0, L_000001c4d8aaf030, C4<1>, C4<1>;
L_000001c4d8af1510 .functor AND 1, L_000001c4d8aef7c0, L_000001c4d8ab0890, C4<1>, C4<1>;
L_000001c4d8af0780 .functor AND 1, L_000001c4d8aef7c0, L_000001c4d8ab11f0, C4<1>, C4<1>;
L_000001c4d8af0400 .functor AND 1, L_000001c4d8ab0250, L_000001c4d8ab09d0, C4<1>, C4<1>;
L_000001c4d8aefde0 .functor AND 1, L_000001c4d8aef7c0, L_000001c4d8aaf0d0, C4<1>, C4<1>;
L_000001c4d8a18e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000001c4d8af1350 .functor OR 1, L_000001c4d8a18e48, L_000001c4d8af0400, C4<0>, C4<0>;
L_000001c4d8af1200 .functor AND 1, L_000001c4d8aef7c0, L_000001c4d8aaf210, C4<1>, C4<1>;
L_000001c4d8af12e0 .functor OR 1, L_000001c4d8af1580, L_000001c4d8aaedb0, C4<0>, C4<0>;
L_000001c4d8af0c50 .functor AND 1, L_000001c4d8aef7c0, L_000001c4d8aafcb0, C4<1>, C4<1>;
v000001c4d8930700_0 .net "F", 31 0, L_000001c4d8ab0930;  alias, 1 drivers
v000001c4d89307a0_0 .net "R", 31 0, v000001c4d89bc7e0_0;  alias, 1 drivers
v000001c4d8930e80_0 .net "S", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
v000001c4d8931920_0 .net *"_ivl_100", 0 0, L_000001c4d8af0780;  1 drivers
L_000001c4d8a18ce0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89319c0_0 .net/2u *"_ivl_101", 22 0, L_000001c4d8a18ce0;  1 drivers
v000001c4d8930f20_0 .net *"_ivl_103", 22 0, L_000001c4d8aafb70;  1 drivers
v000001c4d8931ba0_0 .net *"_ivl_105", 8 0, L_000001c4d8ab1290;  1 drivers
L_000001c4d8a18d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8934e40_0 .net *"_ivl_108", 0 0, L_000001c4d8a18d28;  1 drivers
v000001c4d8933540_0 .net *"_ivl_109", 0 0, L_000001c4d8ab0250;  1 drivers
L_000001c4d8a18d70 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001c4d8933400_0 .net/2u *"_ivl_111", 8 0, L_000001c4d8a18d70;  1 drivers
v000001c4d89341c0_0 .net *"_ivl_113", 0 0, L_000001c4d8ab09d0;  1 drivers
v000001c4d8933e00_0 .net *"_ivl_117", 8 0, L_000001c4d8aaeef0;  1 drivers
L_000001c4d8a18db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8933180_0 .net *"_ivl_120", 0 0, L_000001c4d8a18db8;  1 drivers
v000001c4d8934300_0 .net *"_ivl_124", 0 0, L_000001c4d8aaf0d0;  1 drivers
v000001c4d8934940_0 .net *"_ivl_126", 0 0, L_000001c4d8aefde0;  1 drivers
L_000001c4d8a18e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8934c60_0 .net/2u *"_ivl_127", 0 0, L_000001c4d8a18e00;  1 drivers
v000001c4d8933f40_0 .net/2u *"_ivl_129", 0 0, L_000001c4d8a18e48;  1 drivers
v000001c4d8933040_0 .net *"_ivl_132", 0 0, L_000001c4d8af1350;  1 drivers
v000001c4d8933360_0 .net *"_ivl_136", 0 0, L_000001c4d8aaf210;  1 drivers
v000001c4d8934440_0 .net *"_ivl_138", 0 0, L_000001c4d8af1200;  1 drivers
L_000001c4d8a18e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8933860_0 .net/2u *"_ivl_139", 0 0, L_000001c4d8a18e90;  1 drivers
L_000001c4d8a184b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8933ae0_0 .net/2u *"_ivl_14", 7 0, L_000001c4d8a184b8;  1 drivers
v000001c4d89330e0_0 .net *"_ivl_142", 0 0, L_000001c4d8af12e0;  1 drivers
v000001c4d8933ea0_0 .net *"_ivl_146", 0 0, L_000001c4d8aafcb0;  1 drivers
v000001c4d8932aa0_0 .net *"_ivl_148", 0 0, L_000001c4d8af0c50;  1 drivers
L_000001c4d8a18ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8933720_0 .net/2u *"_ivl_149", 0 0, L_000001c4d8a18ed8;  1 drivers
v000001c4d8934120_0 .net *"_ivl_16", 0 0, L_000001c4d8acca90;  1 drivers
L_000001c4d8a18500 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8933fe0_0 .net/2u *"_ivl_18", 22 0, L_000001c4d8a18500;  1 drivers
v000001c4d89346c0_0 .net *"_ivl_20", 0 0, L_000001c4d8aca470;  1 drivers
L_000001c4d8a18548 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8932a00_0 .net/2u *"_ivl_24", 7 0, L_000001c4d8a18548;  1 drivers
v000001c4d89344e0_0 .net *"_ivl_26", 0 0, L_000001c4d8aca510;  1 drivers
L_000001c4d8a18590 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8933cc0_0 .net/2u *"_ivl_28", 22 0, L_000001c4d8a18590;  1 drivers
v000001c4d8934260_0 .net *"_ivl_30", 0 0, L_000001c4d8acd7b0;  1 drivers
v000001c4d8932960_0 .net *"_ivl_36", 7 0, L_000001c4d8acd350;  1 drivers
v000001c4d8933a40_0 .net *"_ivl_40", 8 0, L_000001c4d8ace750;  1 drivers
L_000001c4d8a18620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89343a0_0 .net *"_ivl_43", 0 0, L_000001c4d8a18620;  1 drivers
L_000001c4d8a19160 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c4d8933220_0 .net *"_ivl_44", 8 0, L_000001c4d8a19160;  1 drivers
v000001c4d8934580_0 .net *"_ivl_50", 8 0, L_000001c4d8acdd50;  1 drivers
L_000001c4d8a18668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89349e0_0 .net *"_ivl_53", 0 0, L_000001c4d8a18668;  1 drivers
v000001c4d89337c0_0 .net *"_ivl_54", 8 0, L_000001c4d8ace1b0;  1 drivers
L_000001c4d8a186b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8934d00_0 .net *"_ivl_57", 0 0, L_000001c4d8a186b0;  1 drivers
v000001c4d8933d60_0 .net *"_ivl_58", 8 0, L_000001c4d8accf90;  1 drivers
L_000001c4d8a191a8 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c4d8934080_0 .net *"_ivl_60", 8 0, L_000001c4d8a191a8;  1 drivers
L_000001c4d8a186f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d8934620_0 .net/2u *"_ivl_66", 0 0, L_000001c4d8a186f8;  1 drivers
L_000001c4d8a18740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d8934760_0 .net/2u *"_ivl_70", 0 0, L_000001c4d8a18740;  1 drivers
v000001c4d8934800_0 .net *"_ivl_77", 0 0, L_000001c4d8aaf030;  1 drivers
v000001c4d89348a0_0 .net *"_ivl_79", 0 0, L_000001c4d8af06a0;  1 drivers
L_000001c4d8a18c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8934da0_0 .net/2u *"_ivl_80", 0 0, L_000001c4d8a18c50;  1 drivers
v000001c4d8932b40_0 .net *"_ivl_82", 0 0, L_000001c4d8aafd50;  1 drivers
v000001c4d8933900_0 .net *"_ivl_87", 0 0, L_000001c4d8ab0890;  1 drivers
v000001c4d8934a80_0 .net *"_ivl_89", 0 0, L_000001c4d8af1510;  1 drivers
L_000001c4d8a18c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8934b20_0 .net/2u *"_ivl_90", 7 0, L_000001c4d8a18c98;  1 drivers
v000001c4d8932be0_0 .net *"_ivl_92", 7 0, L_000001c4d8aafdf0;  1 drivers
v000001c4d89339a0_0 .net *"_ivl_98", 0 0, L_000001c4d8ab11f0;  1 drivers
L_000001c4d8a185d8 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001c4d8933b80_0 .net "bias", 7 0, L_000001c4d8a185d8;  1 drivers
v000001c4d8934bc0_0 .net "despues_la_borro", 8 0, L_000001c4d8acda30;  1 drivers
v000001c4d8934ee0_0 .net "e1", 7 0, L_000001c4d8acb910;  1 drivers
v000001c4d8932f00_0 .net "e2", 7 0, L_000001c4d8accbd0;  1 drivers
v000001c4d8932dc0_0 .net "evaluate_flags", 8 0, L_000001c4d8ace110;  1 drivers
v000001c4d8934f80_0 .net "exp_final", 7 0, L_000001c4d8acddf0;  1 drivers
v000001c4d8932c80_0 .net "exp_to_use", 7 0, L_000001c4d8accd10;  1 drivers
v000001c4d8935020_0 .net "inexact", 0 0, L_000001c4d8aaf490;  alias, 1 drivers
v000001c4d8932d20_0 .net "inv_op", 0 0, L_000001c4d8aefd70;  alias, 1 drivers
v000001c4d8933c20_0 .net "is_zero_dividend", 0 0, L_000001c4d8aef7c0;  1 drivers
v000001c4d8932e60_0 .net "is_zero_divisor", 0 0, L_000001c4d8aef830;  1 drivers
v000001c4d89328c0_0 .net "ix_core", 0 0, L_000001c4d8af0710;  1 drivers
v000001c4d8932fa0_0 .net "m1", 22 0, L_000001c4d8aca970;  1 drivers
v000001c4d89332c0_0 .net "m2", 22 0, L_000001c4d8acba50;  1 drivers
v000001c4d89334a0_0 .net "m_final", 22 0, L_000001c4d8acdb70;  1 drivers
v000001c4d89335e0_0 .net "over_op_handle", 0 0, L_000001c4d8af0400;  1 drivers
v000001c4d8933680_0 .net "overflow", 0 0, L_000001c4d8aaf170;  alias, 1 drivers
v000001c4d8935980_0 .net "param_m1", 23 0, L_000001c4d8ace390;  1 drivers
v000001c4d8936ce0_0 .net "param_m2", 23 0, L_000001c4d8ace9d0;  1 drivers
v000001c4d8936060_0 .net "s1", 0 0, L_000001c4d8acc6d0;  1 drivers
v000001c4d8935700_0 .net "s2", 0 0, L_000001c4d8acc8b0;  1 drivers
v000001c4d8935ac0_0 .net "sign", 0 0, L_000001c4d8aef1a0;  1 drivers
v000001c4d89352a0_0 .net "uf_core", 0 0, L_000001c4d8af1580;  1 drivers
v000001c4d8935a20_0 .net "under_op_handle", 0 0, L_000001c4d8aaedb0;  1 drivers
v000001c4d8936380_0 .net "underflow", 0 0, L_000001c4d8aaf3f0;  alias, 1 drivers
L_000001c4d8aca970 .part v000001c4d89bc2e0_0, 0, 23;
L_000001c4d8acba50 .part v000001c4d89bc7e0_0, 0, 23;
L_000001c4d8acb910 .part v000001c4d89bc2e0_0, 23, 8;
L_000001c4d8accbd0 .part v000001c4d89bc7e0_0, 23, 8;
L_000001c4d8acc6d0 .part v000001c4d89bc2e0_0, 31, 1;
L_000001c4d8acc8b0 .part v000001c4d89bc7e0_0, 31, 1;
L_000001c4d8acca90 .cmp/eq 8, L_000001c4d8acb910, L_000001c4d8a184b8;
L_000001c4d8aca470 .cmp/eq 23, L_000001c4d8aca970, L_000001c4d8a18500;
L_000001c4d8aca510 .cmp/eq 8, L_000001c4d8accbd0, L_000001c4d8a18548;
L_000001c4d8acd7b0 .cmp/eq 23, L_000001c4d8acba50, L_000001c4d8a18590;
L_000001c4d8acd350 .arith/sub 8, L_000001c4d8acb910, L_000001c4d8accbd0;
L_000001c4d8accd10 .arith/sum 8, L_000001c4d8acd350, L_000001c4d8a185d8;
L_000001c4d8ace750 .concat [ 8 1 0 0], L_000001c4d8acb910, L_000001c4d8a18620;
L_000001c4d8ace110 .arith/sum 9, L_000001c4d8ace750, L_000001c4d8a19160;
L_000001c4d8acdd50 .concat [ 8 1 0 0], L_000001c4d8acb910, L_000001c4d8a18668;
L_000001c4d8ace1b0 .concat [ 8 1 0 0], L_000001c4d8accbd0, L_000001c4d8a186b0;
L_000001c4d8accf90 .arith/sub 9, L_000001c4d8acdd50, L_000001c4d8ace1b0;
L_000001c4d8acda30 .arith/sum 9, L_000001c4d8accf90, L_000001c4d8a191a8;
L_000001c4d8ace390 .concat [ 23 1 0 0], L_000001c4d8aca970, L_000001c4d8a186f8;
L_000001c4d8ace9d0 .concat [ 23 1 0 0], L_000001c4d8acba50, L_000001c4d8a18740;
L_000001c4d8aaf030 .reduce/nor L_000001c4d8aef830;
L_000001c4d8aafd50 .functor MUXZ 1, L_000001c4d8aef1a0, L_000001c4d8a18c50, L_000001c4d8af06a0, C4<>;
L_000001c4d8ab0890 .reduce/nor L_000001c4d8aef830;
L_000001c4d8aafdf0 .functor MUXZ 8, L_000001c4d8acddf0, L_000001c4d8a18c98, L_000001c4d8af1510, C4<>;
L_000001c4d8ab0930 .concat8 [ 23 8 1 0], L_000001c4d8aafb70, L_000001c4d8aafdf0, L_000001c4d8aafd50;
L_000001c4d8ab11f0 .reduce/nor L_000001c4d8aef830;
L_000001c4d8aafb70 .functor MUXZ 23, L_000001c4d8acdb70, L_000001c4d8a18ce0, L_000001c4d8af0780, C4<>;
L_000001c4d8ab1290 .concat [ 8 1 0 0], L_000001c4d8accbd0, L_000001c4d8a18d28;
L_000001c4d8ab0250 .cmp/ge 9, L_000001c4d8ace110, L_000001c4d8ab1290;
L_000001c4d8ab09d0 .cmp/ge 9, L_000001c4d8acda30, L_000001c4d8a18d70;
L_000001c4d8aaeef0 .concat [ 8 1 0 0], L_000001c4d8accbd0, L_000001c4d8a18db8;
L_000001c4d8aaedb0 .cmp/gt 9, L_000001c4d8aaeef0, L_000001c4d8ace110;
L_000001c4d8aaf0d0 .reduce/nor L_000001c4d8aef830;
L_000001c4d8aaf170 .functor MUXZ 1, L_000001c4d8af1350, L_000001c4d8a18e00, L_000001c4d8aefde0, C4<>;
L_000001c4d8aaf210 .reduce/nor L_000001c4d8aef830;
L_000001c4d8aaf3f0 .functor MUXZ 1, L_000001c4d8af12e0, L_000001c4d8a18e90, L_000001c4d8af1200, C4<>;
L_000001c4d8aafcb0 .reduce/nor L_000001c4d8aef830;
L_000001c4d8aaf490 .functor MUXZ 1, L_000001c4d8af0710, L_000001c4d8a18ed8, L_000001c4d8af0c50, C4<>;
S_000001c4d8941070 .scope module, "div" "Division" 7 108, 7 3 0, S_000001c4d8942970;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "underflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c4d8306330 .param/l "BS" 0 7 3, +C4<00000000000000000000000000011111>;
P_000001c4d8306368 .param/l "EBS" 0 7 3, +C4<00000000000000000000000000000111>;
P_000001c4d83063a0 .param/l "FSIZE" 0 7 12, +C4<000000000000000000000000000011011>;
P_000001c4d83063d8 .param/l "MBS" 0 7 3, +C4<00000000000000000000000000010110>;
L_000001c4d8af07f0 .functor AND 1, L_000001c4d8acd710, L_000001c4d8ace250, C4<1>, C4<1>;
L_000001c4d8aefc20 .functor AND 1, L_000001c4d8ab1150, L_000001c4d8ab13d0, C4<1>, C4<1>;
L_000001c4d8af13c0 .functor AND 30, L_000001c4d8acd030, L_000001c4d8aafc10, C4<111111111111111111111111111111>, C4<111111111111111111111111111111>;
L_000001c4d8af0b00 .functor OR 1, L_000001c4d8ab0610, L_000001c4d8aaef90, C4<0>, C4<0>;
L_000001c4d8af0630 .functor OR 1, L_000001c4d8af0b00, L_000001c4d8acde90, C4<0>, C4<0>;
L_000001c4d8af0b70 .functor OR 1, L_000001c4d8af0630, L_000001c4d8aaee50, C4<0>, C4<0>;
L_000001c4d8af0710 .functor OR 1, L_000001c4d8af0b70, L_000001c4d8acd670, C4<0>, C4<0>;
L_000001c4d8af1580 .functor AND 1, L_000001c4d8ab0c50, L_000001c4d8af0710, C4<1>, C4<1>;
v000001c4d892e4a0_0 .net "Debe", 0 0, L_000001c4d8acd3f0;  1 drivers
v000001c4d892f800_0 .net "ExpIn", 7 0, L_000001c4d8accd10;  alias, 1 drivers
v000001c4d892f9e0_0 .net "ExpOut", 7 0, L_000001c4d8acddf0;  alias, 1 drivers
v000001c4d892ea40_0 .net "ExpOut_temp", 7 0, L_000001c4d8ace070;  1 drivers
v000001c4d892fc60_0 .net "Faux", 29 0, L_000001c4d8acd030;  1 drivers
v000001c4d892fda0_0 .net "Fm", 22 0, L_000001c4d8acdb70;  alias, 1 drivers
v000001c4d892f3a0_0 .net "Fm_out", 27 0, L_000001c4d8ace7f0;  1 drivers
v000001c4d892fb20_0 .net "Result", 37 0, L_000001c4d8accef0;  1 drivers
v000001c4d892e040_0 .net "Rm", 23 0, L_000001c4d8ace9d0;  alias, 1 drivers
v000001c4d892daa0_0 .net "ShiftCondition", 0 0, L_000001c4d8af07f0;  1 drivers
v000001c4d892eb80_0 .net "Sm", 23 0, L_000001c4d8ace390;  alias, 1 drivers
L_000001c4d8a18788 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892f440_0 .net/2u *"_ivl_0", 27 0, L_000001c4d8a18788;  1 drivers
v000001c4d892fd00_0 .net *"_ivl_100", 0 0, L_000001c4d8af0b00;  1 drivers
v000001c4d892e5e0_0 .net *"_ivl_102", 0 0, L_000001c4d8af0630;  1 drivers
v000001c4d892e680_0 .net *"_ivl_104", 0 0, L_000001c4d8af0b70;  1 drivers
L_000001c4d8a18c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892f4e0_0 .net/2u *"_ivl_108", 7 0, L_000001c4d8a18c08;  1 drivers
v000001c4d892d960_0 .net *"_ivl_110", 0 0, L_000001c4d8ab0c50;  1 drivers
v000001c4d892dd20_0 .net *"_ivl_17", 0 0, L_000001c4d8acd710;  1 drivers
v000001c4d892ec20_0 .net *"_ivl_19", 0 0, L_000001c4d8acd990;  1 drivers
v000001c4d892da00_0 .net *"_ivl_2", 51 0, L_000001c4d8acdc10;  1 drivers
v000001c4d892db40_0 .net *"_ivl_21", 0 0, L_000001c4d8ace250;  1 drivers
v000001c4d892de60_0 .net *"_ivl_25", 7 0, L_000001c4d8ace2f0;  1 drivers
L_000001c4d8a18818 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892df00_0 .net/2u *"_ivl_26", 7 0, L_000001c4d8a18818;  1 drivers
v000001c4d892dfa0_0 .net *"_ivl_31", 27 0, L_000001c4d8ace430;  1 drivers
v000001c4d8931420_0 .net *"_ivl_33", 27 0, L_000001c4d8acd850;  1 drivers
v000001c4d8930ca0_0 .net *"_ivl_34", 27 0, L_000001c4d8aceb10;  1 drivers
L_000001c4d8a18860 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c4d89302a0_0 .net/2u *"_ivl_38", 7 0, L_000001c4d8a18860;  1 drivers
v000001c4d8932780_0 .net *"_ivl_4", 51 0, L_000001c4d8acea70;  1 drivers
v000001c4d8930de0_0 .net *"_ivl_40", 7 0, L_000001c4d8ace570;  1 drivers
v000001c4d8932820_0 .net *"_ivl_42", 7 0, L_000001c4d8accdb0;  1 drivers
L_000001c4d8a189c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8931d80_0 .net/2u *"_ivl_46", 27 0, L_000001c4d8a189c8;  1 drivers
v000001c4d8932460_0 .net *"_ivl_48", 51 0, L_000001c4d8acd210;  1 drivers
v000001c4d8931c40_0 .net *"_ivl_50", 51 0, L_000001c4d8acd5d0;  1 drivers
L_000001c4d8a18a10 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89321e0_0 .net *"_ivl_53", 27 0, L_000001c4d8a18a10;  1 drivers
v000001c4d89316a0_0 .net *"_ivl_54", 51 0, L_000001c4d8acdcb0;  1 drivers
v000001c4d8930200_0 .net *"_ivl_61", 0 0, L_000001c4d8acd8f0;  1 drivers
L_000001c4d8a18a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89311a0_0 .net/2u *"_ivl_62", 0 0, L_000001c4d8a18a58;  1 drivers
L_000001c4d8a18aa0 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d8931b00_0 .net/2s *"_ivl_66", 29 0, L_000001c4d8a18aa0;  1 drivers
v000001c4d8932280_0 .net *"_ivl_68", 29 0, L_000001c4d8acdfd0;  1 drivers
L_000001c4d8a187d0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8930fc0_0 .net *"_ivl_7", 27 0, L_000001c4d8a187d0;  1 drivers
L_000001c4d8a18ae8 .functor BUFT 1, C4<000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d89320a0_0 .net/2s *"_ivl_70", 29 0, L_000001c4d8a18ae8;  1 drivers
v000001c4d8931ce0_0 .net *"_ivl_75", 0 0, L_000001c4d8ab1150;  1 drivers
v000001c4d8931e20_0 .net *"_ivl_76", 31 0, L_000001c4d8ab1330;  1 drivers
L_000001c4d8a18b30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8930340_0 .net *"_ivl_79", 23 0, L_000001c4d8a18b30;  1 drivers
v000001c4d8932320_0 .net *"_ivl_8", 51 0, L_000001c4d8ace4d0;  1 drivers
L_000001c4d8a18b78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8931740_0 .net/2u *"_ivl_80", 31 0, L_000001c4d8a18b78;  1 drivers
v000001c4d8930520_0 .net *"_ivl_82", 0 0, L_000001c4d8ab13d0;  1 drivers
v000001c4d89312e0_0 .net *"_ivl_85", 0 0, L_000001c4d8aefc20;  1 drivers
v000001c4d8931380_0 .net *"_ivl_86", 29 0, L_000001c4d8af13c0;  1 drivers
v000001c4d89314c0_0 .net *"_ivl_89", 0 0, L_000001c4d8aaf2b0;  1 drivers
L_000001c4d8a18bc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8931ec0_0 .net/2u *"_ivl_90", 0 0, L_000001c4d8a18bc0;  1 drivers
v000001c4d8930840_0 .net *"_ivl_97", 3 0, L_000001c4d8aaffd0;  1 drivers
v000001c4d89303e0_0 .net "guard_bit", 0 0, L_000001c4d8ab0610;  1 drivers
v000001c4d8930980_0 .net "inexact", 0 0, L_000001c4d8af0710;  alias, 1 drivers
v000001c4d89323c0_0 .net "lost_pre_bit", 0 0, L_000001c4d8acde90;  1 drivers
v000001c4d8930160_0 .net "lost_shift_bits", 0 0, L_000001c4d8aaee50;  1 drivers
v000001c4d8931060_0 .net "low_mask", 29 0, L_000001c4d8aafc10;  1 drivers
v000001c4d89305c0_0 .net "rem_nz", 0 0, L_000001c4d8acd670;  1 drivers
v000001c4d89317e0_0 .net "remainder", 23 0, L_000001c4d8acd530;  1 drivers
v000001c4d8930a20_0 .net "shifts", 7 0, L_000001c4d8ace930;  1 drivers
v000001c4d8930b60_0 .net "tail_bits_nz", 0 0, L_000001c4d8aaef90;  1 drivers
v000001c4d8931f60_0 .net "underflow", 0 0, L_000001c4d8af1580;  alias, 1 drivers
L_000001c4d8acdc10 .concat [ 28 24 0 0], L_000001c4d8a18788, L_000001c4d8ace390;
L_000001c4d8acea70 .concat [ 24 28 0 0], L_000001c4d8ace9d0, L_000001c4d8a187d0;
L_000001c4d8ace4d0 .arith/div 52, L_000001c4d8acdc10, L_000001c4d8acea70;
L_000001c4d8accef0 .part L_000001c4d8ace4d0, 0, 38;
L_000001c4d8acd030 .part L_000001c4d8accef0, 0, 30;
L_000001c4d8acd3f0 .part L_000001c4d8acd030, 29, 1;
L_000001c4d8acd710 .reduce/nor L_000001c4d8acd3f0;
L_000001c4d8acd990 .part L_000001c4d8acd030, 28, 1;
L_000001c4d8ace250 .reduce/nor L_000001c4d8acd990;
L_000001c4d8ace2f0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_DIV.div.first_one_div, 8, L_000001c4d8acd030 (v000001c4d892ef40_0) S_000001c4d8941200;
L_000001c4d8ace930 .functor MUXZ 8, L_000001c4d8a18818, L_000001c4d8ace2f0, L_000001c4d8af07f0, C4<>;
L_000001c4d8ace430 .part L_000001c4d8acd030, 1, 28;
L_000001c4d8acd850 .part L_000001c4d8acd030, 0, 28;
L_000001c4d8aceb10 .shift/l 28, L_000001c4d8acd850, L_000001c4d8ace930;
L_000001c4d8ace7f0 .functor MUXZ 28, L_000001c4d8aceb10, L_000001c4d8ace430, L_000001c4d8acd3f0, C4<>;
L_000001c4d8ace570 .arith/sum 8, L_000001c4d8accd10, L_000001c4d8a18860;
L_000001c4d8accdb0 .arith/sum 8, L_000001c4d8accd10, L_000001c4d8ace930;
L_000001c4d8ace070 .functor MUXZ 8, L_000001c4d8accdb0, L_000001c4d8ace570, L_000001c4d8acd3f0, C4<>;
L_000001c4d8acd210 .concat [ 28 24 0 0], L_000001c4d8a189c8, L_000001c4d8ace390;
L_000001c4d8acd5d0 .concat [ 24 28 0 0], L_000001c4d8ace9d0, L_000001c4d8a18a10;
L_000001c4d8acdcb0 .arith/mod 52, L_000001c4d8acd210, L_000001c4d8acd5d0;
L_000001c4d8acd530 .part L_000001c4d8acdcb0, 0, 24;
L_000001c4d8acd670 .reduce/or L_000001c4d8acd530;
L_000001c4d8acd8f0 .part L_000001c4d8acd030, 0, 1;
L_000001c4d8acde90 .functor MUXZ 1, L_000001c4d8a18a58, L_000001c4d8acd8f0, L_000001c4d8acd3f0, C4<>;
L_000001c4d8acdfd0 .shift/l 30, L_000001c4d8a18aa0, L_000001c4d8ace930;
L_000001c4d8aafc10 .arith/sub 30, L_000001c4d8acdfd0, L_000001c4d8a18ae8;
L_000001c4d8ab1150 .reduce/nor L_000001c4d8acd3f0;
L_000001c4d8ab1330 .concat [ 8 24 0 0], L_000001c4d8ace930, L_000001c4d8a18b30;
L_000001c4d8ab13d0 .cmp/ne 32, L_000001c4d8ab1330, L_000001c4d8a18b78;
L_000001c4d8aaf2b0 .reduce/or L_000001c4d8af13c0;
L_000001c4d8aaee50 .functor MUXZ 1, L_000001c4d8a18bc0, L_000001c4d8aaf2b0, L_000001c4d8aefc20, C4<>;
L_000001c4d8ab0610 .part L_000001c4d8ace7f0, 4, 1;
L_000001c4d8aaffd0 .part L_000001c4d8ace7f0, 0, 4;
L_000001c4d8aaef90 .reduce/or L_000001c4d8aaffd0;
L_000001c4d8ab0c50 .cmp/eq 8, L_000001c4d8acddf0, L_000001c4d8a18c08;
S_000001c4d8941200 .scope function.vec4.s8, "first_one_div" "first_one_div" 7 14, 7 14 0, S_000001c4d8941070;
 .timescale -9 -12;
v000001c4d892ef40_0 .var "bits", 29 0;
; Variable first_one_div is vec4 return value of scope S_000001c4d8941200
v000001c4d892eae0_0 .var "found", 0 0;
v000001c4d892e0e0_0 .var/i "idx", 31 0;
TD_tb_alu_mul_32.DUT.U_DIV.div.first_one_div ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d892eae0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 27, 0, 32;
    %store/vec4 v000001c4d892e0e0_0, 0, 32;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001c4d892e0e0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001c4d892eae0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %load/vec4 v000001c4d892ef40_0;
    %load/vec4 v000001c4d892e0e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 28, 0, 33;
    %load/vec4 v000001c4d892e0e0_0;
    %pad/s 33;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_div (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d892eae0_0, 0, 1;
T_1.6 ;
    %load/vec4 v000001c4d892e0e0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c4d892e0e0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000001c4d8941b60 .scope module, "rounder" "RoundNearestEven" 7 46, 6 22 0, S_000001c4d8941070;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c4d833ed40 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c4d833ed78 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c4d833edb0 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c4d833ede8 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c4d8af10b0 .functor NOT 1, L_000001c4d8acd0d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8af0240 .functor OR 1, L_000001c4d8acdad0, L_000001c4d8ace890, C4<0>, C4<0>;
L_000001c4d8af1270 .functor AND 1, L_000001c4d8acd490, L_000001c4d8af0240, C4<1>, C4<1>;
v000001c4d892efe0_0 .net *"_ivl_11", 22 0, L_000001c4d8ace610;  1 drivers
v000001c4d892fbc0_0 .net *"_ivl_12", 23 0, L_000001c4d8acdf30;  1 drivers
L_000001c4d8a188a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d892f620_0 .net *"_ivl_15", 0 0, L_000001c4d8a188a8;  1 drivers
v000001c4d892e720_0 .net *"_ivl_17", 0 0, L_000001c4d8ace890;  1 drivers
v000001c4d892ee00_0 .net *"_ivl_19", 0 0, L_000001c4d8af0240;  1 drivers
v000001c4d892f080_0 .net *"_ivl_21", 0 0, L_000001c4d8af1270;  1 drivers
L_000001c4d8a188f0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d892f300_0 .net/2u *"_ivl_22", 23 0, L_000001c4d8a188f0;  1 drivers
L_000001c4d8a18938 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892e860_0 .net/2u *"_ivl_24", 23 0, L_000001c4d8a18938;  1 drivers
v000001c4d892d8c0_0 .net *"_ivl_26", 23 0, L_000001c4d8ace6b0;  1 drivers
v000001c4d892e900_0 .net *"_ivl_3", 3 0, L_000001c4d8accc70;  1 drivers
v000001c4d892fee0_0 .net *"_ivl_33", 0 0, L_000001c4d8acd2b0;  1 drivers
v000001c4d892f8a0_0 .net *"_ivl_34", 7 0, L_000001c4d8acd170;  1 drivers
L_000001c4d8a18980 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c4d892fa80_0 .net *"_ivl_37", 6 0, L_000001c4d8a18980;  1 drivers
v000001c4d892e220_0 .net *"_ivl_7", 0 0, L_000001c4d8acd0d0;  1 drivers
v000001c4d892f940_0 .net "boolean", 0 0, L_000001c4d8acdad0;  1 drivers
v000001c4d892dbe0_0 .net "exp", 7 0, L_000001c4d8ace070;  alias, 1 drivers
v000001c4d892dc80_0 .net "exp_round", 7 0, L_000001c4d8acddf0;  alias, 1 drivers
v000001c4d892e9a0_0 .net "guard", 0 0, L_000001c4d8acd490;  1 drivers
v000001c4d892e360_0 .net "is_even", 0 0, L_000001c4d8af10b0;  1 drivers
v000001c4d892f760_0 .net "ms", 27 0, L_000001c4d8ace7f0;  alias, 1 drivers
v000001c4d892f260_0 .net "ms_round", 22 0, L_000001c4d8acdb70;  alias, 1 drivers
v000001c4d892e7c0_0 .net "temp", 23 0, L_000001c4d8acce50;  1 drivers
L_000001c4d8acd490 .part L_000001c4d8ace7f0, 4, 1;
L_000001c4d8accc70 .part L_000001c4d8ace7f0, 0, 4;
L_000001c4d8acdad0 .reduce/or L_000001c4d8accc70;
L_000001c4d8acd0d0 .part L_000001c4d8ace7f0, 5, 1;
L_000001c4d8ace610 .part L_000001c4d8ace7f0, 5, 23;
L_000001c4d8acdf30 .concat [ 23 1 0 0], L_000001c4d8ace610, L_000001c4d8a188a8;
L_000001c4d8ace890 .reduce/nor L_000001c4d8af10b0;
L_000001c4d8ace6b0 .functor MUXZ 24, L_000001c4d8a18938, L_000001c4d8a188f0, L_000001c4d8af1270, C4<>;
L_000001c4d8acce50 .arith/sum 24, L_000001c4d8acdf30, L_000001c4d8ace6b0;
L_000001c4d8acdb70 .part L_000001c4d8acce50, 0, 23;
L_000001c4d8acd2b0 .part L_000001c4d8acce50, 23, 1;
L_000001c4d8acd170 .concat [ 1 7 0 0], L_000001c4d8acd2b0, L_000001c4d8a18980;
L_000001c4d8acddf0 .arith/sum 8, L_000001c4d8ace070, L_000001c4d8acd170;
S_000001c4d8944e30 .scope module, "flag4" "is_invalid_op" 7 116, 8 34 0, S_000001c4d8942970;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001c4d833ee30 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000001c4d833ee68 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000001c4d833eea0 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000001c4d8af0da0 .functor AND 1, L_000001c4d8aafa30, L_000001c4d8aaec70, C4<1>, C4<1>;
L_000001c4d8aefe50 .functor AND 1, L_000001c4d8aaf350, L_000001c4d8aaed10, C4<1>, C4<1>;
L_000001c4d8af08d0 .functor AND 1, L_000001c4d8aaf7b0, L_000001c4d8aaf710, C4<1>, C4<1>;
L_000001c4d8af0860 .functor AND 1, L_000001c4d8ab02f0, L_000001c4d8aaf990, C4<1>, C4<1>;
L_000001c4d8af0be0 .functor OR 1, L_000001c4d8af0da0, L_000001c4d8aefe50, C4<0>, C4<0>;
L_000001c4d8af0940 .functor OR 1, L_000001c4d8af0be0, L_000001c4d8af08d0, C4<0>, C4<0>;
L_000001c4d8aefd70 .functor OR 1, L_000001c4d8af0940, L_000001c4d8af0860, C4<0>, C4<0>;
v000001c4d8931240_0 .net "Exp1", 7 0, L_000001c4d8acb910;  alias, 1 drivers
v000001c4d8930c00_0 .net "Exp2", 7 0, L_000001c4d8accbd0;  alias, 1 drivers
v000001c4d8930ac0_0 .net "InvalidOp", 0 0, L_000001c4d8aefd70;  alias, 1 drivers
v000001c4d8932140_0 .net "Man1", 22 0, L_000001c4d8aca970;  alias, 1 drivers
v000001c4d8930480_0 .net "Man2", 22 0, L_000001c4d8acba50;  alias, 1 drivers
v000001c4d89326e0_0 .net *"_ivl_1", 0 0, L_000001c4d8aafa30;  1 drivers
v000001c4d8931100_0 .net *"_ivl_13", 0 0, L_000001c4d8aaf7b0;  1 drivers
v000001c4d89308e0_0 .net *"_ivl_15", 0 0, L_000001c4d8aaf710;  1 drivers
v000001c4d8932000_0 .net *"_ivl_19", 0 0, L_000001c4d8ab02f0;  1 drivers
v000001c4d8931600_0 .net *"_ivl_21", 0 0, L_000001c4d8aaf990;  1 drivers
v000001c4d8932500_0 .net *"_ivl_24", 0 0, L_000001c4d8af0be0;  1 drivers
v000001c4d8930660_0 .net *"_ivl_26", 0 0, L_000001c4d8af0940;  1 drivers
v000001c4d8930d40_0 .net *"_ivl_3", 0 0, L_000001c4d8aaec70;  1 drivers
v000001c4d89325a0_0 .net *"_ivl_7", 0 0, L_000001c4d8aaf350;  1 drivers
v000001c4d8931a60_0 .net *"_ivl_9", 0 0, L_000001c4d8aaed10;  1 drivers
v000001c4d8932640_0 .net "is_inf_Val1", 0 0, L_000001c4d8af0da0;  1 drivers
v000001c4d8931560_0 .net "is_inf_Val2", 0 0, L_000001c4d8aefe50;  1 drivers
v000001c4d89300c0_0 .net "is_invalid_Val1", 0 0, L_000001c4d8af08d0;  1 drivers
v000001c4d8931880_0 .net "is_invalid_Val2", 0 0, L_000001c4d8af0860;  1 drivers
L_000001c4d8aafa30 .reduce/and L_000001c4d8acb910;
L_000001c4d8aaec70 .reduce/nor L_000001c4d8aca970;
L_000001c4d8aaf350 .reduce/and L_000001c4d8accbd0;
L_000001c4d8aaed10 .reduce/nor L_000001c4d8acba50;
L_000001c4d8aaf7b0 .reduce/and L_000001c4d8acb910;
L_000001c4d8aaf710 .reduce/or L_000001c4d8aca970;
L_000001c4d8ab02f0 .reduce/and L_000001c4d8accbd0;
L_000001c4d8aaf990 .reduce/or L_000001c4d8acba50;
S_000001c4d89452e0 .scope module, "U_MUL" "ProductHP" 4 66, 9 90 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inv_op";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c4d82d9a10 .param/l "BS" 0 9 90, +C4<00000000000000000000000000011111>;
P_000001c4d82d9a48 .param/l "EBS" 0 9 90, +C4<00000000000000000000000000000111>;
P_000001c4d82d9a80 .param/l "MBS" 0 9 90, +C4<00000000000000000000000000010110>;
L_000001c4d8aee6b0 .functor XOR 1, L_000001c4d8ac8e90, L_000001c4d8ac9f70, C4<0>, C4<0>;
L_000001c4d8aef590 .functor AND 1, L_000001c4d8ac92f0, L_000001c4d8ac8b70, C4<1>, C4<1>;
L_000001c4d8aef360 .functor AND 1, L_000001c4d8ac8c10, L_000001c4d8ac9390, C4<1>, C4<1>;
L_000001c4d8aee720 .functor OR 1, L_000001c4d8aef590, L_000001c4d8aef360, C4<0>, C4<0>;
L_000001c4d8aeee90 .functor AND 1, L_000001c4d8acbaf0, L_000001c4d8acb7d0, C4<1>, C4<1>;
L_000001c4d8aeefe0 .functor OR 1, L_000001c4d8aeee90, L_000001c4d8acbcd0, C4<0>, C4<0>;
L_000001c4d8aef050 .functor OR 1, L_000001c4d8aeefe0, L_000001c4d8aeee20, C4<0>, C4<0>;
v000001c4d8939a80_0 .net "F", 31 0, L_000001c4d8acc9f0;  alias, 1 drivers
v000001c4d89382c0_0 .net "R", 31 0, v000001c4d89bc7e0_0;  alias, 1 drivers
v000001c4d8939b20_0 .net "S", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
L_000001c4d8a18398 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001c4d8938ea0_0 .net/2u *"_ivl_101", 8 0, L_000001c4d8a18398;  1 drivers
v000001c4d8938540_0 .net *"_ivl_103", 0 0, L_000001c4d8acb7d0;  1 drivers
L_000001c4d8a19118 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c4d8938fe0_0 .net *"_ivl_107", 8 0, L_000001c4d8a19118;  1 drivers
L_000001c4d8a183e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89393a0_0 .net/2u *"_ivl_113", 0 0, L_000001c4d8a183e0;  1 drivers
v000001c4d89385e0_0 .net *"_ivl_115", 0 0, L_000001c4d8aeefe0;  1 drivers
v000001c4d89387c0_0 .net *"_ivl_117", 0 0, L_000001c4d8aef050;  1 drivers
L_000001c4d8a18428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d893a980_0 .net/2u *"_ivl_121", 0 0, L_000001c4d8a18428;  1 drivers
L_000001c4d8a18470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d893bce0_0 .net/2u *"_ivl_125", 0 0, L_000001c4d8a18470;  1 drivers
L_000001c4d8a17ae0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893b060_0 .net/2u *"_ivl_14", 7 0, L_000001c4d8a17ae0;  1 drivers
v000001c4d893a5c0_0 .net *"_ivl_16", 0 0, L_000001c4d8ac92f0;  1 drivers
L_000001c4d8a17b28 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893b740_0 .net/2u *"_ivl_18", 22 0, L_000001c4d8a17b28;  1 drivers
v000001c4d893aa20_0 .net *"_ivl_20", 0 0, L_000001c4d8ac8b70;  1 drivers
L_000001c4d8a17b70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893b380_0 .net/2u *"_ivl_24", 7 0, L_000001c4d8a17b70;  1 drivers
v000001c4d893bd80_0 .net *"_ivl_26", 0 0, L_000001c4d8ac8c10;  1 drivers
L_000001c4d8a17bb8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893aac0_0 .net/2u *"_ivl_28", 22 0, L_000001c4d8a17bb8;  1 drivers
v000001c4d893b560_0 .net *"_ivl_30", 0 0, L_000001c4d8ac9390;  1 drivers
v000001c4d893c780_0 .net *"_ivl_38", 7 0, L_000001c4d8ac8f30;  1 drivers
v000001c4d893b420_0 .net *"_ivl_42", 8 0, L_000001c4d8aca330;  1 drivers
L_000001c4d8a17c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d893b600_0 .net *"_ivl_45", 0 0, L_000001c4d8a17c48;  1 drivers
v000001c4d893c820_0 .net *"_ivl_46", 8 0, L_000001c4d8ac9890;  1 drivers
L_000001c4d8a17c90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d893be20_0 .net *"_ivl_49", 0 0, L_000001c4d8a17c90;  1 drivers
v000001c4d893af20_0 .net *"_ivl_52", 8 0, L_000001c4d8ac7c70;  1 drivers
L_000001c4d8a17cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d893c6e0_0 .net *"_ivl_55", 0 0, L_000001c4d8a17cd8;  1 drivers
v000001c4d893ab60_0 .net *"_ivl_56", 8 0, L_000001c4d8ac9c50;  1 drivers
L_000001c4d8a17d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d893a700_0 .net *"_ivl_59", 0 0, L_000001c4d8a17d20;  1 drivers
v000001c4d893c3c0_0 .net *"_ivl_60", 8 0, L_000001c4d8ac7d10;  1 drivers
L_000001c4d8a19040 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c4d893a3e0_0 .net *"_ivl_62", 8 0, L_000001c4d8a19040;  1 drivers
L_000001c4d8a17d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d893a480_0 .net/2u *"_ivl_68", 0 0, L_000001c4d8a17d68;  1 drivers
L_000001c4d8a17db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d893a0c0_0 .net/2u *"_ivl_72", 0 0, L_000001c4d8a17db0;  1 drivers
L_000001c4d8a182c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d893a8e0_0 .net/2u *"_ivl_78", 0 0, L_000001c4d8a182c0;  1 drivers
v000001c4d893a7a0_0 .net *"_ivl_80", 0 0, L_000001c4d8acc4f0;  1 drivers
L_000001c4d8a18308 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893b100_0 .net/2u *"_ivl_84", 7 0, L_000001c4d8a18308;  1 drivers
v000001c4d893c5a0_0 .net *"_ivl_86", 7 0, L_000001c4d8acadd0;  1 drivers
L_000001c4d8a18350 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893bec0_0 .net/2u *"_ivl_91", 22 0, L_000001c4d8a18350;  1 drivers
v000001c4d893c640_0 .net *"_ivl_93", 22 0, L_000001c4d8acc810;  1 drivers
L_000001c4d8a190d0 .functor BUFT 1, C4<001111111>, C4<0>, C4<0>, C4<0>;
v000001c4d893a160_0 .net *"_ivl_95", 8 0, L_000001c4d8a190d0;  1 drivers
v000001c4d893b1a0_0 .net *"_ivl_99", 0 0, L_000001c4d8acbaf0;  1 drivers
L_000001c4d8a17c00 .functor BUFT 1, C4<01111111>, C4<0>, C4<0>, C4<0>;
v000001c4d893c1e0_0 .net "bias", 7 0, L_000001c4d8a17c00;  1 drivers
v000001c4d893c460_0 .net "despues_la_borro", 8 0, L_000001c4d8ac8210;  1 drivers
v000001c4d893b7e0_0 .net "e1", 7 0, L_000001c4d8ac97f0;  1 drivers
v000001c4d893c140_0 .net "e2", 7 0, L_000001c4d8ac8670;  1 drivers
v000001c4d893ac00_0 .net "evaluate_flags", 8 0, L_000001c4d8ac9a70;  1 drivers
v000001c4d893c0a0_0 .net "exp_final", 7 0, L_000001c4d8aee790;  1 drivers
v000001c4d893a200_0 .net "exp_to_use", 7 0, L_000001c4d8ac8530;  1 drivers
v000001c4d893c280_0 .net "inexact", 0 0, L_000001c4d8acb870;  alias, 1 drivers
v000001c4d893b2e0_0 .net "inexact_core", 0 0, L_000001c4d8aee800;  1 drivers
v000001c4d893bf60_0 .net "inv_op", 0 0, L_000001c4d8aeee20;  alias, 1 drivers
v000001c4d893bba0_0 .net "is_zero_r", 0 0, L_000001c4d8aef360;  1 drivers
v000001c4d893a660_0 .net "is_zero_s", 0 0, L_000001c4d8aef590;  1 drivers
v000001c4d893b920_0 .net "m1", 22 0, L_000001c4d8ac9750;  1 drivers
v000001c4d893c000_0 .net "m2", 22 0, L_000001c4d8ac8ad0;  1 drivers
v000001c4d893aca0_0 .net "m_final", 22 0, L_000001c4d8aef600;  1 drivers
v000001c4d893ade0_0 .net "over_t1", 0 0, L_000001c4d8aeee90;  1 drivers
v000001c4d893c320_0 .net "over_t2", 0 0, L_000001c4d8acbcd0;  1 drivers
v000001c4d893b240_0 .net "overflow", 0 0, L_000001c4d8acc630;  alias, 1 drivers
v000001c4d893ba60_0 .net "param_m1", 23 0, L_000001c4d8ac88f0;  1 drivers
v000001c4d893a520_0 .net "param_m2", 23 0, L_000001c4d8ac7ef0;  1 drivers
v000001c4d893c500_0 .net "result_is_zero", 0 0, L_000001c4d8aee720;  1 drivers
v000001c4d893b9c0_0 .net "s1", 0 0, L_000001c4d8ac8e90;  1 drivers
v000001c4d893ae80_0 .net "s2", 0 0, L_000001c4d8ac9f70;  1 drivers
v000001c4d893b4c0_0 .net "sign", 0 0, L_000001c4d8aee6b0;  1 drivers
v000001c4d893a2a0_0 .net "under_t1", 0 0, L_000001c4d8acc130;  1 drivers
v000001c4d893b880_0 .net "underflow", 0 0, L_000001c4d8aca8d0;  alias, 1 drivers
L_000001c4d8ac9750 .part v000001c4d89bc2e0_0, 0, 23;
L_000001c4d8ac8ad0 .part v000001c4d89bc7e0_0, 0, 23;
L_000001c4d8ac97f0 .part v000001c4d89bc2e0_0, 23, 8;
L_000001c4d8ac8670 .part v000001c4d89bc7e0_0, 23, 8;
L_000001c4d8ac8e90 .part v000001c4d89bc2e0_0, 31, 1;
L_000001c4d8ac9f70 .part v000001c4d89bc7e0_0, 31, 1;
L_000001c4d8ac92f0 .cmp/eq 8, L_000001c4d8ac97f0, L_000001c4d8a17ae0;
L_000001c4d8ac8b70 .cmp/eq 23, L_000001c4d8ac9750, L_000001c4d8a17b28;
L_000001c4d8ac8c10 .cmp/eq 8, L_000001c4d8ac8670, L_000001c4d8a17b70;
L_000001c4d8ac9390 .cmp/eq 23, L_000001c4d8ac8ad0, L_000001c4d8a17bb8;
L_000001c4d8ac8f30 .arith/sum 8, L_000001c4d8ac97f0, L_000001c4d8ac8670;
L_000001c4d8ac8530 .arith/sub 8, L_000001c4d8ac8f30, L_000001c4d8a17c00;
L_000001c4d8aca330 .concat [ 8 1 0 0], L_000001c4d8ac97f0, L_000001c4d8a17c48;
L_000001c4d8ac9890 .concat [ 8 1 0 0], L_000001c4d8ac8670, L_000001c4d8a17c90;
L_000001c4d8ac9a70 .arith/sum 9, L_000001c4d8aca330, L_000001c4d8ac9890;
L_000001c4d8ac7c70 .concat [ 8 1 0 0], L_000001c4d8ac97f0, L_000001c4d8a17cd8;
L_000001c4d8ac9c50 .concat [ 8 1 0 0], L_000001c4d8ac8670, L_000001c4d8a17d20;
L_000001c4d8ac7d10 .arith/sum 9, L_000001c4d8ac7c70, L_000001c4d8ac9c50;
L_000001c4d8ac8210 .arith/sub 9, L_000001c4d8ac7d10, L_000001c4d8a19040;
L_000001c4d8ac88f0 .concat [ 23 1 0 0], L_000001c4d8ac9750, L_000001c4d8a17d68;
L_000001c4d8ac7ef0 .concat [ 23 1 0 0], L_000001c4d8ac8ad0, L_000001c4d8a17db0;
L_000001c4d8acc4f0 .functor MUXZ 1, L_000001c4d8aee6b0, L_000001c4d8a182c0, L_000001c4d8aee720, C4<>;
L_000001c4d8acadd0 .functor MUXZ 8, L_000001c4d8aee790, L_000001c4d8a18308, L_000001c4d8aee720, C4<>;
L_000001c4d8acc9f0 .concat8 [ 23 8 1 0], L_000001c4d8acc810, L_000001c4d8acadd0, L_000001c4d8acc4f0;
L_000001c4d8acc810 .functor MUXZ 23, L_000001c4d8aef600, L_000001c4d8a18350, L_000001c4d8aee720, C4<>;
L_000001c4d8acbaf0 .cmp/ge 9, L_000001c4d8ac9a70, L_000001c4d8a190d0;
L_000001c4d8acb7d0 .cmp/ge 9, L_000001c4d8ac8210, L_000001c4d8a18398;
L_000001c4d8acc130 .cmp/gt 9, L_000001c4d8a19118, L_000001c4d8ac9a70;
L_000001c4d8acc630 .functor MUXZ 1, L_000001c4d8aef050, L_000001c4d8a183e0, L_000001c4d8aee720, C4<>;
L_000001c4d8aca8d0 .functor MUXZ 1, L_000001c4d8acc130, L_000001c4d8a18428, L_000001c4d8aee720, C4<>;
L_000001c4d8acb870 .functor MUXZ 1, L_000001c4d8aee800, L_000001c4d8a18470, L_000001c4d8aee720, C4<>;
S_000001c4d8944980 .scope module, "flag4" "is_invalid_op" 9 132, 8 34 0, S_000001c4d89452e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp1";
    .port_info 1 /INPUT 8 "Exp2";
    .port_info 2 /INPUT 23 "Man1";
    .port_info 3 /INPUT 23 "Man2";
    .port_info 4 /OUTPUT 1 "InvalidOp";
P_000001c4d833eee0 .param/l "BS" 0 8 34, +C4<00000000000000000000000000011111>;
P_000001c4d833ef18 .param/l "EBS" 0 8 34, +C4<00000000000000000000000000000111>;
P_000001c4d833ef50 .param/l "MBS" 0 8 34, +C4<00000000000000000000000000010110>;
L_000001c4d8aef4b0 .functor AND 1, L_000001c4d8aca6f0, L_000001c4d8acac90, C4<1>, C4<1>;
L_000001c4d8aee9c0 .functor AND 1, L_000001c4d8aca5b0, L_000001c4d8acb730, C4<1>, C4<1>;
L_000001c4d8aef280 .functor AND 1, L_000001c4d8acc590, L_000001c4d8acbff0, C4<1>, C4<1>;
L_000001c4d8aefa60 .functor AND 1, L_000001c4d8acb550, L_000001c4d8acad30, C4<1>, C4<1>;
L_000001c4d8aeea30 .functor OR 1, L_000001c4d8aef4b0, L_000001c4d8aee9c0, C4<0>, C4<0>;
L_000001c4d8aeedb0 .functor OR 1, L_000001c4d8aeea30, L_000001c4d8aef280, C4<0>, C4<0>;
L_000001c4d8aeee20 .functor OR 1, L_000001c4d8aeedb0, L_000001c4d8aefa60, C4<0>, C4<0>;
v000001c4d89373c0_0 .net "Exp1", 7 0, L_000001c4d8ac97f0;  alias, 1 drivers
v000001c4d8935340_0 .net "Exp2", 7 0, L_000001c4d8ac8670;  alias, 1 drivers
v000001c4d89376e0_0 .net "InvalidOp", 0 0, L_000001c4d8aeee20;  alias, 1 drivers
v000001c4d8937140_0 .net "Man1", 22 0, L_000001c4d8ac9750;  alias, 1 drivers
v000001c4d8936f60_0 .net "Man2", 22 0, L_000001c4d8ac8ad0;  alias, 1 drivers
v000001c4d8936100_0 .net *"_ivl_1", 0 0, L_000001c4d8aca6f0;  1 drivers
v000001c4d8935f20_0 .net *"_ivl_13", 0 0, L_000001c4d8acc590;  1 drivers
v000001c4d89353e0_0 .net *"_ivl_15", 0 0, L_000001c4d8acbff0;  1 drivers
v000001c4d8936d80_0 .net *"_ivl_19", 0 0, L_000001c4d8acb550;  1 drivers
v000001c4d89375a0_0 .net *"_ivl_21", 0 0, L_000001c4d8acad30;  1 drivers
v000001c4d8936a60_0 .net *"_ivl_24", 0 0, L_000001c4d8aeea30;  1 drivers
v000001c4d8935480_0 .net *"_ivl_26", 0 0, L_000001c4d8aeedb0;  1 drivers
v000001c4d8937000_0 .net *"_ivl_3", 0 0, L_000001c4d8acac90;  1 drivers
v000001c4d89370a0_0 .net *"_ivl_7", 0 0, L_000001c4d8aca5b0;  1 drivers
v000001c4d8937500_0 .net *"_ivl_9", 0 0, L_000001c4d8acb730;  1 drivers
v000001c4d89361a0_0 .net "is_inf_Val1", 0 0, L_000001c4d8aef4b0;  1 drivers
v000001c4d8935fc0_0 .net "is_inf_Val2", 0 0, L_000001c4d8aee9c0;  1 drivers
v000001c4d8935520_0 .net "is_invalid_Val1", 0 0, L_000001c4d8aef280;  1 drivers
v000001c4d8935b60_0 .net "is_invalid_Val2", 0 0, L_000001c4d8aefa60;  1 drivers
L_000001c4d8aca6f0 .reduce/and L_000001c4d8ac97f0;
L_000001c4d8acac90 .reduce/nor L_000001c4d8ac9750;
L_000001c4d8aca5b0 .reduce/and L_000001c4d8ac8670;
L_000001c4d8acb730 .reduce/nor L_000001c4d8ac8ad0;
L_000001c4d8acc590 .reduce/and L_000001c4d8ac97f0;
L_000001c4d8acbff0 .reduce/or L_000001c4d8ac9750;
L_000001c4d8acb550 .reduce/and L_000001c4d8ac8670;
L_000001c4d8acad30 .reduce/or L_000001c4d8ac8ad0;
S_000001c4d8944b10 .scope module, "product_mantisa" "Prod" 9 124, 9 3 0, S_000001c4d89452e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Sm";
    .port_info 1 /INPUT 24 "Rm";
    .port_info 2 /INPUT 8 "ExpIn";
    .port_info 3 /OUTPUT 23 "Fm";
    .port_info 4 /OUTPUT 8 "ExpOut";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "inexact";
P_000001c4d834ff40 .param/l "BS" 0 9 3, +C4<00000000000000000000000000011111>;
P_000001c4d834ff78 .param/l "EBS" 0 9 3, +C4<00000000000000000000000000000111>;
P_000001c4d834ffb0 .param/l "FSIZE" 0 9 12, +C4<000000000000000000000000000011011>;
P_000001c4d834ffe8 .param/l "MBS" 0 9 3, +C4<00000000000000000000000000010110>;
P_000001c4d8350020 .param/l "MSIZE" 0 9 13, +C4<0000000000000000000000000000101111>;
P_000001c4d8350058 .param/l "STEAMSIZE" 0 9 14, +C4<00000000000000000000000000000110101>;
L_000001c4d8aef9f0 .functor AND 1, L_000001c4d8ac8df0, L_000001c4d8ac83f0, C4<1>, C4<1>;
L_000001c4d8aef600 .functor BUFZ 23, L_000001c4d8acc450, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c4d8aee790 .functor BUFZ 8, L_000001c4d8aca830, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c4d8939f80_0 .net "Debe", 0 0, L_000001c4d8aca0b0;  1 drivers
v000001c4d8939620_0 .net "ExpIn", 7 0, L_000001c4d8ac8530;  alias, 1 drivers
v000001c4d8939ee0_0 .net "ExpOut", 7 0, L_000001c4d8aee790;  alias, 1 drivers
v000001c4d8937a00_0 .net "Fm", 22 0, L_000001c4d8aef600;  alias, 1 drivers
v000001c4d89389a0_0 .net "Result", 47 0, L_000001c4d8aca010;  1 drivers
v000001c4d8939bc0_0 .net "Rm", 23 0, L_000001c4d8ac7ef0;  alias, 1 drivers
v000001c4d8937be0_0 .net "ShiftCondition", 0 0, L_000001c4d8aef9f0;  1 drivers
v000001c4d8937e60_0 .net "Sm", 23 0, L_000001c4d8ac88f0;  alias, 1 drivers
v000001c4d893a020_0 .net *"_ivl_0", 47 0, L_000001c4d8ac9930;  1 drivers
v000001c4d89380e0_0 .net *"_ivl_13", 0 0, L_000001c4d8ac8df0;  1 drivers
v000001c4d8939440_0 .net *"_ivl_15", 0 0, L_000001c4d8ac82b0;  1 drivers
v000001c4d8938720_0 .net *"_ivl_17", 0 0, L_000001c4d8ac83f0;  1 drivers
v000001c4d8939e40_0 .net *"_ivl_21", 7 0, L_000001c4d8ac8490;  1 drivers
v000001c4d8939080_0 .net *"_ivl_23", 46 0, L_000001c4d8ac85d0;  1 drivers
v000001c4d89396c0_0 .net *"_ivl_24", 12 0, L_000001c4d8ac8710;  1 drivers
L_000001c4d8a17e88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c4d8939760_0 .net *"_ivl_27", 4 0, L_000001c4d8a17e88;  1 drivers
L_000001c4d8a17ed0 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8939940_0 .net/2u *"_ivl_28", 12 0, L_000001c4d8a17ed0;  1 drivers
L_000001c4d8a17df8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8938cc0_0 .net *"_ivl_3", 23 0, L_000001c4d8a17df8;  1 drivers
v000001c4d8939120_0 .net *"_ivl_32", 12 0, L_000001c4d8ac8990;  1 drivers
L_000001c4d8a17f18 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c4d8938b80_0 .net *"_ivl_35", 4 0, L_000001c4d8a17f18;  1 drivers
L_000001c4d8a17f60 .functor BUFT 1, C4<0000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d89394e0_0 .net/2u *"_ivl_36", 12 0, L_000001c4d8a17f60;  1 drivers
v000001c4d8937aa0_0 .net *"_ivl_38", 12 0, L_000001c4d8ac8fd0;  1 drivers
v000001c4d8939c60_0 .net *"_ivl_4", 47 0, L_000001c4d8ac9bb0;  1 drivers
v000001c4d8938ae0_0 .net *"_ivl_40", 12 0, L_000001c4d8ac9110;  1 drivers
L_000001c4d8a17fa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c4d8937b40_0 .net *"_ivl_43", 4 0, L_000001c4d8a17fa8;  1 drivers
v000001c4d8937f00_0 .net *"_ivl_44", 12 0, L_000001c4d8acc1d0;  1 drivers
v000001c4d8939580_0 .net *"_ivl_46", 12 0, L_000001c4d8acb0f0;  1 drivers
L_000001c4d8a17ff0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8938860_0 .net/2u *"_ivl_50", 5 0, L_000001c4d8a17ff0;  1 drivers
v000001c4d8937c80_0 .net *"_ivl_54", 53 0, L_000001c4d8acc3b0;  1 drivers
v000001c4d8939800_0 .net *"_ivl_56", 29 0, L_000001c4d8acbb90;  1 drivers
L_000001c4d8a18038 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8938900_0 .net *"_ivl_58", 23 0, L_000001c4d8a18038;  1 drivers
v000001c4d8939d00_0 .net *"_ivl_60", 53 0, L_000001c4d8acb230;  1 drivers
v000001c4d89399e0_0 .net *"_ivl_62", 30 0, L_000001c4d8acbc30;  1 drivers
L_000001c4d8a18080 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8938360_0 .net *"_ivl_64", 22 0, L_000001c4d8a18080;  1 drivers
v000001c4d8938680_0 .net *"_ivl_68", 53 0, L_000001c4d8acaf10;  1 drivers
L_000001c4d8a17e40 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8938d60_0 .net *"_ivl_7", 23 0, L_000001c4d8a17e40;  1 drivers
v000001c4d8938f40_0 .net *"_ivl_79", 1 0, L_000001c4d8acb5f0;  1 drivers
L_000001c4d8a18278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89378c0_0 .net/2u *"_ivl_99", 0 0, L_000001c4d8a18278;  1 drivers
v000001c4d8938c20_0 .net "exp_pre", 7 0, L_000001c4d8acb050;  1 drivers
v000001c4d89384a0_0 .net "exp_rnd", 7 0, L_000001c4d8aca830;  1 drivers
v000001c4d8937d20_0 .net "frac_rnd", 22 0, L_000001c4d8acc450;  1 drivers
v000001c4d8937960_0 .net "guard", 0 0, L_000001c4d8acb690;  1 drivers
v000001c4d89391c0_0 .net "h_overflow", 0 0, L_000001c4d8acbf50;  1 drivers
v000001c4d8938e00_0 .net "inexact", 0 0, L_000001c4d8aee800;  alias, 1 drivers
v000001c4d8937fa0_0 .net "ms15", 27 0, L_000001c4d8acc270;  1 drivers
v000001c4d89398a0_0 .net "overflow", 0 0, L_000001c4d8acbcd0;  alias, 1 drivers
v000001c4d8939da0_0 .net "rest3", 2 0, L_000001c4d8acc090;  1 drivers
v000001c4d8938040_0 .net "rest4", 3 0, L_000001c4d8acaa10;  1 drivers
v000001c4d8938a40_0 .net "shifts", 12 0, L_000001c4d8ac8850;  1 drivers
v000001c4d8938180_0 .net "sticky", 0 0, L_000001c4d8acbeb0;  1 drivers
v000001c4d8939260_0 .net "stream0", 53 0, L_000001c4d8acafb0;  1 drivers
v000001c4d8938220_0 .net "stream1", 53 0, L_000001c4d8acb370;  1 drivers
v000001c4d8938400_0 .net "stream2", 53 0, L_000001c4d8acbd70;  1 drivers
v000001c4d8939300_0 .net "top10", 22 0, L_000001c4d8acae70;  1 drivers
L_000001c4d8ac9930 .concat [ 24 24 0 0], L_000001c4d8ac88f0, L_000001c4d8a17df8;
L_000001c4d8ac9bb0 .concat [ 24 24 0 0], L_000001c4d8ac7ef0, L_000001c4d8a17e40;
L_000001c4d8aca010 .arith/mult 48, L_000001c4d8ac9930, L_000001c4d8ac9bb0;
L_000001c4d8aca0b0 .part L_000001c4d8aca010, 47, 1;
L_000001c4d8ac8df0 .reduce/nor L_000001c4d8aca0b0;
L_000001c4d8ac82b0 .part L_000001c4d8aca010, 46, 1;
L_000001c4d8ac83f0 .reduce/nor L_000001c4d8ac82b0;
L_000001c4d8ac8490 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_MUL.product_mantisa.first_one, 8, L_000001c4d8ac85d0 (v000001c4d89371e0_0) S_000001c4d8945920;
L_000001c4d8ac85d0 .part L_000001c4d8aca010, 0, 47;
L_000001c4d8ac8710 .concat [ 8 5 0 0], L_000001c4d8ac8490, L_000001c4d8a17e88;
L_000001c4d8ac8850 .functor MUXZ 13, L_000001c4d8a17ed0, L_000001c4d8ac8710, L_000001c4d8aef9f0, C4<>;
L_000001c4d8ac8990 .concat [ 8 5 0 0], L_000001c4d8ac8530, L_000001c4d8a17f18;
L_000001c4d8ac8fd0 .arith/sum 13, L_000001c4d8ac8990, L_000001c4d8a17f60;
L_000001c4d8ac9110 .concat [ 8 5 0 0], L_000001c4d8ac8530, L_000001c4d8a17fa8;
L_000001c4d8acc1d0 .arith/sub 13, L_000001c4d8ac9110, L_000001c4d8ac8850;
L_000001c4d8acb0f0 .functor MUXZ 13, L_000001c4d8acc1d0, L_000001c4d8ac8fd0, L_000001c4d8aca0b0, C4<>;
L_000001c4d8acb050 .part L_000001c4d8acb0f0, 0, 8;
L_000001c4d8acafb0 .concat [ 6 48 0 0], L_000001c4d8a17ff0, L_000001c4d8aca010;
L_000001c4d8acbb90 .part L_000001c4d8acafb0, 24, 30;
L_000001c4d8acc3b0 .concat [ 30 24 0 0], L_000001c4d8acbb90, L_000001c4d8a18038;
L_000001c4d8acbc30 .part L_000001c4d8acafb0, 23, 31;
L_000001c4d8acb230 .concat [ 31 23 0 0], L_000001c4d8acbc30, L_000001c4d8a18080;
L_000001c4d8acb370 .functor MUXZ 54, L_000001c4d8acb230, L_000001c4d8acc3b0, L_000001c4d8aca0b0, C4<>;
L_000001c4d8acaf10 .shift/l 54, L_000001c4d8acb370, L_000001c4d8ac8850;
L_000001c4d8acbd70 .functor MUXZ 54, L_000001c4d8acb370, L_000001c4d8acaf10, L_000001c4d8aef9f0, C4<>;
L_000001c4d8acae70 .part L_000001c4d8acbd70, 6, 23;
L_000001c4d8acb690 .part L_000001c4d8acbd70, 5, 1;
L_000001c4d8acc090 .part L_000001c4d8acbd70, 2, 3;
L_000001c4d8acb5f0 .part L_000001c4d8acbd70, 0, 2;
L_000001c4d8acbeb0 .reduce/or L_000001c4d8acb5f0;
L_000001c4d8acaa10 .concat [ 1 3 0 0], L_000001c4d8acbeb0, L_000001c4d8acc090;
L_000001c4d8acc270 .concat [ 4 1 23 0], L_000001c4d8acaa10, L_000001c4d8acb690, L_000001c4d8acae70;
L_000001c4d8acc950 .part L_000001c4d8aca010, 23, 23;
L_000001c4d8acbcd0 .functor MUXZ 1, L_000001c4d8a18278, L_000001c4d8acbf50, L_000001c4d8aca0b0, C4<>;
S_000001c4d8945920 .scope function.vec4.s8, "first_one" "first_one" 9 17, 9 17 0, S_000001c4d8944b10;
 .timescale -9 -12;
v000001c4d89371e0_0 .var "bits", 46 0;
; Variable first_one is vec4 return value of scope S_000001c4d8945920
v000001c4d8937280_0 .var "found", 0 0;
v000001c4d8937640_0 .var/i "idx", 31 0;
TD_tb_alu_mul_32.DUT.U_MUL.product_mantisa.first_one ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d8937280_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 44, 0, 32;
    %store/vec4 v000001c4d8937640_0, 0, 32;
T_2.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v000001c4d8937640_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v000001c4d8937280_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %load/vec4 v000001c4d89371e0_0;
    %load/vec4 v000001c4d8937640_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 46, 0, 32;
    %load/vec4 v000001c4d8937640_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d8937280_0, 0, 1;
T_2.10 ;
    %load/vec4 v000001c4d8937640_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c4d8937640_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %end;
S_000001c4d8946280 .scope module, "flag1" "is_inexact" 9 78, 8 24 0, S_000001c4d8944b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "Man";
    .port_info 1 /INPUT 1 "CarryOut";
    .port_info 2 /OUTPUT 1 "inexact";
P_000001c4d83500a0 .param/l "BS" 0 8 24, +C4<00000000000000000000000000011111>;
P_000001c4d83500d8 .param/l "EBS" 0 8 24, +C4<00000000000000000000000000000111>;
P_000001c4d8350110 .param/l "MBS" 0 8 24, +C4<00000000000000000000000000010110>;
L_000001c4d8aee800 .functor AND 1, L_000001c4d8acabf0, L_000001c4d8aca0b0, C4<1>, C4<1>;
v000001c4d8936240_0 .net "CarryOut", 0 0, L_000001c4d8aca0b0;  alias, 1 drivers
v000001c4d8935200_0 .net "Man", 22 0, L_000001c4d8acc950;  1 drivers
v000001c4d8936e20_0 .net *"_ivl_1", 0 0, L_000001c4d8acabf0;  1 drivers
v000001c4d8936b00_0 .net "inexact", 0 0, L_000001c4d8aee800;  alias, 1 drivers
L_000001c4d8acabf0 .part L_000001c4d8acc950, 0, 1;
S_000001c4d8946410 .scope module, "flag2" "is_overflow" 9 81, 8 1 0, S_000001c4d8944b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "Exp";
    .port_info 1 /INPUT 8 "AddExp";
    .port_info 2 /OUTPUT 1 "OverFlow";
P_000001c4d8947560 .param/l "BS" 0 8 1, +C4<00000000000000000000000000011111>;
P_000001c4d8947598 .param/l "EBS" 0 8 1, +C4<00000000000000000000000000000111>;
P_000001c4d89475d0 .param/l "MBS" 0 8 1, +C4<00000000000000000000000000010110>;
L_000001c4d8a19088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c4d89364c0_0 .net "AddExp", 7 0, L_000001c4d8a19088;  1 drivers
v000001c4d8936560_0 .net "Exp", 7 0, L_000001c4d8ac8530;  alias, 1 drivers
v000001c4d8937320_0 .net "NewExp", 8 0, L_000001c4d8acc310;  1 drivers
v000001c4d8935de0_0 .net "OverFlow", 0 0, L_000001c4d8acbf50;  alias, 1 drivers
v000001c4d8936600_0 .net *"_ivl_0", 8 0, L_000001c4d8acbe10;  1 drivers
L_000001c4d8a18230 .functor BUFT 1, C4<011111111>, C4<0>, C4<0>, C4<0>;
v000001c4d8936ec0_0 .net/2u *"_ivl_10", 8 0, L_000001c4d8a18230;  1 drivers
L_000001c4d8a181e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8937460_0 .net *"_ivl_3", 0 0, L_000001c4d8a181e8;  1 drivers
L_000001c4d8a191f0 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d8936c40_0 .net *"_ivl_4", 8 0, L_000001c4d8a191f0;  1 drivers
L_000001c4d8acbe10 .concat [ 8 1 0 0], L_000001c4d8ac8530, L_000001c4d8a181e8;
L_000001c4d8acc310 .arith/sum 9, L_000001c4d8acbe10, L_000001c4d8a191f0;
L_000001c4d8acbf50 .cmp/ge 9, L_000001c4d8acc310, L_000001c4d8a18230;
S_000001c4d8945790 .scope module, "rne_mul" "RoundNearestEven" 9 66, 6 22 0, S_000001c4d8944b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c4d82ea690 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c4d82ea6c8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c4d82ea700 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c4d82ea738 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c4d8aeecd0 .functor NOT 1, L_000001c4d8acb190, C4<0>, C4<0>, C4<0>;
L_000001c4d8aef8a0 .functor OR 1, L_000001c4d8aca650, L_000001c4d8acc770, C4<0>, C4<0>;
L_000001c4d8aef210 .functor AND 1, L_000001c4d8accb30, L_000001c4d8aef8a0, C4<1>, C4<1>;
v000001c4d89357a0_0 .net *"_ivl_11", 22 0, L_000001c4d8acb410;  1 drivers
v000001c4d8937780_0 .net *"_ivl_12", 23 0, L_000001c4d8acaab0;  1 drivers
L_000001c4d8a180c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8937820_0 .net *"_ivl_15", 0 0, L_000001c4d8a180c8;  1 drivers
v000001c4d89350c0_0 .net *"_ivl_17", 0 0, L_000001c4d8acc770;  1 drivers
v000001c4d8935160_0 .net *"_ivl_19", 0 0, L_000001c4d8aef8a0;  1 drivers
v000001c4d89355c0_0 .net *"_ivl_21", 0 0, L_000001c4d8aef210;  1 drivers
L_000001c4d8a18110 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d8935660_0 .net/2u *"_ivl_22", 23 0, L_000001c4d8a18110;  1 drivers
L_000001c4d8a18158 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89362e0_0 .net/2u *"_ivl_24", 23 0, L_000001c4d8a18158;  1 drivers
v000001c4d89366a0_0 .net *"_ivl_26", 23 0, L_000001c4d8acb9b0;  1 drivers
v000001c4d8935840_0 .net *"_ivl_3", 3 0, L_000001c4d8acb2d0;  1 drivers
v000001c4d89358e0_0 .net *"_ivl_33", 0 0, L_000001c4d8aca790;  1 drivers
v000001c4d8935c00_0 .net *"_ivl_34", 7 0, L_000001c4d8acab50;  1 drivers
L_000001c4d8a181a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8935ca0_0 .net *"_ivl_37", 6 0, L_000001c4d8a181a0;  1 drivers
v000001c4d8936740_0 .net *"_ivl_7", 0 0, L_000001c4d8acb190;  1 drivers
v000001c4d8935d40_0 .net "boolean", 0 0, L_000001c4d8aca650;  1 drivers
v000001c4d89367e0_0 .net "exp", 7 0, L_000001c4d8acb050;  alias, 1 drivers
v000001c4d8935e80_0 .net "exp_round", 7 0, L_000001c4d8aca830;  alias, 1 drivers
v000001c4d8936ba0_0 .net "guard", 0 0, L_000001c4d8accb30;  1 drivers
v000001c4d8936880_0 .net "is_even", 0 0, L_000001c4d8aeecd0;  1 drivers
v000001c4d8936920_0 .net "ms", 27 0, L_000001c4d8acc270;  alias, 1 drivers
v000001c4d89369c0_0 .net "ms_round", 22 0, L_000001c4d8acc450;  alias, 1 drivers
v000001c4d8937dc0_0 .net "temp", 23 0, L_000001c4d8acb4b0;  1 drivers
L_000001c4d8accb30 .part L_000001c4d8acc270, 4, 1;
L_000001c4d8acb2d0 .part L_000001c4d8acc270, 0, 4;
L_000001c4d8aca650 .reduce/or L_000001c4d8acb2d0;
L_000001c4d8acb190 .part L_000001c4d8acc270, 5, 1;
L_000001c4d8acb410 .part L_000001c4d8acc270, 5, 23;
L_000001c4d8acaab0 .concat [ 23 1 0 0], L_000001c4d8acb410, L_000001c4d8a180c8;
L_000001c4d8acc770 .reduce/nor L_000001c4d8aeecd0;
L_000001c4d8acb9b0 .functor MUXZ 24, L_000001c4d8a18158, L_000001c4d8a18110, L_000001c4d8aef210, C4<>;
L_000001c4d8acb4b0 .arith/sum 24, L_000001c4d8acaab0, L_000001c4d8acb9b0;
L_000001c4d8acc450 .part L_000001c4d8acb4b0, 0, 23;
L_000001c4d8aca790 .part L_000001c4d8acb4b0, 23, 1;
L_000001c4d8acab50 .concat [ 1 7 0 0], L_000001c4d8aca790, L_000001c4d8a181a0;
L_000001c4d8aca830 .arith/sum 8, L_000001c4d8acb050, L_000001c4d8acab50;
S_000001c4d8944fc0 .scope module, "U_SUB" "Suma16Bits" 4 61, 5 227 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "S";
    .port_info 1 /INPUT 32 "R";
    .port_info 2 /OUTPUT 32 "F";
    .port_info 3 /OUTPUT 1 "overflow";
    .port_info 4 /OUTPUT 1 "underflow";
    .port_info 5 /OUTPUT 1 "inexact";
P_000001c4d8947140 .param/l "BS" 0 5 227, +C4<00000000000000000000000000011111>;
P_000001c4d8947178 .param/l "EBS" 0 5 227, +C4<00000000000000000000000000000111>;
P_000001c4d89471b0 .param/l "MBS" 0 5 227, +C4<00000000000000000000000000010110>;
L_000001c4d8ad1350 .functor OR 1, L_000001c4d8aba430, L_000001c4d8abc5f0, C4<0>, C4<0>;
L_000001c4d8ad1a50 .functor OR 1, L_000001c4d8abaf70, L_000001c4d8abd1d0, C4<0>, C4<0>;
L_000001c4d8ad0e10 .functor XOR 1, L_000001c4d8ab9530, L_000001c4d8abab10, C4<0>, C4<0>;
L_000001c4d8ad1900 .functor AND 1, L_000001c4d8ad0e10, L_000001c4d8abb6f0, C4<1>, C4<1>;
L_000001c4d8ad1970 .functor AND 1, L_000001c4d8ad1900, L_000001c4d8abbab0, C4<1>, C4<1>;
L_000001c4d8ad0e80 .functor NOT 23, L_000001c4d8ab7b90, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c4d8ad10b0 .functor AND 1, L_000001c4d8abbfb0, L_000001c4d8abb970, C4<1>, C4<1>;
L_000001c4d8ad19e0 .functor NOT 23, L_000001c4d8ab6510, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c4d8ad1200 .functor AND 1, L_000001c4d8ad10b0, L_000001c4d8abb790, C4<1>, C4<1>;
L_000001c4d8ad1120 .functor NOT 8, L_000001c4d8ab8130, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c4d8ad1190 .functor AND 1, L_000001c4d8ad1200, L_000001c4d8abc870, C4<1>, C4<1>;
L_000001c4d8ad13c0 .functor NOT 8, L_000001c4d8ab7cd0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c4d8ad14a0 .functor AND 1, L_000001c4d8ad1190, L_000001c4d8abd6d0, C4<1>, C4<1>;
L_000001c4d8ad1430 .functor OR 1, L_000001c4d8ad1970, L_000001c4d8ad14a0, C4<0>, C4<0>;
L_000001c4d8aef440 .functor AND 1, L_000001c4d8ad0e10, L_000001c4d8ad1430, C4<1>, C4<1>;
L_000001c4d8aee560 .functor BUFZ 1, L_000001c4d8ad1a50, C4<0>, C4<0>, C4<0>;
L_000001c4d8aee8e0 .functor AND 1, L_000001c4d8ac9ed0, L_000001c4d8aee560, C4<1>, C4<1>;
v000001c4d89b0b20_0 .net "F", 31 0, L_000001c4d8ac9570;  alias, 1 drivers
v000001c4d89afae0_0 .net "R", 31 0, L_000001c4d8ac80d0;  1 drivers
v000001c4d89b0080_0 .net "S", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
v000001c4d89b0bc0_0 .net *"_ivl_109", 0 0, L_000001c4d8aef440;  1 drivers
L_000001c4d8a17978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89b3820_0 .net/2u *"_ivl_110", 0 0, L_000001c4d8a17978;  1 drivers
v000001c4d89b1660_0 .net *"_ivl_112", 0 0, L_000001c4d8ac99d0;  1 drivers
L_000001c4d8a179c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b12a0_0 .net/2u *"_ivl_116", 7 0, L_000001c4d8a179c0;  1 drivers
v000001c4d89b1ac0_0 .net *"_ivl_118", 7 0, L_000001c4d8ac7f90;  1 drivers
L_000001c4d8a17a08 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b1c00_0 .net/2u *"_ivl_123", 22 0, L_000001c4d8a17a08;  1 drivers
v000001c4d89b13e0_0 .net *"_ivl_125", 22 0, L_000001c4d8ac8d50;  1 drivers
L_000001c4d8a17a50 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b2f60_0 .net/2u *"_ivl_129", 7 0, L_000001c4d8a17a50;  1 drivers
L_000001c4d8a17a98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b2740_0 .net/2u *"_ivl_133", 7 0, L_000001c4d8a17a98;  1 drivers
v000001c4d89b3640_0 .net *"_ivl_135", 0 0, L_000001c4d8ac9ed0;  1 drivers
L_000001c4d8a17300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d89b29c0_0 .net/2u *"_ivl_16", 0 0, L_000001c4d8a17300;  1 drivers
v000001c4d89b2d80_0 .net *"_ivl_18", 23 0, L_000001c4d8abbdd0;  1 drivers
L_000001c4d8a17348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d89b1e80_0 .net/2u *"_ivl_22", 0 0, L_000001c4d8a17348;  1 drivers
v000001c4d89b31e0_0 .net *"_ivl_24", 23 0, L_000001c4d8abca50;  1 drivers
L_000001c4d8a17390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89b2b00_0 .net/2u *"_ivl_28", 0 0, L_000001c4d8a17390;  1 drivers
L_000001c4d8a173d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89b3140_0 .net/2u *"_ivl_32", 0 0, L_000001c4d8a173d8;  1 drivers
v000001c4d89b1840_0 .net *"_ivl_41", 22 0, L_000001c4d8abceb0;  1 drivers
v000001c4d89b3500_0 .net *"_ivl_45", 22 0, L_000001c4d8abd090;  1 drivers
v000001c4d89b2060_0 .net *"_ivl_52", 0 0, L_000001c4d8abc730;  1 drivers
v000001c4d89b36e0_0 .net *"_ivl_54", 0 0, L_000001c4d8abc7d0;  1 drivers
v000001c4d89b3460_0 .net *"_ivl_56", 0 0, L_000001c4d8abd950;  1 drivers
v000001c4d89b18e0_0 .net *"_ivl_58", 0 0, L_000001c4d8abcf50;  1 drivers
v000001c4d89b3000_0 .net *"_ivl_60", 0 0, L_000001c4d8abcb90;  1 drivers
v000001c4d89b1f20_0 .net *"_ivl_62", 0 0, L_000001c4d8abc550;  1 drivers
v000001c4d89b2920_0 .net *"_ivl_66", 0 0, L_000001c4d8abb6f0;  1 drivers
v000001c4d89b2600_0 .net *"_ivl_69", 0 0, L_000001c4d8ad1900;  1 drivers
v000001c4d89b2100_0 .net *"_ivl_70", 0 0, L_000001c4d8abbab0;  1 drivers
v000001c4d89b1a20_0 .net *"_ivl_73", 0 0, L_000001c4d8ad1970;  1 drivers
v000001c4d89b2c40_0 .net *"_ivl_75", 0 0, L_000001c4d8abbfb0;  1 drivers
v000001c4d89b2ce0_0 .net *"_ivl_76", 22 0, L_000001c4d8ad0e80;  1 drivers
v000001c4d89b21a0_0 .net *"_ivl_79", 0 0, L_000001c4d8abb970;  1 drivers
v000001c4d89b2a60_0 .net *"_ivl_81", 0 0, L_000001c4d8ad10b0;  1 drivers
v000001c4d89b1160_0 .net *"_ivl_82", 22 0, L_000001c4d8ad19e0;  1 drivers
v000001c4d89b2240_0 .net *"_ivl_85", 0 0, L_000001c4d8abb790;  1 drivers
v000001c4d89b1b60_0 .net *"_ivl_87", 0 0, L_000001c4d8ad1200;  1 drivers
v000001c4d89b2ec0_0 .net *"_ivl_88", 7 0, L_000001c4d8ad1120;  1 drivers
v000001c4d89b3780_0 .net *"_ivl_91", 0 0, L_000001c4d8abc870;  1 drivers
v000001c4d89b2880_0 .net *"_ivl_93", 0 0, L_000001c4d8ad1190;  1 drivers
v000001c4d89b1fc0_0 .net *"_ivl_94", 7 0, L_000001c4d8ad13c0;  1 drivers
v000001c4d89b10c0_0 .net *"_ivl_97", 0 0, L_000001c4d8abd6d0;  1 drivers
v000001c4d89b1980_0 .net *"_ivl_99", 0 0, L_000001c4d8ad14a0;  1 drivers
v000001c4d89b35a0_0 .net "boolean1", 0 0, L_000001c4d8abaa70;  1 drivers
v000001c4d89b1ca0_0 .net "boolean2", 0 0, L_000001c4d8ad0e10;  1 drivers
v000001c4d89b1d40_0 .net "diff_exp1", 7 0, L_000001c4d8aba070;  1 drivers
v000001c4d89b3280_0 .net "diff_exp2", 7 0, L_000001c4d8ab9df0;  1 drivers
v000001c4d89b2ba0_0 .net "e1", 7 0, L_000001c4d8ab8130;  1 drivers
v000001c4d89b30a0_0 .net "e2", 7 0, L_000001c4d8ab7cd0;  1 drivers
v000001c4d89b3320_0 .net "exp_aux", 7 0, L_000001c4d8abc4b0;  1 drivers
v000001c4d89b1200_0 .net "exp_sum_add", 7 0, L_000001c4d8ad6fa0;  1 drivers
v000001c4d89b1480_0 .net "exp_sum_sub", 7 0, L_000001c4d8aee2c0;  1 drivers
v000001c4d89b2380_0 .net "final_exp", 7 0, L_000001c4d8ac9250;  1 drivers
v000001c4d89b2e20_0 .net "g1", 0 0, L_000001c4d8abd8b0;  1 drivers
v000001c4d89b26a0_0 .net "g1_shift", 0 0, L_000001c4d8ab95d0;  1 drivers
v000001c4d89b33c0_0 .net "g2", 0 0, L_000001c4d8abc410;  1 drivers
v000001c4d89b1340_0 .net "g2_shift", 0 0, L_000001c4d8abbe70;  1 drivers
v000001c4d89b22e0_0 .net "inexact", 0 0, L_000001c4d8aee560;  alias, 1 drivers
v000001c4d89b2420_0 .net "inexact_m1", 0 0, L_000001c4d8abaf70;  1 drivers
v000001c4d89b1520_0 .net "inexact_m2", 0 0, L_000001c4d8abd1d0;  1 drivers
v000001c4d89b15c0_0 .net "is_same_exp", 0 0, L_000001c4d8abad90;  1 drivers
v000001c4d89b1700_0 .net "is_zero_result", 0 0, L_000001c4d8ad1430;  1 drivers
v000001c4d89b17a0_0 .net "lost_align", 0 0, L_000001c4d8ad1a50;  1 drivers
v000001c4d89b1de0_0 .net "m1_10", 22 0, L_000001c4d8abc690;  1 drivers
v000001c4d89b24c0_0 .net "m1_11", 23 0, L_000001c4d8abd810;  1 drivers
v000001c4d89b2560_0 .net "m1_init", 22 0, L_000001c4d8ab7b90;  1 drivers
v000001c4d89b27e0_0 .net "m1_shift", 23 0, L_000001c4d8aba1b0;  1 drivers
v000001c4d89b4a40_0 .net "m2_10", 22 0, L_000001c4d8abb8d0;  1 drivers
v000001c4d89b4c20_0 .net "m2_11", 23 0, L_000001c4d8abbf10;  1 drivers
v000001c4d89b5580_0 .net "m2_init", 22 0, L_000001c4d8ab6510;  1 drivers
v000001c4d89b4ae0_0 .net "m2_shift", 23 0, L_000001c4d8abd630;  1 drivers
v000001c4d89b4b80_0 .net "op_sum", 22 0, L_000001c4d8ac96b0;  1 drivers
v000001c4d89b5da0_0 .net "op_sum_add", 22 0, L_000001c4d8ad6050;  1 drivers
v000001c4d89b44a0_0 .net "op_sum_sub", 22 0, L_000001c4d8aee330;  1 drivers
v000001c4d89b4040_0 .net "overflow", 0 0, L_000001c4d8ac87b0;  alias, 1 drivers
v000001c4d89b4540_0 .net "s1", 0 0, L_000001c4d8ab9530;  1 drivers
v000001c4d89b54e0_0 .net "s2", 0 0, L_000001c4d8abab10;  1 drivers
v000001c4d89b4860_0 .net "sign", 0 0, L_000001c4d8abcaf0;  1 drivers
v000001c4d89b3d20_0 .net "sticky_for_round", 0 0, L_000001c4d8ad1350;  1 drivers
v000001c4d89b3dc0_0 .net "sticky_m1", 0 0, L_000001c4d8aba430;  1 drivers
v000001c4d89b4f40_0 .net "sticky_m2", 0 0, L_000001c4d8abc5f0;  1 drivers
v000001c4d89b4400_0 .net "underflow", 0 0, L_000001c4d8aee8e0;  alias, 1 drivers
L_000001c4d8ab7b90 .part v000001c4d89bc2e0_0, 0, 23;
L_000001c4d8ab6510 .part L_000001c4d8ac80d0, 0, 23;
L_000001c4d8ab8130 .part v000001c4d89bc2e0_0, 23, 8;
L_000001c4d8ab7cd0 .part L_000001c4d8ac80d0, 23, 8;
L_000001c4d8ab9530 .part v000001c4d89bc2e0_0, 31, 1;
L_000001c4d8abab10 .part L_000001c4d8ac80d0, 31, 1;
L_000001c4d8abaa70 .cmp/gt 8, L_000001c4d8ab8130, L_000001c4d8ab7cd0;
L_000001c4d8abad90 .cmp/eq 8, L_000001c4d8ab8130, L_000001c4d8ab7cd0;
L_000001c4d8abbdd0 .concat [ 23 1 0 0], L_000001c4d8ab7b90, L_000001c4d8a17300;
L_000001c4d8abd810 .functor MUXZ 24, L_000001c4d8aba1b0, L_000001c4d8abbdd0, L_000001c4d8abaa70, C4<>;
L_000001c4d8abca50 .concat [ 23 1 0 0], L_000001c4d8ab6510, L_000001c4d8a17348;
L_000001c4d8abbf10 .functor MUXZ 24, L_000001c4d8abca50, L_000001c4d8abd630, L_000001c4d8abaa70, C4<>;
L_000001c4d8abd8b0 .functor MUXZ 1, L_000001c4d8ab95d0, L_000001c4d8a17390, L_000001c4d8abaa70, C4<>;
L_000001c4d8abc410 .functor MUXZ 1, L_000001c4d8a173d8, L_000001c4d8abbe70, L_000001c4d8abaa70, C4<>;
L_000001c4d8abceb0 .part L_000001c4d8aba1b0, 0, 23;
L_000001c4d8abc690 .functor MUXZ 23, L_000001c4d8abceb0, L_000001c4d8ab7b90, L_000001c4d8abaa70, C4<>;
L_000001c4d8abd090 .part L_000001c4d8abd630, 0, 23;
L_000001c4d8abb8d0 .functor MUXZ 23, L_000001c4d8ab6510, L_000001c4d8abd090, L_000001c4d8abaa70, C4<>;
L_000001c4d8abc4b0 .functor MUXZ 8, L_000001c4d8ab7cd0, L_000001c4d8ab8130, L_000001c4d8abaa70, C4<>;
L_000001c4d8abc730 .cmp/gt 8, L_000001c4d8ab8130, L_000001c4d8ab7cd0;
L_000001c4d8abc7d0 .cmp/gt 8, L_000001c4d8ab7cd0, L_000001c4d8ab8130;
L_000001c4d8abd950 .cmp/ge 23, L_000001c4d8ab7b90, L_000001c4d8ab6510;
L_000001c4d8abcf50 .functor MUXZ 1, L_000001c4d8abab10, L_000001c4d8ab9530, L_000001c4d8abd950, C4<>;
L_000001c4d8abcb90 .functor MUXZ 1, L_000001c4d8abcf50, L_000001c4d8abab10, L_000001c4d8abc7d0, C4<>;
L_000001c4d8abc550 .functor MUXZ 1, L_000001c4d8abcb90, L_000001c4d8ab9530, L_000001c4d8abc730, C4<>;
L_000001c4d8abcaf0 .functor MUXZ 1, L_000001c4d8ab9530, L_000001c4d8abc550, L_000001c4d8ad0e10, C4<>;
L_000001c4d8abb6f0 .cmp/eq 23, L_000001c4d8ab7b90, L_000001c4d8ab6510;
L_000001c4d8abbab0 .cmp/eq 8, L_000001c4d8ab8130, L_000001c4d8ab7cd0;
L_000001c4d8abbfb0 .reduce/nor L_000001c4d8ad0e10;
L_000001c4d8abb970 .reduce/and L_000001c4d8ad0e80;
L_000001c4d8abb790 .reduce/and L_000001c4d8ad19e0;
L_000001c4d8abc870 .reduce/and L_000001c4d8ad1120;
L_000001c4d8abd6d0 .reduce/and L_000001c4d8ad13c0;
L_000001c4d8ac96b0 .functor MUXZ 23, L_000001c4d8ad6050, L_000001c4d8aee330, L_000001c4d8ad0e10, C4<>;
L_000001c4d8ac9250 .functor MUXZ 8, L_000001c4d8ad6fa0, L_000001c4d8aee2c0, L_000001c4d8ad0e10, C4<>;
L_000001c4d8ac99d0 .functor MUXZ 1, L_000001c4d8abcaf0, L_000001c4d8a17978, L_000001c4d8aef440, C4<>;
L_000001c4d8ac7f90 .functor MUXZ 8, L_000001c4d8ac9250, L_000001c4d8a179c0, L_000001c4d8ad1430, C4<>;
L_000001c4d8ac9570 .concat8 [ 23 8 1 0], L_000001c4d8ac8d50, L_000001c4d8ac7f90, L_000001c4d8ac99d0;
L_000001c4d8ac8d50 .functor MUXZ 23, L_000001c4d8ac96b0, L_000001c4d8a17a08, L_000001c4d8ad1430, C4<>;
L_000001c4d8ac87b0 .cmp/eq 8, L_000001c4d8ac9250, L_000001c4d8a17a50;
L_000001c4d8ac9ed0 .cmp/eq 8, L_000001c4d8ac9250, L_000001c4d8a17a98;
S_000001c4d8945c40 .scope module, "mshift1" "right_shift_pf_sum" 5 257, 5 61 0, S_000001c4d8944fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c4d8947da0 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c4d8947dd8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c4d8947e10 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c4d893a340_0 .net "F", 23 0, L_000001c4d8aba1b0;  alias, 1 drivers
L_000001c4d8a171e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d893ad40_0 .net/2u *"_ivl_0", 0 0, L_000001c4d8a171e0;  1 drivers
v000001c4d893bb00_0 .net *"_ivl_13", 8 0, L_000001c4d8abb290;  1 drivers
v000001c4d893afc0_0 .net *"_ivl_17", 9 0, L_000001c4d8aba4d0;  1 drivers
L_000001c4d8a17228 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893a840_0 .net/2u *"_ivl_2", 9 0, L_000001c4d8a17228;  1 drivers
v000001c4d893b6a0_0 .net "full_value", 33 0, L_000001c4d8ababb0;  1 drivers
v000001c4d893bc40_0 .net "guard_bit", 0 0, L_000001c4d8ab95d0;  alias, 1 drivers
v000001c4d893e580_0 .net "inexact_flag", 0 0, L_000001c4d8abaf70;  alias, 1 drivers
v000001c4d893ea80_0 .net "mantisa", 22 0, L_000001c4d8ab7b90;  alias, 1 drivers
v000001c4d893dc20_0 .net "shifted", 33 0, L_000001c4d8abaed0;  1 drivers
v000001c4d893e620_0 .net "shifts", 7 0, L_000001c4d8ab9df0;  alias, 1 drivers
v000001c4d893dae0_0 .net "sticky_bits", 0 0, L_000001c4d8aba430;  alias, 1 drivers
L_000001c4d8ababb0 .concat [ 10 23 1 0], L_000001c4d8a17228, L_000001c4d8ab7b90, L_000001c4d8a171e0;
L_000001c4d8abaed0 .shift/r 34, L_000001c4d8ababb0, L_000001c4d8ab9df0;
L_000001c4d8aba1b0 .part L_000001c4d8abaed0, 10, 24;
L_000001c4d8ab95d0 .part L_000001c4d8abaed0, 9, 1;
L_000001c4d8abb290 .part L_000001c4d8abaed0, 0, 9;
L_000001c4d8aba430 .reduce/or L_000001c4d8abb290;
L_000001c4d8aba4d0 .part L_000001c4d8abaed0, 0, 10;
L_000001c4d8abaf70 .reduce/or L_000001c4d8aba4d0;
S_000001c4d8944660 .scope module, "mshift2" "right_shift_pf_sum" 5 260, 5 61 0, S_000001c4d8944fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "mantisa";
    .port_info 1 /INPUT 8 "shifts";
    .port_info 2 /OUTPUT 24 "F";
    .port_info 3 /OUTPUT 1 "guard_bit";
    .port_info 4 /OUTPUT 1 "sticky_bits";
    .port_info 5 /OUTPUT 1 "inexact_flag";
P_000001c4d8947090 .param/l "BS" 0 5 61, +C4<00000000000000000000000000011111>;
P_000001c4d89470c8 .param/l "EBS" 0 5 61, +C4<00000000000000000000000000000111>;
P_000001c4d8947100 .param/l "MBS" 0 5 61, +C4<00000000000000000000000000010110>;
v000001c4d893df40_0 .net "F", 23 0, L_000001c4d8abd630;  alias, 1 drivers
L_000001c4d8a17270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c4d893ebc0_0 .net/2u *"_ivl_0", 0 0, L_000001c4d8a17270;  1 drivers
v000001c4d893e6c0_0 .net *"_ivl_13", 8 0, L_000001c4d8abba10;  1 drivers
v000001c4d893d720_0 .net *"_ivl_17", 9 0, L_000001c4d8abd270;  1 drivers
L_000001c4d8a172b8 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d893dfe0_0 .net/2u *"_ivl_2", 9 0, L_000001c4d8a172b8;  1 drivers
v000001c4d893dcc0_0 .net "full_value", 33 0, L_000001c4d8abb0b0;  1 drivers
v000001c4d893de00_0 .net "guard_bit", 0 0, L_000001c4d8abbe70;  alias, 1 drivers
v000001c4d893f020_0 .net "inexact_flag", 0 0, L_000001c4d8abd1d0;  alias, 1 drivers
v000001c4d893e760_0 .net "mantisa", 22 0, L_000001c4d8ab6510;  alias, 1 drivers
v000001c4d893e940_0 .net "shifted", 33 0, L_000001c4d8ab8d10;  1 drivers
v000001c4d893d9a0_0 .net "shifts", 7 0, L_000001c4d8aba070;  alias, 1 drivers
v000001c4d893ca00_0 .net "sticky_bits", 0 0, L_000001c4d8abc5f0;  alias, 1 drivers
L_000001c4d8abb0b0 .concat [ 10 23 1 0], L_000001c4d8a172b8, L_000001c4d8ab6510, L_000001c4d8a17270;
L_000001c4d8ab8d10 .shift/r 34, L_000001c4d8abb0b0, L_000001c4d8aba070;
L_000001c4d8abd630 .part L_000001c4d8ab8d10, 10, 24;
L_000001c4d8abbe70 .part L_000001c4d8ab8d10, 9, 1;
L_000001c4d8abba10 .part L_000001c4d8ab8d10, 0, 9;
L_000001c4d8abc5f0 .reduce/or L_000001c4d8abba10;
L_000001c4d8abd270 .part L_000001c4d8ab8d10, 0, 10;
L_000001c4d8abd1d0 .reduce/or L_000001c4d8abd270;
S_000001c4d89465a0 .scope module, "rm" "RestaMantisa" 5 302, 5 130 0, S_000001c4d8944fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 23 "S";
    .port_info 1 /INPUT 23 "R";
    .port_info 2 /INPUT 1 "is_same_exp";
    .port_info 3 /INPUT 1 "is_mayus_exp";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
P_000001c4d8947400 .param/l "BS" 0 5 130, +C4<00000000000000000000000000011111>;
P_000001c4d8947438 .param/l "EBS" 0 5 130, +C4<00000000000000000000000000000111>;
P_000001c4d8947470 .param/l "MBS" 0 5 130, +C4<00000000000000000000000000010110>;
L_000001c4d8aed6f0 .functor AND 1, L_000001c4d8ac78b0, L_000001c4d8ac6870, C4<1>, C4<1>;
L_000001c4d8aec7a0 .functor AND 1, L_000001c4d8abad90, L_000001c4d8ac7950, C4<1>, C4<1>;
L_000001c4d8aec3b0 .functor OR 1, L_000001c4d8aed6f0, L_000001c4d8aec7a0, C4<0>, C4<0>;
L_000001c4d8aed8b0 .functor AND 1, L_000001c4d8ac7450, L_000001c4d8ac6230, C4<1>, C4<1>;
L_000001c4d8aecb90 .functor OR 1, L_000001c4d8aed8b0, L_000001c4d8abad90, C4<0>, C4<0>;
L_000001c4d8aec490 .functor AND 1, L_000001c4d8abaa70, L_000001c4d8ac7770, C4<1>, C4<1>;
L_000001c4d8aec6c0 .functor OR 1, L_000001c4d8aecb90, L_000001c4d8aec490, C4<0>, C4<0>;
L_000001c4d8aec570 .functor OR 1, L_000001c4d8abaa70, L_000001c4d8ac6ff0, C4<0>, C4<0>;
L_000001c4d8aee2c0 .functor BUFZ 8, L_000001c4d8ac7db0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001c4d8aee330 .functor BUFZ 23, L_000001c4d8ac9d90, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
v000001c4d8988190_0 .net "Debe", 23 0, L_000001c4d8ac58d0;  1 drivers
v000001c4d8987970_0 .net "Debe_e", 23 0, L_000001c4d8ac7310;  1 drivers
v000001c4d89884b0_0 .net "ExpAux", 7 0, L_000001c4d8ac64b0;  1 drivers
v000001c4d8987d30_0 .net "ExpFinal", 7 0, L_000001c4d8ac7db0;  1 drivers
v000001c4d89882d0_0 .net "ExpIn", 7 0, L_000001c4d8abc4b0;  alias, 1 drivers
v000001c4d8988a50_0 .net "ExpOut", 7 0, L_000001c4d8aee2c0;  alias, 1 drivers
v000001c4d8987470_0 .net "ExpOutTemp", 7 0, L_000001c4d8ac6af0;  1 drivers
v000001c4d8987fb0_0 .net "F", 22 0, L_000001c4d8aee330;  alias, 1 drivers
v000001c4d89875b0_0 .net "FFinal", 22 0, L_000001c4d8ac9d90;  1 drivers
v000001c4d8987830_0 .net "FTemp", 22 0, L_000001c4d8ac6a50;  1 drivers
v000001c4d8987a10_0 .net "FToRound", 27 0, L_000001c4d8ac8cb0;  1 drivers
v000001c4d8988d70_0 .net "F_aux", 22 0, L_000001c4d8ac6690;  1 drivers
v000001c4d8987dd0_0 .net "F_aux_e", 22 0, L_000001c4d8ac67d0;  1 drivers
v000001c4d8987f10_0 .net "F_to_use", 22 0, L_000001c4d8ac5970;  1 drivers
v000001c4d8988050_0 .net "R", 22 0, L_000001c4d8abb8d0;  alias, 1 drivers
v000001c4d8987290_0 .net "S", 22 0, L_000001c4d8abc690;  alias, 1 drivers
L_000001c4d8a176f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8987510_0 .net/2u *"_ivl_327", 0 0, L_000001c4d8a176f0;  1 drivers
L_000001c4d8a17738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8988e10_0 .net/2u *"_ivl_332", 0 0, L_000001c4d8a17738;  1 drivers
v000001c4d8986a70_0 .net *"_ivl_339", 0 0, L_000001c4d8ac78b0;  1 drivers
v000001c4d8987bf0_0 .net *"_ivl_341", 0 0, L_000001c4d8ac6870;  1 drivers
v000001c4d8988af0_0 .net *"_ivl_343", 0 0, L_000001c4d8aed6f0;  1 drivers
v000001c4d8989090_0 .net *"_ivl_345", 0 0, L_000001c4d8ac7950;  1 drivers
v000001c4d89885f0_0 .net *"_ivl_347", 0 0, L_000001c4d8aec7a0;  1 drivers
v000001c4d8988eb0_0 .net *"_ivl_351", 0 0, L_000001c4d8ac7450;  1 drivers
v000001c4d8987ab0_0 .net *"_ivl_353", 0 0, L_000001c4d8ac6230;  1 drivers
v000001c4d8988410_0 .net *"_ivl_355", 0 0, L_000001c4d8aed8b0;  1 drivers
v000001c4d8988550_0 .net *"_ivl_357", 0 0, L_000001c4d8aecb90;  1 drivers
v000001c4d8987c90_0 .net *"_ivl_359", 0 0, L_000001c4d8ac7770;  1 drivers
v000001c4d8986b10_0 .net *"_ivl_361", 0 0, L_000001c4d8aec490;  1 drivers
v000001c4d8988910_0 .net *"_ivl_366", 0 0, L_000001c4d8ac6ff0;  1 drivers
v000001c4d8986e30_0 .net *"_ivl_369", 0 0, L_000001c4d8aec570;  1 drivers
v000001c4d8986f70_0 .net *"_ivl_374", 22 0, L_000001c4d8ac69b0;  1 drivers
L_000001c4d8a177c8 .functor BUFT 1, C4<00000000000000000000000000010111>, C4<0>, C4<0>, C4<0>;
v000001c4d8988f50_0 .net/2u *"_ivl_378", 31 0, L_000001c4d8a177c8;  1 drivers
v000001c4d89870b0_0 .net *"_ivl_380", 31 0, L_000001c4d8ac6c30;  1 drivers
L_000001c4d8a17810 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89869d0_0 .net *"_ivl_383", 23 0, L_000001c4d8a17810;  1 drivers
v000001c4d8988ff0_0 .net *"_ivl_384", 31 0, L_000001c4d8ac8170;  1 drivers
v000001c4d8987e70_0 .net *"_ivl_389", 4 0, L_000001c4d8ac9b10;  1 drivers
v000001c4d8988230_0 .net "cond_F_shift", 0 0, L_000001c4d8aec6c0;  1 drivers
v000001c4d8988690_0 .net "cond_idx", 0 0, L_000001c4d8aec3b0;  1 drivers
v000001c4d8988730_0 .net "idx", 7 0, L_000001c4d8ac5fb0;  1 drivers
v000001c4d89887d0_0 .net "idx_e", 7 0, L_000001c4d8ac6f50;  1 drivers
v000001c4d8986930_0 .net "idx_to_use", 7 0, L_000001c4d8ac79f0;  1 drivers
v000001c4d8987650_0 .net "is_mayus_exp", 0 0, L_000001c4d8abaa70;  alias, 1 drivers
v000001c4d8988870_0 .net "is_same_exp", 0 0, L_000001c4d8abad90;  alias, 1 drivers
v000001c4d89889b0_0 .net "lost_bits", 22 0, L_000001c4d8ac91b0;  1 drivers
L_000001c4d8ac2270 .part L_000001c4d8abc690, 0, 1;
L_000001c4d8ac12d0 .part L_000001c4d8abb8d0, 0, 1;
L_000001c4d8ac2b30 .part L_000001c4d8ac58d0, 0, 1;
L_000001c4d8ac2bd0 .part L_000001c4d8abb8d0, 0, 1;
L_000001c4d8ac05b0 .part L_000001c4d8abc690, 0, 1;
L_000001c4d8ac2590 .part L_000001c4d8ac7310, 0, 1;
L_000001c4d8ac15f0 .part L_000001c4d8abc690, 1, 1;
L_000001c4d8ac0b50 .part L_000001c4d8abb8d0, 1, 1;
L_000001c4d8ac0510 .part L_000001c4d8ac58d0, 1, 1;
L_000001c4d8ac2950 .part L_000001c4d8abb8d0, 1, 1;
L_000001c4d8ac0790 .part L_000001c4d8abc690, 1, 1;
L_000001c4d8ac0470 .part L_000001c4d8ac7310, 1, 1;
L_000001c4d8ac0bf0 .part L_000001c4d8abc690, 2, 1;
L_000001c4d8ac2810 .part L_000001c4d8abb8d0, 2, 1;
L_000001c4d8ac0c90 .part L_000001c4d8ac58d0, 2, 1;
L_000001c4d8ac0650 .part L_000001c4d8abb8d0, 2, 1;
L_000001c4d8ac06f0 .part L_000001c4d8abc690, 2, 1;
L_000001c4d8ac26d0 .part L_000001c4d8ac7310, 2, 1;
L_000001c4d8ac1050 .part L_000001c4d8abc690, 3, 1;
L_000001c4d8ac17d0 .part L_000001c4d8abb8d0, 3, 1;
L_000001c4d8ac2090 .part L_000001c4d8ac58d0, 3, 1;
L_000001c4d8ac2310 .part L_000001c4d8abb8d0, 3, 1;
L_000001c4d8ac0ab0 .part L_000001c4d8abc690, 3, 1;
L_000001c4d8ac0830 .part L_000001c4d8ac7310, 3, 1;
L_000001c4d8ac29f0 .part L_000001c4d8abc690, 4, 1;
L_000001c4d8ac0d30 .part L_000001c4d8abb8d0, 4, 1;
L_000001c4d8ac08d0 .part L_000001c4d8ac58d0, 4, 1;
L_000001c4d8ac0dd0 .part L_000001c4d8abb8d0, 4, 1;
L_000001c4d8ac0e70 .part L_000001c4d8abc690, 4, 1;
L_000001c4d8ac10f0 .part L_000001c4d8ac7310, 4, 1;
L_000001c4d8ac28b0 .part L_000001c4d8abc690, 5, 1;
L_000001c4d8ac1870 .part L_000001c4d8abb8d0, 5, 1;
L_000001c4d8ac24f0 .part L_000001c4d8ac58d0, 5, 1;
L_000001c4d8ac23b0 .part L_000001c4d8abb8d0, 5, 1;
L_000001c4d8ac1550 .part L_000001c4d8abc690, 5, 1;
L_000001c4d8ac1230 .part L_000001c4d8ac7310, 5, 1;
L_000001c4d8ac1190 .part L_000001c4d8abc690, 6, 1;
L_000001c4d8ac1910 .part L_000001c4d8abb8d0, 6, 1;
L_000001c4d8ac2130 .part L_000001c4d8ac58d0, 6, 1;
L_000001c4d8ac1eb0 .part L_000001c4d8abb8d0, 6, 1;
L_000001c4d8ac1370 .part L_000001c4d8abc690, 6, 1;
L_000001c4d8ac1f50 .part L_000001c4d8ac7310, 6, 1;
L_000001c4d8ac1410 .part L_000001c4d8abc690, 7, 1;
L_000001c4d8ac2450 .part L_000001c4d8abb8d0, 7, 1;
L_000001c4d8ac14b0 .part L_000001c4d8ac58d0, 7, 1;
L_000001c4d8ac2770 .part L_000001c4d8abb8d0, 7, 1;
L_000001c4d8ac1cd0 .part L_000001c4d8abc690, 7, 1;
L_000001c4d8ac19b0 .part L_000001c4d8ac7310, 7, 1;
L_000001c4d8ac1a50 .part L_000001c4d8abc690, 8, 1;
L_000001c4d8ac1af0 .part L_000001c4d8abb8d0, 8, 1;
L_000001c4d8ac1d70 .part L_000001c4d8ac58d0, 8, 1;
L_000001c4d8ac1b90 .part L_000001c4d8abb8d0, 8, 1;
L_000001c4d8ac1ff0 .part L_000001c4d8abc690, 8, 1;
L_000001c4d8ac1e10 .part L_000001c4d8ac7310, 8, 1;
L_000001c4d8ac1c30 .part L_000001c4d8abc690, 9, 1;
L_000001c4d8ac2e50 .part L_000001c4d8abb8d0, 9, 1;
L_000001c4d8ac35d0 .part L_000001c4d8ac58d0, 9, 1;
L_000001c4d8ac2db0 .part L_000001c4d8abb8d0, 9, 1;
L_000001c4d8ac3df0 .part L_000001c4d8abc690, 9, 1;
L_000001c4d8ac3e90 .part L_000001c4d8ac7310, 9, 1;
L_000001c4d8ac4c50 .part L_000001c4d8abc690, 10, 1;
L_000001c4d8ac3350 .part L_000001c4d8abb8d0, 10, 1;
L_000001c4d8ac51f0 .part L_000001c4d8ac58d0, 10, 1;
L_000001c4d8ac4d90 .part L_000001c4d8abb8d0, 10, 1;
L_000001c4d8ac50b0 .part L_000001c4d8abc690, 10, 1;
L_000001c4d8ac46b0 .part L_000001c4d8ac7310, 10, 1;
L_000001c4d8ac4a70 .part L_000001c4d8abc690, 11, 1;
L_000001c4d8ac4750 .part L_000001c4d8abb8d0, 11, 1;
L_000001c4d8ac2f90 .part L_000001c4d8ac58d0, 11, 1;
L_000001c4d8ac4e30 .part L_000001c4d8abb8d0, 11, 1;
L_000001c4d8ac3670 .part L_000001c4d8abc690, 11, 1;
L_000001c4d8ac53d0 .part L_000001c4d8ac7310, 11, 1;
L_000001c4d8ac2d10 .part L_000001c4d8abc690, 12, 1;
L_000001c4d8ac3b70 .part L_000001c4d8abb8d0, 12, 1;
L_000001c4d8ac2ef0 .part L_000001c4d8ac58d0, 12, 1;
L_000001c4d8ac3030 .part L_000001c4d8abb8d0, 12, 1;
L_000001c4d8ac4ed0 .part L_000001c4d8abc690, 12, 1;
L_000001c4d8ac4cf0 .part L_000001c4d8ac7310, 12, 1;
L_000001c4d8ac44d0 .part L_000001c4d8abc690, 13, 1;
L_000001c4d8ac3c10 .part L_000001c4d8abb8d0, 13, 1;
L_000001c4d8ac4f70 .part L_000001c4d8ac58d0, 13, 1;
L_000001c4d8ac3f30 .part L_000001c4d8abb8d0, 13, 1;
L_000001c4d8ac3710 .part L_000001c4d8abc690, 13, 1;
L_000001c4d8ac4b10 .part L_000001c4d8ac7310, 13, 1;
L_000001c4d8ac37b0 .part L_000001c4d8abc690, 14, 1;
L_000001c4d8ac30d0 .part L_000001c4d8abb8d0, 14, 1;
L_000001c4d8ac3210 .part L_000001c4d8ac58d0, 14, 1;
L_000001c4d8ac5290 .part L_000001c4d8abb8d0, 14, 1;
L_000001c4d8ac3a30 .part L_000001c4d8abc690, 14, 1;
L_000001c4d8ac33f0 .part L_000001c4d8ac7310, 14, 1;
L_000001c4d8ac4890 .part L_000001c4d8abc690, 15, 1;
L_000001c4d8ac3cb0 .part L_000001c4d8abb8d0, 15, 1;
L_000001c4d8ac3170 .part L_000001c4d8ac58d0, 15, 1;
L_000001c4d8ac32b0 .part L_000001c4d8abb8d0, 15, 1;
L_000001c4d8ac4250 .part L_000001c4d8abc690, 15, 1;
L_000001c4d8ac2c70 .part L_000001c4d8ac7310, 15, 1;
L_000001c4d8ac3850 .part L_000001c4d8abc690, 16, 1;
L_000001c4d8ac38f0 .part L_000001c4d8abb8d0, 16, 1;
L_000001c4d8ac5010 .part L_000001c4d8ac58d0, 16, 1;
L_000001c4d8ac5150 .part L_000001c4d8abb8d0, 16, 1;
L_000001c4d8ac5330 .part L_000001c4d8abc690, 16, 1;
L_000001c4d8ac3490 .part L_000001c4d8ac7310, 16, 1;
L_000001c4d8ac3d50 .part L_000001c4d8abc690, 17, 1;
L_000001c4d8ac3530 .part L_000001c4d8abb8d0, 17, 1;
L_000001c4d8ac3990 .part L_000001c4d8ac58d0, 17, 1;
L_000001c4d8ac3ad0 .part L_000001c4d8abb8d0, 17, 1;
L_000001c4d8ac4bb0 .part L_000001c4d8abc690, 17, 1;
L_000001c4d8ac47f0 .part L_000001c4d8ac7310, 17, 1;
L_000001c4d8ac4570 .part L_000001c4d8abc690, 18, 1;
L_000001c4d8ac3fd0 .part L_000001c4d8abb8d0, 18, 1;
L_000001c4d8ac4070 .part L_000001c4d8ac58d0, 18, 1;
L_000001c4d8ac4110 .part L_000001c4d8abb8d0, 18, 1;
L_000001c4d8ac41b0 .part L_000001c4d8abc690, 18, 1;
L_000001c4d8ac4610 .part L_000001c4d8ac7310, 18, 1;
L_000001c4d8ac42f0 .part L_000001c4d8abc690, 19, 1;
L_000001c4d8ac4390 .part L_000001c4d8abb8d0, 19, 1;
L_000001c4d8ac4430 .part L_000001c4d8ac58d0, 19, 1;
L_000001c4d8ac4930 .part L_000001c4d8abb8d0, 19, 1;
L_000001c4d8ac49d0 .part L_000001c4d8abc690, 19, 1;
L_000001c4d8ac55b0 .part L_000001c4d8ac7310, 19, 1;
L_000001c4d8ac7590 .part L_000001c4d8abc690, 20, 1;
L_000001c4d8ac7630 .part L_000001c4d8abb8d0, 20, 1;
L_000001c4d8ac6d70 .part L_000001c4d8ac58d0, 20, 1;
L_000001c4d8ac5f10 .part L_000001c4d8abb8d0, 20, 1;
L_000001c4d8ac6eb0 .part L_000001c4d8abc690, 20, 1;
L_000001c4d8ac6e10 .part L_000001c4d8ac7310, 20, 1;
L_000001c4d8ac73b0 .part L_000001c4d8abc690, 21, 1;
L_000001c4d8ac7270 .part L_000001c4d8abb8d0, 21, 1;
L_000001c4d8ac5650 .part L_000001c4d8ac58d0, 21, 1;
L_000001c4d8ac7810 .part L_000001c4d8abb8d0, 21, 1;
L_000001c4d8ac56f0 .part L_000001c4d8abc690, 21, 1;
L_000001c4d8ac6730 .part L_000001c4d8ac7310, 21, 1;
L_000001c4d8ac6370 .part L_000001c4d8abc690, 22, 1;
L_000001c4d8ac5790 .part L_000001c4d8abb8d0, 22, 1;
L_000001c4d8ac65f0 .part L_000001c4d8ac58d0, 22, 1;
LS_000001c4d8ac6690_0_0 .concat8 [ 1 1 1 1], L_000001c4d8ad5cd0, L_000001c4d8ad8cf0, L_000001c4d8ad86d0, L_000001c4d8ad7a20;
LS_000001c4d8ac6690_0_4 .concat8 [ 1 1 1 1], L_000001c4d8adad50, L_000001c4d8ad9ee0, L_000001c4d8ada730, L_000001c4d8ada110;
LS_000001c4d8ac6690_0_8 .concat8 [ 1 1 1 1], L_000001c4d8adb370, L_000001c4d8adbca0, L_000001c4d8adc6b0, L_000001c4d8ade390;
LS_000001c4d8ac6690_0_12 .concat8 [ 1 1 1 1], L_000001c4d8addf30, L_000001c4d8adcdb0, L_000001c4d8add1a0, L_000001c4d8acf910;
LS_000001c4d8ac6690_0_16 .concat8 [ 1 1 1 1], L_000001c4d8acff30, L_000001c4d8ad0630, L_000001c4d8ad05c0, L_000001c4d8aebe00;
LS_000001c4d8ac6690_0_20 .concat8 [ 1 1 1 0], L_000001c4d8aeaa50, L_000001c4d8aeacf0, L_000001c4d8aecce0;
LS_000001c4d8ac6690_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ac6690_0_0, LS_000001c4d8ac6690_0_4, LS_000001c4d8ac6690_0_8, LS_000001c4d8ac6690_0_12;
LS_000001c4d8ac6690_1_4 .concat8 [ 4 3 0 0], LS_000001c4d8ac6690_0_16, LS_000001c4d8ac6690_0_20;
L_000001c4d8ac6690 .concat8 [ 16 7 0 0], LS_000001c4d8ac6690_1_0, LS_000001c4d8ac6690_1_4;
L_000001c4d8ac62d0 .part L_000001c4d8abb8d0, 22, 1;
L_000001c4d8ac5830 .part L_000001c4d8abc690, 22, 1;
L_000001c4d8ac7090 .part L_000001c4d8ac7310, 22, 1;
LS_000001c4d8ac67d0_0_0 .concat8 [ 1 1 1 1], L_000001c4d8ad8dd0, L_000001c4d8ad8d60, L_000001c4d8ad7ef0, L_000001c4d8ad9150;
LS_000001c4d8ac67d0_0_4 .concat8 [ 1 1 1 1], L_000001c4d8adaa40, L_000001c4d8ad9cb0, L_000001c4d8ad9e00, L_000001c4d8adc790;
LS_000001c4d8ac67d0_0_8 .concat8 [ 1 1 1 1], L_000001c4d8adba00, L_000001c4d8adc560, L_000001c4d8adb300, L_000001c4d8add3d0;
LS_000001c4d8ac67d0_0_12 .concat8 [ 1 1 1 1], L_000001c4d8add670, L_000001c4d8ade2b0, L_000001c4d8ade9b0, L_000001c4d8ad0320;
LS_000001c4d8ac67d0_0_16 .concat8 [ 1 1 1 1], L_000001c4d8acfa60, L_000001c4d8acecd0, L_000001c4d8aeaac0, L_000001c4d8aeba80;
LS_000001c4d8ac67d0_0_20 .concat8 [ 1 1 1 0], L_000001c4d8aeb0e0, L_000001c4d8aeb000, L_000001c4d8aeded0;
LS_000001c4d8ac67d0_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ac67d0_0_0, LS_000001c4d8ac67d0_0_4, LS_000001c4d8ac67d0_0_8, LS_000001c4d8ac67d0_0_12;
LS_000001c4d8ac67d0_1_4 .concat8 [ 4 3 0 0], LS_000001c4d8ac67d0_0_16, LS_000001c4d8ac67d0_0_20;
L_000001c4d8ac67d0 .concat8 [ 16 7 0 0], LS_000001c4d8ac67d0_1_0, LS_000001c4d8ac67d0_1_4;
LS_000001c4d8ac58d0_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a176f0, L_000001c4d8ad61a0, L_000001c4d8ad8350, L_000001c4d8ad7b00;
LS_000001c4d8ac58d0_0_4 .concat8 [ 1 1 1 1], L_000001c4d8ad7da0, L_000001c4d8adaea0, L_000001c4d8ada570, L_000001c4d8ad9620;
LS_000001c4d8ac58d0_0_8 .concat8 [ 1 1 1 1], L_000001c4d8ada490, L_000001c4d8adbb50, L_000001c4d8adc3a0, L_000001c4d8adcbf0;
LS_000001c4d8ac58d0_0_12 .concat8 [ 1 1 1 1], L_000001c4d8ade400, L_000001c4d8add7c0, L_000001c4d8addd70, L_000001c4d8adcf00;
LS_000001c4d8ac58d0_0_16 .concat8 [ 1 1 1 1], L_000001c4d8acfad0, L_000001c4d8ad0080, L_000001c4d8ad01d0, L_000001c4d8ad02b0;
LS_000001c4d8ac58d0_0_20 .concat8 [ 1 1 1 1], L_000001c4d8aebbd0, L_000001c4d8aeb2a0, L_000001c4d8aebd90, L_000001c4d8aece30;
LS_000001c4d8ac58d0_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ac58d0_0_0, LS_000001c4d8ac58d0_0_4, LS_000001c4d8ac58d0_0_8, LS_000001c4d8ac58d0_0_12;
LS_000001c4d8ac58d0_1_4 .concat8 [ 4 4 0 0], LS_000001c4d8ac58d0_0_16, LS_000001c4d8ac58d0_0_20;
L_000001c4d8ac58d0 .concat8 [ 16 8 0 0], LS_000001c4d8ac58d0_1_0, LS_000001c4d8ac58d0_1_4;
LS_000001c4d8ac7310_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a17738, L_000001c4d8ad8660, L_000001c4d8ad8270, L_000001c4d8ad8120;
LS_000001c4d8ac7310_0_4 .concat8 [ 1 1 1 1], L_000001c4d8ad90e0, L_000001c4d8ad94d0, L_000001c4d8ad9bd0, L_000001c4d8ad9770;
LS_000001c4d8ac7310_0_8 .concat8 [ 1 1 1 1], L_000001c4d8adc5d0, L_000001c4d8adb290, L_000001c4d8adb0d0, L_000001c4d8adc950;
LS_000001c4d8ac7310_0_12 .concat8 [ 1 1 1 1], L_000001c4d8ade470, L_000001c4d8addb40, L_000001c4d8ade160, L_000001c4d8adea90;
LS_000001c4d8ac7310_0_16 .concat8 [ 1 1 1 1], L_000001c4d8acf830, L_000001c4d8ad0400, L_000001c4d8acf1a0, L_000001c4d8aeb770;
LS_000001c4d8ac7310_0_20 .concat8 [ 1 1 1 1], L_000001c4d8aea970, L_000001c4d8aea9e0, L_000001c4d8aea900, L_000001c4d8aec730;
LS_000001c4d8ac7310_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ac7310_0_0, LS_000001c4d8ac7310_0_4, LS_000001c4d8ac7310_0_8, LS_000001c4d8ac7310_0_12;
LS_000001c4d8ac7310_1_4 .concat8 [ 4 4 0 0], LS_000001c4d8ac7310_0_16, LS_000001c4d8ac7310_0_20;
L_000001c4d8ac7310 .concat8 [ 16 8 0 0], LS_000001c4d8ac7310_1_0, LS_000001c4d8ac7310_1_4;
L_000001c4d8ac5fb0 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000001c4d8ac6690 (v000001c4d893e800_0) S_000001c4d8945150;
L_000001c4d8ac6f50 .ufunc/vec4 TD_tb_alu_mul_32.DUT.U_SUB.rm.first_one_9bits, 8, L_000001c4d8ac67d0 (v000001c4d893e800_0) S_000001c4d8945150;
L_000001c4d8ac78b0 .reduce/nor L_000001c4d8abaa70;
L_000001c4d8ac6870 .reduce/nor L_000001c4d8abad90;
L_000001c4d8ac7950 .part L_000001c4d8ac58d0, 23, 1;
L_000001c4d8ac7450 .reduce/nor L_000001c4d8abaa70;
L_000001c4d8ac6230 .part L_000001c4d8ac7310, 23, 1;
L_000001c4d8ac7770 .part L_000001c4d8ac58d0, 23, 1;
L_000001c4d8ac79f0 .functor MUXZ 8, L_000001c4d8ac5fb0, L_000001c4d8ac6f50, L_000001c4d8aec3b0, C4<>;
L_000001c4d8ac6ff0 .cmp/ge 23, L_000001c4d8abc690, L_000001c4d8abb8d0;
L_000001c4d8ac5970 .functor MUXZ 23, L_000001c4d8ac67d0, L_000001c4d8ac6690, L_000001c4d8aec570, C4<>;
L_000001c4d8ac6af0 .functor MUXZ 8, L_000001c4d8abc4b0, L_000001c4d8ac64b0, L_000001c4d8aec6c0, C4<>;
L_000001c4d8ac69b0 .shift/l 23, L_000001c4d8ac5970, L_000001c4d8ac79f0;
L_000001c4d8ac6a50 .functor MUXZ 23, L_000001c4d8ac5970, L_000001c4d8ac69b0, L_000001c4d8aec6c0, C4<>;
L_000001c4d8ac6c30 .concat [ 8 24 0 0], L_000001c4d8ac79f0, L_000001c4d8a17810;
L_000001c4d8ac8170 .arith/sub 32, L_000001c4d8a177c8, L_000001c4d8ac6c30;
L_000001c4d8ac91b0 .shift/r 23, L_000001c4d8ac5970, L_000001c4d8ac8170;
L_000001c4d8ac9b10 .part L_000001c4d8ac91b0, 0, 5;
L_000001c4d8ac8cb0 .concat [ 5 23 0 0], L_000001c4d8ac9b10, L_000001c4d8ac6a50;
L_000001c4d8ac9430 .part L_000001c4d8ac8cb0, 0, 15;
S_000001c4d8945150 .scope function.vec4.s8, "first_one_9bits" "first_one_9bits" 5 142, 5 142 0, S_000001c4d89465a0;
 .timescale -9 -12;
; Variable first_one_9bits is vec4 return value of scope S_000001c4d8945150
v000001c4d893e4e0_0 .var "found", 0 0;
v000001c4d893eda0_0 .var/i "idx", 31 0;
v000001c4d893e800_0 .var "val", 22 0;
TD_tb_alu_mul_32.DUT.U_SUB.rm.first_one_9bits ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d893e4e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001c4d893eda0_0, 0, 32;
T_3.12 ;
    %load/vec4 v000001c4d893eda0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.13, 5;
    %load/vec4 v000001c4d893e800_0;
    %load/vec4 v000001c4d893eda0_0;
    %part/s 1;
    %load/vec4 v000001c4d893e4e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v000001c4d893eda0_0;
    %sub;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to first_one_9bits (store_vec4_to_lval)
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d893e4e0_0, 0, 1;
T_3.14 ;
    %load/vec4 v000001c4d893eda0_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c4d893eda0_0, 0, 32;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000001c4d8945470 .scope generate, "genblk1[0]" "genblk1[0]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87b9350 .param/l "i" 0 5 168, +C4<00>;
S_000001c4d8946730 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8945470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad6d00 .functor NOT 1, L_000001c4d8ac2270, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad72b0 .functor AND 1, L_000001c4d8ad6d00, L_000001c4d8ac12d0, C4<1>, C4<1>;
L_000001c4d8ad6130 .functor NOT 1, L_000001c4d8ac2270, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad6d70 .functor AND 1, L_000001c4d8ad6130, L_000001c4d8ac2b30, C4<1>, C4<1>;
L_000001c4d8ad60c0 .functor OR 1, L_000001c4d8ad72b0, L_000001c4d8ad6d70, C4<0>, C4<0>;
L_000001c4d8ad7470 .functor AND 1, L_000001c4d8ac12d0, L_000001c4d8ac2b30, C4<1>, C4<1>;
L_000001c4d8ad61a0 .functor OR 1, L_000001c4d8ad60c0, L_000001c4d8ad7470, C4<0>, C4<0>;
L_000001c4d8ad6de0 .functor XOR 1, L_000001c4d8ac2270, L_000001c4d8ac12d0, C4<0>, C4<0>;
L_000001c4d8ad5cd0 .functor XOR 1, L_000001c4d8ad6de0, L_000001c4d8ac2b30, C4<0>, C4<0>;
v000001c4d893e8a0_0 .net "Debe", 0 0, L_000001c4d8ad61a0;  1 drivers
v000001c4d893e9e0_0 .net "Din", 0 0, L_000001c4d8ac2b30;  1 drivers
v000001c4d893d540_0 .net "Dout", 0 0, L_000001c4d8ad5cd0;  1 drivers
v000001c4d893d400_0 .net "Ri", 0 0, L_000001c4d8ac12d0;  1 drivers
v000001c4d893ec60_0 .net "Si", 0 0, L_000001c4d8ac2270;  1 drivers
v000001c4d893dea0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad6d00;  1 drivers
v000001c4d893d180_0 .net *"_ivl_10", 0 0, L_000001c4d8ad7470;  1 drivers
v000001c4d893e300_0 .net *"_ivl_14", 0 0, L_000001c4d8ad6de0;  1 drivers
v000001c4d893ed00_0 .net *"_ivl_2", 0 0, L_000001c4d8ad72b0;  1 drivers
v000001c4d893e080_0 .net *"_ivl_4", 0 0, L_000001c4d8ad6130;  1 drivers
v000001c4d893eb20_0 .net *"_ivl_6", 0 0, L_000001c4d8ad6d70;  1 drivers
v000001c4d893d360_0 .net *"_ivl_8", 0 0, L_000001c4d8ad60c0;  1 drivers
S_000001c4d89468c0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8945470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad6210 .functor NOT 1, L_000001c4d8ac2bd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad6280 .functor AND 1, L_000001c4d8ad6210, L_000001c4d8ac05b0, C4<1>, C4<1>;
L_000001c4d8ad7a90 .functor NOT 1, L_000001c4d8ac2bd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad8f20 .functor AND 1, L_000001c4d8ad7a90, L_000001c4d8ac2590, C4<1>, C4<1>;
L_000001c4d8ad8430 .functor OR 1, L_000001c4d8ad6280, L_000001c4d8ad8f20, C4<0>, C4<0>;
L_000001c4d8ad79b0 .functor AND 1, L_000001c4d8ac05b0, L_000001c4d8ac2590, C4<1>, C4<1>;
L_000001c4d8ad8660 .functor OR 1, L_000001c4d8ad8430, L_000001c4d8ad79b0, C4<0>, C4<0>;
L_000001c4d8ad8890 .functor XOR 1, L_000001c4d8ac2bd0, L_000001c4d8ac05b0, C4<0>, C4<0>;
L_000001c4d8ad8dd0 .functor XOR 1, L_000001c4d8ad8890, L_000001c4d8ac2590, C4<0>, C4<0>;
v000001c4d893caa0_0 .net "Debe", 0 0, L_000001c4d8ad8660;  1 drivers
v000001c4d893ce60_0 .net "Din", 0 0, L_000001c4d8ac2590;  1 drivers
v000001c4d893ee40_0 .net "Dout", 0 0, L_000001c4d8ad8dd0;  1 drivers
v000001c4d893d860_0 .net "Ri", 0 0, L_000001c4d8ac05b0;  1 drivers
v000001c4d893d220_0 .net "Si", 0 0, L_000001c4d8ac2bd0;  1 drivers
v000001c4d893d5e0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad6210;  1 drivers
v000001c4d893dd60_0 .net *"_ivl_10", 0 0, L_000001c4d8ad79b0;  1 drivers
v000001c4d893e260_0 .net *"_ivl_14", 0 0, L_000001c4d8ad8890;  1 drivers
v000001c4d893cbe0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad6280;  1 drivers
v000001c4d893d4a0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad7a90;  1 drivers
v000001c4d893d680_0 .net *"_ivl_6", 0 0, L_000001c4d8ad8f20;  1 drivers
v000001c4d893e120_0 .net *"_ivl_8", 0 0, L_000001c4d8ad8430;  1 drivers
S_000001c4d8945600 .scope generate, "genblk1[1]" "genblk1[1]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87b93d0 .param/l "i" 0 5 168, +C4<01>;
S_000001c4d8946a50 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8945600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad82e0 .functor NOT 1, L_000001c4d8ac15f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad84a0 .functor AND 1, L_000001c4d8ad82e0, L_000001c4d8ac0b50, C4<1>, C4<1>;
L_000001c4d8ad8f90 .functor NOT 1, L_000001c4d8ac15f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad8510 .functor AND 1, L_000001c4d8ad8f90, L_000001c4d8ac0510, C4<1>, C4<1>;
L_000001c4d8ad7b70 .functor OR 1, L_000001c4d8ad84a0, L_000001c4d8ad8510, C4<0>, C4<0>;
L_000001c4d8ad83c0 .functor AND 1, L_000001c4d8ac0b50, L_000001c4d8ac0510, C4<1>, C4<1>;
L_000001c4d8ad8350 .functor OR 1, L_000001c4d8ad7b70, L_000001c4d8ad83c0, C4<0>, C4<0>;
L_000001c4d8ad7cc0 .functor XOR 1, L_000001c4d8ac15f0, L_000001c4d8ac0b50, C4<0>, C4<0>;
L_000001c4d8ad8cf0 .functor XOR 1, L_000001c4d8ad7cc0, L_000001c4d8ac0510, C4<0>, C4<0>;
v000001c4d893e1c0_0 .net "Debe", 0 0, L_000001c4d8ad8350;  1 drivers
v000001c4d893e3a0_0 .net "Din", 0 0, L_000001c4d8ac0510;  1 drivers
v000001c4d893d2c0_0 .net "Dout", 0 0, L_000001c4d8ad8cf0;  1 drivers
v000001c4d893cc80_0 .net "Ri", 0 0, L_000001c4d8ac0b50;  1 drivers
v000001c4d893e440_0 .net "Si", 0 0, L_000001c4d8ac15f0;  1 drivers
v000001c4d893eee0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad82e0;  1 drivers
v000001c4d893ef80_0 .net *"_ivl_10", 0 0, L_000001c4d8ad83c0;  1 drivers
v000001c4d893cb40_0 .net *"_ivl_14", 0 0, L_000001c4d8ad7cc0;  1 drivers
v000001c4d893da40_0 .net *"_ivl_2", 0 0, L_000001c4d8ad84a0;  1 drivers
v000001c4d893c8c0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad8f90;  1 drivers
v000001c4d893db80_0 .net *"_ivl_6", 0 0, L_000001c4d8ad8510;  1 drivers
v000001c4d893cd20_0 .net *"_ivl_8", 0 0, L_000001c4d8ad7b70;  1 drivers
S_000001c4d8946be0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8945600;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad7d30 .functor NOT 1, L_000001c4d8ac2950, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad8040 .functor AND 1, L_000001c4d8ad7d30, L_000001c4d8ac0790, C4<1>, C4<1>;
L_000001c4d8ad8c80 .functor NOT 1, L_000001c4d8ac2950, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad7940 .functor AND 1, L_000001c4d8ad8c80, L_000001c4d8ac0470, C4<1>, C4<1>;
L_000001c4d8ad85f0 .functor OR 1, L_000001c4d8ad8040, L_000001c4d8ad7940, C4<0>, C4<0>;
L_000001c4d8ad9380 .functor AND 1, L_000001c4d8ac0790, L_000001c4d8ac0470, C4<1>, C4<1>;
L_000001c4d8ad8270 .functor OR 1, L_000001c4d8ad85f0, L_000001c4d8ad9380, C4<0>, C4<0>;
L_000001c4d8ad7fd0 .functor XOR 1, L_000001c4d8ac2950, L_000001c4d8ac0790, C4<0>, C4<0>;
L_000001c4d8ad8d60 .functor XOR 1, L_000001c4d8ad7fd0, L_000001c4d8ac0470, C4<0>, C4<0>;
v000001c4d893c960_0 .net "Debe", 0 0, L_000001c4d8ad8270;  1 drivers
v000001c4d893cdc0_0 .net "Din", 0 0, L_000001c4d8ac0470;  1 drivers
v000001c4d893cf00_0 .net "Dout", 0 0, L_000001c4d8ad8d60;  1 drivers
v000001c4d893cfa0_0 .net "Ri", 0 0, L_000001c4d8ac0790;  1 drivers
v000001c4d893d040_0 .net "Si", 0 0, L_000001c4d8ac2950;  1 drivers
v000001c4d893d0e0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad7d30;  1 drivers
v000001c4d893d900_0 .net *"_ivl_10", 0 0, L_000001c4d8ad9380;  1 drivers
v000001c4d893f340_0 .net *"_ivl_14", 0 0, L_000001c4d8ad7fd0;  1 drivers
v000001c4d89402e0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad8040;  1 drivers
v000001c4d893fca0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad8c80;  1 drivers
v000001c4d893f5c0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad7940;  1 drivers
v000001c4d8940240_0 .net *"_ivl_8", 0 0, L_000001c4d8ad85f0;  1 drivers
S_000001c4d8943210 .scope generate, "genblk1[2]" "genblk1[2]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87ba8d0 .param/l "i" 0 5 168, +C4<010>;
S_000001c4d8946d70 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8943210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad93f0 .functor NOT 1, L_000001c4d8ac0bf0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad80b0 .functor AND 1, L_000001c4d8ad93f0, L_000001c4d8ac2810, C4<1>, C4<1>;
L_000001c4d8ad8e40 .functor NOT 1, L_000001c4d8ac0bf0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad8a50 .functor AND 1, L_000001c4d8ad8e40, L_000001c4d8ac0c90, C4<1>, C4<1>;
L_000001c4d8ad8eb0 .functor OR 1, L_000001c4d8ad80b0, L_000001c4d8ad8a50, C4<0>, C4<0>;
L_000001c4d8ad9000 .functor AND 1, L_000001c4d8ac2810, L_000001c4d8ac0c90, C4<1>, C4<1>;
L_000001c4d8ad7b00 .functor OR 1, L_000001c4d8ad8eb0, L_000001c4d8ad9000, C4<0>, C4<0>;
L_000001c4d8ad9070 .functor XOR 1, L_000001c4d8ac0bf0, L_000001c4d8ac2810, C4<0>, C4<0>;
L_000001c4d8ad86d0 .functor XOR 1, L_000001c4d8ad9070, L_000001c4d8ac0c90, C4<0>, C4<0>;
v000001c4d893fd40_0 .net "Debe", 0 0, L_000001c4d8ad7b00;  1 drivers
v000001c4d8940f60_0 .net "Din", 0 0, L_000001c4d8ac0c90;  1 drivers
v000001c4d89401a0_0 .net "Dout", 0 0, L_000001c4d8ad86d0;  1 drivers
v000001c4d89409c0_0 .net "Ri", 0 0, L_000001c4d8ac2810;  1 drivers
v000001c4d8940ec0_0 .net "Si", 0 0, L_000001c4d8ac0bf0;  1 drivers
v000001c4d8940a60_0 .net *"_ivl_0", 0 0, L_000001c4d8ad93f0;  1 drivers
v000001c4d8940b00_0 .net *"_ivl_10", 0 0, L_000001c4d8ad9000;  1 drivers
v000001c4d893f7a0_0 .net *"_ivl_14", 0 0, L_000001c4d8ad9070;  1 drivers
v000001c4d8940ba0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad80b0;  1 drivers
v000001c4d893f520_0 .net *"_ivl_4", 0 0, L_000001c4d8ad8e40;  1 drivers
v000001c4d8940e20_0 .net *"_ivl_6", 0 0, L_000001c4d8ad8a50;  1 drivers
v000001c4d8940c40_0 .net *"_ivl_8", 0 0, L_000001c4d8ad8eb0;  1 drivers
S_000001c4d89447f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8943210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad7860 .functor NOT 1, L_000001c4d8ac0650, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad87b0 .functor AND 1, L_000001c4d8ad7860, L_000001c4d8ac06f0, C4<1>, C4<1>;
L_000001c4d8ad8ac0 .functor NOT 1, L_000001c4d8ac0650, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad8580 .functor AND 1, L_000001c4d8ad8ac0, L_000001c4d8ac26d0, C4<1>, C4<1>;
L_000001c4d8ad8740 .functor OR 1, L_000001c4d8ad87b0, L_000001c4d8ad8580, C4<0>, C4<0>;
L_000001c4d8ad7c50 .functor AND 1, L_000001c4d8ac06f0, L_000001c4d8ac26d0, C4<1>, C4<1>;
L_000001c4d8ad8120 .functor OR 1, L_000001c4d8ad8740, L_000001c4d8ad7c50, C4<0>, C4<0>;
L_000001c4d8ad7be0 .functor XOR 1, L_000001c4d8ac0650, L_000001c4d8ac06f0, C4<0>, C4<0>;
L_000001c4d8ad7ef0 .functor XOR 1, L_000001c4d8ad7be0, L_000001c4d8ac26d0, C4<0>, C4<0>;
v000001c4d893f840_0 .net "Debe", 0 0, L_000001c4d8ad8120;  1 drivers
v000001c4d893f980_0 .net "Din", 0 0, L_000001c4d8ac26d0;  1 drivers
v000001c4d8940880_0 .net "Dout", 0 0, L_000001c4d8ad7ef0;  1 drivers
v000001c4d893ff20_0 .net "Ri", 0 0, L_000001c4d8ac06f0;  1 drivers
v000001c4d8940ce0_0 .net "Si", 0 0, L_000001c4d8ac0650;  1 drivers
v000001c4d8940d80_0 .net *"_ivl_0", 0 0, L_000001c4d8ad7860;  1 drivers
v000001c4d8940380_0 .net *"_ivl_10", 0 0, L_000001c4d8ad7c50;  1 drivers
v000001c4d893f0c0_0 .net *"_ivl_14", 0 0, L_000001c4d8ad7be0;  1 drivers
v000001c4d893fa20_0 .net *"_ivl_2", 0 0, L_000001c4d8ad87b0;  1 drivers
v000001c4d893fde0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad8ac0;  1 drivers
v000001c4d893ffc0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad8580;  1 drivers
v000001c4d893f700_0 .net *"_ivl_8", 0 0, L_000001c4d8ad8740;  1 drivers
S_000001c4d8945ab0 .scope generate, "genblk1[3]" "genblk1[3]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87ba950 .param/l "i" 0 5 168, +C4<011>;
S_000001c4d8945dd0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8945ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad9310 .functor NOT 1, L_000001c4d8ac1050, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad8b30 .functor AND 1, L_000001c4d8ad9310, L_000001c4d8ac17d0, C4<1>, C4<1>;
L_000001c4d8ad8ba0 .functor NOT 1, L_000001c4d8ac1050, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad78d0 .functor AND 1, L_000001c4d8ad8ba0, L_000001c4d8ac2090, C4<1>, C4<1>;
L_000001c4d8ad8820 .functor OR 1, L_000001c4d8ad8b30, L_000001c4d8ad78d0, C4<0>, C4<0>;
L_000001c4d8ad8900 .functor AND 1, L_000001c4d8ac17d0, L_000001c4d8ac2090, C4<1>, C4<1>;
L_000001c4d8ad7da0 .functor OR 1, L_000001c4d8ad8820, L_000001c4d8ad8900, C4<0>, C4<0>;
L_000001c4d8ad8970 .functor XOR 1, L_000001c4d8ac1050, L_000001c4d8ac17d0, C4<0>, C4<0>;
L_000001c4d8ad7a20 .functor XOR 1, L_000001c4d8ad8970, L_000001c4d8ac2090, C4<0>, C4<0>;
v000001c4d893fe80_0 .net "Debe", 0 0, L_000001c4d8ad7da0;  1 drivers
v000001c4d893f160_0 .net "Din", 0 0, L_000001c4d8ac2090;  1 drivers
v000001c4d893f200_0 .net "Dout", 0 0, L_000001c4d8ad7a20;  1 drivers
v000001c4d893fac0_0 .net "Ri", 0 0, L_000001c4d8ac17d0;  1 drivers
v000001c4d893f2a0_0 .net "Si", 0 0, L_000001c4d8ac1050;  1 drivers
v000001c4d8940420_0 .net *"_ivl_0", 0 0, L_000001c4d8ad9310;  1 drivers
v000001c4d893f3e0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad8900;  1 drivers
v000001c4d8940060_0 .net *"_ivl_14", 0 0, L_000001c4d8ad8970;  1 drivers
v000001c4d893fb60_0 .net *"_ivl_2", 0 0, L_000001c4d8ad8b30;  1 drivers
v000001c4d8940100_0 .net *"_ivl_4", 0 0, L_000001c4d8ad8ba0;  1 drivers
v000001c4d893f660_0 .net *"_ivl_6", 0 0, L_000001c4d8ad78d0;  1 drivers
v000001c4d893f480_0 .net *"_ivl_8", 0 0, L_000001c4d8ad8820;  1 drivers
S_000001c4d8945f60 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8945ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad7e10 .functor NOT 1, L_000001c4d8ac2310, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad7e80 .functor AND 1, L_000001c4d8ad7e10, L_000001c4d8ac0ab0, C4<1>, C4<1>;
L_000001c4d8ad8c10 .functor NOT 1, L_000001c4d8ac2310, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad89e0 .functor AND 1, L_000001c4d8ad8c10, L_000001c4d8ac0830, C4<1>, C4<1>;
L_000001c4d8ad8190 .functor OR 1, L_000001c4d8ad7e80, L_000001c4d8ad89e0, C4<0>, C4<0>;
L_000001c4d8ad7f60 .functor AND 1, L_000001c4d8ac0ab0, L_000001c4d8ac0830, C4<1>, C4<1>;
L_000001c4d8ad90e0 .functor OR 1, L_000001c4d8ad8190, L_000001c4d8ad7f60, C4<0>, C4<0>;
L_000001c4d8ad8200 .functor XOR 1, L_000001c4d8ac2310, L_000001c4d8ac0ab0, C4<0>, C4<0>;
L_000001c4d8ad9150 .functor XOR 1, L_000001c4d8ad8200, L_000001c4d8ac0830, C4<0>, C4<0>;
v000001c4d893fc00_0 .net "Debe", 0 0, L_000001c4d8ad90e0;  1 drivers
v000001c4d89404c0_0 .net "Din", 0 0, L_000001c4d8ac0830;  1 drivers
v000001c4d893f8e0_0 .net "Dout", 0 0, L_000001c4d8ad9150;  1 drivers
v000001c4d8940560_0 .net "Ri", 0 0, L_000001c4d8ac0ab0;  1 drivers
v000001c4d8940600_0 .net "Si", 0 0, L_000001c4d8ac2310;  1 drivers
v000001c4d89406a0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad7e10;  1 drivers
v000001c4d8940740_0 .net *"_ivl_10", 0 0, L_000001c4d8ad7f60;  1 drivers
v000001c4d89407e0_0 .net *"_ivl_14", 0 0, L_000001c4d8ad8200;  1 drivers
v000001c4d8940920_0 .net *"_ivl_2", 0 0, L_000001c4d8ad7e80;  1 drivers
v000001c4d89215c0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad8c10;  1 drivers
v000001c4d8922ce0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad89e0;  1 drivers
v000001c4d8921200_0 .net *"_ivl_8", 0 0, L_000001c4d8ad8190;  1 drivers
S_000001c4d89436c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87babd0 .param/l "i" 0 5 168, +C4<0100>;
S_000001c4d8944ca0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d89436c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad91c0 .functor NOT 1, L_000001c4d8ac29f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad9230 .functor AND 1, L_000001c4d8ad91c0, L_000001c4d8ac0d30, C4<1>, C4<1>;
L_000001c4d8ad92a0 .functor NOT 1, L_000001c4d8ac29f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8adae30 .functor AND 1, L_000001c4d8ad92a0, L_000001c4d8ac08d0, C4<1>, C4<1>;
L_000001c4d8ada030 .functor OR 1, L_000001c4d8ad9230, L_000001c4d8adae30, C4<0>, C4<0>;
L_000001c4d8adac70 .functor AND 1, L_000001c4d8ac0d30, L_000001c4d8ac08d0, C4<1>, C4<1>;
L_000001c4d8adaea0 .functor OR 1, L_000001c4d8ada030, L_000001c4d8adac70, C4<0>, C4<0>;
L_000001c4d8ad9540 .functor XOR 1, L_000001c4d8ac29f0, L_000001c4d8ac0d30, C4<0>, C4<0>;
L_000001c4d8adad50 .functor XOR 1, L_000001c4d8ad9540, L_000001c4d8ac08d0, C4<0>, C4<0>;
v000001c4d8921840_0 .net "Debe", 0 0, L_000001c4d8adaea0;  1 drivers
v000001c4d89213e0_0 .net "Din", 0 0, L_000001c4d8ac08d0;  1 drivers
v000001c4d89227e0_0 .net "Dout", 0 0, L_000001c4d8adad50;  1 drivers
v000001c4d8921160_0 .net "Ri", 0 0, L_000001c4d8ac0d30;  1 drivers
v000001c4d8922060_0 .net "Si", 0 0, L_000001c4d8ac29f0;  1 drivers
v000001c4d8921660_0 .net *"_ivl_0", 0 0, L_000001c4d8ad91c0;  1 drivers
v000001c4d89212a0_0 .net *"_ivl_10", 0 0, L_000001c4d8adac70;  1 drivers
v000001c4d89233c0_0 .net *"_ivl_14", 0 0, L_000001c4d8ad9540;  1 drivers
v000001c4d8922b00_0 .net *"_ivl_2", 0 0, L_000001c4d8ad9230;  1 drivers
v000001c4d8921a20_0 .net *"_ivl_4", 0 0, L_000001c4d8ad92a0;  1 drivers
v000001c4d8922560_0 .net *"_ivl_6", 0 0, L_000001c4d8adae30;  1 drivers
v000001c4d8921700_0 .net *"_ivl_8", 0 0, L_000001c4d8ada030;  1 drivers
S_000001c4d89460f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d89436c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adaf10 .functor NOT 1, L_000001c4d8ac0dd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad9460 .functor AND 1, L_000001c4d8adaf10, L_000001c4d8ac0e70, C4<1>, C4<1>;
L_000001c4d8ada9d0 .functor NOT 1, L_000001c4d8ac0dd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ada6c0 .functor AND 1, L_000001c4d8ada9d0, L_000001c4d8ac10f0, C4<1>, C4<1>;
L_000001c4d8ada960 .functor OR 1, L_000001c4d8ad9460, L_000001c4d8ada6c0, C4<0>, C4<0>;
L_000001c4d8ada8f0 .functor AND 1, L_000001c4d8ac0e70, L_000001c4d8ac10f0, C4<1>, C4<1>;
L_000001c4d8ad94d0 .functor OR 1, L_000001c4d8ada960, L_000001c4d8ada8f0, C4<0>, C4<0>;
L_000001c4d8ada5e0 .functor XOR 1, L_000001c4d8ac0dd0, L_000001c4d8ac0e70, C4<0>, C4<0>;
L_000001c4d8adaa40 .functor XOR 1, L_000001c4d8ada5e0, L_000001c4d8ac10f0, C4<0>, C4<0>;
v000001c4d8921f20_0 .net "Debe", 0 0, L_000001c4d8ad94d0;  1 drivers
v000001c4d89236e0_0 .net "Din", 0 0, L_000001c4d8ac10f0;  1 drivers
v000001c4d8921b60_0 .net "Dout", 0 0, L_000001c4d8adaa40;  1 drivers
v000001c4d89217a0_0 .net "Ri", 0 0, L_000001c4d8ac0e70;  1 drivers
v000001c4d89218e0_0 .net "Si", 0 0, L_000001c4d8ac0dd0;  1 drivers
v000001c4d8923140_0 .net *"_ivl_0", 0 0, L_000001c4d8adaf10;  1 drivers
v000001c4d8921980_0 .net *"_ivl_10", 0 0, L_000001c4d8ada8f0;  1 drivers
v000001c4d8923780_0 .net *"_ivl_14", 0 0, L_000001c4d8ada5e0;  1 drivers
v000001c4d89231e0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad9460;  1 drivers
v000001c4d8921ac0_0 .net *"_ivl_4", 0 0, L_000001c4d8ada9d0;  1 drivers
v000001c4d8922100_0 .net *"_ivl_6", 0 0, L_000001c4d8ada6c0;  1 drivers
v000001c4d89235a0_0 .net *"_ivl_8", 0 0, L_000001c4d8ada960;  1 drivers
S_000001c4d8943080 .scope generate, "genblk1[5]" "genblk1[5]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bad10 .param/l "i" 0 5 168, +C4<0101>;
S_000001c4d89433a0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8943080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adadc0 .functor NOT 1, L_000001c4d8ac28b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad95b0 .functor AND 1, L_000001c4d8adadc0, L_000001c4d8ac1870, C4<1>, C4<1>;
L_000001c4d8ad97e0 .functor NOT 1, L_000001c4d8ac28b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8adac00 .functor AND 1, L_000001c4d8ad97e0, L_000001c4d8ac24f0, C4<1>, C4<1>;
L_000001c4d8ad9c40 .functor OR 1, L_000001c4d8ad95b0, L_000001c4d8adac00, C4<0>, C4<0>;
L_000001c4d8ada180 .functor AND 1, L_000001c4d8ac1870, L_000001c4d8ac24f0, C4<1>, C4<1>;
L_000001c4d8ada570 .functor OR 1, L_000001c4d8ad9c40, L_000001c4d8ada180, C4<0>, C4<0>;
L_000001c4d8ada880 .functor XOR 1, L_000001c4d8ac28b0, L_000001c4d8ac1870, C4<0>, C4<0>;
L_000001c4d8ad9ee0 .functor XOR 1, L_000001c4d8ada880, L_000001c4d8ac24f0, C4<0>, C4<0>;
v000001c4d8923460_0 .net "Debe", 0 0, L_000001c4d8ada570;  1 drivers
v000001c4d8922600_0 .net "Din", 0 0, L_000001c4d8ac24f0;  1 drivers
v000001c4d8921c00_0 .net "Dout", 0 0, L_000001c4d8ad9ee0;  1 drivers
v000001c4d8922ba0_0 .net "Ri", 0 0, L_000001c4d8ac1870;  1 drivers
v000001c4d8921340_0 .net "Si", 0 0, L_000001c4d8ac28b0;  1 drivers
v000001c4d89221a0_0 .net *"_ivl_0", 0 0, L_000001c4d8adadc0;  1 drivers
v000001c4d8922c40_0 .net *"_ivl_10", 0 0, L_000001c4d8ada180;  1 drivers
v000001c4d8923280_0 .net *"_ivl_14", 0 0, L_000001c4d8ada880;  1 drivers
v000001c4d8921fc0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad95b0;  1 drivers
v000001c4d8923320_0 .net *"_ivl_4", 0 0, L_000001c4d8ad97e0;  1 drivers
v000001c4d8921ca0_0 .net *"_ivl_6", 0 0, L_000001c4d8adac00;  1 drivers
v000001c4d8923500_0 .net *"_ivl_8", 0 0, L_000001c4d8ad9c40;  1 drivers
S_000001c4d8943530 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8943080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad9af0 .functor NOT 1, L_000001c4d8ac23b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8adaf80 .functor AND 1, L_000001c4d8ad9af0, L_000001c4d8ac1550, C4<1>, C4<1>;
L_000001c4d8ada500 .functor NOT 1, L_000001c4d8ac23b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8adaab0 .functor AND 1, L_000001c4d8ada500, L_000001c4d8ac1230, C4<1>, C4<1>;
L_000001c4d8ada650 .functor OR 1, L_000001c4d8adaf80, L_000001c4d8adaab0, C4<0>, C4<0>;
L_000001c4d8ad9b60 .functor AND 1, L_000001c4d8ac1550, L_000001c4d8ac1230, C4<1>, C4<1>;
L_000001c4d8ad9bd0 .functor OR 1, L_000001c4d8ada650, L_000001c4d8ad9b60, C4<0>, C4<0>;
L_000001c4d8ad9690 .functor XOR 1, L_000001c4d8ac23b0, L_000001c4d8ac1550, C4<0>, C4<0>;
L_000001c4d8ad9cb0 .functor XOR 1, L_000001c4d8ad9690, L_000001c4d8ac1230, C4<0>, C4<0>;
v000001c4d89222e0_0 .net "Debe", 0 0, L_000001c4d8ad9bd0;  1 drivers
v000001c4d8922380_0 .net "Din", 0 0, L_000001c4d8ac1230;  1 drivers
v000001c4d8923640_0 .net "Dout", 0 0, L_000001c4d8ad9cb0;  1 drivers
v000001c4d8922240_0 .net "Ri", 0 0, L_000001c4d8ac1550;  1 drivers
v000001c4d8921480_0 .net "Si", 0 0, L_000001c4d8ac23b0;  1 drivers
v000001c4d8922880_0 .net *"_ivl_0", 0 0, L_000001c4d8ad9af0;  1 drivers
v000001c4d8921520_0 .net *"_ivl_10", 0 0, L_000001c4d8ad9b60;  1 drivers
v000001c4d8921d40_0 .net *"_ivl_14", 0 0, L_000001c4d8ad9690;  1 drivers
v000001c4d8921de0_0 .net *"_ivl_2", 0 0, L_000001c4d8adaf80;  1 drivers
v000001c4d8921e80_0 .net *"_ivl_4", 0 0, L_000001c4d8ada500;  1 drivers
v000001c4d8922420_0 .net *"_ivl_6", 0 0, L_000001c4d8adaab0;  1 drivers
v000001c4d89224c0_0 .net *"_ivl_8", 0 0, L_000001c4d8ada650;  1 drivers
S_000001c4d8943850 .scope generate, "genblk1[6]" "genblk1[6]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bae50 .param/l "i" 0 5 168, +C4<0110>;
S_000001c4d89439e0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8943850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad9d20 .functor NOT 1, L_000001c4d8ac1190, C4<0>, C4<0>, C4<0>;
L_000001c4d8adaff0 .functor AND 1, L_000001c4d8ad9d20, L_000001c4d8ac1910, C4<1>, C4<1>;
L_000001c4d8ada3b0 .functor NOT 1, L_000001c4d8ac1190, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad9850 .functor AND 1, L_000001c4d8ada3b0, L_000001c4d8ac2130, C4<1>, C4<1>;
L_000001c4d8adab20 .functor OR 1, L_000001c4d8adaff0, L_000001c4d8ad9850, C4<0>, C4<0>;
L_000001c4d8ada7a0 .functor AND 1, L_000001c4d8ac1910, L_000001c4d8ac2130, C4<1>, C4<1>;
L_000001c4d8ad9620 .functor OR 1, L_000001c4d8adab20, L_000001c4d8ada7a0, C4<0>, C4<0>;
L_000001c4d8ada0a0 .functor XOR 1, L_000001c4d8ac1190, L_000001c4d8ac1910, C4<0>, C4<0>;
L_000001c4d8ada730 .functor XOR 1, L_000001c4d8ada0a0, L_000001c4d8ac2130, C4<0>, C4<0>;
v000001c4d8923820_0 .net "Debe", 0 0, L_000001c4d8ad9620;  1 drivers
v000001c4d89226a0_0 .net "Din", 0 0, L_000001c4d8ac2130;  1 drivers
v000001c4d8922740_0 .net "Dout", 0 0, L_000001c4d8ada730;  1 drivers
v000001c4d8922920_0 .net "Ri", 0 0, L_000001c4d8ac1910;  1 drivers
v000001c4d89229c0_0 .net "Si", 0 0, L_000001c4d8ac1190;  1 drivers
v000001c4d89230a0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad9d20;  1 drivers
v000001c4d8922a60_0 .net *"_ivl_10", 0 0, L_000001c4d8ada7a0;  1 drivers
v000001c4d8922d80_0 .net *"_ivl_14", 0 0, L_000001c4d8ada0a0;  1 drivers
v000001c4d8922e20_0 .net *"_ivl_2", 0 0, L_000001c4d8adaff0;  1 drivers
v000001c4d8922ec0_0 .net *"_ivl_4", 0 0, L_000001c4d8ada3b0;  1 drivers
v000001c4d8922f60_0 .net *"_ivl_6", 0 0, L_000001c4d8ad9850;  1 drivers
v000001c4d89210c0_0 .net *"_ivl_8", 0 0, L_000001c4d8adab20;  1 drivers
S_000001c4d8943b70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8943850;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ada810 .functor NOT 1, L_000001c4d8ac1eb0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad9930 .functor AND 1, L_000001c4d8ada810, L_000001c4d8ac1370, C4<1>, C4<1>;
L_000001c4d8adab90 .functor NOT 1, L_000001c4d8ac1eb0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad9700 .functor AND 1, L_000001c4d8adab90, L_000001c4d8ac1f50, C4<1>, C4<1>;
L_000001c4d8adace0 .functor OR 1, L_000001c4d8ad9930, L_000001c4d8ad9700, C4<0>, C4<0>;
L_000001c4d8ad9d90 .functor AND 1, L_000001c4d8ac1370, L_000001c4d8ac1f50, C4<1>, C4<1>;
L_000001c4d8ad9770 .functor OR 1, L_000001c4d8adace0, L_000001c4d8ad9d90, C4<0>, C4<0>;
L_000001c4d8ad98c0 .functor XOR 1, L_000001c4d8ac1eb0, L_000001c4d8ac1370, C4<0>, C4<0>;
L_000001c4d8ad9e00 .functor XOR 1, L_000001c4d8ad98c0, L_000001c4d8ac1f50, C4<0>, C4<0>;
v000001c4d8923000_0 .net "Debe", 0 0, L_000001c4d8ad9770;  1 drivers
v000001c4d8924f40_0 .net "Din", 0 0, L_000001c4d8ac1f50;  1 drivers
v000001c4d8925e40_0 .net "Dout", 0 0, L_000001c4d8ad9e00;  1 drivers
v000001c4d8925080_0 .net "Ri", 0 0, L_000001c4d8ac1370;  1 drivers
v000001c4d8925da0_0 .net "Si", 0 0, L_000001c4d8ac1eb0;  1 drivers
v000001c4d8924fe0_0 .net *"_ivl_0", 0 0, L_000001c4d8ada810;  1 drivers
v000001c4d89259e0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad9d90;  1 drivers
v000001c4d8925c60_0 .net *"_ivl_14", 0 0, L_000001c4d8ad98c0;  1 drivers
v000001c4d8925120_0 .net *"_ivl_2", 0 0, L_000001c4d8ad9930;  1 drivers
v000001c4d8924040_0 .net *"_ivl_4", 0 0, L_000001c4d8adab90;  1 drivers
v000001c4d8925d00_0 .net *"_ivl_6", 0 0, L_000001c4d8ad9700;  1 drivers
v000001c4d8924860_0 .net *"_ivl_8", 0 0, L_000001c4d8adace0;  1 drivers
S_000001c4d8943d00 .scope generate, "genblk1[7]" "genblk1[7]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87ba450 .param/l "i" 0 5 168, +C4<0111>;
S_000001c4d8943e90 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8943d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad99a0 .functor NOT 1, L_000001c4d8ac1410, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad9f50 .functor AND 1, L_000001c4d8ad99a0, L_000001c4d8ac2450, C4<1>, C4<1>;
L_000001c4d8ada420 .functor NOT 1, L_000001c4d8ac1410, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad9a10 .functor AND 1, L_000001c4d8ada420, L_000001c4d8ac14b0, C4<1>, C4<1>;
L_000001c4d8ad9a80 .functor OR 1, L_000001c4d8ad9f50, L_000001c4d8ad9a10, C4<0>, C4<0>;
L_000001c4d8ad9e70 .functor AND 1, L_000001c4d8ac2450, L_000001c4d8ac14b0, C4<1>, C4<1>;
L_000001c4d8ada490 .functor OR 1, L_000001c4d8ad9a80, L_000001c4d8ad9e70, C4<0>, C4<0>;
L_000001c4d8ad9fc0 .functor XOR 1, L_000001c4d8ac1410, L_000001c4d8ac2450, C4<0>, C4<0>;
L_000001c4d8ada110 .functor XOR 1, L_000001c4d8ad9fc0, L_000001c4d8ac14b0, C4<0>, C4<0>;
v000001c4d8923a00_0 .net "Debe", 0 0, L_000001c4d8ada490;  1 drivers
v000001c4d8925440_0 .net "Din", 0 0, L_000001c4d8ac14b0;  1 drivers
v000001c4d8924900_0 .net "Dout", 0 0, L_000001c4d8ada110;  1 drivers
v000001c4d8925ee0_0 .net "Ri", 0 0, L_000001c4d8ac2450;  1 drivers
v000001c4d8923be0_0 .net "Si", 0 0, L_000001c4d8ac1410;  1 drivers
v000001c4d8925a80_0 .net *"_ivl_0", 0 0, L_000001c4d8ad99a0;  1 drivers
v000001c4d89256c0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad9e70;  1 drivers
v000001c4d8924c20_0 .net *"_ivl_14", 0 0, L_000001c4d8ad9fc0;  1 drivers
v000001c4d8925bc0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad9f50;  1 drivers
v000001c4d8925f80_0 .net *"_ivl_4", 0 0, L_000001c4d8ada420;  1 drivers
v000001c4d8924cc0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad9a10;  1 drivers
v000001c4d89244a0_0 .net *"_ivl_8", 0 0, L_000001c4d8ad9a80;  1 drivers
S_000001c4d8944020 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8943d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ada1f0 .functor NOT 1, L_000001c4d8ac2770, C4<0>, C4<0>, C4<0>;
L_000001c4d8ada260 .functor AND 1, L_000001c4d8ada1f0, L_000001c4d8ac1cd0, C4<1>, C4<1>;
L_000001c4d8ada2d0 .functor NOT 1, L_000001c4d8ac2770, C4<0>, C4<0>, C4<0>;
L_000001c4d8ada340 .functor AND 1, L_000001c4d8ada2d0, L_000001c4d8ac19b0, C4<1>, C4<1>;
L_000001c4d8adb450 .functor OR 1, L_000001c4d8ada260, L_000001c4d8ada340, C4<0>, C4<0>;
L_000001c4d8adb760 .functor AND 1, L_000001c4d8ac1cd0, L_000001c4d8ac19b0, C4<1>, C4<1>;
L_000001c4d8adc5d0 .functor OR 1, L_000001c4d8adb450, L_000001c4d8adb760, C4<0>, C4<0>;
L_000001c4d8adc720 .functor XOR 1, L_000001c4d8ac2770, L_000001c4d8ac1cd0, C4<0>, C4<0>;
L_000001c4d8adc790 .functor XOR 1, L_000001c4d8adc720, L_000001c4d8ac19b0, C4<0>, C4<0>;
v000001c4d8924d60_0 .net "Debe", 0 0, L_000001c4d8adc5d0;  1 drivers
v000001c4d8926020_0 .net "Din", 0 0, L_000001c4d8ac19b0;  1 drivers
v000001c4d8923aa0_0 .net "Dout", 0 0, L_000001c4d8adc790;  1 drivers
v000001c4d89249a0_0 .net "Ri", 0 0, L_000001c4d8ac1cd0;  1 drivers
v000001c4d89254e0_0 .net "Si", 0 0, L_000001c4d8ac2770;  1 drivers
v000001c4d8925260_0 .net *"_ivl_0", 0 0, L_000001c4d8ada1f0;  1 drivers
v000001c4d8925620_0 .net *"_ivl_10", 0 0, L_000001c4d8adb760;  1 drivers
v000001c4d8924720_0 .net *"_ivl_14", 0 0, L_000001c4d8adc720;  1 drivers
v000001c4d89238c0_0 .net *"_ivl_2", 0 0, L_000001c4d8ada260;  1 drivers
v000001c4d8925b20_0 .net *"_ivl_4", 0 0, L_000001c4d8ada2d0;  1 drivers
v000001c4d8924180_0 .net *"_ivl_6", 0 0, L_000001c4d8ada340;  1 drivers
v000001c4d89258a0_0 .net *"_ivl_8", 0 0, L_000001c4d8adb450;  1 drivers
S_000001c4d89441b0 .scope generate, "genblk1[8]" "genblk1[8]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87baf10 .param/l "i" 0 5 168, +C4<01000>;
S_000001c4d8944340 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d89441b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adc800 .functor NOT 1, L_000001c4d8ac1a50, C4<0>, C4<0>, C4<0>;
L_000001c4d8adc020 .functor AND 1, L_000001c4d8adc800, L_000001c4d8ac1af0, C4<1>, C4<1>;
L_000001c4d8adcaa0 .functor NOT 1, L_000001c4d8ac1a50, C4<0>, C4<0>, C4<0>;
L_000001c4d8adc410 .functor AND 1, L_000001c4d8adcaa0, L_000001c4d8ac1d70, C4<1>, C4<1>;
L_000001c4d8adc870 .functor OR 1, L_000001c4d8adc020, L_000001c4d8adc410, C4<0>, C4<0>;
L_000001c4d8adb4c0 .functor AND 1, L_000001c4d8ac1af0, L_000001c4d8ac1d70, C4<1>, C4<1>;
L_000001c4d8adbb50 .functor OR 1, L_000001c4d8adc870, L_000001c4d8adb4c0, C4<0>, C4<0>;
L_000001c4d8adbd10 .functor XOR 1, L_000001c4d8ac1a50, L_000001c4d8ac1af0, C4<0>, C4<0>;
L_000001c4d8adb370 .functor XOR 1, L_000001c4d8adbd10, L_000001c4d8ac1d70, C4<0>, C4<0>;
v000001c4d8923b40_0 .net "Debe", 0 0, L_000001c4d8adbb50;  1 drivers
v000001c4d89242c0_0 .net "Din", 0 0, L_000001c4d8ac1d70;  1 drivers
v000001c4d8924400_0 .net "Dout", 0 0, L_000001c4d8adb370;  1 drivers
v000001c4d8925760_0 .net "Ri", 0 0, L_000001c4d8ac1af0;  1 drivers
v000001c4d8924a40_0 .net "Si", 0 0, L_000001c4d8ac1a50;  1 drivers
v000001c4d8925580_0 .net *"_ivl_0", 0 0, L_000001c4d8adc800;  1 drivers
v000001c4d89247c0_0 .net *"_ivl_10", 0 0, L_000001c4d8adb4c0;  1 drivers
v000001c4d8923960_0 .net *"_ivl_14", 0 0, L_000001c4d8adbd10;  1 drivers
v000001c4d8924e00_0 .net *"_ivl_2", 0 0, L_000001c4d8adc020;  1 drivers
v000001c4d89251c0_0 .net *"_ivl_4", 0 0, L_000001c4d8adcaa0;  1 drivers
v000001c4d8923c80_0 .net *"_ivl_6", 0 0, L_000001c4d8adc410;  1 drivers
v000001c4d8923d20_0 .net *"_ivl_8", 0 0, L_000001c4d8adc870;  1 drivers
S_000001c4d89444d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d89441b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adc1e0 .functor NOT 1, L_000001c4d8ac1b90, C4<0>, C4<0>, C4<0>;
L_000001c4d8adbc30 .functor AND 1, L_000001c4d8adc1e0, L_000001c4d8ac1ff0, C4<1>, C4<1>;
L_000001c4d8adb680 .functor NOT 1, L_000001c4d8ac1b90, C4<0>, C4<0>, C4<0>;
L_000001c4d8adbe60 .functor AND 1, L_000001c4d8adb680, L_000001c4d8ac1e10, C4<1>, C4<1>;
L_000001c4d8adc090 .functor OR 1, L_000001c4d8adbc30, L_000001c4d8adbe60, C4<0>, C4<0>;
L_000001c4d8adb7d0 .functor AND 1, L_000001c4d8ac1ff0, L_000001c4d8ac1e10, C4<1>, C4<1>;
L_000001c4d8adb290 .functor OR 1, L_000001c4d8adc090, L_000001c4d8adb7d0, C4<0>, C4<0>;
L_000001c4d8adb6f0 .functor XOR 1, L_000001c4d8ac1b90, L_000001c4d8ac1ff0, C4<0>, C4<0>;
L_000001c4d8adba00 .functor XOR 1, L_000001c4d8adb6f0, L_000001c4d8ac1e10, C4<0>, C4<0>;
v000001c4d8923dc0_0 .net "Debe", 0 0, L_000001c4d8adb290;  1 drivers
v000001c4d8923e60_0 .net "Din", 0 0, L_000001c4d8ac1e10;  1 drivers
v000001c4d8924ae0_0 .net "Dout", 0 0, L_000001c4d8adba00;  1 drivers
v000001c4d8923f00_0 .net "Ri", 0 0, L_000001c4d8ac1ff0;  1 drivers
v000001c4d8924b80_0 .net "Si", 0 0, L_000001c4d8ac1b90;  1 drivers
v000001c4d8925300_0 .net *"_ivl_0", 0 0, L_000001c4d8adc1e0;  1 drivers
v000001c4d8925800_0 .net *"_ivl_10", 0 0, L_000001c4d8adb7d0;  1 drivers
v000001c4d8924220_0 .net *"_ivl_14", 0 0, L_000001c4d8adb6f0;  1 drivers
v000001c4d89245e0_0 .net *"_ivl_2", 0 0, L_000001c4d8adbc30;  1 drivers
v000001c4d8924ea0_0 .net *"_ivl_4", 0 0, L_000001c4d8adb680;  1 drivers
v000001c4d8923fa0_0 .net *"_ivl_6", 0 0, L_000001c4d8adbe60;  1 drivers
v000001c4d89240e0_0 .net *"_ivl_8", 0 0, L_000001c4d8adc090;  1 drivers
S_000001c4d8952630 .scope generate, "genblk1[9]" "genblk1[9]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bb010 .param/l "i" 0 5 168, +C4<01001>;
S_000001c4d8950d30 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8952630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adbd80 .functor NOT 1, L_000001c4d8ac1c30, C4<0>, C4<0>, C4<0>;
L_000001c4d8adc2c0 .functor AND 1, L_000001c4d8adbd80, L_000001c4d8ac2e50, C4<1>, C4<1>;
L_000001c4d8adc330 .functor NOT 1, L_000001c4d8ac1c30, C4<0>, C4<0>, C4<0>;
L_000001c4d8adbbc0 .functor AND 1, L_000001c4d8adc330, L_000001c4d8ac35d0, C4<1>, C4<1>;
L_000001c4d8adbae0 .functor OR 1, L_000001c4d8adc2c0, L_000001c4d8adbbc0, C4<0>, C4<0>;
L_000001c4d8adb530 .functor AND 1, L_000001c4d8ac2e50, L_000001c4d8ac35d0, C4<1>, C4<1>;
L_000001c4d8adc3a0 .functor OR 1, L_000001c4d8adbae0, L_000001c4d8adb530, C4<0>, C4<0>;
L_000001c4d8adb5a0 .functor XOR 1, L_000001c4d8ac1c30, L_000001c4d8ac2e50, C4<0>, C4<0>;
L_000001c4d8adbca0 .functor XOR 1, L_000001c4d8adb5a0, L_000001c4d8ac35d0, C4<0>, C4<0>;
v000001c4d89253a0_0 .net "Debe", 0 0, L_000001c4d8adc3a0;  1 drivers
v000001c4d8925940_0 .net "Din", 0 0, L_000001c4d8ac35d0;  1 drivers
v000001c4d8924360_0 .net "Dout", 0 0, L_000001c4d8adbca0;  1 drivers
v000001c4d8924540_0 .net "Ri", 0 0, L_000001c4d8ac2e50;  1 drivers
v000001c4d8924680_0 .net "Si", 0 0, L_000001c4d8ac1c30;  1 drivers
v000001c4d8977890_0 .net *"_ivl_0", 0 0, L_000001c4d8adbd80;  1 drivers
v000001c4d8975450_0 .net *"_ivl_10", 0 0, L_000001c4d8adb530;  1 drivers
v000001c4d89763f0_0 .net *"_ivl_14", 0 0, L_000001c4d8adb5a0;  1 drivers
v000001c4d8976cb0_0 .net *"_ivl_2", 0 0, L_000001c4d8adc2c0;  1 drivers
v000001c4d8976df0_0 .net *"_ivl_4", 0 0, L_000001c4d8adc330;  1 drivers
v000001c4d8976710_0 .net *"_ivl_6", 0 0, L_000001c4d8adbbc0;  1 drivers
v000001c4d8975f90_0 .net *"_ivl_8", 0 0, L_000001c4d8adbae0;  1 drivers
S_000001c4d8950a10 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8952630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adbdf0 .functor NOT 1, L_000001c4d8ac2db0, C4<0>, C4<0>, C4<0>;
L_000001c4d8adc480 .functor AND 1, L_000001c4d8adbdf0, L_000001c4d8ac3df0, C4<1>, C4<1>;
L_000001c4d8adcb80 .functor NOT 1, L_000001c4d8ac2db0, C4<0>, C4<0>, C4<0>;
L_000001c4d8adbed0 .functor AND 1, L_000001c4d8adcb80, L_000001c4d8ac3e90, C4<1>, C4<1>;
L_000001c4d8adbfb0 .functor OR 1, L_000001c4d8adc480, L_000001c4d8adbed0, C4<0>, C4<0>;
L_000001c4d8adbf40 .functor AND 1, L_000001c4d8ac3df0, L_000001c4d8ac3e90, C4<1>, C4<1>;
L_000001c4d8adb0d0 .functor OR 1, L_000001c4d8adbfb0, L_000001c4d8adbf40, C4<0>, C4<0>;
L_000001c4d8adc250 .functor XOR 1, L_000001c4d8ac2db0, L_000001c4d8ac3df0, C4<0>, C4<0>;
L_000001c4d8adc560 .functor XOR 1, L_000001c4d8adc250, L_000001c4d8ac3e90, C4<0>, C4<0>;
v000001c4d8975770_0 .net "Debe", 0 0, L_000001c4d8adb0d0;  1 drivers
v000001c4d8977570_0 .net "Din", 0 0, L_000001c4d8ac3e90;  1 drivers
v000001c4d89758b0_0 .net "Dout", 0 0, L_000001c4d8adc560;  1 drivers
v000001c4d89751d0_0 .net "Ri", 0 0, L_000001c4d8ac3df0;  1 drivers
v000001c4d8976490_0 .net "Si", 0 0, L_000001c4d8ac2db0;  1 drivers
v000001c4d8976e90_0 .net *"_ivl_0", 0 0, L_000001c4d8adbdf0;  1 drivers
v000001c4d8976350_0 .net *"_ivl_10", 0 0, L_000001c4d8adbf40;  1 drivers
v000001c4d8976530_0 .net *"_ivl_14", 0 0, L_000001c4d8adc250;  1 drivers
v000001c4d8977610_0 .net *"_ivl_2", 0 0, L_000001c4d8adc480;  1 drivers
v000001c4d8975810_0 .net *"_ivl_4", 0 0, L_000001c4d8adcb80;  1 drivers
v000001c4d89759f0_0 .net *"_ivl_6", 0 0, L_000001c4d8adbed0;  1 drivers
v000001c4d8976d50_0 .net *"_ivl_8", 0 0, L_000001c4d8adbfb0;  1 drivers
S_000001c4d89503d0 .scope generate, "genblk1[10]" "genblk1[10]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bb350 .param/l "i" 0 5 168, +C4<01010>;
S_000001c4d8952e00 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d89503d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adc8e0 .functor NOT 1, L_000001c4d8ac4c50, C4<0>, C4<0>, C4<0>;
L_000001c4d8adb3e0 .functor AND 1, L_000001c4d8adc8e0, L_000001c4d8ac3350, C4<1>, C4<1>;
L_000001c4d8adb840 .functor NOT 1, L_000001c4d8ac4c50, C4<0>, C4<0>, C4<0>;
L_000001c4d8adc4f0 .functor AND 1, L_000001c4d8adb840, L_000001c4d8ac51f0, C4<1>, C4<1>;
L_000001c4d8adc100 .functor OR 1, L_000001c4d8adb3e0, L_000001c4d8adc4f0, C4<0>, C4<0>;
L_000001c4d8adc170 .functor AND 1, L_000001c4d8ac3350, L_000001c4d8ac51f0, C4<1>, C4<1>;
L_000001c4d8adcbf0 .functor OR 1, L_000001c4d8adc100, L_000001c4d8adc170, C4<0>, C4<0>;
L_000001c4d8adba70 .functor XOR 1, L_000001c4d8ac4c50, L_000001c4d8ac3350, C4<0>, C4<0>;
L_000001c4d8adc6b0 .functor XOR 1, L_000001c4d8adba70, L_000001c4d8ac51f0, C4<0>, C4<0>;
v000001c4d8975270_0 .net "Debe", 0 0, L_000001c4d8adcbf0;  1 drivers
v000001c4d89777f0_0 .net "Din", 0 0, L_000001c4d8ac51f0;  1 drivers
v000001c4d89765d0_0 .net "Dout", 0 0, L_000001c4d8adc6b0;  1 drivers
v000001c4d8976670_0 .net "Ri", 0 0, L_000001c4d8ac3350;  1 drivers
v000001c4d8975130_0 .net "Si", 0 0, L_000001c4d8ac4c50;  1 drivers
v000001c4d8975310_0 .net *"_ivl_0", 0 0, L_000001c4d8adc8e0;  1 drivers
v000001c4d8976f30_0 .net *"_ivl_10", 0 0, L_000001c4d8adc170;  1 drivers
v000001c4d8976170_0 .net *"_ivl_14", 0 0, L_000001c4d8adba70;  1 drivers
v000001c4d89776b0_0 .net *"_ivl_2", 0 0, L_000001c4d8adb3e0;  1 drivers
v000001c4d89762b0_0 .net *"_ivl_4", 0 0, L_000001c4d8adb840;  1 drivers
v000001c4d8976a30_0 .net *"_ivl_6", 0 0, L_000001c4d8adc4f0;  1 drivers
v000001c4d89767b0_0 .net *"_ivl_8", 0 0, L_000001c4d8adc100;  1 drivers
S_000001c4d8951820 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d89503d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adca30 .functor NOT 1, L_000001c4d8ac4d90, C4<0>, C4<0>, C4<0>;
L_000001c4d8adcb10 .functor AND 1, L_000001c4d8adca30, L_000001c4d8ac50b0, C4<1>, C4<1>;
L_000001c4d8adb610 .functor NOT 1, L_000001c4d8ac4d90, C4<0>, C4<0>, C4<0>;
L_000001c4d8adb8b0 .functor AND 1, L_000001c4d8adb610, L_000001c4d8ac46b0, C4<1>, C4<1>;
L_000001c4d8adb920 .functor OR 1, L_000001c4d8adcb10, L_000001c4d8adb8b0, C4<0>, C4<0>;
L_000001c4d8adc640 .functor AND 1, L_000001c4d8ac50b0, L_000001c4d8ac46b0, C4<1>, C4<1>;
L_000001c4d8adc950 .functor OR 1, L_000001c4d8adb920, L_000001c4d8adc640, C4<0>, C4<0>;
L_000001c4d8adb1b0 .functor XOR 1, L_000001c4d8ac4d90, L_000001c4d8ac50b0, C4<0>, C4<0>;
L_000001c4d8adb300 .functor XOR 1, L_000001c4d8adb1b0, L_000001c4d8ac46b0, C4<0>, C4<0>;
v000001c4d8975d10_0 .net "Debe", 0 0, L_000001c4d8adc950;  1 drivers
v000001c4d89753b0_0 .net "Din", 0 0, L_000001c4d8ac46b0;  1 drivers
v000001c4d89754f0_0 .net "Dout", 0 0, L_000001c4d8adb300;  1 drivers
v000001c4d8975630_0 .net "Ri", 0 0, L_000001c4d8ac50b0;  1 drivers
v000001c4d8976fd0_0 .net "Si", 0 0, L_000001c4d8ac4d90;  1 drivers
v000001c4d89772f0_0 .net *"_ivl_0", 0 0, L_000001c4d8adca30;  1 drivers
v000001c4d89774d0_0 .net *"_ivl_10", 0 0, L_000001c4d8adc640;  1 drivers
v000001c4d8975590_0 .net *"_ivl_14", 0 0, L_000001c4d8adb1b0;  1 drivers
v000001c4d89760d0_0 .net *"_ivl_2", 0 0, L_000001c4d8adcb10;  1 drivers
v000001c4d8976850_0 .net *"_ivl_4", 0 0, L_000001c4d8adb610;  1 drivers
v000001c4d89756d0_0 .net *"_ivl_6", 0 0, L_000001c4d8adb8b0;  1 drivers
v000001c4d8976210_0 .net *"_ivl_8", 0 0, L_000001c4d8adb920;  1 drivers
S_000001c4d89519b0 .scope generate, "genblk1[11]" "genblk1[11]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bb550 .param/l "i" 0 5 168, +C4<01011>;
S_000001c4d8950ba0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d89519b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adc9c0 .functor NOT 1, L_000001c4d8ac4a70, C4<0>, C4<0>, C4<0>;
L_000001c4d8adb990 .functor AND 1, L_000001c4d8adc9c0, L_000001c4d8ac4750, C4<1>, C4<1>;
L_000001c4d8adb060 .functor NOT 1, L_000001c4d8ac4a70, C4<0>, C4<0>, C4<0>;
L_000001c4d8adb220 .functor AND 1, L_000001c4d8adb060, L_000001c4d8ac2f90, C4<1>, C4<1>;
L_000001c4d8adb140 .functor OR 1, L_000001c4d8adb990, L_000001c4d8adb220, C4<0>, C4<0>;
L_000001c4d8ade240 .functor AND 1, L_000001c4d8ac4750, L_000001c4d8ac2f90, C4<1>, C4<1>;
L_000001c4d8ade400 .functor OR 1, L_000001c4d8adb140, L_000001c4d8ade240, C4<0>, C4<0>;
L_000001c4d8addc90 .functor XOR 1, L_000001c4d8ac4a70, L_000001c4d8ac4750, C4<0>, C4<0>;
L_000001c4d8ade390 .functor XOR 1, L_000001c4d8addc90, L_000001c4d8ac2f90, C4<0>, C4<0>;
v000001c4d8977070_0 .net "Debe", 0 0, L_000001c4d8ade400;  1 drivers
v000001c4d89768f0_0 .net "Din", 0 0, L_000001c4d8ac2f90;  1 drivers
v000001c4d8976990_0 .net "Dout", 0 0, L_000001c4d8ade390;  1 drivers
v000001c4d8977110_0 .net "Ri", 0 0, L_000001c4d8ac4750;  1 drivers
v000001c4d8976ad0_0 .net "Si", 0 0, L_000001c4d8ac4a70;  1 drivers
v000001c4d8976c10_0 .net *"_ivl_0", 0 0, L_000001c4d8adc9c0;  1 drivers
v000001c4d89771b0_0 .net *"_ivl_10", 0 0, L_000001c4d8ade240;  1 drivers
v000001c4d8975950_0 .net *"_ivl_14", 0 0, L_000001c4d8addc90;  1 drivers
v000001c4d8975a90_0 .net *"_ivl_2", 0 0, L_000001c4d8adb990;  1 drivers
v000001c4d8977430_0 .net *"_ivl_4", 0 0, L_000001c4d8adb060;  1 drivers
v000001c4d8976b70_0 .net *"_ivl_6", 0 0, L_000001c4d8adb220;  1 drivers
v000001c4d8975b30_0 .net *"_ivl_8", 0 0, L_000001c4d8adb140;  1 drivers
S_000001c4d8951050 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d89519b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8add830 .functor NOT 1, L_000001c4d8ac4e30, C4<0>, C4<0>, C4<0>;
L_000001c4d8add6e0 .functor AND 1, L_000001c4d8add830, L_000001c4d8ac3670, C4<1>, C4<1>;
L_000001c4d8adda60 .functor NOT 1, L_000001c4d8ac4e30, C4<0>, C4<0>, C4<0>;
L_000001c4d8ade780 .functor AND 1, L_000001c4d8adda60, L_000001c4d8ac53d0, C4<1>, C4<1>;
L_000001c4d8ade0f0 .functor OR 1, L_000001c4d8add6e0, L_000001c4d8ade780, C4<0>, C4<0>;
L_000001c4d8ade550 .functor AND 1, L_000001c4d8ac3670, L_000001c4d8ac53d0, C4<1>, C4<1>;
L_000001c4d8ade470 .functor OR 1, L_000001c4d8ade0f0, L_000001c4d8ade550, C4<0>, C4<0>;
L_000001c4d8addad0 .functor XOR 1, L_000001c4d8ac4e30, L_000001c4d8ac3670, C4<0>, C4<0>;
L_000001c4d8add3d0 .functor XOR 1, L_000001c4d8addad0, L_000001c4d8ac53d0, C4<0>, C4<0>;
v000001c4d8975bd0_0 .net "Debe", 0 0, L_000001c4d8ade470;  1 drivers
v000001c4d8977250_0 .net "Din", 0 0, L_000001c4d8ac53d0;  1 drivers
v000001c4d8975c70_0 .net "Dout", 0 0, L_000001c4d8add3d0;  1 drivers
v000001c4d8977390_0 .net "Ri", 0 0, L_000001c4d8ac3670;  1 drivers
v000001c4d8977750_0 .net "Si", 0 0, L_000001c4d8ac4e30;  1 drivers
v000001c4d8975db0_0 .net *"_ivl_0", 0 0, L_000001c4d8add830;  1 drivers
v000001c4d8975e50_0 .net *"_ivl_10", 0 0, L_000001c4d8ade550;  1 drivers
v000001c4d8976030_0 .net *"_ivl_14", 0 0, L_000001c4d8addad0;  1 drivers
v000001c4d8975ef0_0 .net *"_ivl_2", 0 0, L_000001c4d8add6e0;  1 drivers
v000001c4d8979af0_0 .net *"_ivl_4", 0 0, L_000001c4d8adda60;  1 drivers
v000001c4d89781f0_0 .net *"_ivl_6", 0 0, L_000001c4d8ade780;  1 drivers
v000001c4d8979910_0 .net *"_ivl_8", 0 0, L_000001c4d8ade0f0;  1 drivers
S_000001c4d8951b40 .scope generate, "genblk1[12]" "genblk1[12]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bbd50 .param/l "i" 0 5 168, +C4<01100>;
S_000001c4d8950ec0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8951b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8addec0 .functor NOT 1, L_000001c4d8ac2d10, C4<0>, C4<0>, C4<0>;
L_000001c4d8adcf70 .functor AND 1, L_000001c4d8addec0, L_000001c4d8ac3b70, C4<1>, C4<1>;
L_000001c4d8add8a0 .functor NOT 1, L_000001c4d8ac2d10, C4<0>, C4<0>, C4<0>;
L_000001c4d8adde50 .functor AND 1, L_000001c4d8add8a0, L_000001c4d8ac2ef0, C4<1>, C4<1>;
L_000001c4d8add910 .functor OR 1, L_000001c4d8adcf70, L_000001c4d8adde50, C4<0>, C4<0>;
L_000001c4d8adcfe0 .functor AND 1, L_000001c4d8ac3b70, L_000001c4d8ac2ef0, C4<1>, C4<1>;
L_000001c4d8add7c0 .functor OR 1, L_000001c4d8add910, L_000001c4d8adcfe0, C4<0>, C4<0>;
L_000001c4d8add750 .functor XOR 1, L_000001c4d8ac2d10, L_000001c4d8ac3b70, C4<0>, C4<0>;
L_000001c4d8addf30 .functor XOR 1, L_000001c4d8add750, L_000001c4d8ac2ef0, C4<0>, C4<0>;
v000001c4d8977b10_0 .net "Debe", 0 0, L_000001c4d8add7c0;  1 drivers
v000001c4d8978330_0 .net "Din", 0 0, L_000001c4d8ac2ef0;  1 drivers
v000001c4d8978470_0 .net "Dout", 0 0, L_000001c4d8addf30;  1 drivers
v000001c4d89797d0_0 .net "Ri", 0 0, L_000001c4d8ac3b70;  1 drivers
v000001c4d8978a10_0 .net "Si", 0 0, L_000001c4d8ac2d10;  1 drivers
v000001c4d89794b0_0 .net *"_ivl_0", 0 0, L_000001c4d8addec0;  1 drivers
v000001c4d8978790_0 .net *"_ivl_10", 0 0, L_000001c4d8adcfe0;  1 drivers
v000001c4d8979c30_0 .net *"_ivl_14", 0 0, L_000001c4d8add750;  1 drivers
v000001c4d8978e70_0 .net *"_ivl_2", 0 0, L_000001c4d8adcf70;  1 drivers
v000001c4d8978fb0_0 .net *"_ivl_4", 0 0, L_000001c4d8add8a0;  1 drivers
v000001c4d8979a50_0 .net *"_ivl_6", 0 0, L_000001c4d8adde50;  1 drivers
v000001c4d8979cd0_0 .net *"_ivl_8", 0 0, L_000001c4d8add910;  1 drivers
S_000001c4d89511e0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8951b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8add980 .functor NOT 1, L_000001c4d8ac3030, C4<0>, C4<0>, C4<0>;
L_000001c4d8ade010 .functor AND 1, L_000001c4d8add980, L_000001c4d8ac4ed0, C4<1>, C4<1>;
L_000001c4d8add050 .functor NOT 1, L_000001c4d8ac3030, C4<0>, C4<0>, C4<0>;
L_000001c4d8add2f0 .functor AND 1, L_000001c4d8add050, L_000001c4d8ac4cf0, C4<1>, C4<1>;
L_000001c4d8add9f0 .functor OR 1, L_000001c4d8ade010, L_000001c4d8add2f0, C4<0>, C4<0>;
L_000001c4d8addc20 .functor AND 1, L_000001c4d8ac4ed0, L_000001c4d8ac4cf0, C4<1>, C4<1>;
L_000001c4d8addb40 .functor OR 1, L_000001c4d8add9f0, L_000001c4d8addc20, C4<0>, C4<0>;
L_000001c4d8addbb0 .functor XOR 1, L_000001c4d8ac3030, L_000001c4d8ac4ed0, C4<0>, C4<0>;
L_000001c4d8add670 .functor XOR 1, L_000001c4d8addbb0, L_000001c4d8ac4cf0, C4<0>, C4<0>;
v000001c4d8977a70_0 .net "Debe", 0 0, L_000001c4d8addb40;  1 drivers
v000001c4d8979d70_0 .net "Din", 0 0, L_000001c4d8ac4cf0;  1 drivers
v000001c4d8978b50_0 .net "Dout", 0 0, L_000001c4d8add670;  1 drivers
v000001c4d8977bb0_0 .net "Ri", 0 0, L_000001c4d8ac4ed0;  1 drivers
v000001c4d8978830_0 .net "Si", 0 0, L_000001c4d8ac3030;  1 drivers
v000001c4d8979190_0 .net *"_ivl_0", 0 0, L_000001c4d8add980;  1 drivers
v000001c4d8979870_0 .net *"_ivl_10", 0 0, L_000001c4d8addc20;  1 drivers
v000001c4d89799b0_0 .net *"_ivl_14", 0 0, L_000001c4d8addbb0;  1 drivers
v000001c4d8979b90_0 .net *"_ivl_2", 0 0, L_000001c4d8ade010;  1 drivers
v000001c4d8979e10_0 .net *"_ivl_4", 0 0, L_000001c4d8add050;  1 drivers
v000001c4d8979550_0 .net *"_ivl_6", 0 0, L_000001c4d8add2f0;  1 drivers
v000001c4d8979eb0_0 .net *"_ivl_8", 0 0, L_000001c4d8add9f0;  1 drivers
S_000001c4d8951cd0 .scope generate, "genblk1[13]" "genblk1[13]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bbd90 .param/l "i" 0 5 168, +C4<01101>;
S_000001c4d8951e60 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8951cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8add130 .functor NOT 1, L_000001c4d8ac44d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8adce20 .functor AND 1, L_000001c4d8add130, L_000001c4d8ac3c10, C4<1>, C4<1>;
L_000001c4d8addd00 .functor NOT 1, L_000001c4d8ac44d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ade7f0 .functor AND 1, L_000001c4d8addd00, L_000001c4d8ac4f70, C4<1>, C4<1>;
L_000001c4d8ade630 .functor OR 1, L_000001c4d8adce20, L_000001c4d8ade7f0, C4<0>, C4<0>;
L_000001c4d8ade6a0 .functor AND 1, L_000001c4d8ac3c10, L_000001c4d8ac4f70, C4<1>, C4<1>;
L_000001c4d8addd70 .functor OR 1, L_000001c4d8ade630, L_000001c4d8ade6a0, C4<0>, C4<0>;
L_000001c4d8ade4e0 .functor XOR 1, L_000001c4d8ac44d0, L_000001c4d8ac3c10, C4<0>, C4<0>;
L_000001c4d8adcdb0 .functor XOR 1, L_000001c4d8ade4e0, L_000001c4d8ac4f70, C4<0>, C4<0>;
v000001c4d8979f50_0 .net "Debe", 0 0, L_000001c4d8addd70;  1 drivers
v000001c4d89795f0_0 .net "Din", 0 0, L_000001c4d8ac4f70;  1 drivers
v000001c4d8979ff0_0 .net "Dout", 0 0, L_000001c4d8adcdb0;  1 drivers
v000001c4d8979690_0 .net "Ri", 0 0, L_000001c4d8ac3c10;  1 drivers
v000001c4d897a090_0 .net "Si", 0 0, L_000001c4d8ac44d0;  1 drivers
v000001c4d8978f10_0 .net *"_ivl_0", 0 0, L_000001c4d8add130;  1 drivers
v000001c4d8977d90_0 .net *"_ivl_10", 0 0, L_000001c4d8ade6a0;  1 drivers
v000001c4d8979050_0 .net *"_ivl_14", 0 0, L_000001c4d8ade4e0;  1 drivers
v000001c4d8979410_0 .net *"_ivl_2", 0 0, L_000001c4d8adce20;  1 drivers
v000001c4d8977930_0 .net *"_ivl_4", 0 0, L_000001c4d8addd00;  1 drivers
v000001c4d89788d0_0 .net *"_ivl_6", 0 0, L_000001c4d8ade7f0;  1 drivers
v000001c4d8977c50_0 .net *"_ivl_8", 0 0, L_000001c4d8ade630;  1 drivers
S_000001c4d8951370 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8951cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ade5c0 .functor NOT 1, L_000001c4d8ac3f30, C4<0>, C4<0>, C4<0>;
L_000001c4d8ade320 .functor AND 1, L_000001c4d8ade5c0, L_000001c4d8ac3710, C4<1>, C4<1>;
L_000001c4d8ade710 .functor NOT 1, L_000001c4d8ac3f30, C4<0>, C4<0>, C4<0>;
L_000001c4d8addde0 .functor AND 1, L_000001c4d8ade710, L_000001c4d8ac4b10, C4<1>, C4<1>;
L_000001c4d8addfa0 .functor OR 1, L_000001c4d8ade320, L_000001c4d8addde0, C4<0>, C4<0>;
L_000001c4d8ade080 .functor AND 1, L_000001c4d8ac3710, L_000001c4d8ac4b10, C4<1>, C4<1>;
L_000001c4d8ade160 .functor OR 1, L_000001c4d8addfa0, L_000001c4d8ade080, C4<0>, C4<0>;
L_000001c4d8ade1d0 .functor XOR 1, L_000001c4d8ac3f30, L_000001c4d8ac3710, C4<0>, C4<0>;
L_000001c4d8ade2b0 .functor XOR 1, L_000001c4d8ade1d0, L_000001c4d8ac4b10, C4<0>, C4<0>;
v000001c4d8978510_0 .net "Debe", 0 0, L_000001c4d8ade160;  1 drivers
v000001c4d8978bf0_0 .net "Din", 0 0, L_000001c4d8ac4b10;  1 drivers
v000001c4d8979730_0 .net "Dout", 0 0, L_000001c4d8ade2b0;  1 drivers
v000001c4d8978290_0 .net "Ri", 0 0, L_000001c4d8ac3710;  1 drivers
v000001c4d8977cf0_0 .net "Si", 0 0, L_000001c4d8ac3f30;  1 drivers
v000001c4d89779d0_0 .net *"_ivl_0", 0 0, L_000001c4d8ade5c0;  1 drivers
v000001c4d8978c90_0 .net *"_ivl_10", 0 0, L_000001c4d8ade080;  1 drivers
v000001c4d89790f0_0 .net *"_ivl_14", 0 0, L_000001c4d8ade1d0;  1 drivers
v000001c4d8977e30_0 .net *"_ivl_2", 0 0, L_000001c4d8ade320;  1 drivers
v000001c4d8978970_0 .net *"_ivl_4", 0 0, L_000001c4d8ade710;  1 drivers
v000001c4d8977ed0_0 .net *"_ivl_6", 0 0, L_000001c4d8addde0;  1 drivers
v000001c4d8977f70_0 .net *"_ivl_8", 0 0, L_000001c4d8addfa0;  1 drivers
S_000001c4d89532b0 .scope generate, "genblk1[14]" "genblk1[14]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bb7d0 .param/l "i" 0 5 168, +C4<01110>;
S_000001c4d8953c10 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d89532b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adcc60 .functor NOT 1, L_000001c4d8ac37b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8add600 .functor AND 1, L_000001c4d8adcc60, L_000001c4d8ac30d0, C4<1>, C4<1>;
L_000001c4d8adccd0 .functor NOT 1, L_000001c4d8ac37b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8add440 .functor AND 1, L_000001c4d8adccd0, L_000001c4d8ac3210, C4<1>, C4<1>;
L_000001c4d8adcd40 .functor OR 1, L_000001c4d8add600, L_000001c4d8add440, C4<0>, C4<0>;
L_000001c4d8adce90 .functor AND 1, L_000001c4d8ac30d0, L_000001c4d8ac3210, C4<1>, C4<1>;
L_000001c4d8adcf00 .functor OR 1, L_000001c4d8adcd40, L_000001c4d8adce90, C4<0>, C4<0>;
L_000001c4d8add0c0 .functor XOR 1, L_000001c4d8ac37b0, L_000001c4d8ac30d0, C4<0>, C4<0>;
L_000001c4d8add1a0 .functor XOR 1, L_000001c4d8add0c0, L_000001c4d8ac3210, C4<0>, C4<0>;
v000001c4d8979230_0 .net "Debe", 0 0, L_000001c4d8adcf00;  1 drivers
v000001c4d8978010_0 .net "Din", 0 0, L_000001c4d8ac3210;  1 drivers
v000001c4d8978ab0_0 .net "Dout", 0 0, L_000001c4d8add1a0;  1 drivers
v000001c4d89780b0_0 .net "Ri", 0 0, L_000001c4d8ac30d0;  1 drivers
v000001c4d8978150_0 .net "Si", 0 0, L_000001c4d8ac37b0;  1 drivers
v000001c4d89783d0_0 .net *"_ivl_0", 0 0, L_000001c4d8adcc60;  1 drivers
v000001c4d89785b0_0 .net *"_ivl_10", 0 0, L_000001c4d8adce90;  1 drivers
v000001c4d8978d30_0 .net *"_ivl_14", 0 0, L_000001c4d8add0c0;  1 drivers
v000001c4d8978650_0 .net *"_ivl_2", 0 0, L_000001c4d8add600;  1 drivers
v000001c4d89786f0_0 .net *"_ivl_4", 0 0, L_000001c4d8adccd0;  1 drivers
v000001c4d89792d0_0 .net *"_ivl_6", 0 0, L_000001c4d8add440;  1 drivers
v000001c4d8978dd0_0 .net *"_ivl_8", 0 0, L_000001c4d8adcd40;  1 drivers
S_000001c4d8953760 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d89532b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8add210 .functor NOT 1, L_000001c4d8ac5290, C4<0>, C4<0>, C4<0>;
L_000001c4d8add280 .functor AND 1, L_000001c4d8add210, L_000001c4d8ac3a30, C4<1>, C4<1>;
L_000001c4d8add360 .functor NOT 1, L_000001c4d8ac5290, C4<0>, C4<0>, C4<0>;
L_000001c4d8add4b0 .functor AND 1, L_000001c4d8add360, L_000001c4d8ac33f0, C4<1>, C4<1>;
L_000001c4d8add520 .functor OR 1, L_000001c4d8add280, L_000001c4d8add4b0, C4<0>, C4<0>;
L_000001c4d8add590 .functor AND 1, L_000001c4d8ac3a30, L_000001c4d8ac33f0, C4<1>, C4<1>;
L_000001c4d8adea90 .functor OR 1, L_000001c4d8add520, L_000001c4d8add590, C4<0>, C4<0>;
L_000001c4d8adeb00 .functor XOR 1, L_000001c4d8ac5290, L_000001c4d8ac3a30, C4<0>, C4<0>;
L_000001c4d8ade9b0 .functor XOR 1, L_000001c4d8adeb00, L_000001c4d8ac33f0, C4<0>, C4<0>;
v000001c4d8979370_0 .net "Debe", 0 0, L_000001c4d8adea90;  1 drivers
v000001c4d897b3f0_0 .net "Din", 0 0, L_000001c4d8ac33f0;  1 drivers
v000001c4d897bcb0_0 .net "Dout", 0 0, L_000001c4d8ade9b0;  1 drivers
v000001c4d897a270_0 .net "Ri", 0 0, L_000001c4d8ac3a30;  1 drivers
v000001c4d897b350_0 .net "Si", 0 0, L_000001c4d8ac5290;  1 drivers
v000001c4d897a8b0_0 .net *"_ivl_0", 0 0, L_000001c4d8add210;  1 drivers
v000001c4d897bfd0_0 .net *"_ivl_10", 0 0, L_000001c4d8add590;  1 drivers
v000001c4d897af90_0 .net *"_ivl_14", 0 0, L_000001c4d8adeb00;  1 drivers
v000001c4d897b990_0 .net *"_ivl_2", 0 0, L_000001c4d8add280;  1 drivers
v000001c4d897b0d0_0 .net *"_ivl_4", 0 0, L_000001c4d8add360;  1 drivers
v000001c4d897a310_0 .net *"_ivl_6", 0 0, L_000001c4d8add4b0;  1 drivers
v000001c4d897bd50_0 .net *"_ivl_8", 0 0, L_000001c4d8add520;  1 drivers
S_000001c4d8953440 .scope generate, "genblk1[15]" "genblk1[15]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bbdd0 .param/l "i" 0 5 168, +C4<01111>;
S_000001c4d8953a80 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8953440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8adea20 .functor NOT 1, L_000001c4d8ac4890, C4<0>, C4<0>, C4<0>;
L_000001c4d8ade860 .functor AND 1, L_000001c4d8adea20, L_000001c4d8ac3cb0, C4<1>, C4<1>;
L_000001c4d8ade8d0 .functor NOT 1, L_000001c4d8ac4890, C4<0>, C4<0>, C4<0>;
L_000001c4d8ade940 .functor AND 1, L_000001c4d8ade8d0, L_000001c4d8ac3170, C4<1>, C4<1>;
L_000001c4d8acf8a0 .functor OR 1, L_000001c4d8ade860, L_000001c4d8ade940, C4<0>, C4<0>;
L_000001c4d8acee90 .functor AND 1, L_000001c4d8ac3cb0, L_000001c4d8ac3170, C4<1>, C4<1>;
L_000001c4d8acfad0 .functor OR 1, L_000001c4d8acf8a0, L_000001c4d8acee90, C4<0>, C4<0>;
L_000001c4d8acf6e0 .functor XOR 1, L_000001c4d8ac4890, L_000001c4d8ac3cb0, C4<0>, C4<0>;
L_000001c4d8acf910 .functor XOR 1, L_000001c4d8acf6e0, L_000001c4d8ac3170, C4<0>, C4<0>;
v000001c4d897b030_0 .net "Debe", 0 0, L_000001c4d8acfad0;  1 drivers
v000001c4d897b170_0 .net "Din", 0 0, L_000001c4d8ac3170;  1 drivers
v000001c4d897c4d0_0 .net "Dout", 0 0, L_000001c4d8acf910;  1 drivers
v000001c4d897b530_0 .net "Ri", 0 0, L_000001c4d8ac3cb0;  1 drivers
v000001c4d897a3b0_0 .net "Si", 0 0, L_000001c4d8ac4890;  1 drivers
v000001c4d897c7f0_0 .net *"_ivl_0", 0 0, L_000001c4d8adea20;  1 drivers
v000001c4d897a630_0 .net *"_ivl_10", 0 0, L_000001c4d8acee90;  1 drivers
v000001c4d897c610_0 .net *"_ivl_14", 0 0, L_000001c4d8acf6e0;  1 drivers
v000001c4d897b210_0 .net *"_ivl_2", 0 0, L_000001c4d8ade860;  1 drivers
v000001c4d897adb0_0 .net *"_ivl_4", 0 0, L_000001c4d8ade8d0;  1 drivers
v000001c4d897ac70_0 .net *"_ivl_6", 0 0, L_000001c4d8ade940;  1 drivers
v000001c4d897ba30_0 .net *"_ivl_8", 0 0, L_000001c4d8acf8a0;  1 drivers
S_000001c4d89535d0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8953440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8acf360 .functor NOT 1, L_000001c4d8ac32b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad04e0 .functor AND 1, L_000001c4d8acf360, L_000001c4d8ac4250, C4<1>, C4<1>;
L_000001c4d8acfec0 .functor NOT 1, L_000001c4d8ac32b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8acfc20 .functor AND 1, L_000001c4d8acfec0, L_000001c4d8ac2c70, C4<1>, C4<1>;
L_000001c4d8acf750 .functor OR 1, L_000001c4d8ad04e0, L_000001c4d8acfc20, C4<0>, C4<0>;
L_000001c4d8acfbb0 .functor AND 1, L_000001c4d8ac4250, L_000001c4d8ac2c70, C4<1>, C4<1>;
L_000001c4d8acf830 .functor OR 1, L_000001c4d8acf750, L_000001c4d8acfbb0, C4<0>, C4<0>;
L_000001c4d8acef00 .functor XOR 1, L_000001c4d8ac32b0, L_000001c4d8ac4250, C4<0>, C4<0>;
L_000001c4d8ad0320 .functor XOR 1, L_000001c4d8acef00, L_000001c4d8ac2c70, C4<0>, C4<0>;
v000001c4d897b5d0_0 .net "Debe", 0 0, L_000001c4d8acf830;  1 drivers
v000001c4d897b8f0_0 .net "Din", 0 0, L_000001c4d8ac2c70;  1 drivers
v000001c4d897b490_0 .net "Dout", 0 0, L_000001c4d8ad0320;  1 drivers
v000001c4d897bdf0_0 .net "Ri", 0 0, L_000001c4d8ac4250;  1 drivers
v000001c4d897b2b0_0 .net "Si", 0 0, L_000001c4d8ac32b0;  1 drivers
v000001c4d897b670_0 .net *"_ivl_0", 0 0, L_000001c4d8acf360;  1 drivers
v000001c4d897a950_0 .net *"_ivl_10", 0 0, L_000001c4d8acfbb0;  1 drivers
v000001c4d897c070_0 .net *"_ivl_14", 0 0, L_000001c4d8acef00;  1 drivers
v000001c4d897b710_0 .net *"_ivl_2", 0 0, L_000001c4d8ad04e0;  1 drivers
v000001c4d897be90_0 .net *"_ivl_4", 0 0, L_000001c4d8acfec0;  1 drivers
v000001c4d897b7b0_0 .net *"_ivl_6", 0 0, L_000001c4d8acfc20;  1 drivers
v000001c4d897a450_0 .net *"_ivl_8", 0 0, L_000001c4d8acf750;  1 drivers
S_000001c4d89538f0 .scope generate, "genblk1[16]" "genblk1[16]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bb990 .param/l "i" 0 5 168, +C4<010000>;
S_000001c4d89527c0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d89538f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad0010 .functor NOT 1, L_000001c4d8ac3850, C4<0>, C4<0>, C4<0>;
L_000001c4d8acf980 .functor AND 1, L_000001c4d8ad0010, L_000001c4d8ac38f0, C4<1>, C4<1>;
L_000001c4d8acedb0 .functor NOT 1, L_000001c4d8ac3850, C4<0>, C4<0>, C4<0>;
L_000001c4d8acf440 .functor AND 1, L_000001c4d8acedb0, L_000001c4d8ac5010, C4<1>, C4<1>;
L_000001c4d8acf9f0 .functor OR 1, L_000001c4d8acf980, L_000001c4d8acf440, C4<0>, C4<0>;
L_000001c4d8acfd70 .functor AND 1, L_000001c4d8ac38f0, L_000001c4d8ac5010, C4<1>, C4<1>;
L_000001c4d8ad0080 .functor OR 1, L_000001c4d8acf9f0, L_000001c4d8acfd70, C4<0>, C4<0>;
L_000001c4d8ad0390 .functor XOR 1, L_000001c4d8ac3850, L_000001c4d8ac38f0, C4<0>, C4<0>;
L_000001c4d8acff30 .functor XOR 1, L_000001c4d8ad0390, L_000001c4d8ac5010, C4<0>, C4<0>;
v000001c4d897ae50_0 .net "Debe", 0 0, L_000001c4d8ad0080;  1 drivers
v000001c4d897b850_0 .net "Din", 0 0, L_000001c4d8ac5010;  1 drivers
v000001c4d897c6b0_0 .net "Dout", 0 0, L_000001c4d8acff30;  1 drivers
v000001c4d897bad0_0 .net "Ri", 0 0, L_000001c4d8ac38f0;  1 drivers
v000001c4d897c750_0 .net "Si", 0 0, L_000001c4d8ac3850;  1 drivers
v000001c4d897ad10_0 .net *"_ivl_0", 0 0, L_000001c4d8ad0010;  1 drivers
v000001c4d897c1b0_0 .net *"_ivl_10", 0 0, L_000001c4d8acfd70;  1 drivers
v000001c4d897bb70_0 .net *"_ivl_14", 0 0, L_000001c4d8ad0390;  1 drivers
v000001c4d897c110_0 .net *"_ivl_2", 0 0, L_000001c4d8acf980;  1 drivers
v000001c4d897bf30_0 .net *"_ivl_4", 0 0, L_000001c4d8acedb0;  1 drivers
v000001c4d897c570_0 .net *"_ivl_6", 0 0, L_000001c4d8acf440;  1 drivers
v000001c4d897c250_0 .net *"_ivl_8", 0 0, L_000001c4d8acf9f0;  1 drivers
S_000001c4d8950240 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d89538f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aced40 .functor NOT 1, L_000001c4d8ac5150, C4<0>, C4<0>, C4<0>;
L_000001c4d8acfd00 .functor AND 1, L_000001c4d8aced40, L_000001c4d8ac5330, C4<1>, C4<1>;
L_000001c4d8acee20 .functor NOT 1, L_000001c4d8ac5150, C4<0>, C4<0>, C4<0>;
L_000001c4d8acfde0 .functor AND 1, L_000001c4d8acee20, L_000001c4d8ac3490, C4<1>, C4<1>;
L_000001c4d8acf2f0 .functor OR 1, L_000001c4d8acfd00, L_000001c4d8acfde0, C4<0>, C4<0>;
L_000001c4d8acefe0 .functor AND 1, L_000001c4d8ac5330, L_000001c4d8ac3490, C4<1>, C4<1>;
L_000001c4d8ad0400 .functor OR 1, L_000001c4d8acf2f0, L_000001c4d8acefe0, C4<0>, C4<0>;
L_000001c4d8acf7c0 .functor XOR 1, L_000001c4d8ac5150, L_000001c4d8ac5330, C4<0>, C4<0>;
L_000001c4d8acfa60 .functor XOR 1, L_000001c4d8acf7c0, L_000001c4d8ac3490, C4<0>, C4<0>;
v000001c4d897bc10_0 .net "Debe", 0 0, L_000001c4d8ad0400;  1 drivers
v000001c4d897c2f0_0 .net "Din", 0 0, L_000001c4d8ac3490;  1 drivers
v000001c4d897c390_0 .net "Dout", 0 0, L_000001c4d8acfa60;  1 drivers
v000001c4d897a770_0 .net "Ri", 0 0, L_000001c4d8ac5330;  1 drivers
v000001c4d897c430_0 .net "Si", 0 0, L_000001c4d8ac5150;  1 drivers
v000001c4d897a810_0 .net *"_ivl_0", 0 0, L_000001c4d8aced40;  1 drivers
v000001c4d897c890_0 .net *"_ivl_10", 0 0, L_000001c4d8acefe0;  1 drivers
v000001c4d897a9f0_0 .net *"_ivl_14", 0 0, L_000001c4d8acf7c0;  1 drivers
v000001c4d897a1d0_0 .net *"_ivl_2", 0 0, L_000001c4d8acfd00;  1 drivers
v000001c4d897a590_0 .net *"_ivl_4", 0 0, L_000001c4d8acee20;  1 drivers
v000001c4d897a130_0 .net *"_ivl_6", 0 0, L_000001c4d8acfde0;  1 drivers
v000001c4d897a4f0_0 .net *"_ivl_8", 0 0, L_000001c4d8acf2f0;  1 drivers
S_000001c4d8950560 .scope generate, "genblk1[17]" "genblk1[17]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bcb10 .param/l "i" 0 5 168, +C4<010001>;
S_000001c4d8951ff0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8950560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad06a0 .functor NOT 1, L_000001c4d8ac3d50, C4<0>, C4<0>, C4<0>;
L_000001c4d8acef70 .functor AND 1, L_000001c4d8ad06a0, L_000001c4d8ac3530, C4<1>, C4<1>;
L_000001c4d8ad00f0 .functor NOT 1, L_000001c4d8ac3d50, C4<0>, C4<0>, C4<0>;
L_000001c4d8acfb40 .functor AND 1, L_000001c4d8ad00f0, L_000001c4d8ac3990, C4<1>, C4<1>;
L_000001c4d8acf050 .functor OR 1, L_000001c4d8acef70, L_000001c4d8acfb40, C4<0>, C4<0>;
L_000001c4d8acfe50 .functor AND 1, L_000001c4d8ac3530, L_000001c4d8ac3990, C4<1>, C4<1>;
L_000001c4d8ad01d0 .functor OR 1, L_000001c4d8acf050, L_000001c4d8acfe50, C4<0>, C4<0>;
L_000001c4d8ad0470 .functor XOR 1, L_000001c4d8ac3d50, L_000001c4d8ac3530, C4<0>, C4<0>;
L_000001c4d8ad0630 .functor XOR 1, L_000001c4d8ad0470, L_000001c4d8ac3990, C4<0>, C4<0>;
v000001c4d897ab30_0 .net "Debe", 0 0, L_000001c4d8ad01d0;  1 drivers
v000001c4d897aef0_0 .net "Din", 0 0, L_000001c4d8ac3990;  1 drivers
v000001c4d897a6d0_0 .net "Dout", 0 0, L_000001c4d8ad0630;  1 drivers
v000001c4d897aa90_0 .net "Ri", 0 0, L_000001c4d8ac3530;  1 drivers
v000001c4d897abd0_0 .net "Si", 0 0, L_000001c4d8ac3d50;  1 drivers
v000001c4d897ca70_0 .net *"_ivl_0", 0 0, L_000001c4d8ad06a0;  1 drivers
v000001c4d897eff0_0 .net *"_ivl_10", 0 0, L_000001c4d8acfe50;  1 drivers
v000001c4d897dc90_0 .net *"_ivl_14", 0 0, L_000001c4d8ad0470;  1 drivers
v000001c4d897de70_0 .net *"_ivl_2", 0 0, L_000001c4d8acef70;  1 drivers
v000001c4d897e7d0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad00f0;  1 drivers
v000001c4d897d970_0 .net *"_ivl_6", 0 0, L_000001c4d8acfb40;  1 drivers
v000001c4d897ef50_0 .net *"_ivl_8", 0 0, L_000001c4d8acf050;  1 drivers
S_000001c4d8951500 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8950560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8acffa0 .functor NOT 1, L_000001c4d8ac3ad0, C4<0>, C4<0>, C4<0>;
L_000001c4d8acf3d0 .functor AND 1, L_000001c4d8acffa0, L_000001c4d8ac4bb0, C4<1>, C4<1>;
L_000001c4d8acf0c0 .functor NOT 1, L_000001c4d8ac3ad0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad0160 .functor AND 1, L_000001c4d8acf0c0, L_000001c4d8ac47f0, C4<1>, C4<1>;
L_000001c4d8acf130 .functor OR 1, L_000001c4d8acf3d0, L_000001c4d8ad0160, C4<0>, C4<0>;
L_000001c4d8ad0240 .functor AND 1, L_000001c4d8ac4bb0, L_000001c4d8ac47f0, C4<1>, C4<1>;
L_000001c4d8acf1a0 .functor OR 1, L_000001c4d8acf130, L_000001c4d8ad0240, C4<0>, C4<0>;
L_000001c4d8acf4b0 .functor XOR 1, L_000001c4d8ac3ad0, L_000001c4d8ac4bb0, C4<0>, C4<0>;
L_000001c4d8acecd0 .functor XOR 1, L_000001c4d8acf4b0, L_000001c4d8ac47f0, C4<0>, C4<0>;
v000001c4d897cc50_0 .net "Debe", 0 0, L_000001c4d8acf1a0;  1 drivers
v000001c4d897ccf0_0 .net "Din", 0 0, L_000001c4d8ac47f0;  1 drivers
v000001c4d897f090_0 .net "Dout", 0 0, L_000001c4d8acecd0;  1 drivers
v000001c4d897e370_0 .net "Ri", 0 0, L_000001c4d8ac4bb0;  1 drivers
v000001c4d897cbb0_0 .net "Si", 0 0, L_000001c4d8ac3ad0;  1 drivers
v000001c4d897cf70_0 .net *"_ivl_0", 0 0, L_000001c4d8acffa0;  1 drivers
v000001c4d897d790_0 .net *"_ivl_10", 0 0, L_000001c4d8ad0240;  1 drivers
v000001c4d897cb10_0 .net *"_ivl_14", 0 0, L_000001c4d8acf4b0;  1 drivers
v000001c4d897dbf0_0 .net *"_ivl_2", 0 0, L_000001c4d8acf3d0;  1 drivers
v000001c4d897d650_0 .net *"_ivl_4", 0 0, L_000001c4d8acf0c0;  1 drivers
v000001c4d897dd30_0 .net *"_ivl_6", 0 0, L_000001c4d8ad0160;  1 drivers
v000001c4d897e2d0_0 .net *"_ivl_8", 0 0, L_000001c4d8acf130;  1 drivers
S_000001c4d8952f90 .scope generate, "genblk1[18]" "genblk1[18]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bd0d0 .param/l "i" 0 5 168, +C4<010010>;
S_000001c4d8952180 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8952f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8acf210 .functor NOT 1, L_000001c4d8ac4570, C4<0>, C4<0>, C4<0>;
L_000001c4d8acf520 .functor AND 1, L_000001c4d8acf210, L_000001c4d8ac3fd0, C4<1>, C4<1>;
L_000001c4d8ad0710 .functor NOT 1, L_000001c4d8ac4570, C4<0>, C4<0>, C4<0>;
L_000001c4d8acfc90 .functor AND 1, L_000001c4d8ad0710, L_000001c4d8ac4070, C4<1>, C4<1>;
L_000001c4d8acf590 .functor OR 1, L_000001c4d8acf520, L_000001c4d8acfc90, C4<0>, C4<0>;
L_000001c4d8ad07f0 .functor AND 1, L_000001c4d8ac3fd0, L_000001c4d8ac4070, C4<1>, C4<1>;
L_000001c4d8ad02b0 .functor OR 1, L_000001c4d8acf590, L_000001c4d8ad07f0, C4<0>, C4<0>;
L_000001c4d8ad0550 .functor XOR 1, L_000001c4d8ac4570, L_000001c4d8ac3fd0, C4<0>, C4<0>;
L_000001c4d8ad05c0 .functor XOR 1, L_000001c4d8ad0550, L_000001c4d8ac4070, C4<0>, C4<0>;
v000001c4d897d1f0_0 .net "Debe", 0 0, L_000001c4d8ad02b0;  1 drivers
v000001c4d897eeb0_0 .net "Din", 0 0, L_000001c4d8ac4070;  1 drivers
v000001c4d897d470_0 .net "Dout", 0 0, L_000001c4d8ad05c0;  1 drivers
v000001c4d897e9b0_0 .net "Ri", 0 0, L_000001c4d8ac3fd0;  1 drivers
v000001c4d897e050_0 .net "Si", 0 0, L_000001c4d8ac4570;  1 drivers
v000001c4d897d290_0 .net *"_ivl_0", 0 0, L_000001c4d8acf210;  1 drivers
v000001c4d897d3d0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad07f0;  1 drivers
v000001c4d897c930_0 .net *"_ivl_14", 0 0, L_000001c4d8ad0550;  1 drivers
v000001c4d897cd90_0 .net *"_ivl_2", 0 0, L_000001c4d8acf520;  1 drivers
v000001c4d897d8d0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad0710;  1 drivers
v000001c4d897c9d0_0 .net *"_ivl_6", 0 0, L_000001c4d8acfc90;  1 drivers
v000001c4d897e5f0_0 .net *"_ivl_8", 0 0, L_000001c4d8acf590;  1 drivers
S_000001c4d8952950 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8952f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8acec60 .functor NOT 1, L_000001c4d8ac4110, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad0780 .functor AND 1, L_000001c4d8acec60, L_000001c4d8ac41b0, C4<1>, C4<1>;
L_000001c4d8acf280 .functor NOT 1, L_000001c4d8ac4110, C4<0>, C4<0>, C4<0>;
L_000001c4d8acf600 .functor AND 1, L_000001c4d8acf280, L_000001c4d8ac4610, C4<1>, C4<1>;
L_000001c4d8acf670 .functor OR 1, L_000001c4d8ad0780, L_000001c4d8acf600, C4<0>, C4<0>;
L_000001c4d8aea890 .functor AND 1, L_000001c4d8ac41b0, L_000001c4d8ac4610, C4<1>, C4<1>;
L_000001c4d8aeb770 .functor OR 1, L_000001c4d8acf670, L_000001c4d8aea890, C4<0>, C4<0>;
L_000001c4d8aeb230 .functor XOR 1, L_000001c4d8ac4110, L_000001c4d8ac41b0, C4<0>, C4<0>;
L_000001c4d8aeaac0 .functor XOR 1, L_000001c4d8aeb230, L_000001c4d8ac4610, C4<0>, C4<0>;
v000001c4d897ce30_0 .net "Debe", 0 0, L_000001c4d8aeb770;  1 drivers
v000001c4d897ea50_0 .net "Din", 0 0, L_000001c4d8ac4610;  1 drivers
v000001c4d897d010_0 .net "Dout", 0 0, L_000001c4d8aeaac0;  1 drivers
v000001c4d897ed70_0 .net "Ri", 0 0, L_000001c4d8ac41b0;  1 drivers
v000001c4d897e690_0 .net "Si", 0 0, L_000001c4d8ac4110;  1 drivers
v000001c4d897dab0_0 .net *"_ivl_0", 0 0, L_000001c4d8acec60;  1 drivers
v000001c4d897ddd0_0 .net *"_ivl_10", 0 0, L_000001c4d8aea890;  1 drivers
v000001c4d897e730_0 .net *"_ivl_14", 0 0, L_000001c4d8aeb230;  1 drivers
v000001c4d897db50_0 .net *"_ivl_2", 0 0, L_000001c4d8ad0780;  1 drivers
v000001c4d897d150_0 .net *"_ivl_4", 0 0, L_000001c4d8acf280;  1 drivers
v000001c4d897ced0_0 .net *"_ivl_6", 0 0, L_000001c4d8acf600;  1 drivers
v000001c4d897d0b0_0 .net *"_ivl_8", 0 0, L_000001c4d8acf670;  1 drivers
S_000001c4d8952310 .scope generate, "genblk1[19]" "genblk1[19]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bc4d0 .param/l "i" 0 5 168, +C4<010011>;
S_000001c4d8951690 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8952310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aeb4d0 .functor NOT 1, L_000001c4d8ac42f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aebfc0 .functor AND 1, L_000001c4d8aeb4d0, L_000001c4d8ac4390, C4<1>, C4<1>;
L_000001c4d8aeaba0 .functor NOT 1, L_000001c4d8ac42f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeaf20 .functor AND 1, L_000001c4d8aeaba0, L_000001c4d8ac4430, C4<1>, C4<1>;
L_000001c4d8aec0a0 .functor OR 1, L_000001c4d8aebfc0, L_000001c4d8aeaf20, C4<0>, C4<0>;
L_000001c4d8aeba10 .functor AND 1, L_000001c4d8ac4390, L_000001c4d8ac4430, C4<1>, C4<1>;
L_000001c4d8aebbd0 .functor OR 1, L_000001c4d8aec0a0, L_000001c4d8aeba10, C4<0>, C4<0>;
L_000001c4d8aebcb0 .functor XOR 1, L_000001c4d8ac42f0, L_000001c4d8ac4390, C4<0>, C4<0>;
L_000001c4d8aebe00 .functor XOR 1, L_000001c4d8aebcb0, L_000001c4d8ac4430, C4<0>, C4<0>;
v000001c4d897e410_0 .net "Debe", 0 0, L_000001c4d8aebbd0;  1 drivers
v000001c4d897df10_0 .net "Din", 0 0, L_000001c4d8ac4430;  1 drivers
v000001c4d897d330_0 .net "Dout", 0 0, L_000001c4d8aebe00;  1 drivers
v000001c4d897d510_0 .net "Ri", 0 0, L_000001c4d8ac4390;  1 drivers
v000001c4d897d6f0_0 .net "Si", 0 0, L_000001c4d8ac42f0;  1 drivers
v000001c4d897da10_0 .net *"_ivl_0", 0 0, L_000001c4d8aeb4d0;  1 drivers
v000001c4d897d5b0_0 .net *"_ivl_10", 0 0, L_000001c4d8aeba10;  1 drivers
v000001c4d897dfb0_0 .net *"_ivl_14", 0 0, L_000001c4d8aebcb0;  1 drivers
v000001c4d897eaf0_0 .net *"_ivl_2", 0 0, L_000001c4d8aebfc0;  1 drivers
v000001c4d897d830_0 .net *"_ivl_4", 0 0, L_000001c4d8aeaba0;  1 drivers
v000001c4d897e0f0_0 .net *"_ivl_6", 0 0, L_000001c4d8aeaf20;  1 drivers
v000001c4d897e190_0 .net *"_ivl_8", 0 0, L_000001c4d8aec0a0;  1 drivers
S_000001c4d89506f0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8952310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aebc40 .functor NOT 1, L_000001c4d8ac4930, C4<0>, C4<0>, C4<0>;
L_000001c4d8aec110 .functor AND 1, L_000001c4d8aebc40, L_000001c4d8ac49d0, C4<1>, C4<1>;
L_000001c4d8aec2d0 .functor NOT 1, L_000001c4d8ac4930, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeac10 .functor AND 1, L_000001c4d8aec2d0, L_000001c4d8ac55b0, C4<1>, C4<1>;
L_000001c4d8aeb150 .functor OR 1, L_000001c4d8aec110, L_000001c4d8aeac10, C4<0>, C4<0>;
L_000001c4d8aeb460 .functor AND 1, L_000001c4d8ac49d0, L_000001c4d8ac55b0, C4<1>, C4<1>;
L_000001c4d8aea970 .functor OR 1, L_000001c4d8aeb150, L_000001c4d8aeb460, C4<0>, C4<0>;
L_000001c4d8aeb9a0 .functor XOR 1, L_000001c4d8ac4930, L_000001c4d8ac49d0, C4<0>, C4<0>;
L_000001c4d8aeba80 .functor XOR 1, L_000001c4d8aeb9a0, L_000001c4d8ac55b0, C4<0>, C4<0>;
v000001c4d897eb90_0 .net "Debe", 0 0, L_000001c4d8aea970;  1 drivers
v000001c4d897e230_0 .net "Din", 0 0, L_000001c4d8ac55b0;  1 drivers
v000001c4d897e4b0_0 .net "Dout", 0 0, L_000001c4d8aeba80;  1 drivers
v000001c4d897e550_0 .net "Ri", 0 0, L_000001c4d8ac49d0;  1 drivers
v000001c4d897e870_0 .net "Si", 0 0, L_000001c4d8ac4930;  1 drivers
v000001c4d897e910_0 .net *"_ivl_0", 0 0, L_000001c4d8aebc40;  1 drivers
v000001c4d897ec30_0 .net *"_ivl_10", 0 0, L_000001c4d8aeb460;  1 drivers
v000001c4d897ecd0_0 .net *"_ivl_14", 0 0, L_000001c4d8aeb9a0;  1 drivers
v000001c4d897ee10_0 .net *"_ivl_2", 0 0, L_000001c4d8aec110;  1 drivers
v000001c4d89807b0_0 .net *"_ivl_4", 0 0, L_000001c4d8aec2d0;  1 drivers
v000001c4d89816b0_0 .net *"_ivl_6", 0 0, L_000001c4d8aeac10;  1 drivers
v000001c4d89808f0_0 .net *"_ivl_8", 0 0, L_000001c4d8aeb150;  1 drivers
S_000001c4d8953da0 .scope generate, "genblk1[20]" "genblk1[20]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bcc10 .param/l "i" 0 5 168, +C4<010100>;
S_000001c4d8952ae0 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8953da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aebe70 .functor NOT 1, L_000001c4d8ac7590, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeb700 .functor AND 1, L_000001c4d8aebe70, L_000001c4d8ac7630, C4<1>, C4<1>;
L_000001c4d8aec180 .functor NOT 1, L_000001c4d8ac7590, C4<0>, C4<0>, C4<0>;
L_000001c4d8aebaf0 .functor AND 1, L_000001c4d8aec180, L_000001c4d8ac6d70, C4<1>, C4<1>;
L_000001c4d8aebee0 .functor OR 1, L_000001c4d8aeb700, L_000001c4d8aebaf0, C4<0>, C4<0>;
L_000001c4d8aeab30 .functor AND 1, L_000001c4d8ac7630, L_000001c4d8ac6d70, C4<1>, C4<1>;
L_000001c4d8aeb2a0 .functor OR 1, L_000001c4d8aebee0, L_000001c4d8aeab30, C4<0>, C4<0>;
L_000001c4d8aeb3f0 .functor XOR 1, L_000001c4d8ac7590, L_000001c4d8ac7630, C4<0>, C4<0>;
L_000001c4d8aeaa50 .functor XOR 1, L_000001c4d8aeb3f0, L_000001c4d8ac6d70, C4<0>, C4<0>;
v000001c4d8981570_0 .net "Debe", 0 0, L_000001c4d8aeb2a0;  1 drivers
v000001c4d89800d0_0 .net "Din", 0 0, L_000001c4d8ac6d70;  1 drivers
v000001c4d8980350_0 .net "Dout", 0 0, L_000001c4d8aeaa50;  1 drivers
v000001c4d897f8b0_0 .net "Ri", 0 0, L_000001c4d8ac7630;  1 drivers
v000001c4d8980710_0 .net "Si", 0 0, L_000001c4d8ac7590;  1 drivers
v000001c4d8980c10_0 .net *"_ivl_0", 0 0, L_000001c4d8aebe70;  1 drivers
v000001c4d8980b70_0 .net *"_ivl_10", 0 0, L_000001c4d8aeab30;  1 drivers
v000001c4d8980670_0 .net *"_ivl_14", 0 0, L_000001c4d8aeb3f0;  1 drivers
v000001c4d8980f30_0 .net *"_ivl_2", 0 0, L_000001c4d8aeb700;  1 drivers
v000001c4d897fc70_0 .net *"_ivl_4", 0 0, L_000001c4d8aec180;  1 drivers
v000001c4d8980fd0_0 .net *"_ivl_6", 0 0, L_000001c4d8aebaf0;  1 drivers
v000001c4d89803f0_0 .net *"_ivl_8", 0 0, L_000001c4d8aebee0;  1 drivers
S_000001c4d8952c70 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8953da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aeb8c0 .functor NOT 1, L_000001c4d8ac5f10, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeb310 .functor AND 1, L_000001c4d8aeb8c0, L_000001c4d8ac6eb0, C4<1>, C4<1>;
L_000001c4d8aead60 .functor NOT 1, L_000001c4d8ac5f10, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeb540 .functor AND 1, L_000001c4d8aead60, L_000001c4d8ac6e10, C4<1>, C4<1>;
L_000001c4d8aeb7e0 .functor OR 1, L_000001c4d8aeb310, L_000001c4d8aeb540, C4<0>, C4<0>;
L_000001c4d8aeaeb0 .functor AND 1, L_000001c4d8ac6eb0, L_000001c4d8ac6e10, C4<1>, C4<1>;
L_000001c4d8aea9e0 .functor OR 1, L_000001c4d8aeb7e0, L_000001c4d8aeaeb0, C4<0>, C4<0>;
L_000001c4d8aeadd0 .functor XOR 1, L_000001c4d8ac5f10, L_000001c4d8ac6eb0, C4<0>, C4<0>;
L_000001c4d8aeb0e0 .functor XOR 1, L_000001c4d8aeadd0, L_000001c4d8ac6e10, C4<0>, C4<0>;
v000001c4d897f9f0_0 .net "Debe", 0 0, L_000001c4d8aea9e0;  1 drivers
v000001c4d8980cb0_0 .net "Din", 0 0, L_000001c4d8ac6e10;  1 drivers
v000001c4d8981610_0 .net "Dout", 0 0, L_000001c4d8aeb0e0;  1 drivers
v000001c4d8980530_0 .net "Ri", 0 0, L_000001c4d8ac6eb0;  1 drivers
v000001c4d89811b0_0 .net "Si", 0 0, L_000001c4d8ac5f10;  1 drivers
v000001c4d897f950_0 .net *"_ivl_0", 0 0, L_000001c4d8aeb8c0;  1 drivers
v000001c4d8981750_0 .net *"_ivl_10", 0 0, L_000001c4d8aeaeb0;  1 drivers
v000001c4d8980170_0 .net *"_ivl_14", 0 0, L_000001c4d8aeadd0;  1 drivers
v000001c4d8980490_0 .net *"_ivl_2", 0 0, L_000001c4d8aeb310;  1 drivers
v000001c4d89805d0_0 .net *"_ivl_4", 0 0, L_000001c4d8aead60;  1 drivers
v000001c4d897f310_0 .net *"_ivl_6", 0 0, L_000001c4d8aeb540;  1 drivers
v000001c4d897f6d0_0 .net *"_ivl_8", 0 0, L_000001c4d8aeb7e0;  1 drivers
S_000001c4d8950880 .scope generate, "genblk1[21]" "genblk1[21]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bcf10 .param/l "i" 0 5 168, +C4<010101>;
S_000001c4d8953120 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d8950880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aeb5b0 .functor NOT 1, L_000001c4d8ac73b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aebb60 .functor AND 1, L_000001c4d8aeb5b0, L_000001c4d8ac7270, C4<1>, C4<1>;
L_000001c4d8aebd20 .functor NOT 1, L_000001c4d8ac73b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeb380 .functor AND 1, L_000001c4d8aebd20, L_000001c4d8ac5650, C4<1>, C4<1>;
L_000001c4d8aeb1c0 .functor OR 1, L_000001c4d8aebb60, L_000001c4d8aeb380, C4<0>, C4<0>;
L_000001c4d8aeb620 .functor AND 1, L_000001c4d8ac7270, L_000001c4d8ac5650, C4<1>, C4<1>;
L_000001c4d8aebd90 .functor OR 1, L_000001c4d8aeb1c0, L_000001c4d8aeb620, C4<0>, C4<0>;
L_000001c4d8aeac80 .functor XOR 1, L_000001c4d8ac73b0, L_000001c4d8ac7270, C4<0>, C4<0>;
L_000001c4d8aeacf0 .functor XOR 1, L_000001c4d8aeac80, L_000001c4d8ac5650, C4<0>, C4<0>;
v000001c4d8981250_0 .net "Debe", 0 0, L_000001c4d8aebd90;  1 drivers
v000001c4d897fbd0_0 .net "Din", 0 0, L_000001c4d8ac5650;  1 drivers
v000001c4d8980850_0 .net "Dout", 0 0, L_000001c4d8aeacf0;  1 drivers
v000001c4d897fdb0_0 .net "Ri", 0 0, L_000001c4d8ac7270;  1 drivers
v000001c4d897fe50_0 .net "Si", 0 0, L_000001c4d8ac73b0;  1 drivers
v000001c4d897fef0_0 .net *"_ivl_0", 0 0, L_000001c4d8aeb5b0;  1 drivers
v000001c4d897fa90_0 .net *"_ivl_10", 0 0, L_000001c4d8aeb620;  1 drivers
v000001c4d89817f0_0 .net *"_ivl_14", 0 0, L_000001c4d8aeac80;  1 drivers
v000001c4d897fd10_0 .net *"_ivl_2", 0 0, L_000001c4d8aebb60;  1 drivers
v000001c4d8981890_0 .net *"_ivl_4", 0 0, L_000001c4d8aebd20;  1 drivers
v000001c4d897f630_0 .net *"_ivl_6", 0 0, L_000001c4d8aeb380;  1 drivers
v000001c4d8980e90_0 .net *"_ivl_8", 0 0, L_000001c4d8aeb1c0;  1 drivers
S_000001c4d89500b0 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d8950880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aebf50 .functor NOT 1, L_000001c4d8ac7810, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeae40 .functor AND 1, L_000001c4d8aebf50, L_000001c4d8ac56f0, C4<1>, C4<1>;
L_000001c4d8aeb690 .functor NOT 1, L_000001c4d8ac7810, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeb930 .functor AND 1, L_000001c4d8aeb690, L_000001c4d8ac6730, C4<1>, C4<1>;
L_000001c4d8aeb850 .functor OR 1, L_000001c4d8aeae40, L_000001c4d8aeb930, C4<0>, C4<0>;
L_000001c4d8aec030 .functor AND 1, L_000001c4d8ac56f0, L_000001c4d8ac6730, C4<1>, C4<1>;
L_000001c4d8aea900 .functor OR 1, L_000001c4d8aeb850, L_000001c4d8aec030, C4<0>, C4<0>;
L_000001c4d8aeaf90 .functor XOR 1, L_000001c4d8ac7810, L_000001c4d8ac56f0, C4<0>, C4<0>;
L_000001c4d8aeb000 .functor XOR 1, L_000001c4d8aeaf90, L_000001c4d8ac6730, C4<0>, C4<0>;
v000001c4d897f130_0 .net "Debe", 0 0, L_000001c4d8aea900;  1 drivers
v000001c4d8980df0_0 .net "Din", 0 0, L_000001c4d8ac6730;  1 drivers
v000001c4d8980990_0 .net "Dout", 0 0, L_000001c4d8aeb000;  1 drivers
v000001c4d897ff90_0 .net "Ri", 0 0, L_000001c4d8ac56f0;  1 drivers
v000001c4d8980a30_0 .net "Si", 0 0, L_000001c4d8ac7810;  1 drivers
v000001c4d8980ad0_0 .net *"_ivl_0", 0 0, L_000001c4d8aebf50;  1 drivers
v000001c4d897f270_0 .net *"_ivl_10", 0 0, L_000001c4d8aec030;  1 drivers
v000001c4d89812f0_0 .net *"_ivl_14", 0 0, L_000001c4d8aeaf90;  1 drivers
v000001c4d897f770_0 .net *"_ivl_2", 0 0, L_000001c4d8aeae40;  1 drivers
v000001c4d897f3b0_0 .net *"_ivl_4", 0 0, L_000001c4d8aeb690;  1 drivers
v000001c4d8981390_0 .net *"_ivl_6", 0 0, L_000001c4d8aeb930;  1 drivers
v000001c4d8980d50_0 .net *"_ivl_8", 0 0, L_000001c4d8aeb850;  1 drivers
S_000001c4d89524a0 .scope generate, "genblk1[22]" "genblk1[22]" 5 168, 5 168 0, S_000001c4d89465a0;
 .timescale -9 -12;
P_000001c4d87bcf90 .param/l "i" 0 5 168, +C4<010110>;
S_000001c4d8954d40 .scope module, "sub_i" "FullSub_add" 5 169, 5 10 0, S_000001c4d89524a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aec1f0 .functor NOT 1, L_000001c4d8ac6370, C4<0>, C4<0>, C4<0>;
L_000001c4d8aec260 .functor AND 1, L_000001c4d8aec1f0, L_000001c4d8ac5790, C4<1>, C4<1>;
L_000001c4d8aea740 .functor NOT 1, L_000001c4d8ac6370, C4<0>, C4<0>, C4<0>;
L_000001c4d8aea7b0 .functor AND 1, L_000001c4d8aea740, L_000001c4d8ac65f0, C4<1>, C4<1>;
L_000001c4d8aea820 .functor OR 1, L_000001c4d8aec260, L_000001c4d8aea7b0, C4<0>, C4<0>;
L_000001c4d8aeb070 .functor AND 1, L_000001c4d8ac5790, L_000001c4d8ac65f0, C4<1>, C4<1>;
L_000001c4d8aece30 .functor OR 1, L_000001c4d8aea820, L_000001c4d8aeb070, C4<0>, C4<0>;
L_000001c4d8aec340 .functor XOR 1, L_000001c4d8ac6370, L_000001c4d8ac5790, C4<0>, C4<0>;
L_000001c4d8aecce0 .functor XOR 1, L_000001c4d8aec340, L_000001c4d8ac65f0, C4<0>, C4<0>;
v000001c4d8981430_0 .net "Debe", 0 0, L_000001c4d8aece30;  1 drivers
v000001c4d8980210_0 .net "Din", 0 0, L_000001c4d8ac65f0;  1 drivers
v000001c4d897f810_0 .net "Dout", 0 0, L_000001c4d8aecce0;  1 drivers
v000001c4d8981070_0 .net "Ri", 0 0, L_000001c4d8ac5790;  1 drivers
v000001c4d8980030_0 .net "Si", 0 0, L_000001c4d8ac6370;  1 drivers
v000001c4d8981110_0 .net *"_ivl_0", 0 0, L_000001c4d8aec1f0;  1 drivers
v000001c4d89814d0_0 .net *"_ivl_10", 0 0, L_000001c4d8aeb070;  1 drivers
v000001c4d897fb30_0 .net *"_ivl_14", 0 0, L_000001c4d8aec340;  1 drivers
v000001c4d897f1d0_0 .net *"_ivl_2", 0 0, L_000001c4d8aec260;  1 drivers
v000001c4d89802b0_0 .net *"_ivl_4", 0 0, L_000001c4d8aea740;  1 drivers
v000001c4d897f450_0 .net *"_ivl_6", 0 0, L_000001c4d8aea7b0;  1 drivers
v000001c4d897f4f0_0 .net *"_ivl_8", 0 0, L_000001c4d8aea820;  1 drivers
S_000001c4d8955b50 .scope module, "sub_i_extremo" "FullSub_add" 5 170, 5 10 0, S_000001c4d89524a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aed610 .functor NOT 1, L_000001c4d8ac62d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aed0d0 .functor AND 1, L_000001c4d8aed610, L_000001c4d8ac5830, C4<1>, C4<1>;
L_000001c4d8aede60 .functor NOT 1, L_000001c4d8ac62d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeda00 .functor AND 1, L_000001c4d8aede60, L_000001c4d8ac7090, C4<1>, C4<1>;
L_000001c4d8aec420 .functor OR 1, L_000001c4d8aed0d0, L_000001c4d8aeda00, C4<0>, C4<0>;
L_000001c4d8aec810 .functor AND 1, L_000001c4d8ac5830, L_000001c4d8ac7090, C4<1>, C4<1>;
L_000001c4d8aec730 .functor OR 1, L_000001c4d8aec420, L_000001c4d8aec810, C4<0>, C4<0>;
L_000001c4d8aeda70 .functor XOR 1, L_000001c4d8ac62d0, L_000001c4d8ac5830, C4<0>, C4<0>;
L_000001c4d8aeded0 .functor XOR 1, L_000001c4d8aeda70, L_000001c4d8ac7090, C4<0>, C4<0>;
v000001c4d897f590_0 .net "Debe", 0 0, L_000001c4d8aec730;  1 drivers
v000001c4d89821f0_0 .net "Din", 0 0, L_000001c4d8ac7090;  1 drivers
v000001c4d8983910_0 .net "Dout", 0 0, L_000001c4d8aeded0;  1 drivers
v000001c4d8981bb0_0 .net "Ri", 0 0, L_000001c4d8ac5830;  1 drivers
v000001c4d8981c50_0 .net "Si", 0 0, L_000001c4d8ac62d0;  1 drivers
v000001c4d8984090_0 .net *"_ivl_0", 0 0, L_000001c4d8aed610;  1 drivers
v000001c4d8983370_0 .net *"_ivl_10", 0 0, L_000001c4d8aec810;  1 drivers
v000001c4d8981f70_0 .net *"_ivl_14", 0 0, L_000001c4d8aeda70;  1 drivers
v000001c4d8982830_0 .net *"_ivl_2", 0 0, L_000001c4d8aed0d0;  1 drivers
v000001c4d8981b10_0 .net *"_ivl_4", 0 0, L_000001c4d8aede60;  1 drivers
v000001c4d8982330_0 .net *"_ivl_6", 0 0, L_000001c4d8aeda00;  1 drivers
v000001c4d8983cd0_0 .net *"_ivl_8", 0 0, L_000001c4d8aec420;  1 drivers
S_000001c4d89564b0 .scope module, "rounder" "RoundNearestEven" 5 209, 6 22 0, S_000001c4d89465a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 15 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c4d832f2e0 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c4d832f318 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c4d832f350 .param/l "FSIZE" 0 6 22, +C4<00000000000000000000000000001110>;
P_000001c4d832f388 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c4d8aee1e0 .functor NOT 1, L_000001c4d8aca150, C4<0>, C4<0>, C4<0>;
L_000001c4d8aeec60 .functor OR 1, L_000001c4d8ac8350, L_000001c4d8ac7e50, C4<0>, C4<0>;
L_000001c4d8aee250 .functor AND 1, L_000001c4d8aca290, L_000001c4d8aeec60, C4<1>, C4<1>;
v000001c4d89828d0_0 .net *"_ivl_11", 9 0, L_000001c4d8ac9cf0;  1 drivers
v000001c4d8982f10_0 .net *"_ivl_12", 23 0, L_000001c4d8aca3d0;  1 drivers
L_000001c4d8a17858 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8983d70_0 .net *"_ivl_15", 13 0, L_000001c4d8a17858;  1 drivers
v000001c4d8982790_0 .net *"_ivl_17", 0 0, L_000001c4d8ac7e50;  1 drivers
v000001c4d8983230_0 .net *"_ivl_19", 0 0, L_000001c4d8aeec60;  1 drivers
v000001c4d8982b50_0 .net *"_ivl_21", 0 0, L_000001c4d8aee250;  1 drivers
L_000001c4d8a178a0 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d8982970_0 .net/2u *"_ivl_22", 23 0, L_000001c4d8a178a0;  1 drivers
L_000001c4d8a178e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89839b0_0 .net/2u *"_ivl_24", 23 0, L_000001c4d8a178e8;  1 drivers
v000001c4d8983550_0 .net *"_ivl_26", 23 0, L_000001c4d8ac94d0;  1 drivers
v000001c4d8983e10_0 .net *"_ivl_3", 3 0, L_000001c4d8ac9e30;  1 drivers
v000001c4d89820b0_0 .net *"_ivl_33", 0 0, L_000001c4d8ac9070;  1 drivers
v000001c4d89819d0_0 .net *"_ivl_34", 7 0, L_000001c4d8aca1f0;  1 drivers
L_000001c4d8a17930 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8983eb0_0 .net *"_ivl_37", 6 0, L_000001c4d8a17930;  1 drivers
v000001c4d8982bf0_0 .net *"_ivl_7", 0 0, L_000001c4d8aca150;  1 drivers
v000001c4d8982c90_0 .net "boolean", 0 0, L_000001c4d8ac8350;  1 drivers
v000001c4d8982d30_0 .net "exp", 7 0, L_000001c4d8ac6af0;  alias, 1 drivers
v000001c4d8983f50_0 .net "exp_round", 7 0, L_000001c4d8ac7db0;  alias, 1 drivers
v000001c4d8982290_0 .net "guard", 0 0, L_000001c4d8aca290;  1 drivers
v000001c4d8982150_0 .net "is_even", 0 0, L_000001c4d8aee1e0;  1 drivers
v000001c4d8982510_0 .net "ms", 14 0, L_000001c4d8ac9430;  1 drivers
v000001c4d8981a70_0 .net "ms_round", 22 0, L_000001c4d8ac9d90;  alias, 1 drivers
v000001c4d8981d90_0 .net "temp", 23 0, L_000001c4d8ac8030;  1 drivers
L_000001c4d8aca290 .part L_000001c4d8ac9430, 4, 1;
L_000001c4d8ac9e30 .part L_000001c4d8ac9430, 0, 4;
L_000001c4d8ac8350 .reduce/or L_000001c4d8ac9e30;
L_000001c4d8aca150 .part L_000001c4d8ac9430, 5, 1;
L_000001c4d8ac9cf0 .part L_000001c4d8ac9430, 5, 10;
L_000001c4d8aca3d0 .concat [ 10 14 0 0], L_000001c4d8ac9cf0, L_000001c4d8a17858;
L_000001c4d8ac7e50 .reduce/nor L_000001c4d8aee1e0;
L_000001c4d8ac94d0 .functor MUXZ 24, L_000001c4d8a178e8, L_000001c4d8a178a0, L_000001c4d8aee250, C4<>;
L_000001c4d8ac8030 .arith/sum 24, L_000001c4d8aca3d0, L_000001c4d8ac94d0;
L_000001c4d8ac9d90 .part L_000001c4d8ac8030, 0, 23;
L_000001c4d8ac9070 .part L_000001c4d8ac8030, 23, 1;
L_000001c4d8aca1f0 .concat [ 1 7 0 0], L_000001c4d8ac9070, L_000001c4d8a17930;
L_000001c4d8ac7db0 .arith/sum 8, L_000001c4d8ac6af0, L_000001c4d8aca1f0;
S_000001c4d8957770 .scope module, "sub_exp" "RestaExp_sum" 5 195, 5 19 0, S_000001c4d89465a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c4d8947610 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c4d8947648 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c4d8947680 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c4d89880f0_0 .net "Debe", 8 0, L_000001c4d8ac6b90;  1 drivers
v000001c4d89873d0_0 .net "F", 7 0, L_000001c4d8ac64b0;  alias, 1 drivers
v000001c4d89878d0_0 .net "R", 7 0, L_000001c4d8ac79f0;  alias, 1 drivers
v000001c4d8988cd0_0 .net "S", 7 0, L_000001c4d8abc4b0;  alias, 1 drivers
L_000001c4d8a17780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8987b50_0 .net/2u *"_ivl_60", 0 0, L_000001c4d8a17780;  1 drivers
L_000001c4d8ac7a90 .part L_000001c4d8abc4b0, 0, 1;
L_000001c4d8ac7b30 .part L_000001c4d8ac79f0, 0, 1;
L_000001c4d8ac6550 .part L_000001c4d8ac6b90, 0, 1;
L_000001c4d8ac74f0 .part L_000001c4d8abc4b0, 1, 1;
L_000001c4d8ac5a10 .part L_000001c4d8ac79f0, 1, 1;
L_000001c4d8ac71d0 .part L_000001c4d8ac6b90, 1, 1;
L_000001c4d8ac76d0 .part L_000001c4d8abc4b0, 2, 1;
L_000001c4d8ac7130 .part L_000001c4d8ac79f0, 2, 1;
L_000001c4d8ac7bd0 .part L_000001c4d8ac6b90, 2, 1;
L_000001c4d8ac5470 .part L_000001c4d8abc4b0, 3, 1;
L_000001c4d8ac5510 .part L_000001c4d8ac79f0, 3, 1;
L_000001c4d8ac5ab0 .part L_000001c4d8ac6b90, 3, 1;
L_000001c4d8ac6910 .part L_000001c4d8abc4b0, 4, 1;
L_000001c4d8ac5b50 .part L_000001c4d8ac79f0, 4, 1;
L_000001c4d8ac5bf0 .part L_000001c4d8ac6b90, 4, 1;
L_000001c4d8ac6cd0 .part L_000001c4d8abc4b0, 5, 1;
L_000001c4d8ac5c90 .part L_000001c4d8ac79f0, 5, 1;
L_000001c4d8ac5d30 .part L_000001c4d8ac6b90, 5, 1;
L_000001c4d8ac5dd0 .part L_000001c4d8abc4b0, 6, 1;
L_000001c4d8ac6050 .part L_000001c4d8ac79f0, 6, 1;
L_000001c4d8ac5e70 .part L_000001c4d8ac6b90, 6, 1;
L_000001c4d8ac6410 .part L_000001c4d8abc4b0, 7, 1;
L_000001c4d8ac60f0 .part L_000001c4d8ac79f0, 7, 1;
L_000001c4d8ac6190 .part L_000001c4d8ac6b90, 7, 1;
LS_000001c4d8ac64b0_0_0 .concat8 [ 1 1 1 1], L_000001c4d8aec500, L_000001c4d8aec880, L_000001c4d8aecc00, L_000001c4d8aed840;
LS_000001c4d8ac64b0_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aef3d0, L_000001c4d8aee090, L_000001c4d8aef670, L_000001c4d8aee4f0;
L_000001c4d8ac64b0 .concat8 [ 4 4 0 0], LS_000001c4d8ac64b0_0_0, LS_000001c4d8ac64b0_0_4;
LS_000001c4d8ac6b90_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a17780, L_000001c4d8aed760, L_000001c4d8aec650, L_000001c4d8aecf10;
LS_000001c4d8ac6b90_0_4 .concat8 [ 1 1 1 1], L_000001c4d8aed060, L_000001c4d8aedd80, L_000001c4d8aeeb10, L_000001c4d8aef6e0;
LS_000001c4d8ac6b90_0_8 .concat8 [ 1 0 0 0], L_000001c4d8aedfb0;
L_000001c4d8ac6b90 .concat8 [ 4 4 1 0], LS_000001c4d8ac6b90_0_0, LS_000001c4d8ac6b90_0_4, LS_000001c4d8ac6b90_0_8;
S_000001c4d8955510 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bca90 .param/l "i" 0 5 28, +C4<00>;
S_000001c4d8957130 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8955510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aecea0 .functor NOT 1, L_000001c4d8ac7a90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aed920 .functor AND 1, L_000001c4d8aecea0, L_000001c4d8ac7b30, C4<1>, C4<1>;
L_000001c4d8aeddf0 .functor NOT 1, L_000001c4d8ac7a90, C4<0>, C4<0>, C4<0>;
L_000001c4d8aecab0 .functor AND 1, L_000001c4d8aeddf0, L_000001c4d8ac6550, C4<1>, C4<1>;
L_000001c4d8aedae0 .functor OR 1, L_000001c4d8aed920, L_000001c4d8aecab0, C4<0>, C4<0>;
L_000001c4d8aec5e0 .functor AND 1, L_000001c4d8ac7b30, L_000001c4d8ac6550, C4<1>, C4<1>;
L_000001c4d8aed760 .functor OR 1, L_000001c4d8aedae0, L_000001c4d8aec5e0, C4<0>, C4<0>;
L_000001c4d8aecb20 .functor XOR 1, L_000001c4d8ac7a90, L_000001c4d8ac7b30, C4<0>, C4<0>;
L_000001c4d8aec500 .functor XOR 1, L_000001c4d8aecb20, L_000001c4d8ac6550, C4<0>, C4<0>;
v000001c4d8982a10_0 .net "Debe", 0 0, L_000001c4d8aed760;  1 drivers
v000001c4d8983ff0_0 .net "Din", 0 0, L_000001c4d8ac6550;  1 drivers
v000001c4d89823d0_0 .net "Dout", 0 0, L_000001c4d8aec500;  1 drivers
v000001c4d8982010_0 .net "Ri", 0 0, L_000001c4d8ac7b30;  1 drivers
v000001c4d8982470_0 .net "Si", 0 0, L_000001c4d8ac7a90;  1 drivers
v000001c4d8983a50_0 .net *"_ivl_0", 0 0, L_000001c4d8aecea0;  1 drivers
v000001c4d8981ed0_0 .net *"_ivl_10", 0 0, L_000001c4d8aec5e0;  1 drivers
v000001c4d8981930_0 .net *"_ivl_14", 0 0, L_000001c4d8aecb20;  1 drivers
v000001c4d8983af0_0 .net *"_ivl_2", 0 0, L_000001c4d8aed920;  1 drivers
v000001c4d89825b0_0 .net *"_ivl_4", 0 0, L_000001c4d8aeddf0;  1 drivers
v000001c4d8982ab0_0 .net *"_ivl_6", 0 0, L_000001c4d8aecab0;  1 drivers
v000001c4d8981cf0_0 .net *"_ivl_8", 0 0, L_000001c4d8aedae0;  1 drivers
S_000001c4d8957900 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bda90 .param/l "i" 0 5 28, +C4<01>;
S_000001c4d8956320 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8957900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aedb50 .functor NOT 1, L_000001c4d8ac74f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aed680 .functor AND 1, L_000001c4d8aedb50, L_000001c4d8ac5a10, C4<1>, C4<1>;
L_000001c4d8aed450 .functor NOT 1, L_000001c4d8ac74f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aedbc0 .functor AND 1, L_000001c4d8aed450, L_000001c4d8ac71d0, C4<1>, C4<1>;
L_000001c4d8aedc30 .functor OR 1, L_000001c4d8aed680, L_000001c4d8aedbc0, C4<0>, C4<0>;
L_000001c4d8aedca0 .functor AND 1, L_000001c4d8ac5a10, L_000001c4d8ac71d0, C4<1>, C4<1>;
L_000001c4d8aec650 .functor OR 1, L_000001c4d8aedc30, L_000001c4d8aedca0, C4<0>, C4<0>;
L_000001c4d8aed990 .functor XOR 1, L_000001c4d8ac74f0, L_000001c4d8ac5a10, C4<0>, C4<0>;
L_000001c4d8aec880 .functor XOR 1, L_000001c4d8aed990, L_000001c4d8ac71d0, C4<0>, C4<0>;
v000001c4d89832d0_0 .net "Debe", 0 0, L_000001c4d8aec650;  1 drivers
v000001c4d8981e30_0 .net "Din", 0 0, L_000001c4d8ac71d0;  1 drivers
v000001c4d8982fb0_0 .net "Dout", 0 0, L_000001c4d8aec880;  1 drivers
v000001c4d8983b90_0 .net "Ri", 0 0, L_000001c4d8ac5a10;  1 drivers
v000001c4d8982650_0 .net "Si", 0 0, L_000001c4d8ac74f0;  1 drivers
v000001c4d8982dd0_0 .net *"_ivl_0", 0 0, L_000001c4d8aedb50;  1 drivers
v000001c4d89830f0_0 .net *"_ivl_10", 0 0, L_000001c4d8aedca0;  1 drivers
v000001c4d8982e70_0 .net *"_ivl_14", 0 0, L_000001c4d8aed990;  1 drivers
v000001c4d89834b0_0 .net *"_ivl_2", 0 0, L_000001c4d8aed680;  1 drivers
v000001c4d89826f0_0 .net *"_ivl_4", 0 0, L_000001c4d8aed450;  1 drivers
v000001c4d8983c30_0 .net *"_ivl_6", 0 0, L_000001c4d8aedbc0;  1 drivers
v000001c4d8983050_0 .net *"_ivl_8", 0 0, L_000001c4d8aedc30;  1 drivers
S_000001c4d8956190 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bd690 .param/l "i" 0 5 28, +C4<010>;
S_000001c4d8956af0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8956190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aed370 .functor NOT 1, L_000001c4d8ac76d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aecf80 .functor AND 1, L_000001c4d8aed370, L_000001c4d8ac7130, C4<1>, C4<1>;
L_000001c4d8aed7d0 .functor NOT 1, L_000001c4d8ac76d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aecd50 .functor AND 1, L_000001c4d8aed7d0, L_000001c4d8ac7bd0, C4<1>, C4<1>;
L_000001c4d8aed140 .functor OR 1, L_000001c4d8aecf80, L_000001c4d8aecd50, C4<0>, C4<0>;
L_000001c4d8aec8f0 .functor AND 1, L_000001c4d8ac7130, L_000001c4d8ac7bd0, C4<1>, C4<1>;
L_000001c4d8aecf10 .functor OR 1, L_000001c4d8aed140, L_000001c4d8aec8f0, C4<0>, C4<0>;
L_000001c4d8aec960 .functor XOR 1, L_000001c4d8ac76d0, L_000001c4d8ac7130, C4<0>, C4<0>;
L_000001c4d8aecc00 .functor XOR 1, L_000001c4d8aec960, L_000001c4d8ac7bd0, C4<0>, C4<0>;
v000001c4d8983410_0 .net "Debe", 0 0, L_000001c4d8aecf10;  1 drivers
v000001c4d8983190_0 .net "Din", 0 0, L_000001c4d8ac7bd0;  1 drivers
v000001c4d89835f0_0 .net "Dout", 0 0, L_000001c4d8aecc00;  1 drivers
v000001c4d8983730_0 .net "Ri", 0 0, L_000001c4d8ac7130;  1 drivers
v000001c4d8983690_0 .net "Si", 0 0, L_000001c4d8ac76d0;  1 drivers
v000001c4d89837d0_0 .net *"_ivl_0", 0 0, L_000001c4d8aed370;  1 drivers
v000001c4d8983870_0 .net *"_ivl_10", 0 0, L_000001c4d8aec8f0;  1 drivers
v000001c4d8985030_0 .net *"_ivl_14", 0 0, L_000001c4d8aec960;  1 drivers
v000001c4d8985b70_0 .net *"_ivl_2", 0 0, L_000001c4d8aecf80;  1 drivers
v000001c4d8984a90_0 .net *"_ivl_4", 0 0, L_000001c4d8aed7d0;  1 drivers
v000001c4d89855d0_0 .net *"_ivl_6", 0 0, L_000001c4d8aecd50;  1 drivers
v000001c4d8984630_0 .net *"_ivl_8", 0 0, L_000001c4d8aed140;  1 drivers
S_000001c4d89572c0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bdbd0 .param/l "i" 0 5 28, +C4<011>;
S_000001c4d8955ce0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d89572c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aec9d0 .functor NOT 1, L_000001c4d8ac5470, C4<0>, C4<0>, C4<0>;
L_000001c4d8aecff0 .functor AND 1, L_000001c4d8aec9d0, L_000001c4d8ac5510, C4<1>, C4<1>;
L_000001c4d8aeca40 .functor NOT 1, L_000001c4d8ac5470, C4<0>, C4<0>, C4<0>;
L_000001c4d8aecc70 .functor AND 1, L_000001c4d8aeca40, L_000001c4d8ac5ab0, C4<1>, C4<1>;
L_000001c4d8aed4c0 .functor OR 1, L_000001c4d8aecff0, L_000001c4d8aecc70, C4<0>, C4<0>;
L_000001c4d8aecdc0 .functor AND 1, L_000001c4d8ac5510, L_000001c4d8ac5ab0, C4<1>, C4<1>;
L_000001c4d8aed060 .functor OR 1, L_000001c4d8aed4c0, L_000001c4d8aecdc0, C4<0>, C4<0>;
L_000001c4d8aed1b0 .functor XOR 1, L_000001c4d8ac5470, L_000001c4d8ac5510, C4<0>, C4<0>;
L_000001c4d8aed840 .functor XOR 1, L_000001c4d8aed1b0, L_000001c4d8ac5ab0, C4<0>, C4<0>;
v000001c4d89862f0_0 .net "Debe", 0 0, L_000001c4d8aed060;  1 drivers
v000001c4d89849f0_0 .net "Din", 0 0, L_000001c4d8ac5ab0;  1 drivers
v000001c4d8986110_0 .net "Dout", 0 0, L_000001c4d8aed840;  1 drivers
v000001c4d89843b0_0 .net "Ri", 0 0, L_000001c4d8ac5510;  1 drivers
v000001c4d8984450_0 .net "Si", 0 0, L_000001c4d8ac5470;  1 drivers
v000001c4d8986890_0 .net *"_ivl_0", 0 0, L_000001c4d8aec9d0;  1 drivers
v000001c4d8985c10_0 .net *"_ivl_10", 0 0, L_000001c4d8aecdc0;  1 drivers
v000001c4d8984770_0 .net *"_ivl_14", 0 0, L_000001c4d8aed1b0;  1 drivers
v000001c4d89850d0_0 .net *"_ivl_2", 0 0, L_000001c4d8aecff0;  1 drivers
v000001c4d8984310_0 .net *"_ivl_4", 0 0, L_000001c4d8aeca40;  1 drivers
v000001c4d8984b30_0 .net *"_ivl_6", 0 0, L_000001c4d8aecc70;  1 drivers
v000001c4d8984c70_0 .net *"_ivl_8", 0 0, L_000001c4d8aed4c0;  1 drivers
S_000001c4d8955380 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bd410 .param/l "i" 0 5 28, +C4<0100>;
S_000001c4d8956640 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8955380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aed5a0 .functor NOT 1, L_000001c4d8ac6910, C4<0>, C4<0>, C4<0>;
L_000001c4d8aed290 .functor AND 1, L_000001c4d8aed5a0, L_000001c4d8ac5b50, C4<1>, C4<1>;
L_000001c4d8aed300 .functor NOT 1, L_000001c4d8ac6910, C4<0>, C4<0>, C4<0>;
L_000001c4d8aed3e0 .functor AND 1, L_000001c4d8aed300, L_000001c4d8ac5bf0, C4<1>, C4<1>;
L_000001c4d8aed530 .functor OR 1, L_000001c4d8aed290, L_000001c4d8aed3e0, C4<0>, C4<0>;
L_000001c4d8aedd10 .functor AND 1, L_000001c4d8ac5b50, L_000001c4d8ac5bf0, C4<1>, C4<1>;
L_000001c4d8aedd80 .functor OR 1, L_000001c4d8aed530, L_000001c4d8aedd10, C4<0>, C4<0>;
L_000001c4d8aefad0 .functor XOR 1, L_000001c4d8ac6910, L_000001c4d8ac5b50, C4<0>, C4<0>;
L_000001c4d8aef3d0 .functor XOR 1, L_000001c4d8aefad0, L_000001c4d8ac5bf0, C4<0>, C4<0>;
v000001c4d8985fd0_0 .net "Debe", 0 0, L_000001c4d8aedd80;  1 drivers
v000001c4d89861b0_0 .net "Din", 0 0, L_000001c4d8ac5bf0;  1 drivers
v000001c4d8985cb0_0 .net "Dout", 0 0, L_000001c4d8aef3d0;  1 drivers
v000001c4d8986250_0 .net "Ri", 0 0, L_000001c4d8ac5b50;  1 drivers
v000001c4d8986390_0 .net "Si", 0 0, L_000001c4d8ac6910;  1 drivers
v000001c4d8984bd0_0 .net *"_ivl_0", 0 0, L_000001c4d8aed5a0;  1 drivers
v000001c4d8986430_0 .net *"_ivl_10", 0 0, L_000001c4d8aedd10;  1 drivers
v000001c4d89866b0_0 .net *"_ivl_14", 0 0, L_000001c4d8aefad0;  1 drivers
v000001c4d89864d0_0 .net *"_ivl_2", 0 0, L_000001c4d8aed290;  1 drivers
v000001c4d8986070_0 .net *"_ivl_4", 0 0, L_000001c4d8aed300;  1 drivers
v000001c4d8984f90_0 .net *"_ivl_6", 0 0, L_000001c4d8aed3e0;  1 drivers
v000001c4d8985990_0 .net *"_ivl_8", 0 0, L_000001c4d8aed530;  1 drivers
S_000001c4d89556a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bdc10 .param/l "i" 0 5 28, +C4<0101>;
S_000001c4d8957a90 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d89556a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aee410 .functor NOT 1, L_000001c4d8ac6cd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aee100 .functor AND 1, L_000001c4d8aee410, L_000001c4d8ac5c90, C4<1>, C4<1>;
L_000001c4d8aeeaa0 .functor NOT 1, L_000001c4d8ac6cd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aedf40 .functor AND 1, L_000001c4d8aeeaa0, L_000001c4d8ac5d30, C4<1>, C4<1>;
L_000001c4d8aef910 .functor OR 1, L_000001c4d8aee100, L_000001c4d8aedf40, C4<0>, C4<0>;
L_000001c4d8aef980 .functor AND 1, L_000001c4d8ac5c90, L_000001c4d8ac5d30, C4<1>, C4<1>;
L_000001c4d8aeeb10 .functor OR 1, L_000001c4d8aef910, L_000001c4d8aef980, C4<0>, C4<0>;
L_000001c4d8aef750 .functor XOR 1, L_000001c4d8ac6cd0, L_000001c4d8ac5c90, C4<0>, C4<0>;
L_000001c4d8aee090 .functor XOR 1, L_000001c4d8aef750, L_000001c4d8ac5d30, C4<0>, C4<0>;
v000001c4d8986570_0 .net "Debe", 0 0, L_000001c4d8aeeb10;  1 drivers
v000001c4d8985f30_0 .net "Din", 0 0, L_000001c4d8ac5d30;  1 drivers
v000001c4d8986750_0 .net "Dout", 0 0, L_000001c4d8aee090;  1 drivers
v000001c4d8984db0_0 .net "Ri", 0 0, L_000001c4d8ac5c90;  1 drivers
v000001c4d8985170_0 .net "Si", 0 0, L_000001c4d8ac6cd0;  1 drivers
v000001c4d8985210_0 .net *"_ivl_0", 0 0, L_000001c4d8aee410;  1 drivers
v000001c4d8986610_0 .net *"_ivl_10", 0 0, L_000001c4d8aef980;  1 drivers
v000001c4d8985530_0 .net *"_ivl_14", 0 0, L_000001c4d8aef750;  1 drivers
v000001c4d8985710_0 .net *"_ivl_2", 0 0, L_000001c4d8aee100;  1 drivers
v000001c4d8985a30_0 .net *"_ivl_4", 0 0, L_000001c4d8aeeaa0;  1 drivers
v000001c4d89867f0_0 .net *"_ivl_6", 0 0, L_000001c4d8aedf40;  1 drivers
v000001c4d8984130_0 .net *"_ivl_8", 0 0, L_000001c4d8aef910;  1 drivers
S_000001c4d8955830 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bdc90 .param/l "i" 0 5 28, +C4<0110>;
S_000001c4d8954250 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8955830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aeef00 .functor NOT 1, L_000001c4d8ac5dd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aee5d0 .functor AND 1, L_000001c4d8aeef00, L_000001c4d8ac6050, C4<1>, C4<1>;
L_000001c4d8aef2f0 .functor NOT 1, L_000001c4d8ac5dd0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aee170 .functor AND 1, L_000001c4d8aef2f0, L_000001c4d8ac5e70, C4<1>, C4<1>;
L_000001c4d8aee950 .functor OR 1, L_000001c4d8aee5d0, L_000001c4d8aee170, C4<0>, C4<0>;
L_000001c4d8aef520 .functor AND 1, L_000001c4d8ac6050, L_000001c4d8ac5e70, C4<1>, C4<1>;
L_000001c4d8aef6e0 .functor OR 1, L_000001c4d8aee950, L_000001c4d8aef520, C4<0>, C4<0>;
L_000001c4d8aeef70 .functor XOR 1, L_000001c4d8ac5dd0, L_000001c4d8ac6050, C4<0>, C4<0>;
L_000001c4d8aef670 .functor XOR 1, L_000001c4d8aeef70, L_000001c4d8ac5e70, C4<0>, C4<0>;
v000001c4d89852b0_0 .net "Debe", 0 0, L_000001c4d8aef6e0;  1 drivers
v000001c4d8985ad0_0 .net "Din", 0 0, L_000001c4d8ac5e70;  1 drivers
v000001c4d8985d50_0 .net "Dout", 0 0, L_000001c4d8aef670;  1 drivers
v000001c4d8984810_0 .net "Ri", 0 0, L_000001c4d8ac6050;  1 drivers
v000001c4d89841d0_0 .net "Si", 0 0, L_000001c4d8ac5dd0;  1 drivers
v000001c4d89848b0_0 .net *"_ivl_0", 0 0, L_000001c4d8aeef00;  1 drivers
v000001c4d8984270_0 .net *"_ivl_10", 0 0, L_000001c4d8aef520;  1 drivers
v000001c4d8984950_0 .net *"_ivl_14", 0 0, L_000001c4d8aeef70;  1 drivers
v000001c4d89844f0_0 .net *"_ivl_2", 0 0, L_000001c4d8aee5d0;  1 drivers
v000001c4d8984590_0 .net *"_ivl_4", 0 0, L_000001c4d8aef2f0;  1 drivers
v000001c4d8985670_0 .net *"_ivl_6", 0 0, L_000001c4d8aee170;  1 drivers
v000001c4d8985df0_0 .net *"_ivl_8", 0 0, L_000001c4d8aee950;  1 drivers
S_000001c4d8957db0 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c4d8957770;
 .timescale -9 -12;
P_000001c4d87bdcd0 .param/l "i" 0 5 28, +C4<0111>;
S_000001c4d89559c0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8957db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aee870 .functor NOT 1, L_000001c4d8ac6410, C4<0>, C4<0>, C4<0>;
L_000001c4d8aef130 .functor AND 1, L_000001c4d8aee870, L_000001c4d8ac60f0, C4<1>, C4<1>;
L_000001c4d8aeeb80 .functor NOT 1, L_000001c4d8ac6410, C4<0>, C4<0>, C4<0>;
L_000001c4d8aee640 .functor AND 1, L_000001c4d8aeeb80, L_000001c4d8ac6190, C4<1>, C4<1>;
L_000001c4d8aee480 .functor OR 1, L_000001c4d8aef130, L_000001c4d8aee640, C4<0>, C4<0>;
L_000001c4d8aef0c0 .functor AND 1, L_000001c4d8ac60f0, L_000001c4d8ac6190, C4<1>, C4<1>;
L_000001c4d8aedfb0 .functor OR 1, L_000001c4d8aee480, L_000001c4d8aef0c0, C4<0>, C4<0>;
L_000001c4d8aeebf0 .functor XOR 1, L_000001c4d8ac6410, L_000001c4d8ac60f0, C4<0>, C4<0>;
L_000001c4d8aee4f0 .functor XOR 1, L_000001c4d8aeebf0, L_000001c4d8ac6190, C4<0>, C4<0>;
v000001c4d8984d10_0 .net "Debe", 0 0, L_000001c4d8aedfb0;  1 drivers
v000001c4d8984e50_0 .net "Din", 0 0, L_000001c4d8ac6190;  1 drivers
v000001c4d89853f0_0 .net "Dout", 0 0, L_000001c4d8aee4f0;  1 drivers
v000001c4d89846d0_0 .net "Ri", 0 0, L_000001c4d8ac60f0;  1 drivers
v000001c4d8985e90_0 .net "Si", 0 0, L_000001c4d8ac6410;  1 drivers
v000001c4d8984ef0_0 .net *"_ivl_0", 0 0, L_000001c4d8aee870;  1 drivers
v000001c4d8985350_0 .net *"_ivl_10", 0 0, L_000001c4d8aef0c0;  1 drivers
v000001c4d89857b0_0 .net *"_ivl_14", 0 0, L_000001c4d8aeebf0;  1 drivers
v000001c4d8985490_0 .net *"_ivl_2", 0 0, L_000001c4d8aef130;  1 drivers
v000001c4d8985850_0 .net *"_ivl_4", 0 0, L_000001c4d8aeeb80;  1 drivers
v000001c4d89858f0_0 .net *"_ivl_6", 0 0, L_000001c4d8aee640;  1 drivers
v000001c4d8988370_0 .net *"_ivl_8", 0 0, L_000001c4d8aee480;  1 drivers
S_000001c4d8955e70 .scope module, "sm" "SumMantisa" 5 299, 5 81 0, S_000001c4d8944fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "S";
    .port_info 1 /INPUT 24 "R";
    .port_info 2 /INPUT 1 "guard_S";
    .port_info 3 /INPUT 1 "guard_R";
    .port_info 4 /INPUT 8 "ExpIn";
    .port_info 5 /OUTPUT 8 "ExpOut";
    .port_info 6 /OUTPUT 23 "F";
    .port_info 7 /INPUT 1 "sticky_for_round";
P_000001c4d8947b90 .param/l "BS" 0 5 81, +C4<00000000000000000000000000011111>;
P_000001c4d8947bc8 .param/l "EBS" 0 5 81, +C4<00000000000000000000000000000111>;
P_000001c4d8947c00 .param/l "MBS" 0 5 81, +C4<00000000000000000000000000010110>;
L_000001c4d8ad6050 .functor BUFZ 23, L_000001c4d8ac1690, C4<00000000000000000000000>, C4<00000000000000000000000>, C4<00000000000000000000000>;
L_000001c4d8ad6fa0 .functor BUFZ 8, L_000001c4d8ac0a10, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c4d89744b0_0 .net "A", 24 0, L_000001c4d8abefd0;  1 drivers
v000001c4d8974690_0 .net "B", 24 0, L_000001c4d8abf070;  1 drivers
v000001c4d8975090_0 .net "C", 25 0, L_000001c4d8ac01f0;  1 drivers
v000001c4d8972a70_0 .net "ExpIn", 7 0, L_000001c4d8abc4b0;  alias, 1 drivers
v000001c4d89738d0_0 .net "ExpOut", 7 0, L_000001c4d8ad6fa0;  alias, 1 drivers
v000001c4d8973f10_0 .net "F", 22 0, L_000001c4d8ad6050;  alias, 1 drivers
v000001c4d8972b10_0 .net "R", 23 0, L_000001c4d8abbf10;  alias, 1 drivers
v000001c4d8973a10_0 .net "S", 23 0, L_000001c4d8abd810;  alias, 1 drivers
L_000001c4d8a17420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8974550_0 .net/2u *"_ivl_183", 0 0, L_000001c4d8a17420;  1 drivers
v000001c4d8973b50_0 .net *"_ivl_188", 22 0, L_000001c4d8abff70;  1 drivers
v000001c4d8974e10_0 .net *"_ivl_190", 0 0, L_000001c4d8abea30;  1 drivers
v000001c4d8972cf0_0 .net *"_ivl_192", 0 0, L_000001c4d8abe3f0;  1 drivers
L_000001c4d8a17468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c4d8972930_0 .net/2u *"_ivl_193", 1 0, L_000001c4d8a17468;  1 drivers
v000001c4d89729d0_0 .net *"_ivl_195", 27 0, L_000001c4d8ac0010;  1 drivers
v000001c4d89736f0_0 .net *"_ivl_197", 30 0, L_000001c4d8abe490;  1 drivers
L_000001c4d8a174b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4d8972ed0_0 .net *"_ivl_200", 2 0, L_000001c4d8a174b0;  1 drivers
v000001c4d8972bb0_0 .net *"_ivl_202", 22 0, L_000001c4d8abe530;  1 drivers
v000001c4d8973bf0_0 .net *"_ivl_204", 0 0, L_000001c4d8abf110;  1 drivers
L_000001c4d8a174f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4d89745f0_0 .net/2u *"_ivl_205", 2 0, L_000001c4d8a174f8;  1 drivers
v000001c4d8972d90_0 .net *"_ivl_207", 27 0, L_000001c4d8ac00b0;  1 drivers
v000001c4d8974870_0 .net *"_ivl_209", 30 0, L_000001c4d8abead0;  1 drivers
L_000001c4d8a17540 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001c4d8973fb0_0 .net *"_ivl_212", 2 0, L_000001c4d8a17540;  1 drivers
L_000001c4d8a17588 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c4d8974f50_0 .net/2u *"_ivl_215", 7 0, L_000001c4d8a17588;  1 drivers
v000001c4d89740f0_0 .net *"_ivl_217", 7 0, L_000001c4d8abf1b0;  1 drivers
v000001c4d8974730_0 .net "carry", 0 0, L_000001c4d8abf6b0;  1 drivers
v000001c4d8974050_0 .net "exp_for_round", 7 0, L_000001c4d8abe8f0;  1 drivers
v000001c4d8974af0_0 .net "exp_rounded", 7 0, L_000001c4d8ac0a10;  1 drivers
v000001c4d8974cd0_0 .net "frac_rounded", 22 0, L_000001c4d8ac1690;  1 drivers
v000001c4d8974190_0 .net "guard_R", 0 0, L_000001c4d8abc410;  alias, 1 drivers
v000001c4d8974910_0 .net "guard_S", 0 0, L_000001c4d8abd8b0;  alias, 1 drivers
v000001c4d89730b0_0 .net "ms_for_round", 30 0, L_000001c4d8abdc70;  1 drivers
v000001c4d8974d70_0 .net "sticky_for_round", 0 0, L_000001c4d8ad1350;  alias, 1 drivers
v000001c4d89749b0_0 .net "sum_bits", 24 0, L_000001c4d8abe350;  1 drivers
L_000001c4d8abcff0 .part L_000001c4d8abefd0, 0, 1;
L_000001c4d8abd9f0 .part L_000001c4d8abf070, 0, 1;
L_000001c4d8abc050 .part L_000001c4d8ac01f0, 0, 1;
L_000001c4d8abc910 .part L_000001c4d8abefd0, 1, 1;
L_000001c4d8abc9b0 .part L_000001c4d8abf070, 1, 1;
L_000001c4d8abc0f0 .part L_000001c4d8ac01f0, 1, 1;
L_000001c4d8abd4f0 .part L_000001c4d8abefd0, 2, 1;
L_000001c4d8abccd0 .part L_000001c4d8abf070, 2, 1;
L_000001c4d8abb650 .part L_000001c4d8ac01f0, 2, 1;
L_000001c4d8abb830 .part L_000001c4d8abefd0, 3, 1;
L_000001c4d8abd590 .part L_000001c4d8abf070, 3, 1;
L_000001c4d8abbb50 .part L_000001c4d8ac01f0, 3, 1;
L_000001c4d8abbbf0 .part L_000001c4d8abefd0, 4, 1;
L_000001c4d8abc370 .part L_000001c4d8abf070, 4, 1;
L_000001c4d8abd770 .part L_000001c4d8ac01f0, 4, 1;
L_000001c4d8abc190 .part L_000001c4d8abefd0, 5, 1;
L_000001c4d8abcc30 .part L_000001c4d8abf070, 5, 1;
L_000001c4d8abbc90 .part L_000001c4d8ac01f0, 5, 1;
L_000001c4d8abb5b0 .part L_000001c4d8abefd0, 6, 1;
L_000001c4d8abcd70 .part L_000001c4d8abf070, 6, 1;
L_000001c4d8abbd30 .part L_000001c4d8ac01f0, 6, 1;
L_000001c4d8abd130 .part L_000001c4d8abefd0, 7, 1;
L_000001c4d8abce10 .part L_000001c4d8abf070, 7, 1;
L_000001c4d8abd310 .part L_000001c4d8ac01f0, 7, 1;
L_000001c4d8abd3b0 .part L_000001c4d8abefd0, 8, 1;
L_000001c4d8abd450 .part L_000001c4d8abf070, 8, 1;
L_000001c4d8abda90 .part L_000001c4d8ac01f0, 8, 1;
L_000001c4d8abdb30 .part L_000001c4d8abefd0, 9, 1;
L_000001c4d8abdbd0 .part L_000001c4d8abf070, 9, 1;
L_000001c4d8abc230 .part L_000001c4d8ac01f0, 9, 1;
L_000001c4d8abc2d0 .part L_000001c4d8abefd0, 10, 1;
L_000001c4d8abb470 .part L_000001c4d8abf070, 10, 1;
L_000001c4d8abb510 .part L_000001c4d8ac01f0, 10, 1;
L_000001c4d8abec10 .part L_000001c4d8abefd0, 11, 1;
L_000001c4d8abdd10 .part L_000001c4d8abf070, 11, 1;
L_000001c4d8abeb70 .part L_000001c4d8ac01f0, 11, 1;
L_000001c4d8abddb0 .part L_000001c4d8abefd0, 12, 1;
L_000001c4d8abf2f0 .part L_000001c4d8abf070, 12, 1;
L_000001c4d8abe170 .part L_000001c4d8ac01f0, 12, 1;
L_000001c4d8ac03d0 .part L_000001c4d8abefd0, 13, 1;
L_000001c4d8abed50 .part L_000001c4d8abf070, 13, 1;
L_000001c4d8abe210 .part L_000001c4d8ac01f0, 13, 1;
L_000001c4d8abdf90 .part L_000001c4d8abefd0, 14, 1;
L_000001c4d8abedf0 .part L_000001c4d8abf070, 14, 1;
L_000001c4d8abe710 .part L_000001c4d8ac01f0, 14, 1;
L_000001c4d8abecb0 .part L_000001c4d8abefd0, 15, 1;
L_000001c4d8abe5d0 .part L_000001c4d8abf070, 15, 1;
L_000001c4d8ac0290 .part L_000001c4d8ac01f0, 15, 1;
L_000001c4d8abe2b0 .part L_000001c4d8abefd0, 16, 1;
L_000001c4d8abfa70 .part L_000001c4d8abf070, 16, 1;
L_000001c4d8abf9d0 .part L_000001c4d8ac01f0, 16, 1;
L_000001c4d8abfe30 .part L_000001c4d8abefd0, 17, 1;
L_000001c4d8ac0330 .part L_000001c4d8abf070, 17, 1;
L_000001c4d8abf250 .part L_000001c4d8ac01f0, 17, 1;
L_000001c4d8abe670 .part L_000001c4d8abefd0, 18, 1;
L_000001c4d8ac0150 .part L_000001c4d8abf070, 18, 1;
L_000001c4d8abf610 .part L_000001c4d8ac01f0, 18, 1;
L_000001c4d8abee90 .part L_000001c4d8abefd0, 19, 1;
L_000001c4d8abf430 .part L_000001c4d8abf070, 19, 1;
L_000001c4d8abdef0 .part L_000001c4d8ac01f0, 19, 1;
L_000001c4d8abf570 .part L_000001c4d8abefd0, 20, 1;
L_000001c4d8abfd90 .part L_000001c4d8abf070, 20, 1;
L_000001c4d8abe7b0 .part L_000001c4d8ac01f0, 20, 1;
L_000001c4d8abf890 .part L_000001c4d8abefd0, 21, 1;
L_000001c4d8abef30 .part L_000001c4d8abf070, 21, 1;
L_000001c4d8abe0d0 .part L_000001c4d8ac01f0, 21, 1;
L_000001c4d8abe850 .part L_000001c4d8abefd0, 22, 1;
L_000001c4d8abe030 .part L_000001c4d8abf070, 22, 1;
L_000001c4d8abfb10 .part L_000001c4d8ac01f0, 22, 1;
L_000001c4d8abfed0 .part L_000001c4d8abefd0, 23, 1;
L_000001c4d8abfcf0 .part L_000001c4d8abf070, 23, 1;
L_000001c4d8abde50 .part L_000001c4d8ac01f0, 23, 1;
L_000001c4d8abf930 .part L_000001c4d8abefd0, 24, 1;
L_000001c4d8abfbb0 .part L_000001c4d8abf070, 24, 1;
L_000001c4d8abfc50 .part L_000001c4d8ac01f0, 24, 1;
LS_000001c4d8abe350_0_0 .concat8 [ 1 1 1 1], L_000001c4d8ad3e30, L_000001c4d8ad3ff0, L_000001c4d8ad2690, L_000001c4d8ad3f10;
LS_000001c4d8abe350_0_4 .concat8 [ 1 1 1 1], L_000001c4d8ad3730, L_000001c4d8ad2540, L_000001c4d8ad24d0, L_000001c4d8ad3260;
LS_000001c4d8abe350_0_8 .concat8 [ 1 1 1 1], L_000001c4d8ad3650, L_000001c4d8ad5640, L_000001c4d8ad51e0, L_000001c4d8ad45a0;
LS_000001c4d8abe350_0_12 .concat8 [ 1 1 1 1], L_000001c4d8ad5480, L_000001c4d8ad4bc0, L_000001c4d8ad4840, L_000001c4d8ad40d0;
LS_000001c4d8abe350_0_16 .concat8 [ 1 1 1 1], L_000001c4d8ad41b0, L_000001c4d8ad5100, L_000001c4d8ad6670, L_000001c4d8ad75c0;
LS_000001c4d8abe350_0_20 .concat8 [ 1 1 1 1], L_000001c4d8ad6e50, L_000001c4d8ad69f0, L_000001c4d8ad7710, L_000001c4d8ad6c20;
LS_000001c4d8abe350_0_24 .concat8 [ 1 0 0 0], L_000001c4d8ad6f30;
LS_000001c4d8abe350_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8abe350_0_0, LS_000001c4d8abe350_0_4, LS_000001c4d8abe350_0_8, LS_000001c4d8abe350_0_12;
LS_000001c4d8abe350_1_4 .concat8 [ 4 4 1 0], LS_000001c4d8abe350_0_16, LS_000001c4d8abe350_0_20, LS_000001c4d8abe350_0_24;
L_000001c4d8abe350 .concat8 [ 16 9 0 0], LS_000001c4d8abe350_1_0, LS_000001c4d8abe350_1_4;
L_000001c4d8abefd0 .concat [ 1 24 0 0], L_000001c4d8abd8b0, L_000001c4d8abd810;
L_000001c4d8abf070 .concat [ 1 24 0 0], L_000001c4d8abc410, L_000001c4d8abbf10;
LS_000001c4d8ac01f0_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a17420, L_000001c4d8ad2930, L_000001c4d8ad32d0, L_000001c4d8ad25b0;
LS_000001c4d8ac01f0_0_4 .concat8 [ 1 1 1 1], L_000001c4d8ad2ee0, L_000001c4d8ad2700, L_000001c4d8ad3030, L_000001c4d8ad3d50;
LS_000001c4d8ac01f0_0_8 .concat8 [ 1 1 1 1], L_000001c4d8ad2af0, L_000001c4d8ad3570, L_000001c4d8ad4fb0, L_000001c4d8ad5950;
LS_000001c4d8ac01f0_0_12 .concat8 [ 1 1 1 1], L_000001c4d8ad5bf0, L_000001c4d8ad43e0, L_000001c4d8ad5720, L_000001c4d8ad56b0;
LS_000001c4d8ac01f0_0_16 .concat8 [ 1 1 1 1], L_000001c4d8ad53a0, L_000001c4d8ad4610, L_000001c4d8ad4220, L_000001c4d8ad67c0;
LS_000001c4d8ac01f0_0_20 .concat8 [ 1 1 1 1], L_000001c4d8ad7550, L_000001c4d8ad6980, L_000001c4d8ad6ad0, L_000001c4d8ad6b40;
LS_000001c4d8ac01f0_0_24 .concat8 [ 1 1 0 0], L_000001c4d8ad7080, L_000001c4d8ad7240;
LS_000001c4d8ac01f0_1_0 .concat8 [ 4 4 4 4], LS_000001c4d8ac01f0_0_0, LS_000001c4d8ac01f0_0_4, LS_000001c4d8ac01f0_0_8, LS_000001c4d8ac01f0_0_12;
LS_000001c4d8ac01f0_1_4 .concat8 [ 4 4 2 0], LS_000001c4d8ac01f0_0_16, LS_000001c4d8ac01f0_0_20, LS_000001c4d8ac01f0_0_24;
L_000001c4d8ac01f0 .concat8 [ 16 10 0 0], LS_000001c4d8ac01f0_1_0, LS_000001c4d8ac01f0_1_4;
L_000001c4d8abf6b0 .part L_000001c4d8ac01f0, 25, 1;
L_000001c4d8abff70 .part L_000001c4d8abe350, 2, 23;
L_000001c4d8abea30 .part L_000001c4d8abe350, 1, 1;
L_000001c4d8abe3f0 .part L_000001c4d8abe350, 0, 1;
LS_000001c4d8ac0010_0_0 .concat [ 1 2 1 1], L_000001c4d8ad1350, L_000001c4d8a17468, L_000001c4d8abe3f0, L_000001c4d8abea30;
LS_000001c4d8ac0010_0_4 .concat [ 23 0 0 0], L_000001c4d8abff70;
L_000001c4d8ac0010 .concat [ 5 23 0 0], LS_000001c4d8ac0010_0_0, LS_000001c4d8ac0010_0_4;
L_000001c4d8abe490 .concat [ 28 3 0 0], L_000001c4d8ac0010, L_000001c4d8a174b0;
L_000001c4d8abe530 .part L_000001c4d8abe350, 1, 23;
L_000001c4d8abf110 .part L_000001c4d8abe350, 0, 1;
L_000001c4d8ac00b0 .concat [ 1 3 1 23], L_000001c4d8ad1350, L_000001c4d8a174f8, L_000001c4d8abf110, L_000001c4d8abe530;
L_000001c4d8abead0 .concat [ 28 3 0 0], L_000001c4d8ac00b0, L_000001c4d8a17540;
L_000001c4d8abdc70 .functor MUXZ 31, L_000001c4d8abead0, L_000001c4d8abe490, L_000001c4d8abf6b0, C4<>;
L_000001c4d8abf1b0 .arith/sum 8, L_000001c4d8abc4b0, L_000001c4d8a17588;
L_000001c4d8abe8f0 .functor MUXZ 8, L_000001c4d8abc4b0, L_000001c4d8abf1b0, L_000001c4d8abf6b0, C4<>;
L_000001c4d8ac21d0 .part L_000001c4d8abdc70, 0, 28;
S_000001c4d8956000 .scope generate, "genblk1[0]" "genblk1[0]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87b9ed0 .param/l "i" 0 5 102, +C4<00>;
S_000001c4d89567d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8956000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad2e00 .functor AND 1, L_000001c4d8abcff0, L_000001c4d8abd9f0, C4<1>, C4<1>;
L_000001c4d8ad2e70 .functor AND 1, L_000001c4d8abd9f0, L_000001c4d8abc050, C4<1>, C4<1>;
L_000001c4d8ad2b60 .functor OR 1, L_000001c4d8ad2e00, L_000001c4d8ad2e70, C4<0>, C4<0>;
L_000001c4d8ad3c00 .functor AND 1, L_000001c4d8abcff0, L_000001c4d8abc050, C4<1>, C4<1>;
L_000001c4d8ad2930 .functor OR 1, L_000001c4d8ad2b60, L_000001c4d8ad3c00, C4<0>, C4<0>;
L_000001c4d8ad38f0 .functor XOR 1, L_000001c4d8abcff0, L_000001c4d8abd9f0, C4<0>, C4<0>;
L_000001c4d8ad3e30 .functor XOR 1, L_000001c4d8ad38f0, L_000001c4d8abc050, C4<0>, C4<0>;
v000001c4d8986bb0_0 .net "Debe", 0 0, L_000001c4d8ad2930;  1 drivers
v000001c4d8988b90_0 .net "Din", 0 0, L_000001c4d8abc050;  1 drivers
v000001c4d8988c30_0 .net "Dout", 0 0, L_000001c4d8ad3e30;  1 drivers
v000001c4d89871f0_0 .net "Ri", 0 0, L_000001c4d8abd9f0;  1 drivers
v000001c4d8986c50_0 .net "Si", 0 0, L_000001c4d8abcff0;  1 drivers
v000001c4d8986cf0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad2e00;  1 drivers
v000001c4d8986d90_0 .net *"_ivl_10", 0 0, L_000001c4d8ad38f0;  1 drivers
v000001c4d8986ed0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad2e70;  1 drivers
v000001c4d8987010_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2b60;  1 drivers
v000001c4d8987150_0 .net *"_ivl_6", 0 0, L_000001c4d8ad3c00;  1 drivers
S_000001c4d8956960 .scope generate, "genblk1[1]" "genblk1[1]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87be050 .param/l "i" 0 5 102, +C4<01>;
S_000001c4d8956c80 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8956960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad29a0 .functor AND 1, L_000001c4d8abc910, L_000001c4d8abc9b0, C4<1>, C4<1>;
L_000001c4d8ad2770 .functor AND 1, L_000001c4d8abc9b0, L_000001c4d8abc0f0, C4<1>, C4<1>;
L_000001c4d8ad2c40 .functor OR 1, L_000001c4d8ad29a0, L_000001c4d8ad2770, C4<0>, C4<0>;
L_000001c4d8ad3880 .functor AND 1, L_000001c4d8abc910, L_000001c4d8abc0f0, C4<1>, C4<1>;
L_000001c4d8ad32d0 .functor OR 1, L_000001c4d8ad2c40, L_000001c4d8ad3880, C4<0>, C4<0>;
L_000001c4d8ad3960 .functor XOR 1, L_000001c4d8abc910, L_000001c4d8abc9b0, C4<0>, C4<0>;
L_000001c4d8ad3ff0 .functor XOR 1, L_000001c4d8ad3960, L_000001c4d8abc0f0, C4<0>, C4<0>;
v000001c4d8987330_0 .net "Debe", 0 0, L_000001c4d8ad32d0;  1 drivers
v000001c4d89876f0_0 .net "Din", 0 0, L_000001c4d8abc0f0;  1 drivers
v000001c4d8987790_0 .net "Dout", 0 0, L_000001c4d8ad3ff0;  1 drivers
v000001c4d898a350_0 .net "Ri", 0 0, L_000001c4d8abc9b0;  1 drivers
v000001c4d898b110_0 .net "Si", 0 0, L_000001c4d8abc910;  1 drivers
v000001c4d898a710_0 .net *"_ivl_0", 0 0, L_000001c4d8ad29a0;  1 drivers
v000001c4d898ac10_0 .net *"_ivl_10", 0 0, L_000001c4d8ad3960;  1 drivers
v000001c4d898ab70_0 .net *"_ivl_2", 0 0, L_000001c4d8ad2770;  1 drivers
v000001c4d898a670_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2c40;  1 drivers
v000001c4d8989a90_0 .net *"_ivl_6", 0 0, L_000001c4d8ad3880;  1 drivers
S_000001c4d8956e10 .scope generate, "genblk1[2]" "genblk1[2]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87bdd90 .param/l "i" 0 5 102, +C4<010>;
S_000001c4d8956fa0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8956e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad39d0 .functor AND 1, L_000001c4d8abd4f0, L_000001c4d8abccd0, C4<1>, C4<1>;
L_000001c4d8ad2620 .functor AND 1, L_000001c4d8abccd0, L_000001c4d8abb650, C4<1>, C4<1>;
L_000001c4d8ad2fc0 .functor OR 1, L_000001c4d8ad39d0, L_000001c4d8ad2620, C4<0>, C4<0>;
L_000001c4d8ad2d20 .functor AND 1, L_000001c4d8abd4f0, L_000001c4d8abb650, C4<1>, C4<1>;
L_000001c4d8ad25b0 .functor OR 1, L_000001c4d8ad2fc0, L_000001c4d8ad2d20, C4<0>, C4<0>;
L_000001c4d8ad2cb0 .functor XOR 1, L_000001c4d8abd4f0, L_000001c4d8abccd0, C4<0>, C4<0>;
L_000001c4d8ad2690 .functor XOR 1, L_000001c4d8ad2cb0, L_000001c4d8abb650, C4<0>, C4<0>;
v000001c4d8989db0_0 .net "Debe", 0 0, L_000001c4d8ad25b0;  1 drivers
v000001c4d898a030_0 .net "Din", 0 0, L_000001c4d8abb650;  1 drivers
v000001c4d898b6b0_0 .net "Dout", 0 0, L_000001c4d8ad2690;  1 drivers
v000001c4d898a490_0 .net "Ri", 0 0, L_000001c4d8abccd0;  1 drivers
v000001c4d898b750_0 .net "Si", 0 0, L_000001c4d8abd4f0;  1 drivers
v000001c4d8989c70_0 .net *"_ivl_0", 0 0, L_000001c4d8ad39d0;  1 drivers
v000001c4d898b1b0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad2cb0;  1 drivers
v000001c4d898aa30_0 .net *"_ivl_2", 0 0, L_000001c4d8ad2620;  1 drivers
v000001c4d898afd0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2fc0;  1 drivers
v000001c4d898ae90_0 .net *"_ivl_6", 0 0, L_000001c4d8ad2d20;  1 drivers
S_000001c4d8957450 .scope generate, "genblk1[3]" "genblk1[3]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87bddd0 .param/l "i" 0 5 102, +C4<011>;
S_000001c4d8957c20 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8957450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad3a40 .functor AND 1, L_000001c4d8abb830, L_000001c4d8abd590, C4<1>, C4<1>;
L_000001c4d8ad3b90 .functor AND 1, L_000001c4d8abd590, L_000001c4d8abbb50, C4<1>, C4<1>;
L_000001c4d8ad3420 .functor OR 1, L_000001c4d8ad3a40, L_000001c4d8ad3b90, C4<0>, C4<0>;
L_000001c4d8ad3ea0 .functor AND 1, L_000001c4d8abb830, L_000001c4d8abbb50, C4<1>, C4<1>;
L_000001c4d8ad2ee0 .functor OR 1, L_000001c4d8ad3420, L_000001c4d8ad3ea0, C4<0>, C4<0>;
L_000001c4d8ad3b20 .functor XOR 1, L_000001c4d8abb830, L_000001c4d8abd590, C4<0>, C4<0>;
L_000001c4d8ad3f10 .functor XOR 1, L_000001c4d8ad3b20, L_000001c4d8abbb50, C4<0>, C4<0>;
v000001c4d898acb0_0 .net "Debe", 0 0, L_000001c4d8ad2ee0;  1 drivers
v000001c4d898b250_0 .net "Din", 0 0, L_000001c4d8abbb50;  1 drivers
v000001c4d898a0d0_0 .net "Dout", 0 0, L_000001c4d8ad3f10;  1 drivers
v000001c4d898b2f0_0 .net "Ri", 0 0, L_000001c4d8abd590;  1 drivers
v000001c4d8989630_0 .net "Si", 0 0, L_000001c4d8abb830;  1 drivers
v000001c4d898ad50_0 .net *"_ivl_0", 0 0, L_000001c4d8ad3a40;  1 drivers
v000001c4d8989270_0 .net *"_ivl_10", 0 0, L_000001c4d8ad3b20;  1 drivers
v000001c4d898b390_0 .net *"_ivl_2", 0 0, L_000001c4d8ad3b90;  1 drivers
v000001c4d898a7b0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad3420;  1 drivers
v000001c4d898adf0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad3ea0;  1 drivers
S_000001c4d89540c0 .scope generate, "genblk1[4]" "genblk1[4]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87be910 .param/l "i" 0 5 102, +C4<0100>;
S_000001c4d89575e0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d89540c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad3f80 .functor AND 1, L_000001c4d8abbbf0, L_000001c4d8abc370, C4<1>, C4<1>;
L_000001c4d8ad28c0 .functor AND 1, L_000001c4d8abc370, L_000001c4d8abd770, C4<1>, C4<1>;
L_000001c4d8ad2f50 .functor OR 1, L_000001c4d8ad3f80, L_000001c4d8ad28c0, C4<0>, C4<0>;
L_000001c4d8ad3180 .functor AND 1, L_000001c4d8abbbf0, L_000001c4d8abd770, C4<1>, C4<1>;
L_000001c4d8ad2700 .functor OR 1, L_000001c4d8ad2f50, L_000001c4d8ad3180, C4<0>, C4<0>;
L_000001c4d8ad36c0 .functor XOR 1, L_000001c4d8abbbf0, L_000001c4d8abc370, C4<0>, C4<0>;
L_000001c4d8ad3730 .functor XOR 1, L_000001c4d8ad36c0, L_000001c4d8abd770, C4<0>, C4<0>;
v000001c4d898a170_0 .net "Debe", 0 0, L_000001c4d8ad2700;  1 drivers
v000001c4d89896d0_0 .net "Din", 0 0, L_000001c4d8abd770;  1 drivers
v000001c4d8989310_0 .net "Dout", 0 0, L_000001c4d8ad3730;  1 drivers
v000001c4d898b430_0 .net "Ri", 0 0, L_000001c4d8abc370;  1 drivers
v000001c4d8989bd0_0 .net "Si", 0 0, L_000001c4d8abbbf0;  1 drivers
v000001c4d89893b0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad3f80;  1 drivers
v000001c4d8989f90_0 .net *"_ivl_10", 0 0, L_000001c4d8ad36c0;  1 drivers
v000001c4d898a850_0 .net *"_ivl_2", 0 0, L_000001c4d8ad28c0;  1 drivers
v000001c4d8989e50_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2f50;  1 drivers
v000001c4d898a8f0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad3180;  1 drivers
S_000001c4d89543e0 .scope generate, "genblk1[5]" "genblk1[5]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87be250 .param/l "i" 0 5 102, +C4<0101>;
S_000001c4d8954570 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d89543e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad37a0 .functor AND 1, L_000001c4d8abc190, L_000001c4d8abcc30, C4<1>, C4<1>;
L_000001c4d8ad2a10 .functor AND 1, L_000001c4d8abcc30, L_000001c4d8abbc90, C4<1>, C4<1>;
L_000001c4d8ad2a80 .functor OR 1, L_000001c4d8ad37a0, L_000001c4d8ad2a10, C4<0>, C4<0>;
L_000001c4d8ad27e0 .functor AND 1, L_000001c4d8abc190, L_000001c4d8abbc90, C4<1>, C4<1>;
L_000001c4d8ad3030 .functor OR 1, L_000001c4d8ad2a80, L_000001c4d8ad27e0, C4<0>, C4<0>;
L_000001c4d8ad3ab0 .functor XOR 1, L_000001c4d8abc190, L_000001c4d8abcc30, C4<0>, C4<0>;
L_000001c4d8ad2540 .functor XOR 1, L_000001c4d8ad3ab0, L_000001c4d8abbc90, C4<0>, C4<0>;
v000001c4d898b4d0_0 .net "Debe", 0 0, L_000001c4d8ad3030;  1 drivers
v000001c4d8989450_0 .net "Din", 0 0, L_000001c4d8abbc90;  1 drivers
v000001c4d89894f0_0 .net "Dout", 0 0, L_000001c4d8ad2540;  1 drivers
v000001c4d898b890_0 .net "Ri", 0 0, L_000001c4d8abcc30;  1 drivers
v000001c4d898b570_0 .net "Si", 0 0, L_000001c4d8abc190;  1 drivers
v000001c4d8989590_0 .net *"_ivl_0", 0 0, L_000001c4d8ad37a0;  1 drivers
v000001c4d8989770_0 .net *"_ivl_10", 0 0, L_000001c4d8ad3ab0;  1 drivers
v000001c4d898a210_0 .net *"_ivl_2", 0 0, L_000001c4d8ad2a10;  1 drivers
v000001c4d8989810_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2a80;  1 drivers
v000001c4d898b610_0 .net *"_ivl_6", 0 0, L_000001c4d8ad27e0;  1 drivers
S_000001c4d8954700 .scope generate, "genblk1[6]" "genblk1[6]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87be950 .param/l "i" 0 5 102, +C4<0110>;
S_000001c4d8954890 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8954700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad3c70 .functor AND 1, L_000001c4d8abb5b0, L_000001c4d8abcd70, C4<1>, C4<1>;
L_000001c4d8ad3ce0 .functor AND 1, L_000001c4d8abcd70, L_000001c4d8abbd30, C4<1>, C4<1>;
L_000001c4d8ad2d90 .functor OR 1, L_000001c4d8ad3c70, L_000001c4d8ad3ce0, C4<0>, C4<0>;
L_000001c4d8ad2460 .functor AND 1, L_000001c4d8abb5b0, L_000001c4d8abbd30, C4<1>, C4<1>;
L_000001c4d8ad3d50 .functor OR 1, L_000001c4d8ad2d90, L_000001c4d8ad2460, C4<0>, C4<0>;
L_000001c4d8ad3dc0 .functor XOR 1, L_000001c4d8abb5b0, L_000001c4d8abcd70, C4<0>, C4<0>;
L_000001c4d8ad24d0 .functor XOR 1, L_000001c4d8ad3dc0, L_000001c4d8abbd30, C4<0>, C4<0>;
v000001c4d89899f0_0 .net "Debe", 0 0, L_000001c4d8ad3d50;  1 drivers
v000001c4d898a2b0_0 .net "Din", 0 0, L_000001c4d8abbd30;  1 drivers
v000001c4d898b7f0_0 .net "Dout", 0 0, L_000001c4d8ad24d0;  1 drivers
v000001c4d898a530_0 .net "Ri", 0 0, L_000001c4d8abcd70;  1 drivers
v000001c4d89898b0_0 .net "Si", 0 0, L_000001c4d8abb5b0;  1 drivers
v000001c4d8989130_0 .net *"_ivl_0", 0 0, L_000001c4d8ad3c70;  1 drivers
v000001c4d8989950_0 .net *"_ivl_10", 0 0, L_000001c4d8ad3dc0;  1 drivers
v000001c4d898af30_0 .net *"_ivl_2", 0 0, L_000001c4d8ad3ce0;  1 drivers
v000001c4d898b070_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2d90;  1 drivers
v000001c4d8989b30_0 .net *"_ivl_6", 0 0, L_000001c4d8ad2460;  1 drivers
S_000001c4d8954a20 .scope generate, "genblk1[7]" "genblk1[7]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87befd0 .param/l "i" 0 5 102, +C4<0111>;
S_000001c4d8954bb0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8954a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad30a0 .functor AND 1, L_000001c4d8abd130, L_000001c4d8abce10, C4<1>, C4<1>;
L_000001c4d8ad3110 .functor AND 1, L_000001c4d8abce10, L_000001c4d8abd310, C4<1>, C4<1>;
L_000001c4d8ad2bd0 .functor OR 1, L_000001c4d8ad30a0, L_000001c4d8ad3110, C4<0>, C4<0>;
L_000001c4d8ad2850 .functor AND 1, L_000001c4d8abd130, L_000001c4d8abd310, C4<1>, C4<1>;
L_000001c4d8ad2af0 .functor OR 1, L_000001c4d8ad2bd0, L_000001c4d8ad2850, C4<0>, C4<0>;
L_000001c4d8ad31f0 .functor XOR 1, L_000001c4d8abd130, L_000001c4d8abce10, C4<0>, C4<0>;
L_000001c4d8ad3260 .functor XOR 1, L_000001c4d8ad31f0, L_000001c4d8abd310, C4<0>, C4<0>;
v000001c4d898a3f0_0 .net "Debe", 0 0, L_000001c4d8ad2af0;  1 drivers
v000001c4d8989d10_0 .net "Din", 0 0, L_000001c4d8abd310;  1 drivers
v000001c4d89891d0_0 .net "Dout", 0 0, L_000001c4d8ad3260;  1 drivers
v000001c4d8989ef0_0 .net "Ri", 0 0, L_000001c4d8abce10;  1 drivers
v000001c4d898a5d0_0 .net "Si", 0 0, L_000001c4d8abd130;  1 drivers
v000001c4d898a990_0 .net *"_ivl_0", 0 0, L_000001c4d8ad30a0;  1 drivers
v000001c4d898aad0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad31f0;  1 drivers
v000001c4d898cc90_0 .net *"_ivl_2", 0 0, L_000001c4d8ad3110;  1 drivers
v000001c4d898d5f0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2bd0;  1 drivers
v000001c4d898cb50_0 .net *"_ivl_6", 0 0, L_000001c4d8ad2850;  1 drivers
S_000001c4d8954ed0 .scope generate, "genblk1[8]" "genblk1[8]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87becd0 .param/l "i" 0 5 102, +C4<01000>;
S_000001c4d8955060 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8954ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad3340 .functor AND 1, L_000001c4d8abd3b0, L_000001c4d8abd450, C4<1>, C4<1>;
L_000001c4d8ad33b0 .functor AND 1, L_000001c4d8abd450, L_000001c4d8abda90, C4<1>, C4<1>;
L_000001c4d8ad3490 .functor OR 1, L_000001c4d8ad3340, L_000001c4d8ad33b0, C4<0>, C4<0>;
L_000001c4d8ad3500 .functor AND 1, L_000001c4d8abd3b0, L_000001c4d8abda90, C4<1>, C4<1>;
L_000001c4d8ad3570 .functor OR 1, L_000001c4d8ad3490, L_000001c4d8ad3500, C4<0>, C4<0>;
L_000001c4d8ad35e0 .functor XOR 1, L_000001c4d8abd3b0, L_000001c4d8abd450, C4<0>, C4<0>;
L_000001c4d8ad3650 .functor XOR 1, L_000001c4d8ad35e0, L_000001c4d8abda90, C4<0>, C4<0>;
v000001c4d898c330_0 .net "Debe", 0 0, L_000001c4d8ad3570;  1 drivers
v000001c4d898c470_0 .net "Din", 0 0, L_000001c4d8abda90;  1 drivers
v000001c4d898cbf0_0 .net "Dout", 0 0, L_000001c4d8ad3650;  1 drivers
v000001c4d898d690_0 .net "Ri", 0 0, L_000001c4d8abd450;  1 drivers
v000001c4d898cd30_0 .net "Si", 0 0, L_000001c4d8abd3b0;  1 drivers
v000001c4d898ba70_0 .net *"_ivl_0", 0 0, L_000001c4d8ad3340;  1 drivers
v000001c4d898dff0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad35e0;  1 drivers
v000001c4d898cdd0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad33b0;  1 drivers
v000001c4d898ce70_0 .net *"_ivl_4", 0 0, L_000001c4d8ad3490;  1 drivers
v000001c4d898d7d0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad3500;  1 drivers
S_000001c4d89551f0 .scope generate, "genblk1[9]" "genblk1[9]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87bf010 .param/l "i" 0 5 102, +C4<01001>;
S_000001c4d895b2d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d89551f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad3810 .functor AND 1, L_000001c4d8abdb30, L_000001c4d8abdbd0, C4<1>, C4<1>;
L_000001c4d8ad5020 .functor AND 1, L_000001c4d8abdbd0, L_000001c4d8abc230, C4<1>, C4<1>;
L_000001c4d8ad5aa0 .functor OR 1, L_000001c4d8ad3810, L_000001c4d8ad5020, C4<0>, C4<0>;
L_000001c4d8ad4ae0 .functor AND 1, L_000001c4d8abdb30, L_000001c4d8abc230, C4<1>, C4<1>;
L_000001c4d8ad4fb0 .functor OR 1, L_000001c4d8ad5aa0, L_000001c4d8ad4ae0, C4<0>, C4<0>;
L_000001c4d8ad52c0 .functor XOR 1, L_000001c4d8abdb30, L_000001c4d8abdbd0, C4<0>, C4<0>;
L_000001c4d8ad5640 .functor XOR 1, L_000001c4d8ad52c0, L_000001c4d8abc230, C4<0>, C4<0>;
v000001c4d898bed0_0 .net "Debe", 0 0, L_000001c4d8ad4fb0;  1 drivers
v000001c4d898df50_0 .net "Din", 0 0, L_000001c4d8abc230;  1 drivers
v000001c4d898d9b0_0 .net "Dout", 0 0, L_000001c4d8ad5640;  1 drivers
v000001c4d898bbb0_0 .net "Ri", 0 0, L_000001c4d8abdbd0;  1 drivers
v000001c4d898dc30_0 .net "Si", 0 0, L_000001c4d8abdb30;  1 drivers
v000001c4d898c830_0 .net *"_ivl_0", 0 0, L_000001c4d8ad3810;  1 drivers
v000001c4d898bb10_0 .net *"_ivl_10", 0 0, L_000001c4d8ad52c0;  1 drivers
v000001c4d898c3d0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad5020;  1 drivers
v000001c4d898c510_0 .net *"_ivl_4", 0 0, L_000001c4d8ad5aa0;  1 drivers
v000001c4d898bc50_0 .net *"_ivl_6", 0 0, L_000001c4d8ad4ae0;  1 drivers
S_000001c4d895baa0 .scope generate, "genblk1[10]" "genblk1[10]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87bed10 .param/l "i" 0 5 102, +C4<01010>;
S_000001c4d8958d50 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d895baa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad4370 .functor AND 1, L_000001c4d8abc2d0, L_000001c4d8abb470, C4<1>, C4<1>;
L_000001c4d8ad4ca0 .functor AND 1, L_000001c4d8abb470, L_000001c4d8abb510, C4<1>, C4<1>;
L_000001c4d8ad5330 .functor OR 1, L_000001c4d8ad4370, L_000001c4d8ad4ca0, C4<0>, C4<0>;
L_000001c4d8ad46f0 .functor AND 1, L_000001c4d8abc2d0, L_000001c4d8abb510, C4<1>, C4<1>;
L_000001c4d8ad5950 .functor OR 1, L_000001c4d8ad5330, L_000001c4d8ad46f0, C4<0>, C4<0>;
L_000001c4d8ad5090 .functor XOR 1, L_000001c4d8abc2d0, L_000001c4d8abb470, C4<0>, C4<0>;
L_000001c4d8ad51e0 .functor XOR 1, L_000001c4d8ad5090, L_000001c4d8abb510, C4<0>, C4<0>;
v000001c4d898da50_0 .net "Debe", 0 0, L_000001c4d8ad5950;  1 drivers
v000001c4d898d370_0 .net "Din", 0 0, L_000001c4d8abb510;  1 drivers
v000001c4d898daf0_0 .net "Dout", 0 0, L_000001c4d8ad51e0;  1 drivers
v000001c4d898c0b0_0 .net "Ri", 0 0, L_000001c4d8abb470;  1 drivers
v000001c4d898c5b0_0 .net "Si", 0 0, L_000001c4d8abc2d0;  1 drivers
v000001c4d898d910_0 .net *"_ivl_0", 0 0, L_000001c4d8ad4370;  1 drivers
v000001c4d898deb0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad5090;  1 drivers
v000001c4d898db90_0 .net *"_ivl_2", 0 0, L_000001c4d8ad4ca0;  1 drivers
v000001c4d898cf10_0 .net *"_ivl_4", 0 0, L_000001c4d8ad5330;  1 drivers
v000001c4d898c790_0 .net *"_ivl_6", 0 0, L_000001c4d8ad46f0;  1 drivers
S_000001c4d8958ee0 .scope generate, "genblk1[11]" "genblk1[11]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87bedd0 .param/l "i" 0 5 102, +C4<01011>;
S_000001c4d89599d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8958ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad4290 .functor AND 1, L_000001c4d8abec10, L_000001c4d8abdd10, C4<1>, C4<1>;
L_000001c4d8ad4760 .functor AND 1, L_000001c4d8abdd10, L_000001c4d8abeb70, C4<1>, C4<1>;
L_000001c4d8ad4530 .functor OR 1, L_000001c4d8ad4290, L_000001c4d8ad4760, C4<0>, C4<0>;
L_000001c4d8ad5250 .functor AND 1, L_000001c4d8abec10, L_000001c4d8abeb70, C4<1>, C4<1>;
L_000001c4d8ad5bf0 .functor OR 1, L_000001c4d8ad4530, L_000001c4d8ad5250, C4<0>, C4<0>;
L_000001c4d8ad4d10 .functor XOR 1, L_000001c4d8abec10, L_000001c4d8abdd10, C4<0>, C4<0>;
L_000001c4d8ad45a0 .functor XOR 1, L_000001c4d8ad4d10, L_000001c4d8abeb70, C4<0>, C4<0>;
v000001c4d898bcf0_0 .net "Debe", 0 0, L_000001c4d8ad5bf0;  1 drivers
v000001c4d898dcd0_0 .net "Din", 0 0, L_000001c4d8abeb70;  1 drivers
v000001c4d898d730_0 .net "Dout", 0 0, L_000001c4d8ad45a0;  1 drivers
v000001c4d898e090_0 .net "Ri", 0 0, L_000001c4d8abdd10;  1 drivers
v000001c4d898d0f0_0 .net "Si", 0 0, L_000001c4d8abec10;  1 drivers
v000001c4d898c8d0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad4290;  1 drivers
v000001c4d898bd90_0 .net *"_ivl_10", 0 0, L_000001c4d8ad4d10;  1 drivers
v000001c4d898c010_0 .net *"_ivl_2", 0 0, L_000001c4d8ad4760;  1 drivers
v000001c4d898d870_0 .net *"_ivl_4", 0 0, L_000001c4d8ad4530;  1 drivers
v000001c4d898be30_0 .net *"_ivl_6", 0 0, L_000001c4d8ad5250;  1 drivers
S_000001c4d8958a30 .scope generate, "genblk1[12]" "genblk1[12]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87bee10 .param/l "i" 0 5 102, +C4<01100>;
S_000001c4d89583f0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8958a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad4060 .functor AND 1, L_000001c4d8abddb0, L_000001c4d8abf2f0, C4<1>, C4<1>;
L_000001c4d8ad5560 .functor AND 1, L_000001c4d8abf2f0, L_000001c4d8abe170, C4<1>, C4<1>;
L_000001c4d8ad48b0 .functor OR 1, L_000001c4d8ad4060, L_000001c4d8ad5560, C4<0>, C4<0>;
L_000001c4d8ad5410 .functor AND 1, L_000001c4d8abddb0, L_000001c4d8abe170, C4<1>, C4<1>;
L_000001c4d8ad43e0 .functor OR 1, L_000001c4d8ad48b0, L_000001c4d8ad5410, C4<0>, C4<0>;
L_000001c4d8ad58e0 .functor XOR 1, L_000001c4d8abddb0, L_000001c4d8abf2f0, C4<0>, C4<0>;
L_000001c4d8ad5480 .functor XOR 1, L_000001c4d8ad58e0, L_000001c4d8abe170, C4<0>, C4<0>;
v000001c4d898de10_0 .net "Debe", 0 0, L_000001c4d8ad43e0;  1 drivers
v000001c4d898b930_0 .net "Din", 0 0, L_000001c4d8abe170;  1 drivers
v000001c4d898ca10_0 .net "Dout", 0 0, L_000001c4d8ad5480;  1 drivers
v000001c4d898d4b0_0 .net "Ri", 0 0, L_000001c4d8abf2f0;  1 drivers
v000001c4d898cfb0_0 .net "Si", 0 0, L_000001c4d8abddb0;  1 drivers
v000001c4d898b9d0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad4060;  1 drivers
v000001c4d898d190_0 .net *"_ivl_10", 0 0, L_000001c4d8ad58e0;  1 drivers
v000001c4d898dd70_0 .net *"_ivl_2", 0 0, L_000001c4d8ad5560;  1 drivers
v000001c4d898bf70_0 .net *"_ivl_4", 0 0, L_000001c4d8ad48b0;  1 drivers
v000001c4d898c150_0 .net *"_ivl_6", 0 0, L_000001c4d8ad5410;  1 drivers
S_000001c4d8959e80 .scope generate, "genblk1[13]" "genblk1[13]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87bee50 .param/l "i" 0 5 102, +C4<01101>;
S_000001c4d895bc30 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8959e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad4df0 .functor AND 1, L_000001c4d8ac03d0, L_000001c4d8abed50, C4<1>, C4<1>;
L_000001c4d8ad5b80 .functor AND 1, L_000001c4d8abed50, L_000001c4d8abe210, C4<1>, C4<1>;
L_000001c4d8ad4a70 .functor OR 1, L_000001c4d8ad4df0, L_000001c4d8ad5b80, C4<0>, C4<0>;
L_000001c4d8ad47d0 .functor AND 1, L_000001c4d8ac03d0, L_000001c4d8abe210, C4<1>, C4<1>;
L_000001c4d8ad5720 .functor OR 1, L_000001c4d8ad4a70, L_000001c4d8ad47d0, C4<0>, C4<0>;
L_000001c4d8ad4300 .functor XOR 1, L_000001c4d8ac03d0, L_000001c4d8abed50, C4<0>, C4<0>;
L_000001c4d8ad4bc0 .functor XOR 1, L_000001c4d8ad4300, L_000001c4d8abe210, C4<0>, C4<0>;
v000001c4d898d050_0 .net "Debe", 0 0, L_000001c4d8ad5720;  1 drivers
v000001c4d898c1f0_0 .net "Din", 0 0, L_000001c4d8abe210;  1 drivers
v000001c4d898c290_0 .net "Dout", 0 0, L_000001c4d8ad4bc0;  1 drivers
v000001c4d898d550_0 .net "Ri", 0 0, L_000001c4d8abed50;  1 drivers
v000001c4d898c650_0 .net "Si", 0 0, L_000001c4d8ac03d0;  1 drivers
v000001c4d898c6f0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad4df0;  1 drivers
v000001c4d898c970_0 .net *"_ivl_10", 0 0, L_000001c4d8ad4300;  1 drivers
v000001c4d898d230_0 .net *"_ivl_2", 0 0, L_000001c4d8ad5b80;  1 drivers
v000001c4d898d2d0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad4a70;  1 drivers
v000001c4d898cab0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad47d0;  1 drivers
S_000001c4d8959390 .scope generate, "genblk1[14]" "genblk1[14]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87beed0 .param/l "i" 0 5 102, +C4<01110>;
S_000001c4d8959840 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8959390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad5a30 .functor AND 1, L_000001c4d8abdf90, L_000001c4d8abedf0, C4<1>, C4<1>;
L_000001c4d8ad5b10 .functor AND 1, L_000001c4d8abedf0, L_000001c4d8abe710, C4<1>, C4<1>;
L_000001c4d8ad4c30 .functor OR 1, L_000001c4d8ad5a30, L_000001c4d8ad5b10, C4<0>, C4<0>;
L_000001c4d8ad5870 .functor AND 1, L_000001c4d8abdf90, L_000001c4d8abe710, C4<1>, C4<1>;
L_000001c4d8ad56b0 .functor OR 1, L_000001c4d8ad4c30, L_000001c4d8ad5870, C4<0>, C4<0>;
L_000001c4d8ad5800 .functor XOR 1, L_000001c4d8abdf90, L_000001c4d8abedf0, C4<0>, C4<0>;
L_000001c4d8ad4840 .functor XOR 1, L_000001c4d8ad5800, L_000001c4d8abe710, C4<0>, C4<0>;
v000001c4d898d410_0 .net "Debe", 0 0, L_000001c4d8ad56b0;  1 drivers
v000001c4d898e270_0 .net "Din", 0 0, L_000001c4d8abe710;  1 drivers
v000001c4d898ff30_0 .net "Dout", 0 0, L_000001c4d8ad4840;  1 drivers
v000001c4d898e4f0_0 .net "Ri", 0 0, L_000001c4d8abedf0;  1 drivers
v000001c4d898f8f0_0 .net "Si", 0 0, L_000001c4d8abdf90;  1 drivers
v000001c4d898fb70_0 .net *"_ivl_0", 0 0, L_000001c4d8ad5a30;  1 drivers
v000001c4d898fcb0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad5800;  1 drivers
v000001c4d898e1d0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad5b10;  1 drivers
v000001c4d898ed10_0 .net *"_ivl_4", 0 0, L_000001c4d8ad4c30;  1 drivers
v000001c4d898f210_0 .net *"_ivl_6", 0 0, L_000001c4d8ad5870;  1 drivers
S_000001c4d895a970 .scope generate, "genblk1[15]" "genblk1[15]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1ed0 .param/l "i" 0 5 102, +C4<01111>;
S_000001c4d8958260 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d895a970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad55d0 .functor AND 1, L_000001c4d8abecb0, L_000001c4d8abe5d0, C4<1>, C4<1>;
L_000001c4d8ad4d80 .functor AND 1, L_000001c4d8abe5d0, L_000001c4d8ac0290, C4<1>, C4<1>;
L_000001c4d8ad4680 .functor OR 1, L_000001c4d8ad55d0, L_000001c4d8ad4d80, C4<0>, C4<0>;
L_000001c4d8ad4920 .functor AND 1, L_000001c4d8abecb0, L_000001c4d8ac0290, C4<1>, C4<1>;
L_000001c4d8ad53a0 .functor OR 1, L_000001c4d8ad4680, L_000001c4d8ad4920, C4<0>, C4<0>;
L_000001c4d8ad59c0 .functor XOR 1, L_000001c4d8abecb0, L_000001c4d8abe5d0, C4<0>, C4<0>;
L_000001c4d8ad40d0 .functor XOR 1, L_000001c4d8ad59c0, L_000001c4d8ac0290, C4<0>, C4<0>;
v000001c4d898f710_0 .net "Debe", 0 0, L_000001c4d8ad53a0;  1 drivers
v000001c4d898fd50_0 .net "Din", 0 0, L_000001c4d8ac0290;  1 drivers
v000001c4d898f7b0_0 .net "Dout", 0 0, L_000001c4d8ad40d0;  1 drivers
v000001c4d898eef0_0 .net "Ri", 0 0, L_000001c4d8abe5d0;  1 drivers
v000001c4d898f2b0_0 .net "Si", 0 0, L_000001c4d8abecb0;  1 drivers
v000001c4d898e450_0 .net *"_ivl_0", 0 0, L_000001c4d8ad55d0;  1 drivers
v000001c4d898f170_0 .net *"_ivl_10", 0 0, L_000001c4d8ad59c0;  1 drivers
v000001c4d898f5d0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad4d80;  1 drivers
v000001c4d898f850_0 .net *"_ivl_4", 0 0, L_000001c4d8ad4680;  1 drivers
v000001c4d898ea90_0 .net *"_ivl_6", 0 0, L_000001c4d8ad4920;  1 drivers
S_000001c4d8959b60 .scope generate, "genblk1[16]" "genblk1[16]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1390 .param/l "i" 0 5 102, +C4<010000>;
S_000001c4d8959200 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8959b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad4a00 .functor AND 1, L_000001c4d8abe2b0, L_000001c4d8abfa70, C4<1>, C4<1>;
L_000001c4d8ad4b50 .functor AND 1, L_000001c4d8abfa70, L_000001c4d8abf9d0, C4<1>, C4<1>;
L_000001c4d8ad4990 .functor OR 1, L_000001c4d8ad4a00, L_000001c4d8ad4b50, C4<0>, C4<0>;
L_000001c4d8ad4140 .functor AND 1, L_000001c4d8abe2b0, L_000001c4d8abf9d0, C4<1>, C4<1>;
L_000001c4d8ad4610 .functor OR 1, L_000001c4d8ad4990, L_000001c4d8ad4140, C4<0>, C4<0>;
L_000001c4d8ad54f0 .functor XOR 1, L_000001c4d8abe2b0, L_000001c4d8abfa70, C4<0>, C4<0>;
L_000001c4d8ad41b0 .functor XOR 1, L_000001c4d8ad54f0, L_000001c4d8abf9d0, C4<0>, C4<0>;
v000001c4d898f670_0 .net "Debe", 0 0, L_000001c4d8ad4610;  1 drivers
v000001c4d898ef90_0 .net "Din", 0 0, L_000001c4d8abf9d0;  1 drivers
v000001c4d898e310_0 .net "Dout", 0 0, L_000001c4d8ad41b0;  1 drivers
v000001c4d898ffd0_0 .net "Ri", 0 0, L_000001c4d8abfa70;  1 drivers
v000001c4d898eb30_0 .net "Si", 0 0, L_000001c4d8abe2b0;  1 drivers
v000001c4d898edb0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad4a00;  1 drivers
v000001c4d898e130_0 .net *"_ivl_10", 0 0, L_000001c4d8ad54f0;  1 drivers
v000001c4d898f490_0 .net *"_ivl_2", 0 0, L_000001c4d8ad4b50;  1 drivers
v000001c4d898fdf0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad4990;  1 drivers
v000001c4d898e3b0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad4140;  1 drivers
S_000001c4d8959520 .scope generate, "genblk1[17]" "genblk1[17]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1910 .param/l "i" 0 5 102, +C4<010001>;
S_000001c4d8958580 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8959520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad5790 .functor AND 1, L_000001c4d8abfe30, L_000001c4d8ac0330, C4<1>, C4<1>;
L_000001c4d8ad4e60 .functor AND 1, L_000001c4d8ac0330, L_000001c4d8abf250, C4<1>, C4<1>;
L_000001c4d8ad4450 .functor OR 1, L_000001c4d8ad5790, L_000001c4d8ad4e60, C4<0>, C4<0>;
L_000001c4d8ad4ed0 .functor AND 1, L_000001c4d8abfe30, L_000001c4d8abf250, C4<1>, C4<1>;
L_000001c4d8ad4220 .functor OR 1, L_000001c4d8ad4450, L_000001c4d8ad4ed0, C4<0>, C4<0>;
L_000001c4d8ad4f40 .functor XOR 1, L_000001c4d8abfe30, L_000001c4d8ac0330, C4<0>, C4<0>;
L_000001c4d8ad5100 .functor XOR 1, L_000001c4d8ad4f40, L_000001c4d8abf250, C4<0>, C4<0>;
v000001c4d898f990_0 .net "Debe", 0 0, L_000001c4d8ad4220;  1 drivers
v000001c4d898e950_0 .net "Din", 0 0, L_000001c4d8abf250;  1 drivers
v000001c4d898fe90_0 .net "Dout", 0 0, L_000001c4d8ad5100;  1 drivers
v000001c4d898e590_0 .net "Ri", 0 0, L_000001c4d8ac0330;  1 drivers
v000001c4d898e630_0 .net "Si", 0 0, L_000001c4d8abfe30;  1 drivers
v000001c4d898e6d0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad5790;  1 drivers
v000001c4d898f350_0 .net *"_ivl_10", 0 0, L_000001c4d8ad4f40;  1 drivers
v000001c4d898e770_0 .net *"_ivl_2", 0 0, L_000001c4d8ad4e60;  1 drivers
v000001c4d898f030_0 .net *"_ivl_4", 0 0, L_000001c4d8ad4450;  1 drivers
v000001c4d898e810_0 .net *"_ivl_6", 0 0, L_000001c4d8ad4ed0;  1 drivers
S_000001c4d895a330 .scope generate, "genblk1[18]" "genblk1[18]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1810 .param/l "i" 0 5 102, +C4<010010>;
S_000001c4d8958710 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d895a330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad5170 .functor AND 1, L_000001c4d8abe670, L_000001c4d8ac0150, C4<1>, C4<1>;
L_000001c4d8ad44c0 .functor AND 1, L_000001c4d8ac0150, L_000001c4d8abf610, C4<1>, C4<1>;
L_000001c4d8ad7160 .functor OR 1, L_000001c4d8ad5170, L_000001c4d8ad44c0, C4<0>, C4<0>;
L_000001c4d8ad5e20 .functor AND 1, L_000001c4d8abe670, L_000001c4d8abf610, C4<1>, C4<1>;
L_000001c4d8ad67c0 .functor OR 1, L_000001c4d8ad7160, L_000001c4d8ad5e20, C4<0>, C4<0>;
L_000001c4d8ad6520 .functor XOR 1, L_000001c4d8abe670, L_000001c4d8ac0150, C4<0>, C4<0>;
L_000001c4d8ad6670 .functor XOR 1, L_000001c4d8ad6520, L_000001c4d8abf610, C4<0>, C4<0>;
v000001c4d898f3f0_0 .net "Debe", 0 0, L_000001c4d8ad67c0;  1 drivers
v000001c4d898e9f0_0 .net "Din", 0 0, L_000001c4d8abf610;  1 drivers
v000001c4d898f0d0_0 .net "Dout", 0 0, L_000001c4d8ad6670;  1 drivers
v000001c4d898f530_0 .net "Ri", 0 0, L_000001c4d8ac0150;  1 drivers
v000001c4d898e8b0_0 .net "Si", 0 0, L_000001c4d8abe670;  1 drivers
v000001c4d898fa30_0 .net *"_ivl_0", 0 0, L_000001c4d8ad5170;  1 drivers
v000001c4d898ebd0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad6520;  1 drivers
v000001c4d898fad0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad44c0;  1 drivers
v000001c4d898ec70_0 .net *"_ivl_4", 0 0, L_000001c4d8ad7160;  1 drivers
v000001c4d898ee50_0 .net *"_ivl_6", 0 0, L_000001c4d8ad5e20;  1 drivers
S_000001c4d895b780 .scope generate, "genblk1[19]" "genblk1[19]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1a90 .param/l "i" 0 5 102, +C4<010011>;
S_000001c4d8958bc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d895b780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad71d0 .functor AND 1, L_000001c4d8abee90, L_000001c4d8abf430, C4<1>, C4<1>;
L_000001c4d8ad7320 .functor AND 1, L_000001c4d8abf430, L_000001c4d8abdef0, C4<1>, C4<1>;
L_000001c4d8ad5db0 .functor OR 1, L_000001c4d8ad71d0, L_000001c4d8ad7320, C4<0>, C4<0>;
L_000001c4d8ad6600 .functor AND 1, L_000001c4d8abee90, L_000001c4d8abdef0, C4<1>, C4<1>;
L_000001c4d8ad7550 .functor OR 1, L_000001c4d8ad5db0, L_000001c4d8ad6600, C4<0>, C4<0>;
L_000001c4d8ad62f0 .functor XOR 1, L_000001c4d8abee90, L_000001c4d8abf430, C4<0>, C4<0>;
L_000001c4d8ad75c0 .functor XOR 1, L_000001c4d8ad62f0, L_000001c4d8abdef0, C4<0>, C4<0>;
v000001c4d898fc10_0 .net "Debe", 0 0, L_000001c4d8ad7550;  1 drivers
v000001c4d89726b0_0 .net "Din", 0 0, L_000001c4d8abdef0;  1 drivers
v000001c4d8972110_0 .net "Dout", 0 0, L_000001c4d8ad75c0;  1 drivers
v000001c4d8971710_0 .net "Ri", 0 0, L_000001c4d8abf430;  1 drivers
v000001c4d8970310_0 .net "Si", 0 0, L_000001c4d8abee90;  1 drivers
v000001c4d89706d0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad71d0;  1 drivers
v000001c4d8971d50_0 .net *"_ivl_10", 0 0, L_000001c4d8ad62f0;  1 drivers
v000001c4d89710d0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad7320;  1 drivers
v000001c4d8970270_0 .net *"_ivl_4", 0 0, L_000001c4d8ad5db0;  1 drivers
v000001c4d8971df0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad6600;  1 drivers
S_000001c4d8959cf0 .scope generate, "genblk1[20]" "genblk1[20]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1b90 .param/l "i" 0 5 102, +C4<010100>;
S_000001c4d895bdc0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8959cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad6bb0 .functor AND 1, L_000001c4d8abf570, L_000001c4d8abfd90, C4<1>, C4<1>;
L_000001c4d8ad6ec0 .functor AND 1, L_000001c4d8abfd90, L_000001c4d8abe7b0, C4<1>, C4<1>;
L_000001c4d8ad6360 .functor OR 1, L_000001c4d8ad6bb0, L_000001c4d8ad6ec0, C4<0>, C4<0>;
L_000001c4d8ad77f0 .functor AND 1, L_000001c4d8abf570, L_000001c4d8abe7b0, C4<1>, C4<1>;
L_000001c4d8ad6980 .functor OR 1, L_000001c4d8ad6360, L_000001c4d8ad77f0, C4<0>, C4<0>;
L_000001c4d8ad66e0 .functor XOR 1, L_000001c4d8abf570, L_000001c4d8abfd90, C4<0>, C4<0>;
L_000001c4d8ad6e50 .functor XOR 1, L_000001c4d8ad66e0, L_000001c4d8abe7b0, C4<0>, C4<0>;
v000001c4d8971030_0 .net "Debe", 0 0, L_000001c4d8ad6980;  1 drivers
v000001c4d8971170_0 .net "Din", 0 0, L_000001c4d8abe7b0;  1 drivers
v000001c4d89724d0_0 .net "Dout", 0 0, L_000001c4d8ad6e50;  1 drivers
v000001c4d8971530_0 .net "Ri", 0 0, L_000001c4d8abfd90;  1 drivers
v000001c4d89703b0_0 .net "Si", 0 0, L_000001c4d8abf570;  1 drivers
v000001c4d89727f0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad6bb0;  1 drivers
v000001c4d8970630_0 .net *"_ivl_10", 0 0, L_000001c4d8ad66e0;  1 drivers
v000001c4d8971e90_0 .net *"_ivl_2", 0 0, L_000001c4d8ad6ec0;  1 drivers
v000001c4d8971f30_0 .net *"_ivl_4", 0 0, L_000001c4d8ad6360;  1 drivers
v000001c4d8970450_0 .net *"_ivl_6", 0 0, L_000001c4d8ad77f0;  1 drivers
S_000001c4d895a7e0 .scope generate, "genblk1[21]" "genblk1[21]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1fd0 .param/l "i" 0 5 102, +C4<010101>;
S_000001c4d89596b0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d895a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad5c60 .functor AND 1, L_000001c4d8abf890, L_000001c4d8abef30, C4<1>, C4<1>;
L_000001c4d8ad68a0 .functor AND 1, L_000001c4d8abef30, L_000001c4d8abe0d0, C4<1>, C4<1>;
L_000001c4d8ad6910 .functor OR 1, L_000001c4d8ad5c60, L_000001c4d8ad68a0, C4<0>, C4<0>;
L_000001c4d8ad5e90 .functor AND 1, L_000001c4d8abf890, L_000001c4d8abe0d0, C4<1>, C4<1>;
L_000001c4d8ad6ad0 .functor OR 1, L_000001c4d8ad6910, L_000001c4d8ad5e90, C4<0>, C4<0>;
L_000001c4d8ad6750 .functor XOR 1, L_000001c4d8abf890, L_000001c4d8abef30, C4<0>, C4<0>;
L_000001c4d8ad69f0 .functor XOR 1, L_000001c4d8ad6750, L_000001c4d8abe0d0, C4<0>, C4<0>;
v000001c4d8971350_0 .net "Debe", 0 0, L_000001c4d8ad6ad0;  1 drivers
v000001c4d89704f0_0 .net "Din", 0 0, L_000001c4d8abe0d0;  1 drivers
v000001c4d8972250_0 .net "Dout", 0 0, L_000001c4d8ad69f0;  1 drivers
v000001c4d8970770_0 .net "Ri", 0 0, L_000001c4d8abef30;  1 drivers
v000001c4d8972570_0 .net "Si", 0 0, L_000001c4d8abf890;  1 drivers
v000001c4d8971fd0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad5c60;  1 drivers
v000001c4d89712b0_0 .net *"_ivl_10", 0 0, L_000001c4d8ad6750;  1 drivers
v000001c4d8971490_0 .net *"_ivl_2", 0 0, L_000001c4d8ad68a0;  1 drivers
v000001c4d8972070_0 .net *"_ivl_4", 0 0, L_000001c4d8ad6910;  1 drivers
v000001c4d89713f0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad5e90;  1 drivers
S_000001c4d8959070 .scope generate, "genblk1[22]" "genblk1[22]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1f10 .param/l "i" 0 5 102, +C4<010110>;
S_000001c4d89580d0 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d8959070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad5fe0 .functor AND 1, L_000001c4d8abe850, L_000001c4d8abe030, C4<1>, C4<1>;
L_000001c4d8ad74e0 .functor AND 1, L_000001c4d8abe030, L_000001c4d8abfb10, C4<1>, C4<1>;
L_000001c4d8ad6a60 .functor OR 1, L_000001c4d8ad5fe0, L_000001c4d8ad74e0, C4<0>, C4<0>;
L_000001c4d8ad7780 .functor AND 1, L_000001c4d8abe850, L_000001c4d8abfb10, C4<1>, C4<1>;
L_000001c4d8ad6b40 .functor OR 1, L_000001c4d8ad6a60, L_000001c4d8ad7780, C4<0>, C4<0>;
L_000001c4d8ad70f0 .functor XOR 1, L_000001c4d8abe850, L_000001c4d8abe030, C4<0>, C4<0>;
L_000001c4d8ad7710 .functor XOR 1, L_000001c4d8ad70f0, L_000001c4d8abfb10, C4<0>, C4<0>;
v000001c4d89721b0_0 .net "Debe", 0 0, L_000001c4d8ad6b40;  1 drivers
v000001c4d89722f0_0 .net "Din", 0 0, L_000001c4d8abfb10;  1 drivers
v000001c4d8972610_0 .net "Dout", 0 0, L_000001c4d8ad7710;  1 drivers
v000001c4d8972390_0 .net "Ri", 0 0, L_000001c4d8abe030;  1 drivers
v000001c4d8972430_0 .net "Si", 0 0, L_000001c4d8abe850;  1 drivers
v000001c4d89717b0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad5fe0;  1 drivers
v000001c4d8970590_0 .net *"_ivl_10", 0 0, L_000001c4d8ad70f0;  1 drivers
v000001c4d8971670_0 .net *"_ivl_2", 0 0, L_000001c4d8ad74e0;  1 drivers
v000001c4d8971c10_0 .net *"_ivl_4", 0 0, L_000001c4d8ad6a60;  1 drivers
v000001c4d8972750_0 .net *"_ivl_6", 0 0, L_000001c4d8ad7780;  1 drivers
S_000001c4d89588a0 .scope generate, "genblk1[23]" "genblk1[23]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c17d0 .param/l "i" 0 5 102, +C4<010111>;
S_000001c4d895ab00 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d89588a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad7390 .functor AND 1, L_000001c4d8abfed0, L_000001c4d8abfcf0, C4<1>, C4<1>;
L_000001c4d8ad5f00 .functor AND 1, L_000001c4d8abfcf0, L_000001c4d8abde50, C4<1>, C4<1>;
L_000001c4d8ad7010 .functor OR 1, L_000001c4d8ad7390, L_000001c4d8ad5f00, C4<0>, C4<0>;
L_000001c4d8ad63d0 .functor AND 1, L_000001c4d8abfed0, L_000001c4d8abde50, C4<1>, C4<1>;
L_000001c4d8ad7080 .functor OR 1, L_000001c4d8ad7010, L_000001c4d8ad63d0, C4<0>, C4<0>;
L_000001c4d8ad7630 .functor XOR 1, L_000001c4d8abfed0, L_000001c4d8abfcf0, C4<0>, C4<0>;
L_000001c4d8ad6c20 .functor XOR 1, L_000001c4d8ad7630, L_000001c4d8abde50, C4<0>, C4<0>;
v000001c4d8970a90_0 .net "Debe", 0 0, L_000001c4d8ad7080;  1 drivers
v000001c4d8970bd0_0 .net "Din", 0 0, L_000001c4d8abde50;  1 drivers
v000001c4d8970810_0 .net "Dout", 0 0, L_000001c4d8ad6c20;  1 drivers
v000001c4d8970f90_0 .net "Ri", 0 0, L_000001c4d8abfcf0;  1 drivers
v000001c4d89715d0_0 .net "Si", 0 0, L_000001c4d8abfed0;  1 drivers
v000001c4d89708b0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad7390;  1 drivers
v000001c4d8972890_0 .net *"_ivl_10", 0 0, L_000001c4d8ad7630;  1 drivers
v000001c4d8970130_0 .net *"_ivl_2", 0 0, L_000001c4d8ad5f00;  1 drivers
v000001c4d89701d0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad7010;  1 drivers
v000001c4d8970950_0 .net *"_ivl_6", 0 0, L_000001c4d8ad63d0;  1 drivers
S_000001c4d895a4c0 .scope generate, "genblk1[24]" "genblk1[24]" 5 102, 5 102 0, S_000001c4d8955e70;
 .timescale -9 -12;
P_000001c4d87c1450 .param/l "i" 0 5 102, +C4<011000>;
S_000001c4d895a010 .scope module, "add_i" "FullAdder" 5 103, 5 3 0, S_000001c4d895a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad76a0 .functor AND 1, L_000001c4d8abf930, L_000001c4d8abfbb0, C4<1>, C4<1>;
L_000001c4d8ad5d40 .functor AND 1, L_000001c4d8abfbb0, L_000001c4d8abfc50, C4<1>, C4<1>;
L_000001c4d8ad6c90 .functor OR 1, L_000001c4d8ad76a0, L_000001c4d8ad5d40, C4<0>, C4<0>;
L_000001c4d8ad6440 .functor AND 1, L_000001c4d8abf930, L_000001c4d8abfc50, C4<1>, C4<1>;
L_000001c4d8ad7240 .functor OR 1, L_000001c4d8ad6c90, L_000001c4d8ad6440, C4<0>, C4<0>;
L_000001c4d8ad7400 .functor XOR 1, L_000001c4d8abf930, L_000001c4d8abfbb0, C4<0>, C4<0>;
L_000001c4d8ad6f30 .functor XOR 1, L_000001c4d8ad7400, L_000001c4d8abfc50, C4<0>, C4<0>;
v000001c4d89709f0_0 .net "Debe", 0 0, L_000001c4d8ad7240;  1 drivers
v000001c4d8970b30_0 .net "Din", 0 0, L_000001c4d8abfc50;  1 drivers
v000001c4d8970c70_0 .net "Dout", 0 0, L_000001c4d8ad6f30;  1 drivers
v000001c4d8970d10_0 .net "Ri", 0 0, L_000001c4d8abfbb0;  1 drivers
v000001c4d8971210_0 .net "Si", 0 0, L_000001c4d8abf930;  1 drivers
v000001c4d8970db0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad76a0;  1 drivers
v000001c4d8970e50_0 .net *"_ivl_10", 0 0, L_000001c4d8ad7400;  1 drivers
v000001c4d8970ef0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad5d40;  1 drivers
v000001c4d8971850_0 .net *"_ivl_4", 0 0, L_000001c4d8ad6c90;  1 drivers
v000001c4d89718f0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad6440;  1 drivers
S_000001c4d895a1a0 .scope module, "rne_sum" "RoundNearestEven" 5 119, 6 22 0, S_000001c4d8955e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 28 "ms";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 23 "ms_round";
    .port_info 3 /OUTPUT 8 "exp_round";
P_000001c4d82ea990 .param/l "BS" 0 6 22, +C4<00000000000000000000000000011111>;
P_000001c4d82ea9c8 .param/l "EBS" 0 6 22, +C4<00000000000000000000000000000111>;
P_000001c4d82eaa00 .param/l "FSIZE" 0 6 22, +C4<000000000000000000000000000011011>;
P_000001c4d82eaa38 .param/l "MBS" 0 6 22, +C4<00000000000000000000000000010110>;
L_000001c4d8ad6590 .functor NOT 1, L_000001c4d8abf4d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad64b0 .functor OR 1, L_000001c4d8abf750, L_000001c4d8ac0970, C4<0>, C4<0>;
L_000001c4d8ad5f70 .functor AND 1, L_000001c4d8abe990, L_000001c4d8ad64b0, C4<1>, C4<1>;
v000001c4d8971990_0 .net *"_ivl_11", 22 0, L_000001c4d8abf7f0;  1 drivers
v000001c4d8971a30_0 .net *"_ivl_12", 23 0, L_000001c4d8ac0fb0;  1 drivers
L_000001c4d8a175d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d8971ad0_0 .net *"_ivl_15", 0 0, L_000001c4d8a175d0;  1 drivers
v000001c4d8971b70_0 .net *"_ivl_17", 0 0, L_000001c4d8ac0970;  1 drivers
v000001c4d8971cb0_0 .net *"_ivl_19", 0 0, L_000001c4d8ad64b0;  1 drivers
v000001c4d89747d0_0 .net *"_ivl_21", 0 0, L_000001c4d8ad5f70;  1 drivers
L_000001c4d8a17618 .functor BUFT 1, C4<000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c4d8974410_0 .net/2u *"_ivl_22", 23 0, L_000001c4d8a17618;  1 drivers
L_000001c4d8a17660 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d8974370_0 .net/2u *"_ivl_24", 23 0, L_000001c4d8a17660;  1 drivers
v000001c4d8973e70_0 .net *"_ivl_26", 23 0, L_000001c4d8ac2a90;  1 drivers
v000001c4d8973290_0 .net *"_ivl_3", 3 0, L_000001c4d8abf390;  1 drivers
v000001c4d8973650_0 .net *"_ivl_33", 0 0, L_000001c4d8ac1730;  1 drivers
v000001c4d8973d30_0 .net *"_ivl_34", 7 0, L_000001c4d8ac2630;  1 drivers
L_000001c4d8a176a8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89742d0_0 .net *"_ivl_37", 6 0, L_000001c4d8a176a8;  1 drivers
v000001c4d8972c50_0 .net *"_ivl_7", 0 0, L_000001c4d8abf4d0;  1 drivers
v000001c4d8974a50_0 .net "boolean", 0 0, L_000001c4d8abf750;  1 drivers
v000001c4d8974230_0 .net "exp", 7 0, L_000001c4d8abe8f0;  alias, 1 drivers
v000001c4d8973c90_0 .net "exp_round", 7 0, L_000001c4d8ac0a10;  alias, 1 drivers
v000001c4d89735b0_0 .net "guard", 0 0, L_000001c4d8abe990;  1 drivers
v000001c4d8973830_0 .net "is_even", 0 0, L_000001c4d8ad6590;  1 drivers
v000001c4d8974eb0_0 .net "ms", 27 0, L_000001c4d8ac21d0;  1 drivers
v000001c4d8973dd0_0 .net "ms_round", 22 0, L_000001c4d8ac1690;  alias, 1 drivers
v000001c4d8973510_0 .net "temp", 23 0, L_000001c4d8ac0f10;  1 drivers
L_000001c4d8abe990 .part L_000001c4d8ac21d0, 4, 1;
L_000001c4d8abf390 .part L_000001c4d8ac21d0, 0, 4;
L_000001c4d8abf750 .reduce/or L_000001c4d8abf390;
L_000001c4d8abf4d0 .part L_000001c4d8ac21d0, 5, 1;
L_000001c4d8abf7f0 .part L_000001c4d8ac21d0, 5, 23;
L_000001c4d8ac0fb0 .concat [ 23 1 0 0], L_000001c4d8abf7f0, L_000001c4d8a175d0;
L_000001c4d8ac0970 .reduce/nor L_000001c4d8ad6590;
L_000001c4d8ac2a90 .functor MUXZ 24, L_000001c4d8a17660, L_000001c4d8a17618, L_000001c4d8ad5f70, C4<>;
L_000001c4d8ac0f10 .arith/sum 24, L_000001c4d8ac0fb0, L_000001c4d8ac2a90;
L_000001c4d8ac1690 .part L_000001c4d8ac0f10, 0, 23;
L_000001c4d8ac1730 .part L_000001c4d8ac0f10, 23, 1;
L_000001c4d8ac2630 .concat [ 1 7 0 0], L_000001c4d8ac1730, L_000001c4d8a176a8;
L_000001c4d8ac0a10 .arith/sum 8, L_000001c4d8abe8f0, L_000001c4d8ac2630;
S_000001c4d895a650 .scope module, "subsito1" "RestaExp_sum" 5 241, 5 19 0, S_000001c4d8944fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c4d8947c40 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c4d8947c78 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c4d8947cb0 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c4d89acca0_0 .net "Debe", 8 0, L_000001c4d8ab9670;  1 drivers
v000001c4d89ac700_0 .net "F", 7 0, L_000001c4d8aba070;  alias, 1 drivers
v000001c4d89ac340_0 .net "R", 7 0, L_000001c4d8ab7cd0;  alias, 1 drivers
v000001c4d89ad2e0_0 .net "S", 7 0, L_000001c4d8ab8130;  alias, 1 drivers
L_000001c4d8a17150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89ad420_0 .net/2u *"_ivl_60", 0 0, L_000001c4d8a17150;  1 drivers
L_000001c4d8ab81d0 .part L_000001c4d8ab8130, 0, 1;
L_000001c4d8ab8450 .part L_000001c4d8ab7cd0, 0, 1;
L_000001c4d8abac50 .part L_000001c4d8ab9670, 0, 1;
L_000001c4d8ab9b70 .part L_000001c4d8ab8130, 1, 1;
L_000001c4d8abacf0 .part L_000001c4d8ab7cd0, 1, 1;
L_000001c4d8aba6b0 .part L_000001c4d8ab9670, 1, 1;
L_000001c4d8ab9710 .part L_000001c4d8ab8130, 2, 1;
L_000001c4d8aba570 .part L_000001c4d8ab7cd0, 2, 1;
L_000001c4d8ab9e90 .part L_000001c4d8ab9670, 2, 1;
L_000001c4d8ab97b0 .part L_000001c4d8ab8130, 3, 1;
L_000001c4d8ab9f30 .part L_000001c4d8ab7cd0, 3, 1;
L_000001c4d8aba930 .part L_000001c4d8ab9670, 3, 1;
L_000001c4d8ab9850 .part L_000001c4d8ab8130, 4, 1;
L_000001c4d8ab8e50 .part L_000001c4d8ab7cd0, 4, 1;
L_000001c4d8ab9fd0 .part L_000001c4d8ab9670, 4, 1;
L_000001c4d8ab8ef0 .part L_000001c4d8ab8130, 5, 1;
L_000001c4d8ab9210 .part L_000001c4d8ab7cd0, 5, 1;
L_000001c4d8aba890 .part L_000001c4d8ab9670, 5, 1;
L_000001c4d8abae30 .part L_000001c4d8ab8130, 6, 1;
L_000001c4d8abb010 .part L_000001c4d8ab7cd0, 6, 1;
L_000001c4d8ab8db0 .part L_000001c4d8ab9670, 6, 1;
L_000001c4d8abb150 .part L_000001c4d8ab8130, 7, 1;
L_000001c4d8aba750 .part L_000001c4d8ab7cd0, 7, 1;
L_000001c4d8ab98f0 .part L_000001c4d8ab9670, 7, 1;
LS_000001c4d8aba070_0_0 .concat8 [ 1 1 1 1], L_000001c4d8aadf80, L_000001c4d8aad490, L_000001c4d8aaea70, L_000001c4d8a9f0a0;
LS_000001c4d8aba070_0_4 .concat8 [ 1 1 1 1], L_000001c4d8a9ec40, L_000001c4d8aa04c0, L_000001c4d8a9f110, L_000001c4d8a9f9d0;
L_000001c4d8aba070 .concat8 [ 4 4 0 0], LS_000001c4d8aba070_0_0, LS_000001c4d8aba070_0_4;
LS_000001c4d8ab9670_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a17150, L_000001c4d8aacfc0, L_000001c4d8aad260, L_000001c4d8aae840;
LS_000001c4d8ab9670_0_4 .concat8 [ 1 1 1 1], L_000001c4d8a9f880, L_000001c4d8aa0610, L_000001c4d8a9f2d0, L_000001c4d8aa0530;
LS_000001c4d8ab9670_0_8 .concat8 [ 1 0 0 0], L_000001c4d8a9fc00;
L_000001c4d8ab9670 .concat8 [ 4 4 1 0], LS_000001c4d8ab9670_0_0, LS_000001c4d8ab9670_0_4, LS_000001c4d8ab9670_0_8;
S_000001c4d895ac90 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c1bd0 .param/l "i" 0 5 28, +C4<00>;
S_000001c4d895ae20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aadc00 .functor NOT 1, L_000001c4d8ab81d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aadce0 .functor AND 1, L_000001c4d8aadc00, L_000001c4d8ab8450, C4<1>, C4<1>;
L_000001c4d8aadd50 .functor NOT 1, L_000001c4d8ab81d0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aad3b0 .functor AND 1, L_000001c4d8aadd50, L_000001c4d8abac50, C4<1>, C4<1>;
L_000001c4d8aaddc0 .functor OR 1, L_000001c4d8aadce0, L_000001c4d8aad3b0, C4<0>, C4<0>;
L_000001c4d8aad2d0 .functor AND 1, L_000001c4d8ab8450, L_000001c4d8abac50, C4<1>, C4<1>;
L_000001c4d8aacfc0 .functor OR 1, L_000001c4d8aaddc0, L_000001c4d8aad2d0, C4<0>, C4<0>;
L_000001c4d8aae450 .functor XOR 1, L_000001c4d8ab81d0, L_000001c4d8ab8450, C4<0>, C4<0>;
L_000001c4d8aadf80 .functor XOR 1, L_000001c4d8aae450, L_000001c4d8abac50, C4<0>, C4<0>;
v000001c4d8974b90_0 .net "Debe", 0 0, L_000001c4d8aacfc0;  1 drivers
v000001c4d8974ff0_0 .net "Din", 0 0, L_000001c4d8abac50;  1 drivers
v000001c4d8973790_0 .net "Dout", 0 0, L_000001c4d8aadf80;  1 drivers
v000001c4d8973970_0 .net "Ri", 0 0, L_000001c4d8ab8450;  1 drivers
v000001c4d8973ab0_0 .net "Si", 0 0, L_000001c4d8ab81d0;  1 drivers
v000001c4d8972e30_0 .net *"_ivl_0", 0 0, L_000001c4d8aadc00;  1 drivers
v000001c4d8974c30_0 .net *"_ivl_10", 0 0, L_000001c4d8aad2d0;  1 drivers
v000001c4d8972f70_0 .net *"_ivl_14", 0 0, L_000001c4d8aae450;  1 drivers
v000001c4d8973010_0 .net *"_ivl_2", 0 0, L_000001c4d8aadce0;  1 drivers
v000001c4d8973150_0 .net *"_ivl_4", 0 0, L_000001c4d8aadd50;  1 drivers
v000001c4d89731f0_0 .net *"_ivl_6", 0 0, L_000001c4d8aad3b0;  1 drivers
v000001c4d8973330_0 .net *"_ivl_8", 0 0, L_000001c4d8aaddc0;  1 drivers
S_000001c4d895afb0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c1210 .param/l "i" 0 5 28, +C4<01>;
S_000001c4d895b140 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895afb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aacf50 .functor NOT 1, L_000001c4d8ab9b70, C4<0>, C4<0>, C4<0>;
L_000001c4d8aad180 .functor AND 1, L_000001c4d8aacf50, L_000001c4d8abacf0, C4<1>, C4<1>;
L_000001c4d8aae060 .functor NOT 1, L_000001c4d8ab9b70, C4<0>, C4<0>, C4<0>;
L_000001c4d8aae0d0 .functor AND 1, L_000001c4d8aae060, L_000001c4d8aba6b0, C4<1>, C4<1>;
L_000001c4d8aad1f0 .functor OR 1, L_000001c4d8aad180, L_000001c4d8aae0d0, C4<0>, C4<0>;
L_000001c4d8aae290 .functor AND 1, L_000001c4d8abacf0, L_000001c4d8aba6b0, C4<1>, C4<1>;
L_000001c4d8aad260 .functor OR 1, L_000001c4d8aad1f0, L_000001c4d8aae290, C4<0>, C4<0>;
L_000001c4d8aad420 .functor XOR 1, L_000001c4d8ab9b70, L_000001c4d8abacf0, C4<0>, C4<0>;
L_000001c4d8aad490 .functor XOR 1, L_000001c4d8aad420, L_000001c4d8aba6b0, C4<0>, C4<0>;
v000001c4d89733d0_0 .net "Debe", 0 0, L_000001c4d8aad260;  1 drivers
v000001c4d8973470_0 .net "Din", 0 0, L_000001c4d8aba6b0;  1 drivers
v000001c4d89aab80_0 .net "Dout", 0 0, L_000001c4d8aad490;  1 drivers
v000001c4d89a9f00_0 .net "Ri", 0 0, L_000001c4d8abacf0;  1 drivers
v000001c4d89abd00_0 .net "Si", 0 0, L_000001c4d8ab9b70;  1 drivers
v000001c4d89ab580_0 .net *"_ivl_0", 0 0, L_000001c4d8aacf50;  1 drivers
v000001c4d89aaa40_0 .net *"_ivl_10", 0 0, L_000001c4d8aae290;  1 drivers
v000001c4d89aac20_0 .net *"_ivl_14", 0 0, L_000001c4d8aad420;  1 drivers
v000001c4d89ab620_0 .net *"_ivl_2", 0 0, L_000001c4d8aad180;  1 drivers
v000001c4d89aaae0_0 .net *"_ivl_4", 0 0, L_000001c4d8aae060;  1 drivers
v000001c4d89aa0e0_0 .net *"_ivl_6", 0 0, L_000001c4d8aae0d0;  1 drivers
v000001c4d89aa180_0 .net *"_ivl_8", 0 0, L_000001c4d8aad1f0;  1 drivers
S_000001c4d895b460 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c1350 .param/l "i" 0 5 28, +C4<010>;
S_000001c4d895b5f0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895b460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aad500 .functor NOT 1, L_000001c4d8ab9710, C4<0>, C4<0>, C4<0>;
L_000001c4d8aad570 .functor AND 1, L_000001c4d8aad500, L_000001c4d8aba570, C4<1>, C4<1>;
L_000001c4d8aad5e0 .functor NOT 1, L_000001c4d8ab9710, C4<0>, C4<0>, C4<0>;
L_000001c4d8aad650 .functor AND 1, L_000001c4d8aad5e0, L_000001c4d8ab9e90, C4<1>, C4<1>;
L_000001c4d8aaea00 .functor OR 1, L_000001c4d8aad570, L_000001c4d8aad650, C4<0>, C4<0>;
L_000001c4d8aae8b0 .functor AND 1, L_000001c4d8aba570, L_000001c4d8ab9e90, C4<1>, C4<1>;
L_000001c4d8aae840 .functor OR 1, L_000001c4d8aaea00, L_000001c4d8aae8b0, C4<0>, C4<0>;
L_000001c4d8aae990 .functor XOR 1, L_000001c4d8ab9710, L_000001c4d8aba570, C4<0>, C4<0>;
L_000001c4d8aaea70 .functor XOR 1, L_000001c4d8aae990, L_000001c4d8ab9e90, C4<0>, C4<0>;
v000001c4d89aacc0_0 .net "Debe", 0 0, L_000001c4d8aae840;  1 drivers
v000001c4d89ab6c0_0 .net "Din", 0 0, L_000001c4d8ab9e90;  1 drivers
v000001c4d89aa220_0 .net "Dout", 0 0, L_000001c4d8aaea70;  1 drivers
v000001c4d89aad60_0 .net "Ri", 0 0, L_000001c4d8aba570;  1 drivers
v000001c4d89abf80_0 .net "Si", 0 0, L_000001c4d8ab9710;  1 drivers
v000001c4d89aae00_0 .net *"_ivl_0", 0 0, L_000001c4d8aad500;  1 drivers
v000001c4d89aaea0_0 .net *"_ivl_10", 0 0, L_000001c4d8aae8b0;  1 drivers
v000001c4d89ac020_0 .net *"_ivl_14", 0 0, L_000001c4d8aae990;  1 drivers
v000001c4d89ab760_0 .net *"_ivl_2", 0 0, L_000001c4d8aad570;  1 drivers
v000001c4d89abee0_0 .net *"_ivl_4", 0 0, L_000001c4d8aad5e0;  1 drivers
v000001c4d89ab8a0_0 .net *"_ivl_6", 0 0, L_000001c4d8aad650;  1 drivers
v000001c4d89aba80_0 .net *"_ivl_8", 0 0, L_000001c4d8aaea00;  1 drivers
S_000001c4d895b910 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c1a10 .param/l "i" 0 5 28, +C4<011>;
S_000001c4d8962e40 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895b910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8aae920 .functor NOT 1, L_000001c4d8ab97b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aaeae0 .functor AND 1, L_000001c4d8aae920, L_000001c4d8ab9f30, C4<1>, C4<1>;
L_000001c4d8a9f030 .functor NOT 1, L_000001c4d8ab97b0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa00d0 .functor AND 1, L_000001c4d8a9f030, L_000001c4d8aba930, C4<1>, C4<1>;
L_000001c4d8a9fb20 .functor OR 1, L_000001c4d8aaeae0, L_000001c4d8aa00d0, C4<0>, C4<0>;
L_000001c4d8aa0060 .functor AND 1, L_000001c4d8ab9f30, L_000001c4d8aba930, C4<1>, C4<1>;
L_000001c4d8a9f880 .functor OR 1, L_000001c4d8a9fb20, L_000001c4d8aa0060, C4<0>, C4<0>;
L_000001c4d8a9ecb0 .functor XOR 1, L_000001c4d8ab97b0, L_000001c4d8ab9f30, C4<0>, C4<0>;
L_000001c4d8a9f0a0 .functor XOR 1, L_000001c4d8a9ecb0, L_000001c4d8aba930, C4<0>, C4<0>;
v000001c4d89abc60_0 .net "Debe", 0 0, L_000001c4d8a9f880;  1 drivers
v000001c4d89aaf40_0 .net "Din", 0 0, L_000001c4d8aba930;  1 drivers
v000001c4d89ab940_0 .net "Dout", 0 0, L_000001c4d8a9f0a0;  1 drivers
v000001c4d89aa360_0 .net "Ri", 0 0, L_000001c4d8ab9f30;  1 drivers
v000001c4d89ab440_0 .net "Si", 0 0, L_000001c4d8ab97b0;  1 drivers
v000001c4d89a9a00_0 .net *"_ivl_0", 0 0, L_000001c4d8aae920;  1 drivers
v000001c4d89abda0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa0060;  1 drivers
v000001c4d89aafe0_0 .net *"_ivl_14", 0 0, L_000001c4d8a9ecb0;  1 drivers
v000001c4d89a9aa0_0 .net *"_ivl_2", 0 0, L_000001c4d8aaeae0;  1 drivers
v000001c4d89ab300_0 .net *"_ivl_4", 0 0, L_000001c4d8a9f030;  1 drivers
v000001c4d89ab080_0 .net *"_ivl_6", 0 0, L_000001c4d8aa00d0;  1 drivers
v000001c4d89ab800_0 .net *"_ivl_8", 0 0, L_000001c4d8a9fb20;  1 drivers
S_000001c4d8963480 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c12d0 .param/l "i" 0 5 28, +C4<0100>;
S_000001c4d8962b20 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8963480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a9f650 .functor NOT 1, L_000001c4d8ab9850, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9efc0 .functor AND 1, L_000001c4d8a9f650, L_000001c4d8ab8e50, C4<1>, C4<1>;
L_000001c4d8aa03e0 .functor NOT 1, L_000001c4d8ab9850, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0140 .functor AND 1, L_000001c4d8aa03e0, L_000001c4d8ab9fd0, C4<1>, C4<1>;
L_000001c4d8aa06f0 .functor OR 1, L_000001c4d8a9efc0, L_000001c4d8aa0140, C4<0>, C4<0>;
L_000001c4d8aa0290 .functor AND 1, L_000001c4d8ab8e50, L_000001c4d8ab9fd0, C4<1>, C4<1>;
L_000001c4d8aa0610 .functor OR 1, L_000001c4d8aa06f0, L_000001c4d8aa0290, C4<0>, C4<0>;
L_000001c4d8aa07d0 .functor XOR 1, L_000001c4d8ab9850, L_000001c4d8ab8e50, C4<0>, C4<0>;
L_000001c4d8a9ec40 .functor XOR 1, L_000001c4d8aa07d0, L_000001c4d8ab9fd0, C4<0>, C4<0>;
v000001c4d89abe40_0 .net "Debe", 0 0, L_000001c4d8aa0610;  1 drivers
v000001c4d89aa540_0 .net "Din", 0 0, L_000001c4d8ab9fd0;  1 drivers
v000001c4d89aa5e0_0 .net "Dout", 0 0, L_000001c4d8a9ec40;  1 drivers
v000001c4d89aa2c0_0 .net "Ri", 0 0, L_000001c4d8ab8e50;  1 drivers
v000001c4d89a98c0_0 .net "Si", 0 0, L_000001c4d8ab9850;  1 drivers
v000001c4d89ab120_0 .net *"_ivl_0", 0 0, L_000001c4d8a9f650;  1 drivers
v000001c4d89ab1c0_0 .net *"_ivl_10", 0 0, L_000001c4d8aa0290;  1 drivers
v000001c4d89ab260_0 .net *"_ivl_14", 0 0, L_000001c4d8aa07d0;  1 drivers
v000001c4d89aa400_0 .net *"_ivl_2", 0 0, L_000001c4d8a9efc0;  1 drivers
v000001c4d89abb20_0 .net *"_ivl_4", 0 0, L_000001c4d8aa03e0;  1 drivers
v000001c4d89a9960_0 .net *"_ivl_6", 0 0, L_000001c4d8aa0140;  1 drivers
v000001c4d89a9b40_0 .net *"_ivl_8", 0 0, L_000001c4d8aa06f0;  1 drivers
S_000001c4d89637a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c1a50 .param/l "i" 0 5 28, +C4<0101>;
S_000001c4d8963610 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d89637a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a9fe30 .functor NOT 1, L_000001c4d8ab8ef0, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9f960 .functor AND 1, L_000001c4d8a9fe30, L_000001c4d8ab9210, C4<1>, C4<1>;
L_000001c4d8a9fd50 .functor NOT 1, L_000001c4d8ab8ef0, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0680 .functor AND 1, L_000001c4d8a9fd50, L_000001c4d8aba890, C4<1>, C4<1>;
L_000001c4d8a9ed20 .functor OR 1, L_000001c4d8a9f960, L_000001c4d8aa0680, C4<0>, C4<0>;
L_000001c4d8a9fa40 .functor AND 1, L_000001c4d8ab9210, L_000001c4d8aba890, C4<1>, C4<1>;
L_000001c4d8a9f2d0 .functor OR 1, L_000001c4d8a9ed20, L_000001c4d8a9fa40, C4<0>, C4<0>;
L_000001c4d8a9fff0 .functor XOR 1, L_000001c4d8ab8ef0, L_000001c4d8ab9210, C4<0>, C4<0>;
L_000001c4d8aa04c0 .functor XOR 1, L_000001c4d8a9fff0, L_000001c4d8aba890, C4<0>, C4<0>;
v000001c4d89ab3a0_0 .net "Debe", 0 0, L_000001c4d8a9f2d0;  1 drivers
v000001c4d89ab4e0_0 .net "Din", 0 0, L_000001c4d8aba890;  1 drivers
v000001c4d89ab9e0_0 .net "Dout", 0 0, L_000001c4d8aa04c0;  1 drivers
v000001c4d89abbc0_0 .net "Ri", 0 0, L_000001c4d8ab9210;  1 drivers
v000001c4d89a9be0_0 .net "Si", 0 0, L_000001c4d8ab8ef0;  1 drivers
v000001c4d89aa040_0 .net *"_ivl_0", 0 0, L_000001c4d8a9fe30;  1 drivers
v000001c4d89a9c80_0 .net *"_ivl_10", 0 0, L_000001c4d8a9fa40;  1 drivers
v000001c4d89a9d20_0 .net *"_ivl_14", 0 0, L_000001c4d8a9fff0;  1 drivers
v000001c4d89a9dc0_0 .net *"_ivl_2", 0 0, L_000001c4d8a9f960;  1 drivers
v000001c4d89a9e60_0 .net *"_ivl_4", 0 0, L_000001c4d8a9fd50;  1 drivers
v000001c4d89a9fa0_0 .net *"_ivl_6", 0 0, L_000001c4d8aa0680;  1 drivers
v000001c4d89aa4a0_0 .net *"_ivl_8", 0 0, L_000001c4d8a9ed20;  1 drivers
S_000001c4d89624e0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c13d0 .param/l "i" 0 5 28, +C4<0110>;
S_000001c4d8963930 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d89624e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a9f730 .functor NOT 1, L_000001c4d8abae30, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0450 .functor AND 1, L_000001c4d8a9f730, L_000001c4d8abb010, C4<1>, C4<1>;
L_000001c4d8a9fc70 .functor NOT 1, L_000001c4d8abae30, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9f8f0 .functor AND 1, L_000001c4d8a9fc70, L_000001c4d8ab8db0, C4<1>, C4<1>;
L_000001c4d8a9f570 .functor OR 1, L_000001c4d8aa0450, L_000001c4d8a9f8f0, C4<0>, C4<0>;
L_000001c4d8aa01b0 .functor AND 1, L_000001c4d8abb010, L_000001c4d8ab8db0, C4<1>, C4<1>;
L_000001c4d8aa0530 .functor OR 1, L_000001c4d8a9f570, L_000001c4d8aa01b0, C4<0>, C4<0>;
L_000001c4d8a9fb90 .functor XOR 1, L_000001c4d8abae30, L_000001c4d8abb010, C4<0>, C4<0>;
L_000001c4d8a9f110 .functor XOR 1, L_000001c4d8a9fb90, L_000001c4d8ab8db0, C4<0>, C4<0>;
v000001c4d89aa680_0 .net "Debe", 0 0, L_000001c4d8aa0530;  1 drivers
v000001c4d89aa720_0 .net "Din", 0 0, L_000001c4d8ab8db0;  1 drivers
v000001c4d89aa7c0_0 .net "Dout", 0 0, L_000001c4d8a9f110;  1 drivers
v000001c4d89aa860_0 .net "Ri", 0 0, L_000001c4d8abb010;  1 drivers
v000001c4d89aa900_0 .net "Si", 0 0, L_000001c4d8abae30;  1 drivers
v000001c4d89aa9a0_0 .net *"_ivl_0", 0 0, L_000001c4d8a9f730;  1 drivers
v000001c4d89ad600_0 .net *"_ivl_10", 0 0, L_000001c4d8aa01b0;  1 drivers
v000001c4d89ae780_0 .net *"_ivl_14", 0 0, L_000001c4d8a9fb90;  1 drivers
v000001c4d89ade20_0 .net *"_ivl_2", 0 0, L_000001c4d8aa0450;  1 drivers
v000001c4d89ae6e0_0 .net *"_ivl_4", 0 0, L_000001c4d8a9fc70;  1 drivers
v000001c4d89ae0a0_0 .net *"_ivl_6", 0 0, L_000001c4d8a9f8f0;  1 drivers
v000001c4d89ae280_0 .net *"_ivl_8", 0 0, L_000001c4d8a9f570;  1 drivers
S_000001c4d8962800 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c4d895a650;
 .timescale -9 -12;
P_000001c4d87c1ad0 .param/l "i" 0 5 28, +C4<0111>;
S_000001c4d8963ac0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8962800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a9f7a0 .functor NOT 1, L_000001c4d8abb150, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9f6c0 .functor AND 1, L_000001c4d8a9f7a0, L_000001c4d8aba750, C4<1>, C4<1>;
L_000001c4d8a9f3b0 .functor NOT 1, L_000001c4d8abb150, C4<0>, C4<0>, C4<0>;
L_000001c4d8aa0370 .functor AND 1, L_000001c4d8a9f3b0, L_000001c4d8ab98f0, C4<1>, C4<1>;
L_000001c4d8a9f490 .functor OR 1, L_000001c4d8a9f6c0, L_000001c4d8aa0370, C4<0>, C4<0>;
L_000001c4d8a9fea0 .functor AND 1, L_000001c4d8aba750, L_000001c4d8ab98f0, C4<1>, C4<1>;
L_000001c4d8a9fc00 .functor OR 1, L_000001c4d8a9f490, L_000001c4d8a9fea0, C4<0>, C4<0>;
L_000001c4d8aa0760 .functor XOR 1, L_000001c4d8abb150, L_000001c4d8aba750, C4<0>, C4<0>;
L_000001c4d8a9f9d0 .functor XOR 1, L_000001c4d8aa0760, L_000001c4d8ab98f0, C4<0>, C4<0>;
v000001c4d89acd40_0 .net "Debe", 0 0, L_000001c4d8a9fc00;  1 drivers
v000001c4d89ac660_0 .net "Din", 0 0, L_000001c4d8ab98f0;  1 drivers
v000001c4d89ac2a0_0 .net "Dout", 0 0, L_000001c4d8a9f9d0;  1 drivers
v000001c4d89acac0_0 .net "Ri", 0 0, L_000001c4d8aba750;  1 drivers
v000001c4d89ae5a0_0 .net "Si", 0 0, L_000001c4d8abb150;  1 drivers
v000001c4d89ae640_0 .net *"_ivl_0", 0 0, L_000001c4d8a9f7a0;  1 drivers
v000001c4d89ad1a0_0 .net *"_ivl_10", 0 0, L_000001c4d8a9fea0;  1 drivers
v000001c4d89adc40_0 .net *"_ivl_14", 0 0, L_000001c4d8aa0760;  1 drivers
v000001c4d89acf20_0 .net *"_ivl_2", 0 0, L_000001c4d8a9f6c0;  1 drivers
v000001c4d89ac200_0 .net *"_ivl_4", 0 0, L_000001c4d8a9f3b0;  1 drivers
v000001c4d89ad240_0 .net *"_ivl_6", 0 0, L_000001c4d8aa0370;  1 drivers
v000001c4d89adb00_0 .net *"_ivl_8", 0 0, L_000001c4d8a9f490;  1 drivers
S_000001c4d8963c50 .scope module, "subsito2" "RestaExp_sum" 5 242, 5 19 0, S_000001c4d8944fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "S";
    .port_info 1 /INPUT 8 "R";
    .port_info 2 /OUTPUT 8 "F";
P_000001c4d89474b0 .param/l "BS" 0 5 19, +C4<00000000000000000000000000011111>;
P_000001c4d89474e8 .param/l "EBS" 0 5 19, +C4<00000000000000000000000000000111>;
P_000001c4d8947520 .param/l "MBS" 0 5 19, +C4<00000000000000000000000000010110>;
v000001c4d89afd60_0 .net "Debe", 8 0, L_000001c4d8aba110;  1 drivers
v000001c4d89af680_0 .net "F", 7 0, L_000001c4d8ab9df0;  alias, 1 drivers
v000001c4d89af720_0 .net "R", 7 0, L_000001c4d8ab8130;  alias, 1 drivers
v000001c4d89af7c0_0 .net "S", 7 0, L_000001c4d8ab7cd0;  alias, 1 drivers
L_000001c4d8a17198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89affe0_0 .net/2u *"_ivl_60", 0 0, L_000001c4d8a17198;  1 drivers
L_000001c4d8ab9d50 .part L_000001c4d8ab7cd0, 0, 1;
L_000001c4d8ab9ad0 .part L_000001c4d8ab8130, 0, 1;
L_000001c4d8ab8f90 .part L_000001c4d8aba110, 0, 1;
L_000001c4d8aba250 .part L_000001c4d8ab7cd0, 1, 1;
L_000001c4d8aba7f0 .part L_000001c4d8ab8130, 1, 1;
L_000001c4d8aba9d0 .part L_000001c4d8aba110, 1, 1;
L_000001c4d8ab9030 .part L_000001c4d8ab7cd0, 2, 1;
L_000001c4d8ab9a30 .part L_000001c4d8ab8130, 2, 1;
L_000001c4d8aba610 .part L_000001c4d8aba110, 2, 1;
L_000001c4d8ab9c10 .part L_000001c4d8ab7cd0, 3, 1;
L_000001c4d8ab92b0 .part L_000001c4d8ab8130, 3, 1;
L_000001c4d8aba2f0 .part L_000001c4d8aba110, 3, 1;
L_000001c4d8ab9cb0 .part L_000001c4d8ab7cd0, 4, 1;
L_000001c4d8abb3d0 .part L_000001c4d8ab8130, 4, 1;
L_000001c4d8ab9990 .part L_000001c4d8aba110, 4, 1;
L_000001c4d8ab9350 .part L_000001c4d8ab7cd0, 5, 1;
L_000001c4d8ab8c70 .part L_000001c4d8ab8130, 5, 1;
L_000001c4d8ab90d0 .part L_000001c4d8aba110, 5, 1;
L_000001c4d8ab9170 .part L_000001c4d8ab7cd0, 6, 1;
L_000001c4d8abb330 .part L_000001c4d8ab8130, 6, 1;
L_000001c4d8ab93f0 .part L_000001c4d8aba110, 6, 1;
L_000001c4d8abb1f0 .part L_000001c4d8ab7cd0, 7, 1;
L_000001c4d8ab9490 .part L_000001c4d8ab8130, 7, 1;
L_000001c4d8aba390 .part L_000001c4d8aba110, 7, 1;
LS_000001c4d8ab9df0_0_0 .concat8 [ 1 1 1 1], L_000001c4d8aa0300, L_000001c4d8a9f260, L_000001c4d8ad1ba0, L_000001c4d8ad1660;
LS_000001c4d8ab9df0_0_4 .concat8 [ 1 1 1 1], L_000001c4d8ad0c50, L_000001c4d8ad0f60, L_000001c4d8ad21c0, L_000001c4d8ad0da0;
L_000001c4d8ab9df0 .concat8 [ 4 4 0 0], LS_000001c4d8ab9df0_0_0, LS_000001c4d8ab9df0_0_4;
LS_000001c4d8aba110_0_0 .concat8 [ 1 1 1 1], L_000001c4d8a17198, L_000001c4d8aa0220, L_000001c4d8a9f420, L_000001c4d8ad2150;
LS_000001c4d8aba110_0_4 .concat8 [ 1 1 1 1], L_000001c4d8ad15f0, L_000001c4d8ad2000, L_000001c4d8ad1f90, L_000001c4d8ad0a90;
LS_000001c4d8aba110_0_8 .concat8 [ 1 0 0 0], L_000001c4d8ad12e0;
L_000001c4d8aba110 .concat8 [ 4 4 1 0], LS_000001c4d8aba110_0_0, LS_000001c4d8aba110_0_4, LS_000001c4d8aba110_0_8;
S_000001c4d8963de0 .scope generate, "genblk1[0]" "genblk1[0]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c1410 .param/l "i" 0 5 28, +C4<00>;
S_000001c4d8962670 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8963de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a9f340 .functor NOT 1, L_000001c4d8ab9d50, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9ed90 .functor AND 1, L_000001c4d8a9f340, L_000001c4d8ab9ad0, C4<1>, C4<1>;
L_000001c4d8a9fce0 .functor NOT 1, L_000001c4d8ab9d50, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9fdc0 .functor AND 1, L_000001c4d8a9fce0, L_000001c4d8ab8f90, C4<1>, C4<1>;
L_000001c4d8a9f810 .functor OR 1, L_000001c4d8a9ed90, L_000001c4d8a9fdc0, C4<0>, C4<0>;
L_000001c4d8a9ee70 .functor AND 1, L_000001c4d8ab9ad0, L_000001c4d8ab8f90, C4<1>, C4<1>;
L_000001c4d8aa0220 .functor OR 1, L_000001c4d8a9f810, L_000001c4d8a9ee70, C4<0>, C4<0>;
L_000001c4d8a9ee00 .functor XOR 1, L_000001c4d8ab9d50, L_000001c4d8ab9ad0, C4<0>, C4<0>;
L_000001c4d8aa0300 .functor XOR 1, L_000001c4d8a9ee00, L_000001c4d8ab8f90, C4<0>, C4<0>;
v000001c4d89ad380_0 .net "Debe", 0 0, L_000001c4d8aa0220;  1 drivers
v000001c4d89add80_0 .net "Din", 0 0, L_000001c4d8ab8f90;  1 drivers
v000001c4d89aca20_0 .net "Dout", 0 0, L_000001c4d8aa0300;  1 drivers
v000001c4d89ad560_0 .net "Ri", 0 0, L_000001c4d8ab9ad0;  1 drivers
v000001c4d89ae820_0 .net "Si", 0 0, L_000001c4d8ab9d50;  1 drivers
v000001c4d89ad4c0_0 .net *"_ivl_0", 0 0, L_000001c4d8a9f340;  1 drivers
v000001c4d89ad6a0_0 .net *"_ivl_10", 0 0, L_000001c4d8a9ee70;  1 drivers
v000001c4d89ac0c0_0 .net *"_ivl_14", 0 0, L_000001c4d8a9ee00;  1 drivers
v000001c4d89adec0_0 .net *"_ivl_2", 0 0, L_000001c4d8a9ed90;  1 drivers
v000001c4d89ac160_0 .net *"_ivl_4", 0 0, L_000001c4d8a9fce0;  1 drivers
v000001c4d89ae140_0 .net *"_ivl_6", 0 0, L_000001c4d8a9fdc0;  1 drivers
v000001c4d89ae320_0 .net *"_ivl_8", 0 0, L_000001c4d8a9f810;  1 drivers
S_000001c4d8962cb0 .scope generate, "genblk1[1]" "genblk1[1]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c20d0 .param/l "i" 0 5 28, +C4<01>;
S_000001c4d8962990 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8962cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a9eee0 .functor NOT 1, L_000001c4d8aba250, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9ef50 .functor AND 1, L_000001c4d8a9eee0, L_000001c4d8aba7f0, C4<1>, C4<1>;
L_000001c4d8a9ff10 .functor NOT 1, L_000001c4d8aba250, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9f180 .functor AND 1, L_000001c4d8a9ff10, L_000001c4d8aba9d0, C4<1>, C4<1>;
L_000001c4d8a9f5e0 .functor OR 1, L_000001c4d8a9ef50, L_000001c4d8a9f180, C4<0>, C4<0>;
L_000001c4d8aa05a0 .functor AND 1, L_000001c4d8aba7f0, L_000001c4d8aba9d0, C4<1>, C4<1>;
L_000001c4d8a9f420 .functor OR 1, L_000001c4d8a9f5e0, L_000001c4d8aa05a0, C4<0>, C4<0>;
L_000001c4d8a9f1f0 .functor XOR 1, L_000001c4d8aba250, L_000001c4d8aba7f0, C4<0>, C4<0>;
L_000001c4d8a9f260 .functor XOR 1, L_000001c4d8a9f1f0, L_000001c4d8aba9d0, C4<0>, C4<0>;
v000001c4d89ad740_0 .net "Debe", 0 0, L_000001c4d8a9f420;  1 drivers
v000001c4d89acfc0_0 .net "Din", 0 0, L_000001c4d8aba9d0;  1 drivers
v000001c4d89ac3e0_0 .net "Dout", 0 0, L_000001c4d8a9f260;  1 drivers
v000001c4d89ad7e0_0 .net "Ri", 0 0, L_000001c4d8aba7f0;  1 drivers
v000001c4d89acc00_0 .net "Si", 0 0, L_000001c4d8aba250;  1 drivers
v000001c4d89adf60_0 .net *"_ivl_0", 0 0, L_000001c4d8a9eee0;  1 drivers
v000001c4d89ad880_0 .net *"_ivl_10", 0 0, L_000001c4d8aa05a0;  1 drivers
v000001c4d89acde0_0 .net *"_ivl_14", 0 0, L_000001c4d8a9f1f0;  1 drivers
v000001c4d89ace80_0 .net *"_ivl_2", 0 0, L_000001c4d8a9ef50;  1 drivers
v000001c4d89ada60_0 .net *"_ivl_4", 0 0, L_000001c4d8a9ff10;  1 drivers
v000001c4d89ac480_0 .net *"_ivl_6", 0 0, L_000001c4d8a9f180;  1 drivers
v000001c4d89ad060_0 .net *"_ivl_8", 0 0, L_000001c4d8a9f5e0;  1 drivers
S_000001c4d8962fd0 .scope generate, "genblk1[2]" "genblk1[2]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c1950 .param/l "i" 0 5 28, +C4<010>;
S_000001c4d8963160 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d8962fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8a9f500 .functor NOT 1, L_000001c4d8ab9030, C4<0>, C4<0>, C4<0>;
L_000001c4d8a9ff80 .functor AND 1, L_000001c4d8a9f500, L_000001c4d8ab9a30, C4<1>, C4<1>;
L_000001c4d8a9fab0 .functor NOT 1, L_000001c4d8ab9030, C4<0>, C4<0>, C4<0>;
L_000001c4d8aab970 .functor AND 1, L_000001c4d8a9fab0, L_000001c4d8aba610, C4<1>, C4<1>;
L_000001c4d8ad1b30 .functor OR 1, L_000001c4d8a9ff80, L_000001c4d8aab970, C4<0>, C4<0>;
L_000001c4d8ad0ef0 .functor AND 1, L_000001c4d8ab9a30, L_000001c4d8aba610, C4<1>, C4<1>;
L_000001c4d8ad2150 .functor OR 1, L_000001c4d8ad1b30, L_000001c4d8ad0ef0, C4<0>, C4<0>;
L_000001c4d8ad17b0 .functor XOR 1, L_000001c4d8ab9030, L_000001c4d8ab9a30, C4<0>, C4<0>;
L_000001c4d8ad1ba0 .functor XOR 1, L_000001c4d8ad17b0, L_000001c4d8aba610, C4<0>, C4<0>;
v000001c4d89ae460_0 .net "Debe", 0 0, L_000001c4d8ad2150;  1 drivers
v000001c4d89ad920_0 .net "Din", 0 0, L_000001c4d8aba610;  1 drivers
v000001c4d89ac520_0 .net "Dout", 0 0, L_000001c4d8ad1ba0;  1 drivers
v000001c4d89ac7a0_0 .net "Ri", 0 0, L_000001c4d8ab9a30;  1 drivers
v000001c4d89ad9c0_0 .net "Si", 0 0, L_000001c4d8ab9030;  1 drivers
v000001c4d89ae000_0 .net *"_ivl_0", 0 0, L_000001c4d8a9f500;  1 drivers
v000001c4d89acb60_0 .net *"_ivl_10", 0 0, L_000001c4d8ad0ef0;  1 drivers
v000001c4d89ad100_0 .net *"_ivl_14", 0 0, L_000001c4d8ad17b0;  1 drivers
v000001c4d89adba0_0 .net *"_ivl_2", 0 0, L_000001c4d8a9ff80;  1 drivers
v000001c4d89ae500_0 .net *"_ivl_4", 0 0, L_000001c4d8a9fab0;  1 drivers
v000001c4d89ae1e0_0 .net *"_ivl_6", 0 0, L_000001c4d8aab970;  1 drivers
v000001c4d89adce0_0 .net *"_ivl_8", 0 0, L_000001c4d8ad1b30;  1 drivers
S_000001c4d89632f0 .scope generate, "genblk1[3]" "genblk1[3]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c2090 .param/l "i" 0 5 28, +C4<011>;
S_000001c4d895fab0 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d89632f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad1270 .functor NOT 1, L_000001c4d8ab9c10, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad1510 .functor AND 1, L_000001c4d8ad1270, L_000001c4d8ab92b0, C4<1>, C4<1>;
L_000001c4d8ad1580 .functor NOT 1, L_000001c4d8ab9c10, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad1ac0 .functor AND 1, L_000001c4d8ad1580, L_000001c4d8aba2f0, C4<1>, C4<1>;
L_000001c4d8ad1820 .functor OR 1, L_000001c4d8ad1510, L_000001c4d8ad1ac0, C4<0>, C4<0>;
L_000001c4d8ad2230 .functor AND 1, L_000001c4d8ab92b0, L_000001c4d8aba2f0, C4<1>, C4<1>;
L_000001c4d8ad15f0 .functor OR 1, L_000001c4d8ad1820, L_000001c4d8ad2230, C4<0>, C4<0>;
L_000001c4d8ad0940 .functor XOR 1, L_000001c4d8ab9c10, L_000001c4d8ab92b0, C4<0>, C4<0>;
L_000001c4d8ad1660 .functor XOR 1, L_000001c4d8ad0940, L_000001c4d8aba2f0, C4<0>, C4<0>;
v000001c4d89ac5c0_0 .net "Debe", 0 0, L_000001c4d8ad15f0;  1 drivers
v000001c4d89ac840_0 .net "Din", 0 0, L_000001c4d8aba2f0;  1 drivers
v000001c4d89ac8e0_0 .net "Dout", 0 0, L_000001c4d8ad1660;  1 drivers
v000001c4d89ae3c0_0 .net "Ri", 0 0, L_000001c4d8ab92b0;  1 drivers
v000001c4d89ac980_0 .net "Si", 0 0, L_000001c4d8ab9c10;  1 drivers
v000001c4d89b0c60_0 .net *"_ivl_0", 0 0, L_000001c4d8ad1270;  1 drivers
v000001c4d89aea00_0 .net *"_ivl_10", 0 0, L_000001c4d8ad2230;  1 drivers
v000001c4d89af860_0 .net *"_ivl_14", 0 0, L_000001c4d8ad0940;  1 drivers
v000001c4d89b1020_0 .net *"_ivl_2", 0 0, L_000001c4d8ad1510;  1 drivers
v000001c4d89af220_0 .net *"_ivl_4", 0 0, L_000001c4d8ad1580;  1 drivers
v000001c4d89af360_0 .net *"_ivl_6", 0 0, L_000001c4d8ad1ac0;  1 drivers
v000001c4d89ae8c0_0 .net *"_ivl_8", 0 0, L_000001c4d8ad1820;  1 drivers
S_000001c4d895ee30 .scope generate, "genblk1[4]" "genblk1[4]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c1d10 .param/l "i" 0 5 28, +C4<0100>;
S_000001c4d895dd00 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895ee30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad20e0 .functor NOT 1, L_000001c4d8ab9cb0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad09b0 .functor AND 1, L_000001c4d8ad20e0, L_000001c4d8abb3d0, C4<1>, C4<1>;
L_000001c4d8ad1890 .functor NOT 1, L_000001c4d8ab9cb0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad1cf0 .functor AND 1, L_000001c4d8ad1890, L_000001c4d8ab9990, C4<1>, C4<1>;
L_000001c4d8ad1dd0 .functor OR 1, L_000001c4d8ad09b0, L_000001c4d8ad1cf0, C4<0>, C4<0>;
L_000001c4d8ad2310 .functor AND 1, L_000001c4d8abb3d0, L_000001c4d8ab9990, C4<1>, C4<1>;
L_000001c4d8ad2000 .functor OR 1, L_000001c4d8ad1dd0, L_000001c4d8ad2310, C4<0>, C4<0>;
L_000001c4d8ad22a0 .functor XOR 1, L_000001c4d8ab9cb0, L_000001c4d8abb3d0, C4<0>, C4<0>;
L_000001c4d8ad0c50 .functor XOR 1, L_000001c4d8ad22a0, L_000001c4d8ab9990, C4<0>, C4<0>;
v000001c4d89b0260_0 .net "Debe", 0 0, L_000001c4d8ad2000;  1 drivers
v000001c4d89b0120_0 .net "Din", 0 0, L_000001c4d8ab9990;  1 drivers
v000001c4d89afcc0_0 .net "Dout", 0 0, L_000001c4d8ad0c50;  1 drivers
v000001c4d89b09e0_0 .net "Ri", 0 0, L_000001c4d8abb3d0;  1 drivers
v000001c4d89aef00_0 .net "Si", 0 0, L_000001c4d8ab9cb0;  1 drivers
v000001c4d89b0d00_0 .net *"_ivl_0", 0 0, L_000001c4d8ad20e0;  1 drivers
v000001c4d89af040_0 .net *"_ivl_10", 0 0, L_000001c4d8ad2310;  1 drivers
v000001c4d89ae960_0 .net *"_ivl_14", 0 0, L_000001c4d8ad22a0;  1 drivers
v000001c4d89b0da0_0 .net *"_ivl_2", 0 0, L_000001c4d8ad09b0;  1 drivers
v000001c4d89afe00_0 .net *"_ivl_4", 0 0, L_000001c4d8ad1890;  1 drivers
v000001c4d89b03a0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad1cf0;  1 drivers
v000001c4d89b0580_0 .net *"_ivl_8", 0 0, L_000001c4d8ad1dd0;  1 drivers
S_000001c4d895d3a0 .scope generate, "genblk1[5]" "genblk1[5]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c11d0 .param/l "i" 0 5 28, +C4<0101>;
S_000001c4d895ca40 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895d3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad0cc0 .functor NOT 1, L_000001c4d8ab9350, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad1c10 .functor AND 1, L_000001c4d8ad0cc0, L_000001c4d8ab8c70, C4<1>, C4<1>;
L_000001c4d8ad2380 .functor NOT 1, L_000001c4d8ab9350, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad1e40 .functor AND 1, L_000001c4d8ad2380, L_000001c4d8ab90d0, C4<1>, C4<1>;
L_000001c4d8ad1f20 .functor OR 1, L_000001c4d8ad1c10, L_000001c4d8ad1e40, C4<0>, C4<0>;
L_000001c4d8ad0b00 .functor AND 1, L_000001c4d8ab8c70, L_000001c4d8ab90d0, C4<1>, C4<1>;
L_000001c4d8ad1f90 .functor OR 1, L_000001c4d8ad1f20, L_000001c4d8ad0b00, C4<0>, C4<0>;
L_000001c4d8ad2070 .functor XOR 1, L_000001c4d8ab9350, L_000001c4d8ab8c70, C4<0>, C4<0>;
L_000001c4d8ad0f60 .functor XOR 1, L_000001c4d8ad2070, L_000001c4d8ab90d0, C4<0>, C4<0>;
v000001c4d89af400_0 .net "Debe", 0 0, L_000001c4d8ad1f90;  1 drivers
v000001c4d89afb80_0 .net "Din", 0 0, L_000001c4d8ab90d0;  1 drivers
v000001c4d89b0620_0 .net "Dout", 0 0, L_000001c4d8ad0f60;  1 drivers
v000001c4d89af2c0_0 .net "Ri", 0 0, L_000001c4d8ab8c70;  1 drivers
v000001c4d89aeaa0_0 .net "Si", 0 0, L_000001c4d8ab9350;  1 drivers
v000001c4d89b0f80_0 .net *"_ivl_0", 0 0, L_000001c4d8ad0cc0;  1 drivers
v000001c4d89afc20_0 .net *"_ivl_10", 0 0, L_000001c4d8ad0b00;  1 drivers
v000001c4d89afea0_0 .net *"_ivl_14", 0 0, L_000001c4d8ad2070;  1 drivers
v000001c4d89aeb40_0 .net *"_ivl_2", 0 0, L_000001c4d8ad1c10;  1 drivers
v000001c4d89af900_0 .net *"_ivl_4", 0 0, L_000001c4d8ad2380;  1 drivers
v000001c4d89b0ee0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad1e40;  1 drivers
v000001c4d89b08a0_0 .net *"_ivl_8", 0 0, L_000001c4d8ad1f20;  1 drivers
S_000001c4d895fdd0 .scope generate, "genblk1[6]" "genblk1[6]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c1290 .param/l "i" 0 5 28, +C4<0110>;
S_000001c4d895ff60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895fdd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad1eb0 .functor NOT 1, L_000001c4d8ab9170, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad1c80 .functor AND 1, L_000001c4d8ad1eb0, L_000001c4d8abb330, C4<1>, C4<1>;
L_000001c4d8ad1d60 .functor NOT 1, L_000001c4d8ab9170, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad16d0 .functor AND 1, L_000001c4d8ad1d60, L_000001c4d8ab93f0, C4<1>, C4<1>;
L_000001c4d8ad0d30 .functor OR 1, L_000001c4d8ad1c80, L_000001c4d8ad16d0, C4<0>, C4<0>;
L_000001c4d8ad0fd0 .functor AND 1, L_000001c4d8abb330, L_000001c4d8ab93f0, C4<1>, C4<1>;
L_000001c4d8ad0a90 .functor OR 1, L_000001c4d8ad0d30, L_000001c4d8ad0fd0, C4<0>, C4<0>;
L_000001c4d8ad23f0 .functor XOR 1, L_000001c4d8ab9170, L_000001c4d8abb330, C4<0>, C4<0>;
L_000001c4d8ad21c0 .functor XOR 1, L_000001c4d8ad23f0, L_000001c4d8ab93f0, C4<0>, C4<0>;
v000001c4d89aebe0_0 .net "Debe", 0 0, L_000001c4d8ad0a90;  1 drivers
v000001c4d89af540_0 .net "Din", 0 0, L_000001c4d8ab93f0;  1 drivers
v000001c4d89aee60_0 .net "Dout", 0 0, L_000001c4d8ad21c0;  1 drivers
v000001c4d89aec80_0 .net "Ri", 0 0, L_000001c4d8abb330;  1 drivers
v000001c4d89b04e0_0 .net "Si", 0 0, L_000001c4d8ab9170;  1 drivers
v000001c4d89b0e40_0 .net *"_ivl_0", 0 0, L_000001c4d8ad1eb0;  1 drivers
v000001c4d89aed20_0 .net *"_ivl_10", 0 0, L_000001c4d8ad0fd0;  1 drivers
v000001c4d89af9a0_0 .net *"_ivl_14", 0 0, L_000001c4d8ad23f0;  1 drivers
v000001c4d89b0440_0 .net *"_ivl_2", 0 0, L_000001c4d8ad1c80;  1 drivers
v000001c4d89af4a0_0 .net *"_ivl_4", 0 0, L_000001c4d8ad1d60;  1 drivers
v000001c4d89b01c0_0 .net *"_ivl_6", 0 0, L_000001c4d8ad16d0;  1 drivers
v000001c4d89b06c0_0 .net *"_ivl_8", 0 0, L_000001c4d8ad0d30;  1 drivers
S_000001c4d895fc40 .scope generate, "genblk1[7]" "genblk1[7]" 5 28, 5 28 0, S_000001c4d8963c50;
 .timescale -9 -12;
P_000001c4d87c1b10 .param/l "i" 0 5 28, +C4<0111>;
S_000001c4d895cd60 .scope module, "sub_i" "FullSub_add" 5 29, 5 10 0, S_000001c4d895fc40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Si";
    .port_info 1 /INPUT 1 "Ri";
    .port_info 2 /INPUT 1 "Din";
    .port_info 3 /OUTPUT 1 "Debe";
    .port_info 4 /OUTPUT 1 "Dout";
L_000001c4d8ad0860 .functor NOT 1, L_000001c4d8abb1f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad08d0 .functor AND 1, L_000001c4d8ad0860, L_000001c4d8ab9490, C4<1>, C4<1>;
L_000001c4d8ad0a20 .functor NOT 1, L_000001c4d8abb1f0, C4<0>, C4<0>, C4<0>;
L_000001c4d8ad0b70 .functor AND 1, L_000001c4d8ad0a20, L_000001c4d8aba390, C4<1>, C4<1>;
L_000001c4d8ad1740 .functor OR 1, L_000001c4d8ad08d0, L_000001c4d8ad0b70, C4<0>, C4<0>;
L_000001c4d8ad0be0 .functor AND 1, L_000001c4d8ab9490, L_000001c4d8aba390, C4<1>, C4<1>;
L_000001c4d8ad12e0 .functor OR 1, L_000001c4d8ad1740, L_000001c4d8ad0be0, C4<0>, C4<0>;
L_000001c4d8ad1040 .functor XOR 1, L_000001c4d8abb1f0, L_000001c4d8ab9490, C4<0>, C4<0>;
L_000001c4d8ad0da0 .functor XOR 1, L_000001c4d8ad1040, L_000001c4d8aba390, C4<0>, C4<0>;
v000001c4d89b0940_0 .net "Debe", 0 0, L_000001c4d8ad12e0;  1 drivers
v000001c4d89aedc0_0 .net "Din", 0 0, L_000001c4d8aba390;  1 drivers
v000001c4d89b0a80_0 .net "Dout", 0 0, L_000001c4d8ad0da0;  1 drivers
v000001c4d89aff40_0 .net "Ri", 0 0, L_000001c4d8ab9490;  1 drivers
v000001c4d89aefa0_0 .net "Si", 0 0, L_000001c4d8abb1f0;  1 drivers
v000001c4d89af0e0_0 .net *"_ivl_0", 0 0, L_000001c4d8ad0860;  1 drivers
v000001c4d89b0760_0 .net *"_ivl_10", 0 0, L_000001c4d8ad0be0;  1 drivers
v000001c4d89afa40_0 .net *"_ivl_14", 0 0, L_000001c4d8ad1040;  1 drivers
v000001c4d89af180_0 .net *"_ivl_2", 0 0, L_000001c4d8ad08d0;  1 drivers
v000001c4d89b0800_0 .net *"_ivl_4", 0 0, L_000001c4d8ad0a20;  1 drivers
v000001c4d89b0300_0 .net *"_ivl_6", 0 0, L_000001c4d8ad0b70;  1 drivers
v000001c4d89af5e0_0 .net *"_ivl_8", 0 0, L_000001c4d8ad1740;  1 drivers
S_000001c4d895d080 .scope module, "inf_det_R" "is_inf_detector" 4 110, 8 68 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001c4d8947980 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000001c4d89479b8 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000001c4d89479f0 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000001c4d8af15f0 .functor NOT 1, L_000001c4d8aaf670, C4<0>, C4<0>, C4<0>;
L_000001c4d8aefc90 .functor AND 1, L_000001c4d8af15f0, L_000001c4d8aafad0, C4<1>, C4<1>;
L_000001c4d8af0ef0 .functor AND 1, L_000001c4d8aefc90, L_000001c4d8ab0750, C4<1>, C4<1>;
L_000001c4d8aefd00 .functor AND 1, L_000001c4d8aaf670, L_000001c4d8ab0070, C4<1>, C4<1>;
L_000001c4d8af0e80 .functor AND 1, L_000001c4d8aefd00, L_000001c4d8ab0110, C4<1>, C4<1>;
v000001c4d89b5760_0 .net "Exp", 7 0, L_000001c4d8ab04d0;  1 drivers
v000001c4d89b5940_0 .net "Man", 22 0, L_000001c4d8aaf8f0;  1 drivers
v000001c4d89b5ee0_0 .net *"_ivl_10", 0 0, L_000001c4d8aefc90;  1 drivers
v000001c4d89b5a80_0 .net *"_ivl_13", 0 0, L_000001c4d8ab0750;  1 drivers
v000001c4d89b58a0_0 .net *"_ivl_17", 0 0, L_000001c4d8ab0070;  1 drivers
v000001c4d89b59e0_0 .net *"_ivl_18", 0 0, L_000001c4d8aefd00;  1 drivers
v000001c4d89b5b20_0 .net *"_ivl_21", 0 0, L_000001c4d8ab0110;  1 drivers
v000001c4d89b5120_0 .net *"_ivl_6", 0 0, L_000001c4d8af15f0;  1 drivers
v000001c4d89b4cc0_0 .net *"_ivl_9", 0 0, L_000001c4d8aafad0;  1 drivers
v000001c4d89b5bc0_0 .net "is_negInf", 0 0, L_000001c4d8af0e80;  alias, 1 drivers
v000001c4d89b3f00_0 .net "is_posInf", 0 0, L_000001c4d8af0ef0;  alias, 1 drivers
v000001c4d89b5d00_0 .net "sign", 0 0, L_000001c4d8aaf670;  1 drivers
v000001c4d89b3a00_0 .net "value", 31 0, v000001c4d89bc7e0_0;  alias, 1 drivers
L_000001c4d8aaf670 .part v000001c4d89bc7e0_0, 31, 1;
L_000001c4d8ab04d0 .part v000001c4d89bc7e0_0, 23, 8;
L_000001c4d8aaf8f0 .part v000001c4d89bc7e0_0, 0, 23;
L_000001c4d8aafad0 .reduce/and L_000001c4d8ab04d0;
L_000001c4d8ab0750 .reduce/nor L_000001c4d8aaf8f0;
L_000001c4d8ab0070 .reduce/and L_000001c4d8ab04d0;
L_000001c4d8ab0110 .reduce/nor L_000001c4d8aaf8f0;
S_000001c4d895e4d0 .scope module, "inf_det_S" "is_inf_detector" 4 102, 8 68 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "is_posInf";
    .port_info 2 /OUTPUT 1 "is_negInf";
P_000001c4d8947f00 .param/l "BS" 0 8 71, +C4<00000000000000000000000000011111>;
P_000001c4d8947f38 .param/l "EBS" 0 8 70, +C4<00000000000000000000000000000111>;
P_000001c4d8947f70 .param/l "MBS" 0 8 69, +C4<00000000000000000000000000010110>;
L_000001c4d8aefb40 .functor NOT 1, L_000001c4d8aaf850, C4<0>, C4<0>, C4<0>;
L_000001c4d8af0a20 .functor AND 1, L_000001c4d8aefb40, L_000001c4d8ab0430, C4<1>, C4<1>;
L_000001c4d8af0d30 .functor AND 1, L_000001c4d8af0a20, L_000001c4d8aaf530, C4<1>, C4<1>;
L_000001c4d8af1430 .functor AND 1, L_000001c4d8aaf850, L_000001c4d8ab06b0, C4<1>, C4<1>;
L_000001c4d8af0e10 .functor AND 1, L_000001c4d8af1430, L_000001c4d8aaff30, C4<1>, C4<1>;
v000001c4d89b40e0_0 .net "Exp", 7 0, L_000001c4d8ab0cf0;  1 drivers
v000001c4d89b6020_0 .net "Man", 22 0, L_000001c4d8ab0570;  1 drivers
v000001c4d89b5c60_0 .net *"_ivl_10", 0 0, L_000001c4d8af0a20;  1 drivers
v000001c4d89b4900_0 .net *"_ivl_13", 0 0, L_000001c4d8aaf530;  1 drivers
v000001c4d89b3fa0_0 .net *"_ivl_17", 0 0, L_000001c4d8ab06b0;  1 drivers
v000001c4d89b4fe0_0 .net *"_ivl_18", 0 0, L_000001c4d8af1430;  1 drivers
v000001c4d89b4220_0 .net *"_ivl_21", 0 0, L_000001c4d8aaff30;  1 drivers
v000001c4d89b4d60_0 .net *"_ivl_6", 0 0, L_000001c4d8aefb40;  1 drivers
v000001c4d89b5620_0 .net *"_ivl_9", 0 0, L_000001c4d8ab0430;  1 drivers
v000001c4d89b42c0_0 .net "is_negInf", 0 0, L_000001c4d8af0e10;  alias, 1 drivers
v000001c4d89b3aa0_0 .net "is_posInf", 0 0, L_000001c4d8af0d30;  alias, 1 drivers
v000001c4d89b5080_0 .net "sign", 0 0, L_000001c4d8aaf850;  1 drivers
v000001c4d89b3e60_0 .net "value", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
L_000001c4d8aaf850 .part v000001c4d89bc2e0_0, 31, 1;
L_000001c4d8ab0cf0 .part v000001c4d89bc2e0_0, 23, 8;
L_000001c4d8ab0570 .part v000001c4d89bc2e0_0, 0, 23;
L_000001c4d8ab0430 .reduce/and L_000001c4d8ab0cf0;
L_000001c4d8aaf530 .reduce/nor L_000001c4d8ab0570;
L_000001c4d8ab06b0 .reduce/and L_000001c4d8ab0cf0;
L_000001c4d8aaff30 .reduce/nor L_000001c4d8ab0570;
S_000001c4d89600f0 .scope module, "inv_val_1" "is_invalid_val" 4 121, 8 51 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001c4d8947e50 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000001c4d8947e88 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000001c4d8947ec0 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000001c4d8af1190 .functor AND 1, L_000001c4d8ab07f0, L_000001c4d8ab0d90, C4<1>, C4<1>;
v000001c4d89b5e40_0 .net "Exp", 7 0, L_000001c4d8ab0bb0;  1 drivers
v000001c4d89b4180_0 .net "InvalidVal", 0 0, L_000001c4d8af1190;  alias, 1 drivers
v000001c4d89b5800_0 .net "Man", 22 0, L_000001c4d8ab01b0;  1 drivers
v000001c4d89b3be0_0 .net *"_ivl_7", 0 0, L_000001c4d8ab07f0;  1 drivers
v000001c4d89b5f80_0 .net *"_ivl_9", 0 0, L_000001c4d8ab0d90;  1 drivers
v000001c4d89b38c0_0 .net "sign", 0 0, L_000001c4d8ab0ed0;  1 drivers
v000001c4d89b3960_0 .net "value", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
L_000001c4d8ab0ed0 .part v000001c4d89bc2e0_0, 31, 1;
L_000001c4d8ab0bb0 .part v000001c4d89bc2e0_0, 23, 8;
L_000001c4d8ab01b0 .part v000001c4d89bc2e0_0, 0, 23;
L_000001c4d8ab07f0 .reduce/and L_000001c4d8ab0bb0;
L_000001c4d8ab0d90 .reduce/or L_000001c4d8ab01b0;
S_000001c4d895d210 .scope module, "inv_val_2" "is_invalid_val" 4 122, 8 51 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "value";
    .port_info 1 /OUTPUT 1 "InvalidVal";
P_000001c4d8947770 .param/l "BS" 0 8 54, +C4<00000000000000000000000000011111>;
P_000001c4d89477a8 .param/l "EBS" 0 8 53, +C4<00000000000000000000000000000111>;
P_000001c4d89477e0 .param/l "MBS" 0 8 52, +C4<00000000000000000000000000010110>;
L_000001c4d8af0550 .functor AND 1, L_000001c4d8ab3090, L_000001c4d8ab20f0, C4<1>, C4<1>;
v000001c4d89b3c80_0 .net "Exp", 7 0, L_000001c4d8ab1010;  1 drivers
v000001c4d89b5440_0 .net "InvalidVal", 0 0, L_000001c4d8af0550;  alias, 1 drivers
v000001c4d89b4720_0 .net "Man", 22 0, L_000001c4d8ab10b0;  1 drivers
v000001c4d89b51c0_0 .net *"_ivl_7", 0 0, L_000001c4d8ab3090;  1 drivers
v000001c4d89b3b40_0 .net *"_ivl_9", 0 0, L_000001c4d8ab20f0;  1 drivers
v000001c4d89b5260_0 .net "sign", 0 0, L_000001c4d8ab0f70;  1 drivers
v000001c4d89b47c0_0 .net "value", 31 0, v000001c4d89bc7e0_0;  alias, 1 drivers
L_000001c4d8ab0f70 .part v000001c4d89bc7e0_0, 31, 1;
L_000001c4d8ab1010 .part v000001c4d89bc7e0_0, 23, 8;
L_000001c4d8ab10b0 .part v000001c4d89bc7e0_0, 0, 23;
L_000001c4d8ab3090 .reduce/and L_000001c4d8ab1010;
L_000001c4d8ab20f0 .reduce/or L_000001c4d8ab10b0;
S_000001c4d895eb10 .scope module, "special_handler" "fp16_special_case_handler" 4 38, 10 76 0, S_000001c4d887bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 1 "is_special_case";
    .port_info 4 /OUTPUT 32 "special_result";
    .port_info 5 /OUTPUT 1 "invalid_op";
    .port_info 6 /OUTPUT 1 "div_by_zero";
P_000001c4d89471f0 .param/l "BS" 0 10 76, +C4<00000000000000000000000000011111>;
P_000001c4d8947228 .param/l "EBS" 0 10 76, +C4<00000000000000000000000000000111>;
P_000001c4d8947260 .param/l "MBS" 0 10 76, +C4<00000000000000000000000000010110>;
L_000001c4d87e85d0 .functor XOR 1, L_000001c4d89bb3e0, L_000001c4d89bbac0, C4<0>, C4<0>;
L_000001c4d87e82c0 .functor BUFZ 1, v000001c4d89ba080_0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e2670 .functor BUFZ 1, v000001c4d89ba8a0_0, C4<0>, C4<0>, C4<0>;
L_000001c4d87e1790 .functor BUFZ 1, v000001c4d89bad00_0, C4<0>, C4<0>, C4<0>;
v000001c4d89bada0_0 .net "a", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
v000001c4d89b9a40_0 .net "a_denorm", 0 0, L_000001c4d87e8b10;  1 drivers
v000001c4d89ba440_0 .net "a_inf", 0 0, L_000001c4d87e8870;  1 drivers
v000001c4d89b9720_0 .net "a_nan", 0 0, L_000001c4d87e8bf0;  1 drivers
v000001c4d89bae40_0 .net "a_normal", 0 0, L_000001c4d87e8b80;  1 drivers
v000001c4d89ba260_0 .net "a_sign", 0 0, L_000001c4d89bb3e0;  1 drivers
v000001c4d89ba580_0 .net "a_zero", 0 0, L_000001c4d87e86b0;  1 drivers
v000001c4d89ba120_0 .net "b", 31 0, v000001c4d89bc7e0_0;  alias, 1 drivers
v000001c4d89b97c0_0 .net "b_denorm", 0 0, L_000001c4d87e7fb0;  1 drivers
v000001c4d89ba940_0 .net "b_inf", 0 0, L_000001c4d87e8020;  1 drivers
v000001c4d89bac60_0 .net "b_nan", 0 0, L_000001c4d87e8250;  1 drivers
v000001c4d89b9cc0_0 .net "b_normal", 0 0, L_000001c4d87e89c0;  1 drivers
v000001c4d89ba9e0_0 .net "b_sign", 0 0, L_000001c4d89bbac0;  1 drivers
v000001c4d89baa80_0 .net "b_zero", 0 0, L_000001c4d87e8950;  1 drivers
v000001c4d89b9b80_0 .net "div_by_zero", 0 0, L_000001c4d87e1790;  alias, 1 drivers
v000001c4d89bad00_0 .var "div_zero", 0 0;
v000001c4d89ba8a0_0 .var "invalid", 0 0;
v000001c4d89b9860_0 .net "invalid_op", 0 0, L_000001c4d87e2670;  alias, 1 drivers
v000001c4d89ba080_0 .var "is_special", 0 0;
v000001c4d89b8b40_0 .net "is_special_case", 0 0, L_000001c4d87e82c0;  alias, 1 drivers
v000001c4d89b9ea0_0 .net "neg_inf", 31 0, L_000001c4d8af14a0;  1 drivers
v000001c4d89ba3a0_0 .net "neg_zero", 31 0, L_000001c4d8af1660;  1 drivers
v000001c4d89ba300_0 .net "op", 1 0, v000001c4d89bd0a0_0;  alias, 1 drivers
v000001c4d89b9e00_0 .net "pos_inf", 31 0, L_000001c4d8af1120;  1 drivers
v000001c4d89ba6c0_0 .net "pos_zero", 31 0, L_000001c4d8af1040;  1 drivers
v000001c4d89ba4e0_0 .net "qnan", 31 0, L_000001c4d8af16d0;  1 drivers
v000001c4d89ba620_0 .var "result", 31 0;
v000001c4d89b8dc0_0 .net "result_sign", 0 0, L_000001c4d87e85d0;  1 drivers
v000001c4d89b9c20_0 .net "signed_inf_a", 31 0, L_000001c4d89bef40;  1 drivers
v000001c4d89b9f40_0 .net "signed_zero_a", 31 0, L_000001c4d89bfe40;  1 drivers
v000001c4d89baf80_0 .net "snan", 31 0, L_000001c4d8aefec0;  1 drivers
v000001c4d89ba760_0 .net "special_result", 31 0, v000001c4d89ba620_0;  alias, 1 drivers
E_000001c4d87c18d0/0 .event anyedge, v000001c4d89b7d80_0, v000001c4d89b80a0_0, v000001c4d89b6de0_0, v000001c4d89ba300_0;
E_000001c4d87c18d0/1 .event anyedge, v000001c4d89b7740_0, v000001c4d89b7600_0, v000001c4d89b79c0_0, v000001c4d89b63e0_0;
E_000001c4d87c18d0/2 .event anyedge, v000001c4d89b7100_0, v000001c4d89295e0_0, v000001c4d8929540_0, v000001c4d89b71a0_0;
E_000001c4d87c18d0/3 .event anyedge, v000001c4d89b68e0_0, v000001c4d89b6c00_0, v000001c4d89b6d40_0, v000001c4d89b7c40_0;
E_000001c4d87c18d0/4 .event anyedge, v000001c4d89b6520_0, v000001c4d89b8dc0_0, v000001c4d89b6840_0, v000001c4d89b6ca0_0;
E_000001c4d87c18d0 .event/or E_000001c4d87c18d0/0, E_000001c4d87c18d0/1, E_000001c4d87c18d0/2, E_000001c4d87c18d0/3, E_000001c4d87c18d0/4;
S_000001c4d895cef0 .scope module, "class_a" "fp16_classifier" 10 92, 10 9 0, S_000001c4d895eb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001c4d8947350 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000001c4d8947388 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000001c4d89473c0 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000001c4d87e86b0 .functor AND 1, L_000001c4d89bb700, L_000001c4d89bd320, C4<1>, C4<1>;
L_000001c4d87e8b10 .functor AND 1, L_000001c4d89bbf20, L_000001c4d89bd3c0, C4<1>, C4<1>;
L_000001c4d87e8b80 .functor AND 1, L_000001c4d89bb480, L_000001c4d89bd5a0, C4<1>, C4<1>;
L_000001c4d87e8870 .functor AND 1, L_000001c4d89bd640, L_000001c4d89bd6e0, C4<1>, C4<1>;
L_000001c4d87e8bf0 .functor AND 1, L_000001c4d89bb520, L_000001c4d89bb840, C4<1>, C4<1>;
L_000001c4d8a16070 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b4360_0 .net/2u *"_ivl_10", 22 0, L_000001c4d8a16070;  1 drivers
v000001c4d89b56c0_0 .net *"_ivl_12", 0 0, L_000001c4d89bd320;  1 drivers
L_000001c4d8a160b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b49a0_0 .net/2u *"_ivl_16", 7 0, L_000001c4d8a160b8;  1 drivers
v000001c4d89b45e0_0 .net *"_ivl_18", 0 0, L_000001c4d89bbf20;  1 drivers
L_000001c4d8a16100 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b4680_0 .net/2u *"_ivl_20", 22 0, L_000001c4d8a16100;  1 drivers
v000001c4d89b5300_0 .net *"_ivl_22", 0 0, L_000001c4d89bd3c0;  1 drivers
L_000001c4d8a16148 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b53a0_0 .net/2u *"_ivl_26", 7 0, L_000001c4d8a16148;  1 drivers
v000001c4d89b4e00_0 .net *"_ivl_28", 0 0, L_000001c4d89bb480;  1 drivers
L_000001c4d8a16190 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b4ea0_0 .net/2u *"_ivl_30", 7 0, L_000001c4d8a16190;  1 drivers
v000001c4d89b8640_0 .net *"_ivl_32", 0 0, L_000001c4d89bd5a0;  1 drivers
L_000001c4d8a161d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b6980_0 .net/2u *"_ivl_36", 7 0, L_000001c4d8a161d8;  1 drivers
v000001c4d89b86e0_0 .net *"_ivl_38", 0 0, L_000001c4d89bd640;  1 drivers
L_000001c4d8a16220 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b74c0_0 .net/2u *"_ivl_40", 22 0, L_000001c4d8a16220;  1 drivers
v000001c4d89b76a0_0 .net *"_ivl_42", 0 0, L_000001c4d89bd6e0;  1 drivers
L_000001c4d8a16268 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b8780_0 .net/2u *"_ivl_46", 7 0, L_000001c4d8a16268;  1 drivers
v000001c4d89b65c0_0 .net *"_ivl_48", 0 0, L_000001c4d89bb520;  1 drivers
L_000001c4d8a162b0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b7f60_0 .net/2u *"_ivl_50", 22 0, L_000001c4d8a162b0;  1 drivers
v000001c4d89b7e20_0 .net *"_ivl_52", 0 0, L_000001c4d89bb840;  1 drivers
L_000001c4d8a16028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b8460_0 .net/2u *"_ivl_6", 7 0, L_000001c4d8a16028;  1 drivers
v000001c4d89b6200_0 .net *"_ivl_8", 0 0, L_000001c4d89bb700;  1 drivers
v000001c4d89b7380_0 .net "exp", 7 0, L_000001c4d89bd1e0;  1 drivers
v000001c4d89b7c40_0 .net "is_denorm", 0 0, L_000001c4d87e8b10;  alias, 1 drivers
v000001c4d89b7740_0 .net "is_inf", 0 0, L_000001c4d87e8870;  alias, 1 drivers
v000001c4d89b7d80_0 .net "is_nan", 0 0, L_000001c4d87e8bf0;  alias, 1 drivers
v000001c4d89b8500_0 .net "is_normal", 0 0, L_000001c4d87e8b80;  alias, 1 drivers
v000001c4d89b71a0_0 .net "is_zero", 0 0, L_000001c4d87e86b0;  alias, 1 drivers
v000001c4d89b6f20_0 .net "man", 22 0, L_000001c4d89bb7a0;  1 drivers
v000001c4d89b79c0_0 .net "sign", 0 0, L_000001c4d89bb3e0;  alias, 1 drivers
v000001c4d89b6a20_0 .net "val", 31 0, v000001c4d89bc2e0_0;  alias, 1 drivers
L_000001c4d89bd1e0 .part v000001c4d89bc2e0_0, 23, 8;
L_000001c4d89bb7a0 .part v000001c4d89bc2e0_0, 0, 23;
L_000001c4d89bb3e0 .part v000001c4d89bc2e0_0, 31, 1;
L_000001c4d89bb700 .cmp/eq 8, L_000001c4d89bd1e0, L_000001c4d8a16028;
L_000001c4d89bd320 .cmp/eq 23, L_000001c4d89bb7a0, L_000001c4d8a16070;
L_000001c4d89bbf20 .cmp/eq 8, L_000001c4d89bd1e0, L_000001c4d8a160b8;
L_000001c4d89bd3c0 .cmp/ne 23, L_000001c4d89bb7a0, L_000001c4d8a16100;
L_000001c4d89bb480 .cmp/ne 8, L_000001c4d89bd1e0, L_000001c4d8a16148;
L_000001c4d89bd5a0 .cmp/ne 8, L_000001c4d89bd1e0, L_000001c4d8a16190;
L_000001c4d89bd640 .cmp/eq 8, L_000001c4d89bd1e0, L_000001c4d8a161d8;
L_000001c4d89bd6e0 .cmp/eq 23, L_000001c4d89bb7a0, L_000001c4d8a16220;
L_000001c4d89bb520 .cmp/eq 8, L_000001c4d89bd1e0, L_000001c4d8a16268;
L_000001c4d89bb840 .cmp/ne 23, L_000001c4d89bb7a0, L_000001c4d8a162b0;
S_000001c4d895d530 .scope module, "class_b" "fp16_classifier" 10 95, 10 9 0, S_000001c4d895eb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val";
    .port_info 1 /OUTPUT 1 "is_zero";
    .port_info 2 /OUTPUT 1 "is_denorm";
    .port_info 3 /OUTPUT 1 "is_normal";
    .port_info 4 /OUTPUT 1 "is_inf";
    .port_info 5 /OUTPUT 1 "is_nan";
    .port_info 6 /OUTPUT 1 "sign";
P_000001c4d8947cf0 .param/l "BS" 0 10 9, +C4<00000000000000000000000000011111>;
P_000001c4d8947d28 .param/l "EBS" 0 10 9, +C4<00000000000000000000000000000111>;
P_000001c4d8947d60 .param/l "MBS" 0 10 9, +C4<00000000000000000000000000010110>;
L_000001c4d87e8950 .functor AND 1, L_000001c4d89beae0, L_000001c4d89be860, C4<1>, C4<1>;
L_000001c4d87e7fb0 .functor AND 1, L_000001c4d89bf300, L_000001c4d89be720, C4<1>, C4<1>;
L_000001c4d87e89c0 .functor AND 1, L_000001c4d89bfa80, L_000001c4d89be900, C4<1>, C4<1>;
L_000001c4d87e8020 .functor AND 1, L_000001c4d89bf6c0, L_000001c4d89bfda0, C4<1>, C4<1>;
L_000001c4d87e8250 .functor AND 1, L_000001c4d89c0020, L_000001c4d89be7c0, C4<1>, C4<1>;
L_000001c4d8a16340 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b62a0_0 .net/2u *"_ivl_10", 22 0, L_000001c4d8a16340;  1 drivers
v000001c4d89b77e0_0 .net *"_ivl_12", 0 0, L_000001c4d89be860;  1 drivers
L_000001c4d8a16388 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b6ac0_0 .net/2u *"_ivl_16", 7 0, L_000001c4d8a16388;  1 drivers
v000001c4d89b8280_0 .net *"_ivl_18", 0 0, L_000001c4d89bf300;  1 drivers
L_000001c4d8a163d0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b8820_0 .net/2u *"_ivl_20", 22 0, L_000001c4d8a163d0;  1 drivers
v000001c4d89b6340_0 .net *"_ivl_22", 0 0, L_000001c4d89be720;  1 drivers
L_000001c4d8a16418 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b7420_0 .net/2u *"_ivl_26", 7 0, L_000001c4d8a16418;  1 drivers
v000001c4d89b7ce0_0 .net *"_ivl_28", 0 0, L_000001c4d89bfa80;  1 drivers
L_000001c4d8a16460 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b7880_0 .net/2u *"_ivl_30", 7 0, L_000001c4d8a16460;  1 drivers
v000001c4d89b85a0_0 .net *"_ivl_32", 0 0, L_000001c4d89be900;  1 drivers
L_000001c4d8a164a8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b7240_0 .net/2u *"_ivl_36", 7 0, L_000001c4d8a164a8;  1 drivers
v000001c4d89b7b00_0 .net *"_ivl_38", 0 0, L_000001c4d89bf6c0;  1 drivers
L_000001c4d8a164f0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b7a60_0 .net/2u *"_ivl_40", 22 0, L_000001c4d8a164f0;  1 drivers
v000001c4d89b7920_0 .net *"_ivl_42", 0 0, L_000001c4d89bfda0;  1 drivers
L_000001c4d8a16538 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v000001c4d89b6480_0 .net/2u *"_ivl_46", 7 0, L_000001c4d8a16538;  1 drivers
v000001c4d89b7560_0 .net *"_ivl_48", 0 0, L_000001c4d89c0020;  1 drivers
L_000001c4d8a16580 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b7ec0_0 .net/2u *"_ivl_50", 22 0, L_000001c4d8a16580;  1 drivers
v000001c4d89b60c0_0 .net *"_ivl_52", 0 0, L_000001c4d89be7c0;  1 drivers
L_000001c4d8a162f8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001c4d89b8000_0 .net/2u *"_ivl_6", 7 0, L_000001c4d8a162f8;  1 drivers
v000001c4d89b72e0_0 .net *"_ivl_8", 0 0, L_000001c4d89beae0;  1 drivers
v000001c4d89b7ba0_0 .net "exp", 7 0, L_000001c4d89bb8e0;  1 drivers
v000001c4d89b6520_0 .net "is_denorm", 0 0, L_000001c4d87e7fb0;  alias, 1 drivers
v000001c4d89b7600_0 .net "is_inf", 0 0, L_000001c4d87e8020;  alias, 1 drivers
v000001c4d89b80a0_0 .net "is_nan", 0 0, L_000001c4d87e8250;  alias, 1 drivers
v000001c4d89b8140_0 .net "is_normal", 0 0, L_000001c4d87e89c0;  alias, 1 drivers
v000001c4d89b68e0_0 .net "is_zero", 0 0, L_000001c4d87e8950;  alias, 1 drivers
v000001c4d89b6160_0 .net "man", 22 0, L_000001c4d89bb980;  1 drivers
v000001c4d89b63e0_0 .net "sign", 0 0, L_000001c4d89bbac0;  alias, 1 drivers
v000001c4d89b81e0_0 .net "val", 31 0, v000001c4d89bc7e0_0;  alias, 1 drivers
L_000001c4d89bb8e0 .part v000001c4d89bc7e0_0, 23, 8;
L_000001c4d89bb980 .part v000001c4d89bc7e0_0, 0, 23;
L_000001c4d89bbac0 .part v000001c4d89bc7e0_0, 31, 1;
L_000001c4d89beae0 .cmp/eq 8, L_000001c4d89bb8e0, L_000001c4d8a162f8;
L_000001c4d89be860 .cmp/eq 23, L_000001c4d89bb980, L_000001c4d8a16340;
L_000001c4d89bf300 .cmp/eq 8, L_000001c4d89bb8e0, L_000001c4d8a16388;
L_000001c4d89be720 .cmp/ne 23, L_000001c4d89bb980, L_000001c4d8a163d0;
L_000001c4d89bfa80 .cmp/ne 8, L_000001c4d89bb8e0, L_000001c4d8a16418;
L_000001c4d89be900 .cmp/ne 8, L_000001c4d89bb8e0, L_000001c4d8a16460;
L_000001c4d89bf6c0 .cmp/eq 8, L_000001c4d89bb8e0, L_000001c4d8a164a8;
L_000001c4d89bfda0 .cmp/eq 23, L_000001c4d89bb980, L_000001c4d8a164f0;
L_000001c4d89c0020 .cmp/eq 8, L_000001c4d89bb8e0, L_000001c4d8a16538;
L_000001c4d89be7c0 .cmp/ne 23, L_000001c4d89bb980, L_000001c4d8a16580;
S_000001c4d895cbd0 .scope module, "special" "fp16_special_values" 10 102, 10 44 0, S_000001c4d895eb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sign_in";
    .port_info 1 /OUTPUT 32 "pos_zero";
    .port_info 2 /OUTPUT 32 "neg_zero";
    .port_info 3 /OUTPUT 32 "pos_inf";
    .port_info 4 /OUTPUT 32 "neg_inf";
    .port_info 5 /OUTPUT 32 "qnan";
    .port_info 6 /OUTPUT 32 "snan";
    .port_info 7 /OUTPUT 32 "signed_inf";
    .port_info 8 /OUTPUT 32 "signed_zero";
P_000001c4d89476c0 .param/l "BS" 0 10 44, +C4<00000000000000000000000000011111>;
P_000001c4d89476f8 .param/l "EBS" 0 10 44, +C4<00000000000000000000000000000111>;
P_000001c4d8947730 .param/l "MBS" 0 10 44, +C4<00000000000000000000000000010110>;
L_000001c4d8a16610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c4d8af1040 .functor BUFT 32, L_000001c4d8a16610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4d8a16658 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c4d8af1660 .functor BUFT 32, L_000001c4d8a16658, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4d8a166a0 .functor BUFT 1, C4<01111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c4d8af1120 .functor BUFT 32, L_000001c4d8a166a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4d8a166e8 .functor BUFT 1, C4<11111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c4d8af14a0 .functor BUFT 32, L_000001c4d8a166e8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4d8a16730 .functor BUFT 1, C4<01111111110000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_000001c4d8af16d0 .functor BUFT 32, L_000001c4d8a16730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c4d8a16778 .functor BUFT 1, C4<01111111100000000000000000000001>, C4<0>, C4<0>, C4<0>;
L_000001c4d8aefec0 .functor BUFT 32, L_000001c4d8a16778, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c4d89b6fc0_0 .net/2u *"_ivl_10", 31 0, L_000001c4d8a16658;  1 drivers
v000001c4d89b6660_0 .net/2u *"_ivl_16", 31 0, L_000001c4d8a166a0;  1 drivers
v000001c4d89b8320_0 .net/2u *"_ivl_22", 31 0, L_000001c4d8a166e8;  1 drivers
v000001c4d89b6700_0 .net/2u *"_ivl_28", 31 0, L_000001c4d8a16730;  1 drivers
v000001c4d89b83c0_0 .net/2u *"_ivl_34", 31 0, L_000001c4d8a16778;  1 drivers
v000001c4d89b7060_0 .net/2u *"_ivl_4", 31 0, L_000001c4d8a16610;  1 drivers
L_000001c4d8a165c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c4d89b67a0_0 .net "is_half", 0 0, L_000001c4d8a165c8;  1 drivers
v000001c4d89b6840_0 .net "neg_inf", 31 0, L_000001c4d8af14a0;  alias, 1 drivers
v000001c4d89b6c00_0 .net "neg_zero", 31 0, L_000001c4d8af1660;  alias, 1 drivers
v000001c4d89b6ca0_0 .net "pos_inf", 31 0, L_000001c4d8af1120;  alias, 1 drivers
v000001c4d89b6d40_0 .net "pos_zero", 31 0, L_000001c4d8af1040;  alias, 1 drivers
v000001c4d89b6de0_0 .net "qnan", 31 0, L_000001c4d8af16d0;  alias, 1 drivers
v000001c4d89b6e80_0 .net "sign_in", 0 0, L_000001c4d89bb3e0;  alias, 1 drivers
v000001c4d89b7100_0 .net "signed_inf", 31 0, L_000001c4d89bef40;  alias, 1 drivers
v000001c4d89b8f00_0 .net "signed_zero", 31 0, L_000001c4d89bfe40;  alias, 1 drivers
v000001c4d89b99a0_0 .net "snan", 31 0, L_000001c4d8aefec0;  alias, 1 drivers
L_000001c4d89bef40 .functor MUXZ 32, L_000001c4d8af1120, L_000001c4d8af14a0, L_000001c4d89bb3e0, C4<>;
L_000001c4d89bfe40 .functor MUXZ 32, L_000001c4d8af1040, L_000001c4d8af1660, L_000001c4d89bb3e0, C4<>;
    .scope S_000001c4d895eb10;
T_4 ;
    %wait E_000001c4d87c18d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89ba8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bad00_0, 0, 1;
    %load/vec4 v000001c4d89b9720_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c4d89bac60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba4e0_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba8a0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c4d89ba300_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001c4d89ba300_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001c4d89ba440_0;
    %load/vec4 v000001c4d89ba940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba300_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89ba260_0;
    %load/vec4 v000001c4d89ba9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001c4d89ba300_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89ba260_0;
    %load/vec4 v000001c4d89ba9e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.6, 9;
    %load/vec4 v000001c4d89b9c20_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000001c4d89ba4e0_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba8a0_0, 0, 1;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001c4d89ba440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89bada0_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001c4d89ba940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba300_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v000001c4d89ba120_0;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000001c4d89ba120_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001c4d89ba120_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v000001c4d89ba580_0;
    %load/vec4 v000001c4d89baa80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba260_0;
    %load/vec4 v000001c4d89ba9e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v000001c4d89ba3a0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v000001c4d89ba6c0_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001c4d89b9a40_0;
    %load/vec4 v000001c4d89baa80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89bada0_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001c4d89ba580_0;
    %load/vec4 v000001c4d89b97c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba300_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %load/vec4 v000001c4d89ba120_0;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %load/vec4 v000001c4d89ba120_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000001c4d89ba120_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
T_4.20 ;
T_4.19 ;
T_4.15 ;
T_4.11 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000001c4d89ba300_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v000001c4d89ba440_0;
    %load/vec4 v000001c4d89baa80_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000001c4d89ba580_0;
    %load/vec4 v000001c4d89ba940_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.26, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba4e0_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba8a0_0, 0, 1;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v000001c4d89ba440_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c4d89ba940_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.28, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89b8dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.30, 8;
    %load/vec4 v000001c4d89b9ea0_0;
    %jmp/1 T_4.31, 8;
T_4.30 ; End of true expr.
    %load/vec4 v000001c4d89b9e00_0;
    %jmp/0 T_4.31, 8;
 ; End of false expr.
    %blend;
T_4.31;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v000001c4d89ba580_0;
    %flag_set/vec4 8;
    %load/vec4 v000001c4d89baa80_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.32, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89b8dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.34, 8;
    %load/vec4 v000001c4d89ba3a0_0;
    %jmp/1 T_4.35, 8;
T_4.34 ; End of true expr.
    %load/vec4 v000001c4d89ba6c0_0;
    %jmp/0 T_4.35, 8;
 ; End of false expr.
    %blend;
T_4.35;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
T_4.32 ;
T_4.29 ;
T_4.27 ;
    %jmp T_4.25;
T_4.24 ;
    %load/vec4 v000001c4d89ba300_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.36, 4;
    %load/vec4 v000001c4d89ba580_0;
    %load/vec4 v000001c4d89baa80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba4e0_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba8a0_0, 0, 1;
    %jmp T_4.39;
T_4.38 ;
    %load/vec4 v000001c4d89ba440_0;
    %load/vec4 v000001c4d89ba940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89ba4e0_0;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba8a0_0, 0, 1;
    %jmp T_4.41;
T_4.40 ;
    %load/vec4 v000001c4d89baa80_0;
    %load/vec4 v000001c4d89ba580_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89b8dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.44, 8;
    %load/vec4 v000001c4d89b9ea0_0;
    %jmp/1 T_4.45, 8;
T_4.44 ; End of true expr.
    %load/vec4 v000001c4d89b9e00_0;
    %jmp/0 T_4.45, 8;
 ; End of false expr.
    %blend;
T_4.45;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89bad00_0, 0, 1;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000001c4d89ba440_0;
    %load/vec4 v000001c4d89ba940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89b8dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.48, 8;
    %load/vec4 v000001c4d89b9ea0_0;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %load/vec4 v000001c4d89b9e00_0;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.47;
T_4.46 ;
    %load/vec4 v000001c4d89ba940_0;
    %load/vec4 v000001c4d89ba440_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.50, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89b8dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %load/vec4 v000001c4d89ba3a0_0;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %load/vec4 v000001c4d89ba6c0_0;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
    %jmp T_4.51;
T_4.50 ;
    %load/vec4 v000001c4d89ba580_0;
    %load/vec4 v000001c4d89baa80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c4d89ba080_0, 0, 1;
    %load/vec4 v000001c4d89b8dc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.56, 8;
    %load/vec4 v000001c4d89ba3a0_0;
    %jmp/1 T_4.57, 8;
T_4.56 ; End of true expr.
    %load/vec4 v000001c4d89ba6c0_0;
    %jmp/0 T_4.57, 8;
 ; End of false expr.
    %blend;
T_4.57;
    %store/vec4 v000001c4d89ba620_0, 0, 32;
T_4.54 ;
T_4.51 ;
T_4.47 ;
T_4.43 ;
T_4.41 ;
T_4.39 ;
T_4.36 ;
T_4.25 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001c4d887bdf0;
T_5 ;
    %end;
    .thread T_5;
    .scope S_000001c4d887bdf0;
T_6 ;
    %wait E_000001c4d87b3cd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4d89bcd80_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c4d89b8be0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4d89bc560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4d89bd000_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc6a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c4d89bbfc0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v000001c4d89bc100_0, 0, 23;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bd460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bbc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bbca0_0, 0, 1;
    %load/vec4 v000001c4d89b9ae0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001c4d89ba800_0, 0, 8;
    %load/vec4 v000001c4d89b9ae0_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001c4d89b9d60_0, 0, 23;
    %load/vec4 v000001c4d89b8960_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001c4d89b8a00_0, 0, 8;
    %load/vec4 v000001c4d89b8960_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001c4d89b8d20_0, 0, 23;
    %load/vec4 v000001c4d89ba800_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89b9d60_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c4d89babc0_0, 0, 1;
    %load/vec4 v000001c4d89b8a00_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89b8d20_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c4d89b9040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bbde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89b9180_0, 0, 1;
    %load/vec4 v000001c4d89bcba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001c4d89bb200_0;
    %store/vec4 v000001c4d89bcd80_0, 0, 32;
    %load/vec4 v000001c4d89bce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001c4d89bd280_0;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c4d89b8be0_0, 0, 5;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001c4d89bd280_0;
    %load/vec4 v000001c4d89b9220_0;
    %load/vec4 v000001c4d89b9360_0;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001c4d89b8be0_0, 0, 5;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000001c4d89bd500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c4d89b8be0_0, 0, 5;
    %load/vec4 v000001c4d89ba1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c4d89b8be0_0, 4, 1;
    %load/vec4 v000001c4d89b9fe0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001c4d89b8be0_0, 4, 1;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001c4d89bd820_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001c4d89b8be0_0, 0, 5;
T_6.7 ;
T_6.5 ;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c4d89bb160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c4d89bc560_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc740_0, 0, 1;
    %jmp T_6.15;
T_6.10 ;
    %load/vec4 v000001c4d89b88c0_0;
    %store/vec4 v000001c4d89bc560_0, 0, 32;
    %load/vec4 v000001c4d89bc060_0;
    %store/vec4 v000001c4d89bcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc600_0, 0, 1;
    %load/vec4 v000001c4d89bc240_0;
    %store/vec4 v000001c4d89bc420_0, 0, 1;
    %load/vec4 v000001c4d89bb0c0_0;
    %store/vec4 v000001c4d89bc740_0, 0, 1;
    %jmp T_6.15;
T_6.11 ;
    %load/vec4 v000001c4d89bc1a0_0;
    %store/vec4 v000001c4d89bc560_0, 0, 32;
    %load/vec4 v000001c4d89bc4c0_0;
    %store/vec4 v000001c4d89bcce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c4d89bc600_0, 0, 1;
    %load/vec4 v000001c4d89bbd40_0;
    %store/vec4 v000001c4d89bc420_0, 0, 1;
    %load/vec4 v000001c4d89bbe80_0;
    %store/vec4 v000001c4d89bc740_0, 0, 1;
    %jmp T_6.15;
T_6.12 ;
    %load/vec4 v000001c4d89bc9c0_0;
    %store/vec4 v000001c4d89bc560_0, 0, 32;
    %load/vec4 v000001c4d89bcc40_0;
    %store/vec4 v000001c4d89bcce0_0, 0, 1;
    %load/vec4 v000001c4d89bc920_0;
    %store/vec4 v000001c4d89bc600_0, 0, 1;
    %load/vec4 v000001c4d89bcec0_0;
    %store/vec4 v000001c4d89bc420_0, 0, 1;
    %load/vec4 v000001c4d89bb2a0_0;
    %store/vec4 v000001c4d89bc740_0, 0, 1;
    %jmp T_6.15;
T_6.13 ;
    %load/vec4 v000001c4d89b90e0_0;
    %store/vec4 v000001c4d89bc560_0, 0, 32;
    %load/vec4 v000001c4d89bba20_0;
    %store/vec4 v000001c4d89bcce0_0, 0, 1;
    %load/vec4 v000001c4d89bb660_0;
    %store/vec4 v000001c4d89bc600_0, 0, 1;
    %load/vec4 v000001c4d89bbb60_0;
    %store/vec4 v000001c4d89bc420_0, 0, 1;
    %load/vec4 v000001c4d89bca60_0;
    %store/vec4 v000001c4d89bc740_0, 0, 1;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %load/vec4 v000001c4d89bb160_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v000001c4d89bb160_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %load/vec4 v000001c4d89b9ae0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000001c4d89b8960_0;
    %parti/s 1, 31, 6;
    %xor;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v000001c4d89bc560_0;
    %parti/s 1, 31, 6;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v000001c4d89bc6a0_0, 0, 1;
    %load/vec4 v000001c4d89bc560_0;
    %store/vec4 v000001c4d89bd000_0, 0, 32;
    %load/vec4 v000001c4d89bc420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %load/vec4 v000001c4d89bc6a0_0;
    %concati/vec4 255, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001c4d89bd000_0, 0, 32;
T_6.18 ;
    %load/vec4 v000001c4d89bc740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v000001c4d89bc6a0_0;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 23;
    %store/vec4 v000001c4d89bd000_0, 0, 32;
T_6.20 ;
    %load/vec4 v000001c4d89bd000_0;
    %parti/s 8, 23, 6;
    %store/vec4 v000001c4d89bbfc0_0, 0, 8;
    %load/vec4 v000001c4d89bd000_0;
    %parti/s 23, 0, 2;
    %store/vec4 v000001c4d89bc100_0, 0, 23;
    %load/vec4 v000001c4d89bbfc0_0;
    %pushi/vec4 255, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89bc100_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c4d89bd460_0, 0, 1;
    %load/vec4 v000001c4d89bbfc0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89bc100_0;
    %pushi/vec4 0, 0, 23;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c4d89bbc00_0, 0, 1;
    %load/vec4 v000001c4d89bbfc0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89bc100_0;
    %pushi/vec4 0, 0, 23;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v000001c4d89bbca0_0, 0, 1;
    %load/vec4 v000001c4d89bd460_0;
    %load/vec4 v000001c4d89bc420_0;
    %or;
    %store/vec4 v000001c4d89bbde0_0, 0, 1;
    %load/vec4 v000001c4d89bbca0_0;
    %load/vec4 v000001c4d89bc740_0;
    %or;
    %load/vec4 v000001c4d89bb160_0;
    %parti/s 1, 1, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001c4d89bbc00_0;
    %and;
    %load/vec4 v000001c4d89babc0_0;
    %nor/r;
    %and;
    %load/vec4 v000001c4d89b9040_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v000001c4d89bcb00_0, 0, 1;
    %load/vec4 v000001c4d89bcce0_0;
    %load/vec4 v000001c4d89bbde0_0;
    %or;
    %load/vec4 v000001c4d89bcb00_0;
    %or;
    %store/vec4 v000001c4d89b9180_0, 0, 1;
    %load/vec4 v000001c4d89bd000_0;
    %store/vec4 v000001c4d89bcd80_0, 0, 32;
    %load/vec4 v000001c4d89bc600_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v000001c4d89bbde0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c4d89bcb00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001c4d89b9180_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001c4d89b8be0_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c4d8878e30;
T_7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4d89bd0a0_0, 0, 2;
    %pushi/vec4 1131446272, 0, 32;
    %store/vec4 v000001c4d89bc2e0_0, 0, 32;
    %pushi/vec4 940102058, 0, 32;
    %store/vec4 v000001c4d89bc7e0_0, 0, 32;
    %pushi/vec4 1006668024, 0, 32;
    %store/vec4 v000001c4d89bc380_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001c4d89bc880_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c4d89bd140_0;
    %load/vec4 v000001c4d89bc380_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 37 "$display", "\342\234\205 Test 1 OK: 240.5 * 3.262019e-05 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 39 "$display", "\342\235\214 Test 1 FAIL: 240.5 * 3.262019e-05 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
T_7.1 ;
    %delay 1000, 0;
    %load/vec4 v000001c4d89bb340_0;
    %load/vec4 v000001c4d89bc880_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 42 "$display", " \342\234\205 Flags OK: %b\012", v000001c4d89bb340_0 {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 44 "$display", " \342\235\214 Flags FAIL: %b\012", v000001c4d89bb340_0 {0 0 0};
T_7.3 ;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c4d89bd0a0_0, 0, 2;
    %pushi/vec4 2063830016, 0, 32;
    %store/vec4 v000001c4d89bc2e0_0, 0, 32;
    %pushi/vec4 3649619886, 0, 32;
    %store/vec4 v000001c4d89bc7e0_0, 0, 32;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000001c4d89bc380_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001c4d89bc880_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c4d89bd140_0;
    %load/vec4 v000001c4d89bc380_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 61 "$display", "\342\234\205 Test 2 OK: 6.8303e+35 * 4812518371360768.0 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 63 "$display", "\342\235\214 Test 2 FAIL: 6.8303e+35 * 4812518371360768.0 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
T_7.5 ;
    %delay 1000, 0;
    %load/vec4 v000001c4d89bb340_0;
    %load/vec4 v000001c4d89bc880_0;
    %cmp/e;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 66 "$display", " \342\234\205 Flags OK: %b\012", v000001c4d89bb340_0 {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 68 "$display", " \342\235\214 Flags FAIL: %b\012", v000001c4d89bb340_0 {0 0 0};
T_7.7 ;
    %delay 10000, 0;
    %pushi/vec4 805538816, 0, 32;
    %store/vec4 v000001c4d89bc2e0_0, 0, 32;
    %pushi/vec4 2248721966, 0, 32;
    %store/vec4 v000001c4d89bc7e0_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001c4d89bc380_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001c4d89bc880_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c4d89bd140_0;
    %load/vec4 v000001c4d89bc380_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %vpi_call/w 3 83 "$display", "\342\234\205 Test 3 OK: 4.93 * 10\342\201\273\302\271\342\201\260 * -2.87 * 10\342\201\273\302\263\342\201\265 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 85 "$display", "\342\235\214 Test 3 FAIL: 4.93 * 10\342\201\273\302\271\342\201\260 * -2.87 * 10\342\201\273\302\263\342\201\265 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
T_7.9 ;
    %delay 1000, 0;
    %load/vec4 v000001c4d89bb340_0;
    %load/vec4 v000001c4d89bc880_0;
    %cmp/e;
    %jmp/0xz  T_7.10, 4;
    %vpi_call/w 3 88 "$display", " \342\234\205 Flags OK: %b\012", v000001c4d89bb340_0 {0 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 90 "$display", " \342\235\214 Flags FAIL: %b\012", v000001c4d89bb340_0 {0 0 0};
T_7.11 ;
    %delay 10000, 0;
    %pushi/vec4 2139327488, 0, 32;
    %store/vec4 v000001c4d89bc2e0_0, 0, 32;
    %pushi/vec4 2248721966, 0, 32;
    %store/vec4 v000001c4d89bc7e0_0, 0, 32;
    %pushi/vec4 2143289344, 0, 32;
    %store/vec4 v000001c4d89bc380_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001c4d89bc880_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c4d89bd140_0;
    %load/vec4 v000001c4d89bc380_0;
    %cmp/e;
    %jmp/0xz  T_7.12, 4;
    %vpi_call/w 3 105 "$display", "\342\234\205 Test 4 OK: NaN * -2.87 * 10\342\201\273\302\263\342\201\265 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 107 "$display", "\342\235\214 Test 4 FAIL: NaN * -2.87 * 10\342\201\273\302\263\342\201\265 => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
T_7.13 ;
    %delay 1000, 0;
    %load/vec4 v000001c4d89bb340_0;
    %load/vec4 v000001c4d89bc880_0;
    %cmp/e;
    %jmp/0xz  T_7.14, 4;
    %vpi_call/w 3 110 "$display", " \342\234\205 Flags OK: %b\012", v000001c4d89bb340_0 {0 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 112 "$display", " \342\235\214 Flags FAIL: %b\012", v000001c4d89bb340_0 {0 0 0};
T_7.15 ;
    %delay 10000, 0;
    %pushi/vec4 2139095040, 0, 32;
    %store/vec4 v000001c4d89bc2e0_0, 0, 32;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000001c4d89bc7e0_0, 0, 32;
    %pushi/vec4 4286578688, 0, 32;
    %store/vec4 v000001c4d89bc380_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001c4d89bc880_0, 0, 5;
    %delay 10000, 0;
    %load/vec4 v000001c4d89bd140_0;
    %load/vec4 v000001c4d89bc380_0;
    %cmp/e;
    %jmp/0xz  T_7.16, 4;
    %vpi_call/w 3 127 "$display", "\342\234\205 Test 5 OK: +INF * -INF => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
    %jmp T_7.17;
T_7.16 ;
    %vpi_call/w 3 129 "$display", "\342\235\214 Test 5 FAIL: +INF * -INF => %b (esperado %b)", v000001c4d89bd140_0, v000001c4d89bc380_0 {0 0 0};
T_7.17 ;
    %delay 1000, 0;
    %load/vec4 v000001c4d89bb340_0;
    %load/vec4 v000001c4d89bc880_0;
    %cmp/e;
    %jmp/0xz  T_7.18, 4;
    %vpi_call/w 3 132 "$display", " \342\234\205 Flags OK: %b\012", v000001c4d89bb340_0 {0 0 0};
    %jmp T_7.19;
T_7.18 ;
    %vpi_call/w 3 134 "$display", " \342\235\214 Flags FAIL: %b\012", v000001c4d89bb340_0 {0 0 0};
T_7.19 ;
    %delay 10000, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "sim_1\new\tb_alu_mul_32.v";
    "sources_1\new\alu.v";
    "sources_1\new\SumaResta.v";
    "sources_1\new\RoundNearestEven.v";
    "sources_1\new\Division.v";
    "sources_1\new\flags_operations.v";
    "sources_1\new\Multiplicacion.v";
    "sources_1\new\fp16_special_cases.v";
