01:05:59 INFO  : Registering command handlers for SDK TCF services
01:06:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
01:06:06 INFO  : XSCT server has started successfully.
01:06:06 INFO  : Successfully done setting XSCT server connection channel  
01:06:07 INFO  : Successfully done setting SDK workspace  
01:06:07 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
01:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:15:55 INFO  : 'fpga -state' command is executed.
01:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:16:01 INFO  : 'jtag frequency' command is executed.
01:16:01 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:01 INFO  : Context for 'APU' is selected.
01:16:01 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:01 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:01 INFO  : Context for 'APU' is selected.
01:16:01 INFO  : 'stop' command is executed.
01:16:02 INFO  : 'ps7_init' command is executed.
01:16:02 INFO  : 'ps7_post_config' command is executed.
01:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:02 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:02 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:02 INFO  : 'con' command is executed.
01:16:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:16:02 INFO  : Disconnected from the channel tcfchan#1.
01:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:16:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:16:30 INFO  : 'jtag frequency' command is executed.
01:16:30 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:16:30 INFO  : Context for 'APU' is selected.
01:16:30 INFO  : System reset is completed.
01:16:33 INFO  : 'after 3000' command is executed.
01:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:16:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:16:36 INFO  : Context for 'APU' is selected.
01:16:38 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:16:38 INFO  : Context for 'APU' is selected.
01:16:38 INFO  : 'ps7_init' command is executed.
01:16:38 INFO  : 'ps7_post_config' command is executed.
01:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:38 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
01:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:16:39 INFO  : 'con' command is executed.
01:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:16:39 INFO  : Disconnected from the channel tcfchan#2.
01:31:42 INFO  : Registering command handlers for SDK TCF services
01:31:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
01:31:45 INFO  : XSCT server has started successfully.
01:31:45 INFO  : Successfully done setting XSCT server connection channel  
01:31:45 INFO  : Successfully done setting SDK workspace  
01:31:45 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
01:31:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
01:31:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544289786706,  Project:1544288684471
01:31:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
01:31:48 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:31:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:31:54 INFO  : 
01:31:54 INFO  : Updating hardware inferred compiler options for LAB6.
01:31:54 INFO  : Clearing existing target manager status.
01:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:52 INFO  : 'jtag frequency' command is executed.
01:32:52 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:52 INFO  : Context for 'APU' is selected.
01:32:52 INFO  : System reset is completed.
01:32:55 INFO  : 'after 3000' command is executed.
01:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:32:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:32:58 INFO  : Context for 'APU' is selected.
01:32:58 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:58 INFO  : Context for 'APU' is selected.
01:32:58 INFO  : 'ps7_init' command is executed.
01:32:58 INFO  : 'ps7_post_config' command is executed.
01:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:59 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:59 INFO  : 'con' command is executed.
01:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:32:59 INFO  : Disconnected from the channel tcfchan#1.
01:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:36:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:36:13 INFO  : 'jtag frequency' command is executed.
01:36:13 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:36:13 INFO  : Context for 'APU' is selected.
01:36:13 INFO  : System reset is completed.
01:36:16 INFO  : 'after 3000' command is executed.
01:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:36:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:36:19 INFO  : Context for 'APU' is selected.
01:36:21 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
01:36:21 INFO  : Context for 'APU' is selected.
01:36:21 INFO  : 'ps7_init' command is executed.
01:36:21 INFO  : 'ps7_post_config' command is executed.
01:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:21 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:36:21 INFO  : 'configparams force-mem-access 0' command is executed.
01:36:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

01:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:36:21 INFO  : 'con' command is executed.
01:36:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:36:21 INFO  : Disconnected from the channel tcfchan#2.
02:55:26 INFO  : Registering command handlers for SDK TCF services
02:55:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
02:55:32 INFO  : XSCT server has started successfully.
02:55:32 INFO  : Successfully done setting XSCT server connection channel  
02:55:32 INFO  : Successfully done setting SDK workspace  
02:55:32 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
02:55:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:55:35 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544295263812,  Project:1544289786706
02:55:35 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
02:55:35 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
02:55:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:55:45 INFO  : 
02:55:46 INFO  : Updating hardware inferred compiler options for LAB6.
02:55:46 INFO  : Clearing existing target manager status.
02:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:59:20 INFO  : 'jtag frequency' command is executed.
02:59:20 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:20 INFO  : Context for 'APU' is selected.
02:59:20 INFO  : System reset is completed.
02:59:23 INFO  : 'after 3000' command is executed.
02:59:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:59:26 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:59:26 INFO  : Context for 'APU' is selected.
02:59:26 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:26 INFO  : Context for 'APU' is selected.
02:59:26 INFO  : 'ps7_init' command is executed.
02:59:26 INFO  : 'ps7_post_config' command is executed.
02:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:26 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:26 INFO  : 'con' command is executed.
02:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:59:26 INFO  : Disconnected from the channel tcfchan#1.
03:00:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:00:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:00:49 INFO  : 'jtag frequency' command is executed.
03:00:49 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:00:50 INFO  : Context for 'APU' is selected.
03:00:50 INFO  : System reset is completed.
03:00:53 INFO  : 'after 3000' command is executed.
03:00:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:00:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:00:55 INFO  : Context for 'APU' is selected.
03:00:57 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:00:57 INFO  : 'configparams force-mem-access 1' command is executed.
03:00:57 INFO  : Context for 'APU' is selected.
03:00:57 INFO  : 'ps7_init' command is executed.
03:00:57 INFO  : 'ps7_post_config' command is executed.
03:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:58 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:00:58 INFO  : 'configparams force-mem-access 0' command is executed.
03:00:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

03:00:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:00:58 INFO  : 'con' command is executed.
03:00:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:00:58 INFO  : Disconnected from the channel tcfchan#2.
03:10:56 INFO  : Registering command handlers for SDK TCF services
03:10:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
03:11:02 INFO  : XSCT server has started successfully.
03:11:02 INFO  : Successfully done setting XSCT server connection channel  
03:11:02 INFO  : Successfully done setting SDK workspace  
03:11:02 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
03:11:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
03:11:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544296143457,  Project:1544295263812
03:11:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
03:11:06 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
03:11:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:11:15 INFO  : 
03:11:16 INFO  : Updating hardware inferred compiler options for LAB6.
03:11:16 INFO  : Clearing existing target manager status.
03:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:14:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:14:23 INFO  : 'jtag frequency' command is executed.
03:14:23 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:14:23 INFO  : Context for 'APU' is selected.
03:14:23 INFO  : System reset is completed.
03:14:26 INFO  : 'after 3000' command is executed.
03:14:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:14:28 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:14:28 INFO  : Context for 'APU' is selected.
03:14:28 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
03:14:28 INFO  : Context for 'APU' is selected.
03:14:29 INFO  : 'ps7_init' command is executed.
03:14:29 INFO  : 'ps7_post_config' command is executed.
03:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:29 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:14:29 INFO  : 'configparams force-mem-access 0' command is executed.
03:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

03:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:14:29 INFO  : 'con' command is executed.
03:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:14:29 INFO  : Disconnected from the channel tcfchan#1.
03:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:15:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:15:05 INFO  : 'jtag frequency' command is executed.
03:15:05 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:15:05 INFO  : Context for 'APU' is selected.
03:15:05 INFO  : System reset is completed.
03:15:08 INFO  : 'after 3000' command is executed.
03:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:15:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:15:11 INFO  : Context for 'APU' is selected.
03:15:13 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:15:13 INFO  : 'configparams force-mem-access 1' command is executed.
03:15:13 INFO  : Context for 'APU' is selected.
03:15:13 INFO  : 'ps7_init' command is executed.
03:15:14 INFO  : 'ps7_post_config' command is executed.
03:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:14 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:15:14 INFO  : 'configparams force-mem-access 0' command is executed.
03:15:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

03:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:15:14 INFO  : 'con' command is executed.
03:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:15:14 INFO  : Disconnected from the channel tcfchan#2.
03:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:21:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:21:01 INFO  : 'jtag frequency' command is executed.
03:21:01 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:21:01 INFO  : Context for 'APU' is selected.
03:21:01 INFO  : System reset is completed.
03:21:04 INFO  : 'after 3000' command is executed.
03:21:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:21:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:21:06 INFO  : Context for 'APU' is selected.
03:21:06 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:21:06 INFO  : 'configparams force-mem-access 1' command is executed.
03:21:06 INFO  : Context for 'APU' is selected.
03:21:07 INFO  : 'ps7_init' command is executed.
03:21:07 INFO  : 'ps7_post_config' command is executed.
03:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:07 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
03:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

03:21:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:21:07 INFO  : 'con' command is executed.
03:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:21:07 INFO  : Disconnected from the channel tcfchan#3.
03:26:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:26:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:26:49 INFO  : 'jtag frequency' command is executed.
03:26:49 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
03:26:49 INFO  : Context for 'APU' is selected.
03:26:49 INFO  : System reset is completed.
03:26:52 INFO  : 'after 3000' command is executed.
03:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
03:26:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
03:26:55 INFO  : Context for 'APU' is selected.
03:26:55 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
03:26:55 INFO  : 'configparams force-mem-access 1' command is executed.
03:26:55 INFO  : Context for 'APU' is selected.
03:26:55 INFO  : 'ps7_init' command is executed.
03:26:55 INFO  : 'ps7_post_config' command is executed.
03:26:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:56 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:26:56 INFO  : 'configparams force-mem-access 0' command is executed.
03:26:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

03:26:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:26:56 INFO  : 'con' command is executed.
03:26:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

03:26:56 INFO  : Disconnected from the channel tcfchan#4.
08:40:18 INFO  : Registering command handlers for SDK TCF services
08:40:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
08:40:25 INFO  : XSCT server has started successfully.
08:40:25 INFO  : Successfully done setting XSCT server connection channel  
08:40:25 INFO  : Successfully done setting SDK workspace  
08:40:25 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
08:40:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:40:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544315984202,  Project:1544296143457
08:40:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
08:40:29 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
08:40:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:40:38 INFO  : 
08:40:39 INFO  : Updating hardware inferred compiler options for LAB6.
08:40:39 INFO  : Clearing existing target manager status.
08:42:20 INFO  : Registering command handlers for SDK TCF services
08:42:21 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
08:42:23 INFO  : XSCT server has started successfully.
08:42:23 INFO  : Successfully done setting XSCT server connection channel  
08:42:23 INFO  : Successfully done setting SDK workspace  
08:42:23 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
08:42:23 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:45:54 INFO  : 'jtag frequency' command is executed.
08:45:54 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:45:54 INFO  : Context for 'APU' is selected.
08:45:54 INFO  : System reset is completed.
08:45:57 INFO  : 'after 3000' command is executed.
08:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:45:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:45:59 INFO  : Context for 'APU' is selected.
08:45:59 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:45:59 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:59 INFO  : Context for 'APU' is selected.
08:46:00 INFO  : 'ps7_init' command is executed.
08:46:00 INFO  : 'ps7_post_config' command is executed.
08:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:00 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:46:00 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

08:46:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:00 INFO  : 'con' command is executed.
08:46:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:46:00 INFO  : Disconnected from the channel tcfchan#1.
08:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:46:48 INFO  : 'jtag frequency' command is executed.
08:46:48 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
08:46:48 INFO  : Context for 'APU' is selected.
08:46:48 INFO  : System reset is completed.
08:46:51 INFO  : 'after 3000' command is executed.
08:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:46:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:46:54 INFO  : Context for 'APU' is selected.
08:46:56 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
08:46:56 INFO  : 'configparams force-mem-access 1' command is executed.
08:46:56 INFO  : Context for 'APU' is selected.
08:46:56 INFO  : 'ps7_init' command is executed.
08:46:56 INFO  : 'ps7_post_config' command is executed.
08:46:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:57 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:46:57 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

08:46:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:57 INFO  : 'con' command is executed.
08:46:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

08:46:57 INFO  : Disconnected from the channel tcfchan#2.
09:12:31 INFO  : Registering command handlers for SDK TCF services
09:12:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
09:12:36 INFO  : XSCT server has started successfully.
09:12:37 INFO  : Successfully done setting XSCT server connection channel  
09:12:37 INFO  : Successfully done setting SDK workspace  
09:12:37 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
09:12:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:12:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544317867911,  Project:1544315984202
09:12:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
09:12:40 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:12:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:12:50 INFO  : 
09:12:51 INFO  : Updating hardware inferred compiler options for LAB6.
09:12:51 INFO  : Clearing existing target manager status.
09:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:17:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:17:28 INFO  : 'jtag frequency' command is executed.
09:17:28 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:17:28 INFO  : Context for 'APU' is selected.
09:17:28 INFO  : System reset is completed.
09:17:31 INFO  : 'after 3000' command is executed.
09:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:17:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:17:34 INFO  : Context for 'APU' is selected.
09:17:34 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
09:17:34 INFO  : Context for 'APU' is selected.
09:17:34 INFO  : 'ps7_init' command is executed.
09:17:34 INFO  : 'ps7_post_config' command is executed.
09:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:34 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

09:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:17:34 INFO  : 'con' command is executed.
09:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:17:34 INFO  : Disconnected from the channel tcfchan#1.
09:29:39 INFO  : Registering command handlers for SDK TCF services
09:29:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
09:29:43 INFO  : XSCT server has started successfully.
09:29:43 INFO  : Successfully done setting XSCT server connection channel  
09:29:43 INFO  : Successfully done setting SDK workspace  
09:29:43 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
09:29:43 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:29:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544318945141,  Project:1544317867911
09:29:46 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
09:29:46 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:29:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:29:52 INFO  : 
09:29:53 INFO  : Updating hardware inferred compiler options for LAB6.
09:29:53 INFO  : Clearing existing target manager status.
09:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:35:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:35:12 INFO  : 'jtag frequency' command is executed.
09:35:12 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:35:12 INFO  : Context for 'APU' is selected.
09:35:12 INFO  : System reset is completed.
09:35:15 INFO  : 'after 3000' command is executed.
09:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:35:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:35:17 INFO  : Context for 'APU' is selected.
09:35:17 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:35:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:35:17 INFO  : Context for 'APU' is selected.
09:35:18 INFO  : 'ps7_init' command is executed.
09:35:18 INFO  : 'ps7_post_config' command is executed.
09:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:18 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:35:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:35:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

09:35:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:35:18 INFO  : 'con' command is executed.
09:35:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:35:18 INFO  : Disconnected from the channel tcfchan#1.
09:51:48 INFO  : Registering command handlers for SDK TCF services
09:51:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
09:51:52 INFO  : XSCT server has started successfully.
09:51:52 INFO  : Successfully done setting XSCT server connection channel  
09:51:52 INFO  : Successfully done setting SDK workspace  
09:51:52 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
09:51:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:51:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544320285425,  Project:1544318945141
09:51:55 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
09:51:55 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:51:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:52:02 INFO  : 
09:52:02 INFO  : Updating hardware inferred compiler options for LAB6.
09:52:02 INFO  : Clearing existing target manager status.
09:55:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:55:54 INFO  : 'jtag frequency' command is executed.
09:55:54 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:54 INFO  : Context for 'APU' is selected.
09:55:54 INFO  : System reset is completed.
09:55:57 INFO  : 'after 3000' command is executed.
09:55:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:55:59 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:56:00 INFO  : Context for 'APU' is selected.
09:56:00 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:56:00 INFO  : 'configparams force-mem-access 1' command is executed.
09:56:00 INFO  : Context for 'APU' is selected.
09:56:00 INFO  : 'ps7_init' command is executed.
09:56:00 INFO  : 'ps7_post_config' command is executed.
09:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:00 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:00 INFO  : 'configparams force-mem-access 0' command is executed.
09:56:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

09:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:00 INFO  : 'con' command is executed.
09:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:56:00 INFO  : Disconnected from the channel tcfchan#1.
09:57:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:57:06 INFO  : 'jtag frequency' command is executed.
09:57:06 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:06 INFO  : Context for 'APU' is selected.
09:57:06 INFO  : System reset is completed.
09:57:09 INFO  : 'after 3000' command is executed.
09:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:57:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:11 INFO  : Context for 'APU' is selected.
09:57:14 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:14 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:14 INFO  : Context for 'APU' is selected.
09:57:14 INFO  : 'ps7_init' command is executed.
09:57:14 INFO  : 'ps7_post_config' command is executed.
09:57:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:14 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:57:14 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:57:15 INFO  : 'con' command is executed.
09:57:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

09:57:15 INFO  : Disconnected from the channel tcfchan#2.
10:13:41 INFO  : Registering command handlers for SDK TCF services
10:13:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
10:13:46 INFO  : XSCT server has started successfully.
10:13:46 INFO  : Successfully done setting XSCT server connection channel  
10:13:46 INFO  : Successfully done setting SDK workspace  
10:13:46 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
10:13:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:13:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544321592769,  Project:1544320285425
10:13:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
10:13:50 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:13:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:13:59 INFO  : 
10:14:00 INFO  : Updating hardware inferred compiler options for LAB6.
10:14:00 INFO  : Clearing existing target manager status.
10:16:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:16:55 INFO  : 'jtag frequency' command is executed.
10:16:55 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:55 INFO  : Context for 'APU' is selected.
10:16:55 INFO  : System reset is completed.
10:16:58 INFO  : 'after 3000' command is executed.
10:16:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:17:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:17:01 INFO  : Context for 'APU' is selected.
10:17:01 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:17:01 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:01 INFO  : Context for 'APU' is selected.
10:17:01 INFO  : 'ps7_init' command is executed.
10:17:01 INFO  : 'ps7_post_config' command is executed.
10:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:01 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:01 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:01 INFO  : 'con' command is executed.
10:17:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:17:01 INFO  : Disconnected from the channel tcfchan#1.
10:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:19:18 INFO  : 'jtag frequency' command is executed.
10:19:18 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:18 INFO  : Context for 'APU' is selected.
10:19:18 INFO  : System reset is completed.
10:19:21 INFO  : 'after 3000' command is executed.
10:19:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:19:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:24 INFO  : Context for 'APU' is selected.
10:19:26 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:19:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:26 INFO  : Context for 'APU' is selected.
10:19:26 INFO  : 'ps7_init' command is executed.
10:19:26 INFO  : 'ps7_post_config' command is executed.
10:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:26 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:19:26 INFO  : 'con' command is executed.
10:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:19:26 INFO  : Disconnected from the channel tcfchan#2.
10:47:46 INFO  : Registering command handlers for SDK TCF services
10:47:47 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
10:47:52 INFO  : XSCT server has started successfully.
10:47:52 INFO  : Successfully done setting XSCT server connection channel  
10:47:52 INFO  : Successfully done setting SDK workspace  
10:47:52 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
10:47:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:47:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544323634925,  Project:1544321592769
10:47:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
10:47:56 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:48:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:48:05 INFO  : 
10:48:06 INFO  : Updating hardware inferred compiler options for LAB6.
10:48:06 INFO  : Clearing existing target manager status.
10:48:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:48:25 INFO  : 'jtag frequency' command is executed.
10:48:25 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:48:25 INFO  : Context for 'APU' is selected.
10:48:25 INFO  : System reset is completed.
10:48:28 INFO  : 'after 3000' command is executed.
10:48:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:48:31 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:48:31 INFO  : Context for 'APU' is selected.
10:48:31 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:48:31 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:31 INFO  : Context for 'APU' is selected.
10:48:31 INFO  : 'ps7_init' command is executed.
10:48:31 INFO  : 'ps7_post_config' command is executed.
10:48:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:32 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:48:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:48:32 INFO  : 'con' command is executed.
10:48:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:48:32 INFO  : Disconnected from the channel tcfchan#1.
10:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:51:44 INFO  : 'jtag frequency' command is executed.
10:51:44 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:51:44 INFO  : Context for 'APU' is selected.
10:51:44 INFO  : System reset is completed.
10:51:47 INFO  : 'after 3000' command is executed.
10:51:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:51:50 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:51:50 INFO  : Context for 'APU' is selected.
10:51:52 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:52 INFO  : Context for 'APU' is selected.
10:51:52 INFO  : 'ps7_init' command is executed.
10:51:52 INFO  : 'ps7_post_config' command is executed.
10:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:52 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:53 INFO  : 'con' command is executed.
10:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:51:53 INFO  : Disconnected from the channel tcfchan#2.
10:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:53:48 INFO  : 'jtag frequency' command is executed.
10:53:48 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:53:48 INFO  : Context for 'APU' is selected.
10:53:48 INFO  : System reset is completed.
10:53:51 INFO  : 'after 3000' command is executed.
10:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:53:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:53:54 INFO  : Context for 'APU' is selected.
10:53:54 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:53:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:53:54 INFO  : Context for 'APU' is selected.
10:53:54 INFO  : 'ps7_init' command is executed.
10:53:54 INFO  : 'ps7_post_config' command is executed.
10:53:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:55 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:53:55 INFO  : 'configparams force-mem-access 0' command is executed.
10:53:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:53:55 INFO  : 'con' command is executed.
10:53:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:53:55 INFO  : Disconnected from the channel tcfchan#3.
10:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:54:43 INFO  : 'jtag frequency' command is executed.
10:54:43 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:43 INFO  : Context for 'APU' is selected.
10:54:43 INFO  : System reset is completed.
10:54:46 INFO  : 'after 3000' command is executed.
10:54:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:54:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:54:49 INFO  : Context for 'APU' is selected.
10:54:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:49 INFO  : Context for 'APU' is selected.
10:54:49 INFO  : 'ps7_init' command is executed.
10:54:49 INFO  : 'ps7_post_config' command is executed.
10:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:50 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:54:50 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:54:50 INFO  : 'con' command is executed.
10:54:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:54:50 INFO  : Disconnected from the channel tcfchan#4.
11:27:10 INFO  : Registering command handlers for SDK TCF services
11:27:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
11:27:16 INFO  : XSCT server has started successfully.
11:27:16 INFO  : Successfully done setting XSCT server connection channel  
11:27:16 INFO  : Successfully done setting SDK workspace  
11:27:16 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
11:27:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:27:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544325960787,  Project:1544323634925
11:27:20 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
11:27:20 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:27:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:27:28 INFO  : 
11:27:29 INFO  : Updating hardware inferred compiler options for LAB6.
11:27:29 INFO  : Clearing existing target manager status.
11:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:40 INFO  : 'jtag frequency' command is executed.
11:31:40 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:40 INFO  : Context for 'APU' is selected.
11:31:40 INFO  : System reset is completed.
11:31:43 INFO  : 'after 3000' command is executed.
11:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:31:46 INFO  : Context for 'APU' is selected.
11:31:46 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:31:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:46 INFO  : Context for 'APU' is selected.
11:31:46 INFO  : 'ps7_init' command is executed.
11:31:46 INFO  : 'ps7_post_config' command is executed.
11:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:46 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:46 INFO  : 'con' command is executed.
11:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:46 INFO  : Disconnected from the channel tcfchan#1.
11:39:56 INFO  : Registering command handlers for SDK TCF services
11:39:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
11:40:00 INFO  : XSCT server has started successfully.
11:40:00 INFO  : Successfully done setting XSCT server connection channel  
11:40:00 INFO  : Successfully done setting SDK workspace  
11:40:00 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
11:40:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:40:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544326759866,  Project:1544325960787
11:40:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
11:40:03 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:40:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:40:08 INFO  : 
11:40:09 INFO  : Updating hardware inferred compiler options for LAB6.
11:40:09 INFO  : Clearing existing target manager status.
11:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:13 INFO  : 'jtag frequency' command is executed.
11:43:13 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:13 INFO  : Context for 'APU' is selected.
11:43:13 INFO  : System reset is completed.
11:43:16 INFO  : 'after 3000' command is executed.
11:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:18 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:19 INFO  : Context for 'APU' is selected.
11:43:19 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:19 INFO  : Context for 'APU' is selected.
11:43:19 INFO  : 'ps7_init' command is executed.
11:43:19 INFO  : 'ps7_post_config' command is executed.
11:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:19 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:19 INFO  : 'con' command is executed.
11:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:43:19 INFO  : Disconnected from the channel tcfchan#1.
12:17:41 INFO  : Registering command handlers for SDK TCF services
12:17:42 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
12:17:47 INFO  : XSCT server has started successfully.
12:17:47 INFO  : Successfully done setting XSCT server connection channel  
12:17:47 INFO  : Successfully done setting SDK workspace  
12:17:47 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
12:17:47 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:17:50 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544329033990,  Project:1544326759866
12:17:50 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
12:17:50 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:17:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:17:59 INFO  : 
12:18:00 INFO  : Updating hardware inferred compiler options for LAB6.
12:18:00 INFO  : Clearing existing target manager status.
12:20:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:20:43 INFO  : 'jtag frequency' command is executed.
12:20:43 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:43 INFO  : Context for 'APU' is selected.
12:20:44 INFO  : System reset is completed.
12:20:47 INFO  : 'after 3000' command is executed.
12:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:20:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:49 INFO  : Context for 'APU' is selected.
12:20:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:49 INFO  : Context for 'APU' is selected.
12:20:50 INFO  : 'ps7_init' command is executed.
12:20:50 INFO  : 'ps7_post_config' command is executed.
12:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:50 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:50 INFO  : 'con' command is executed.
12:20:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:20:50 INFO  : Disconnected from the channel tcfchan#1.
12:22:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:41 INFO  : 'jtag frequency' command is executed.
12:22:41 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:22:41 INFO  : Context for 'APU' is selected.
12:22:41 INFO  : System reset is completed.
12:22:44 INFO  : 'after 3000' command is executed.
12:22:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:22:46 INFO  : Context for 'APU' is selected.
12:22:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:49 INFO  : Context for 'APU' is selected.
12:22:49 INFO  : 'ps7_init' command is executed.
12:22:49 INFO  : 'ps7_post_config' command is executed.
12:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:49 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:50 INFO  : 'con' command is executed.
12:22:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:50 INFO  : Disconnected from the channel tcfchan#2.
12:45:45 INFO  : Registering command handlers for SDK TCF services
12:45:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
12:45:49 INFO  : XSCT server has started successfully.
12:45:49 INFO  : Successfully done setting XSCT server connection channel  
12:45:49 INFO  : Successfully done setting SDK workspace  
12:45:49 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
12:45:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:45:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544330720042,  Project:1544329033990
12:45:52 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
12:45:52 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:45:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:45:58 INFO  : 
12:45:59 INFO  : Updating hardware inferred compiler options for LAB6.
12:45:59 INFO  : Clearing existing target manager status.
12:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:17 INFO  : 'jtag frequency' command is executed.
12:49:17 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:17 INFO  : Context for 'APU' is selected.
12:49:17 INFO  : System reset is completed.
12:49:20 INFO  : 'after 3000' command is executed.
12:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:49:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:23 INFO  : Context for 'APU' is selected.
12:49:23 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:23 INFO  : Context for 'APU' is selected.
12:49:23 INFO  : 'ps7_init' command is executed.
12:49:23 INFO  : 'ps7_post_config' command is executed.
12:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:24 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:24 INFO  : 'con' command is executed.
12:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:49:24 INFO  : Disconnected from the channel tcfchan#1.
12:53:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:33 INFO  : 'jtag frequency' command is executed.
12:53:33 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:33 INFO  : Context for 'APU' is selected.
12:53:33 INFO  : System reset is completed.
12:53:36 INFO  : 'after 3000' command is executed.
12:53:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:38 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:53:38 INFO  : Context for 'APU' is selected.
12:53:41 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:41 INFO  : Context for 'APU' is selected.
12:53:41 INFO  : 'ps7_init' command is executed.
12:53:41 INFO  : 'ps7_post_config' command is executed.
12:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:41 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:41 INFO  : 'con' command is executed.
12:53:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:41 INFO  : Disconnected from the channel tcfchan#2.
13:02:06 INFO  : Registering command handlers for SDK TCF services
13:02:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
13:02:12 INFO  : XSCT server has started successfully.
13:02:12 INFO  : Successfully done setting XSCT server connection channel  
13:02:12 INFO  : Successfully done setting SDK workspace  
13:02:12 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
13:02:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:02:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544331691486,  Project:1544330720042
13:02:15 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
13:02:15 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:02:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:02:25 INFO  : 
13:02:26 INFO  : Updating hardware inferred compiler options for LAB6.
13:02:26 INFO  : Clearing existing target manager status.
13:06:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:06:38 INFO  : 'jtag frequency' command is executed.
13:06:38 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:06:38 INFO  : Context for 'APU' is selected.
13:06:38 INFO  : System reset is completed.
13:06:41 INFO  : 'after 3000' command is executed.
13:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:06:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:06:44 INFO  : Context for 'APU' is selected.
13:06:44 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:06:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:44 INFO  : Context for 'APU' is selected.
13:06:44 INFO  : 'ps7_init' command is executed.
13:06:44 INFO  : 'ps7_post_config' command is executed.
13:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:45 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:45 INFO  : 'con' command is executed.
13:06:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:06:45 INFO  : Disconnected from the channel tcfchan#1.
13:07:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:07:36 INFO  : 'jtag frequency' command is executed.
13:07:36 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:07:36 INFO  : Context for 'APU' is selected.
13:07:36 INFO  : System reset is completed.
13:07:39 INFO  : 'after 3000' command is executed.
13:07:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:07:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:07:41 INFO  : Context for 'APU' is selected.
13:07:43 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:44 INFO  : Context for 'APU' is selected.
13:07:44 INFO  : 'ps7_init' command is executed.
13:07:44 INFO  : 'ps7_post_config' command is executed.
13:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:44 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:07:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

13:07:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:44 INFO  : 'con' command is executed.
13:07:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:07:44 INFO  : Disconnected from the channel tcfchan#2.
13:57:07 INFO  : Registering command handlers for SDK TCF services
13:57:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
13:57:15 INFO  : XSCT server has started successfully.
13:57:15 INFO  : Successfully done setting XSCT server connection channel  
13:57:16 INFO  : Successfully done setting SDK workspace  
13:57:16 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
13:57:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:57:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544334979528,  Project:1544331691486
13:57:21 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
13:57:21 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:57:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:57:33 INFO  : 
13:57:34 INFO  : Updating hardware inferred compiler options for LAB6.
13:57:34 INFO  : Clearing existing target manager status.
13:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:59:35 INFO  : 'jtag frequency' command is executed.
13:59:35 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:35 INFO  : Context for 'APU' is selected.
13:59:35 INFO  : System reset is completed.
13:59:38 INFO  : 'after 3000' command is executed.
13:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:59:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:59:41 INFO  : Context for 'APU' is selected.
13:59:41 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:59:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:41 INFO  : Context for 'APU' is selected.
13:59:41 INFO  : 'ps7_init' command is executed.
13:59:41 INFO  : 'ps7_post_config' command is executed.
13:59:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:42 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:42 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:42 INFO  : 'con' command is executed.
13:59:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:59:42 INFO  : Disconnected from the channel tcfchan#1.
14:01:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:41 INFO  : 'jtag frequency' command is executed.
14:01:41 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:41 INFO  : Context for 'APU' is selected.
14:01:41 INFO  : System reset is completed.
14:01:44 INFO  : 'after 3000' command is executed.
14:01:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:01:47 INFO  : Context for 'APU' is selected.
14:01:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:49 INFO  : Context for 'APU' is selected.
14:01:49 INFO  : 'ps7_init' command is executed.
14:01:49 INFO  : 'ps7_post_config' command is executed.
14:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:50 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:50 INFO  : 'con' command is executed.
14:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:01:50 INFO  : Disconnected from the channel tcfchan#2.
14:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:02:28 INFO  : 'jtag frequency' command is executed.
14:02:28 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:28 INFO  : Context for 'APU' is selected.
14:02:28 INFO  : System reset is completed.
14:02:31 INFO  : 'after 3000' command is executed.
14:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:02:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:02:33 INFO  : Context for 'APU' is selected.
14:02:33 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:02:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:34 INFO  : Context for 'APU' is selected.
14:02:34 INFO  : 'ps7_init' command is executed.
14:02:34 INFO  : 'ps7_post_config' command is executed.
14:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:34 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:34 INFO  : 'con' command is executed.
14:02:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:02:34 INFO  : Disconnected from the channel tcfchan#3.
14:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:31 INFO  : 'jtag frequency' command is executed.
14:03:31 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:31 INFO  : Context for 'APU' is selected.
14:03:31 INFO  : System reset is completed.
14:03:34 INFO  : 'after 3000' command is executed.
14:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:03:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:03:37 INFO  : Context for 'APU' is selected.
14:03:37 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:03:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:37 INFO  : Context for 'APU' is selected.
14:03:37 INFO  : 'ps7_init' command is executed.
14:03:37 INFO  : 'ps7_post_config' command is executed.
14:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:37 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:37 INFO  : 'con' command is executed.
14:03:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:03:37 INFO  : Disconnected from the channel tcfchan#4.
14:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:27 INFO  : 'jtag frequency' command is executed.
14:04:27 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:27 INFO  : Context for 'APU' is selected.
14:04:27 INFO  : System reset is completed.
14:04:30 INFO  : 'after 3000' command is executed.
14:04:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:33 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:33 INFO  : Context for 'APU' is selected.
14:04:33 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:33 INFO  : Context for 'APU' is selected.
14:04:33 INFO  : 'ps7_init' command is executed.
14:04:33 INFO  : 'ps7_post_config' command is executed.
14:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:33 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:33 INFO  : 'con' command is executed.
14:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:33 INFO  : Disconnected from the channel tcfchan#5.
14:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:53 INFO  : 'jtag frequency' command is executed.
14:04:53 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:53 INFO  : Context for 'APU' is selected.
14:04:53 INFO  : System reset is completed.
14:04:56 INFO  : 'after 3000' command is executed.
14:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:04:58 INFO  : Context for 'APU' is selected.
14:04:58 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:04:58 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:58 INFO  : Context for 'APU' is selected.
14:04:59 INFO  : 'ps7_init' command is executed.
14:04:59 INFO  : 'ps7_post_config' command is executed.
14:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:59 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:59 INFO  : 'con' command is executed.
14:04:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:59 INFO  : Disconnected from the channel tcfchan#6.
14:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:05:19 INFO  : 'jtag frequency' command is executed.
14:05:19 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:05:19 INFO  : Context for 'APU' is selected.
14:05:19 INFO  : System reset is completed.
14:05:22 INFO  : 'after 3000' command is executed.
14:05:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:05:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:05:24 INFO  : Context for 'APU' is selected.
14:05:24 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:05:24 INFO  : Context for 'APU' is selected.
14:05:25 INFO  : 'ps7_init' command is executed.
14:05:25 INFO  : 'ps7_post_config' command is executed.
14:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:25 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:05:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:05:25 INFO  : 'con' command is executed.
14:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:05:25 INFO  : Disconnected from the channel tcfchan#7.
14:16:59 INFO  : Registering command handlers for SDK TCF services
14:17:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
14:17:08 INFO  : XSCT server has started successfully.
14:17:08 INFO  : Successfully done setting XSCT server connection channel  
14:17:08 INFO  : Successfully done setting SDK workspace  
14:17:08 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
14:17:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:17:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544336167394,  Project:1544334979528
14:17:12 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
14:17:12 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:17:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:17:24 INFO  : 
14:17:25 INFO  : Updating hardware inferred compiler options for LAB6.
14:17:25 INFO  : Clearing existing target manager status.
14:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:19 INFO  : 'jtag frequency' command is executed.
14:19:19 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:19 INFO  : Context for 'APU' is selected.
14:19:19 INFO  : System reset is completed.
14:19:22 INFO  : 'after 3000' command is executed.
14:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:24 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:25 INFO  : Context for 'APU' is selected.
14:19:25 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:25 INFO  : Context for 'APU' is selected.
14:19:25 INFO  : 'ps7_init' command is executed.
14:19:25 INFO  : 'ps7_post_config' command is executed.
14:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:25 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:25 INFO  : 'con' command is executed.
14:19:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:25 INFO  : Disconnected from the channel tcfchan#1.
14:19:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:41 INFO  : 'jtag frequency' command is executed.
14:19:41 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:41 INFO  : Context for 'APU' is selected.
14:19:41 INFO  : System reset is completed.
14:19:44 INFO  : 'after 3000' command is executed.
14:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:47 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:19:47 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:49 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : 'ps7_init' command is executed.
14:19:49 INFO  : 'ps7_post_config' command is executed.
14:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:50 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:50 INFO  : 'con' command is executed.
14:19:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:50 INFO  : Disconnected from the channel tcfchan#2.
14:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:25 INFO  : 'jtag frequency' command is executed.
14:21:25 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:25 INFO  : Context for 'APU' is selected.
14:21:25 INFO  : System reset is completed.
14:21:28 INFO  : 'after 3000' command is executed.
14:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:30 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:21:30 INFO  : Context for 'APU' is selected.
14:21:31 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:21:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:31 INFO  : Context for 'APU' is selected.
14:21:31 INFO  : 'ps7_init' command is executed.
14:21:31 INFO  : 'ps7_post_config' command is executed.
14:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:31 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:31 INFO  : 'con' command is executed.
14:21:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:31 INFO  : Disconnected from the channel tcfchan#3.
14:23:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:23:37 INFO  : 'jtag frequency' command is executed.
14:23:37 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:23:37 INFO  : Context for 'APU' is selected.
14:23:37 INFO  : System reset is completed.
14:23:40 INFO  : 'after 3000' command is executed.
14:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:23:42 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:23:42 INFO  : Context for 'APU' is selected.
14:23:42 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:23:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:42 INFO  : Context for 'APU' is selected.
14:23:43 INFO  : 'ps7_init' command is executed.
14:23:43 INFO  : 'ps7_post_config' command is executed.
14:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:43 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:23:43 INFO  : 'con' command is executed.
14:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:23:43 INFO  : Disconnected from the channel tcfchan#4.
14:32:34 INFO  : Registering command handlers for SDK TCF services
14:32:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
14:32:37 INFO  : XSCT server has started successfully.
14:32:37 INFO  : Successfully done setting XSCT server connection channel  
14:32:38 INFO  : Successfully done setting SDK workspace  
14:32:38 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
14:32:38 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:32:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544337131279,  Project:1544336167394
14:32:40 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
14:32:40 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:32:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:32:46 INFO  : 
14:32:47 INFO  : Updating hardware inferred compiler options for LAB6.
14:32:47 INFO  : Clearing existing target manager status.
14:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:10 INFO  : 'jtag frequency' command is executed.
14:34:10 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:10 INFO  : Context for 'APU' is selected.
14:34:10 INFO  : System reset is completed.
14:34:13 INFO  : 'after 3000' command is executed.
14:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:15 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:34:15 INFO  : Context for 'APU' is selected.
14:34:15 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:34:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:15 INFO  : Context for 'APU' is selected.
14:34:16 INFO  : 'ps7_init' command is executed.
14:34:16 INFO  : 'ps7_post_config' command is executed.
14:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:16 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:16 INFO  : 'con' command is executed.
14:34:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:16 INFO  : Disconnected from the channel tcfchan#1.
14:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:45:12 INFO  : 'jtag frequency' command is executed.
14:45:12 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:12 INFO  : Context for 'APU' is selected.
14:45:12 INFO  : System reset is completed.
14:45:15 INFO  : 'after 3000' command is executed.
14:45:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:45:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:45:17 INFO  : Context for 'APU' is selected.
14:45:20 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:20 INFO  : Context for 'APU' is selected.
14:45:20 INFO  : 'ps7_init' command is executed.
14:45:20 INFO  : 'ps7_post_config' command is executed.
14:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:20 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:20 INFO  : 'con' command is executed.
14:45:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:45:20 INFO  : Disconnected from the channel tcfchan#2.
15:08:38 INFO  : Registering command handlers for SDK TCF services
15:08:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
15:08:44 INFO  : XSCT server has started successfully.
15:08:44 INFO  : Successfully done setting XSCT server connection channel  
15:08:44 INFO  : Successfully done setting SDK workspace  
15:08:44 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
15:08:44 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:08:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544339282581,  Project:1544337131279
15:08:48 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
15:08:48 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:08:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:08:57 INFO  : 
15:08:58 INFO  : Updating hardware inferred compiler options for LAB6.
15:08:58 INFO  : Clearing existing target manager status.
15:10:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:43 INFO  : 'jtag frequency' command is executed.
15:10:43 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:43 INFO  : Context for 'APU' is selected.
15:10:44 INFO  : System reset is completed.
15:10:47 INFO  : 'after 3000' command is executed.
15:10:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:10:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:49 INFO  : Context for 'APU' is selected.
15:10:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:49 INFO  : Context for 'APU' is selected.
15:10:49 INFO  : 'ps7_init' command is executed.
15:10:50 INFO  : 'ps7_post_config' command is executed.
15:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:50 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:50 INFO  : 'con' command is executed.
15:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:10:50 INFO  : Disconnected from the channel tcfchan#1.
16:18:28 INFO  : Registering command handlers for SDK TCF services
16:18:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
16:18:32 INFO  : XSCT server has started successfully.
16:18:32 INFO  : Successfully done setting XSCT server connection channel  
16:18:35 INFO  : Successfully done setting SDK workspace  
16:18:35 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
16:18:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:18:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544343466029,  Project:1544339282581
16:18:41 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
16:18:41 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:18:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:18:52 INFO  : 
16:18:53 INFO  : Updating hardware inferred compiler options for LAB6.
16:18:53 INFO  : Clearing existing target manager status.
16:20:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:20:04 INFO  : 'jtag frequency' command is executed.
16:20:04 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:20:04 INFO  : Context for 'APU' is selected.
16:20:04 INFO  : System reset is completed.
16:20:07 INFO  : 'after 3000' command is executed.
16:20:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:20:10 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:10 INFO  : Context for 'APU' is selected.
16:20:10 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:10 INFO  : Context for 'APU' is selected.
16:20:10 INFO  : 'ps7_init' command is executed.
16:20:10 INFO  : 'ps7_post_config' command is executed.
16:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:10 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:11 INFO  : 'con' command is executed.
16:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:20:11 INFO  : Disconnected from the channel tcfchan#1.
16:40:22 INFO  : Registering command handlers for SDK TCF services
16:40:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
16:40:26 INFO  : XSCT server has started successfully.
16:40:26 INFO  : Successfully done setting XSCT server connection channel  
16:40:26 INFO  : Successfully done setting SDK workspace  
16:40:26 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
16:40:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:40:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544344800128,  Project:1544343466029
16:40:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
16:40:29 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:40:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:40:35 INFO  : 
16:40:36 INFO  : Updating hardware inferred compiler options for LAB6.
16:40:36 INFO  : Clearing existing target manager status.
16:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:32 INFO  : 'jtag frequency' command is executed.
16:41:32 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:32 INFO  : Context for 'APU' is selected.
16:41:32 INFO  : System reset is completed.
16:41:35 INFO  : 'after 3000' command is executed.
16:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:41:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:37 INFO  : Context for 'APU' is selected.
16:41:37 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:37 INFO  : Context for 'APU' is selected.
16:41:38 INFO  : 'ps7_init' command is executed.
16:41:38 INFO  : 'ps7_post_config' command is executed.
16:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:38 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:38 INFO  : 'con' command is executed.
16:41:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:41:38 INFO  : Disconnected from the channel tcfchan#1.
16:56:05 INFO  : Registering command handlers for SDK TCF services
16:56:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
16:56:11 INFO  : XSCT server has started successfully.
16:56:11 INFO  : Successfully done setting XSCT server connection channel  
16:56:11 INFO  : Successfully done setting SDK workspace  
16:56:11 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
16:56:12 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:56:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544345733042,  Project:1544344800128
16:56:15 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
16:56:15 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
16:56:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:56:26 INFO  : 
16:56:27 INFO  : Updating hardware inferred compiler options for LAB6.
16:56:27 INFO  : Clearing existing target manager status.
16:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:57:39 INFO  : 'jtag frequency' command is executed.
16:57:39 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:57:39 INFO  : Context for 'APU' is selected.
16:57:39 INFO  : System reset is completed.
16:57:42 INFO  : 'after 3000' command is executed.
16:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:57:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:57:45 INFO  : Context for 'APU' is selected.
16:57:45 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:45 INFO  : Context for 'APU' is selected.
16:57:45 INFO  : 'ps7_init' command is executed.
16:57:45 INFO  : 'ps7_post_config' command is executed.
16:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:46 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:46 INFO  : 'con' command is executed.
16:57:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:57:46 INFO  : Disconnected from the channel tcfchan#1.
17:11:43 INFO  : Registering command handlers for SDK TCF services
17:11:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
17:11:50 INFO  : XSCT server has started successfully.
17:11:50 INFO  : Successfully done setting XSCT server connection channel  
17:11:51 INFO  : Successfully done setting SDK workspace  
17:11:51 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
17:11:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:11:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544346664980,  Project:1544345733042
17:11:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
17:11:54 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:11:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:12:04 INFO  : 
17:12:05 INFO  : Updating hardware inferred compiler options for LAB6.
17:12:05 INFO  : Clearing existing target manager status.
17:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:06 INFO  : 'jtag frequency' command is executed.
17:13:06 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:13:06 INFO  : Context for 'APU' is selected.
17:13:06 INFO  : System reset is completed.
17:13:09 INFO  : 'after 3000' command is executed.
17:13:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:13:12 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:13:12 INFO  : Context for 'APU' is selected.
17:13:12 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:12 INFO  : Context for 'APU' is selected.
17:13:12 INFO  : 'ps7_init' command is executed.
17:13:12 INFO  : 'ps7_post_config' command is executed.
17:13:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:13 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:13:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:13:13 INFO  : 'con' command is executed.
17:13:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:13:13 INFO  : Disconnected from the channel tcfchan#1.
17:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:14:23 INFO  : 'jtag frequency' command is executed.
17:14:23 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:14:23 INFO  : Context for 'APU' is selected.
17:14:23 INFO  : System reset is completed.
17:14:26 INFO  : 'after 3000' command is executed.
17:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:14:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:14:29 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:31 INFO  : Context for 'APU' is selected.
17:14:31 INFO  : 'ps7_init' command is executed.
17:14:31 INFO  : 'ps7_post_config' command is executed.
17:14:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:32 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:14:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:14:32 INFO  : 'con' command is executed.
17:14:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:14:32 INFO  : Disconnected from the channel tcfchan#2.
17:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:23 INFO  : 'jtag frequency' command is executed.
17:15:23 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:23 INFO  : Context for 'APU' is selected.
17:15:23 INFO  : System reset is completed.
17:15:26 INFO  : 'after 3000' command is executed.
17:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:29 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:15:29 INFO  : Context for 'APU' is selected.
17:15:29 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:29 INFO  : Context for 'APU' is selected.
17:15:29 INFO  : 'ps7_init' command is executed.
17:15:29 INFO  : 'ps7_post_config' command is executed.
17:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:29 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:29 INFO  : 'con' command is executed.
17:15:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:15:29 INFO  : Disconnected from the channel tcfchan#3.
17:28:19 INFO  : Registering command handlers for SDK TCF services
17:28:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
17:28:25 INFO  : XSCT server has started successfully.
17:28:25 INFO  : Successfully done setting XSCT server connection channel  
17:28:25 INFO  : Successfully done setting SDK workspace  
17:28:25 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
17:28:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:28:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544347468576,  Project:1544346664980
17:28:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
17:28:28 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:28:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:28:37 INFO  : 
17:28:38 INFO  : Updating hardware inferred compiler options for LAB6.
17:28:38 INFO  : Clearing existing target manager status.
17:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:55 INFO  : 'jtag frequency' command is executed.
17:30:55 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:55 INFO  : Context for 'APU' is selected.
17:30:56 INFO  : System reset is completed.
17:30:59 INFO  : 'after 3000' command is executed.
17:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:01 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:01 INFO  : Context for 'APU' is selected.
17:31:01 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:01 INFO  : Context for 'APU' is selected.
17:31:01 INFO  : 'ps7_init' command is executed.
17:31:01 INFO  : 'ps7_post_config' command is executed.
17:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:02 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:02 INFO  : 'con' command is executed.
17:31:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:02 INFO  : Disconnected from the channel tcfchan#1.
17:31:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:35 INFO  : 'jtag frequency' command is executed.
17:31:35 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:35 INFO  : Context for 'APU' is selected.
17:31:36 INFO  : System reset is completed.
17:31:39 INFO  : 'after 3000' command is executed.
17:31:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:31:41 INFO  : Context for 'APU' is selected.
17:31:43 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:31:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:43 INFO  : Context for 'APU' is selected.
17:31:44 INFO  : 'ps7_init' command is executed.
17:31:44 INFO  : 'ps7_post_config' command is executed.
17:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:44 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:44 INFO  : 'con' command is executed.
17:31:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:44 INFO  : Disconnected from the channel tcfchan#2.
17:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:52 INFO  : 'jtag frequency' command is executed.
17:32:52 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:52 INFO  : Context for 'APU' is selected.
17:32:52 INFO  : System reset is completed.
17:32:55 INFO  : 'after 3000' command is executed.
17:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:32:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:58 INFO  : Context for 'APU' is selected.
17:32:58 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:58 INFO  : Context for 'APU' is selected.
17:32:58 INFO  : 'ps7_init' command is executed.
17:32:58 INFO  : 'ps7_post_config' command is executed.
17:32:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:59 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:59 INFO  : 'con' command is executed.
17:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:32:59 INFO  : Disconnected from the channel tcfchan#3.
17:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:41 INFO  : 'jtag frequency' command is executed.
17:33:41 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:41 INFO  : Context for 'APU' is selected.
17:33:41 INFO  : System reset is completed.
17:33:44 INFO  : 'after 3000' command is executed.
17:33:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:33:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:46 INFO  : Context for 'APU' is selected.
17:33:46 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:46 INFO  : Context for 'APU' is selected.
17:33:47 INFO  : 'ps7_init' command is executed.
17:33:47 INFO  : 'ps7_post_config' command is executed.
17:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:47 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:47 INFO  : 'con' command is executed.
17:33:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:33:47 INFO  : Disconnected from the channel tcfchan#4.
17:45:27 INFO  : Registering command handlers for SDK TCF services
17:45:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
17:45:32 INFO  : XSCT server has started successfully.
17:45:32 INFO  : Successfully done setting XSCT server connection channel  
17:45:33 INFO  : Successfully done setting SDK workspace  
17:45:33 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
17:45:33 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:45:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544348654885,  Project:1544347468576
17:45:36 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
17:45:36 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
17:45:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:45:46 INFO  : 
17:45:47 INFO  : Updating hardware inferred compiler options for LAB6.
17:45:47 INFO  : Clearing existing target manager status.
17:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:46 INFO  : 'jtag frequency' command is executed.
17:47:46 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:47:46 INFO  : Context for 'APU' is selected.
17:47:46 INFO  : System reset is completed.
17:47:49 INFO  : 'after 3000' command is executed.
17:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:47:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:51 INFO  : Context for 'APU' is selected.
17:47:51 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:51 INFO  : Context for 'APU' is selected.
17:47:52 INFO  : 'ps7_init' command is executed.
17:47:52 INFO  : 'ps7_post_config' command is executed.
17:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:52 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:52 INFO  : 'con' command is executed.
17:47:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:47:52 INFO  : Disconnected from the channel tcfchan#1.
17:48:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:48:13 INFO  : 'jtag frequency' command is executed.
17:48:13 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:48:13 INFO  : Context for 'APU' is selected.
17:48:13 INFO  : System reset is completed.
17:48:16 INFO  : 'after 3000' command is executed.
17:48:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:48:19 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:48:19 INFO  : Context for 'APU' is selected.
17:48:21 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:48:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:48:21 INFO  : Context for 'APU' is selected.
17:48:21 INFO  : 'ps7_init' command is executed.
17:48:21 INFO  : 'ps7_post_config' command is executed.
17:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:22 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:48:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:48:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:48:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:48:22 INFO  : 'con' command is executed.
17:48:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:48:22 INFO  : Disconnected from the channel tcfchan#2.
17:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:38 INFO  : 'jtag frequency' command is executed.
17:54:38 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:38 INFO  : Context for 'APU' is selected.
17:54:38 INFO  : System reset is completed.
17:54:41 INFO  : 'after 3000' command is executed.
17:54:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:54:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:54:44 INFO  : Context for 'APU' is selected.
17:54:44 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:54:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:44 INFO  : Context for 'APU' is selected.
17:54:45 INFO  : 'ps7_init' command is executed.
17:54:45 INFO  : 'ps7_post_config' command is executed.
17:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:45 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:45 INFO  : 'con' command is executed.
17:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:54:45 INFO  : Disconnected from the channel tcfchan#3.
17:55:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:28 INFO  : 'jtag frequency' command is executed.
17:55:28 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:28 INFO  : Context for 'APU' is selected.
17:55:28 INFO  : System reset is completed.
17:55:31 INFO  : 'after 3000' command is executed.
17:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:55:34 INFO  : Context for 'APU' is selected.
17:55:34 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:55:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:34 INFO  : Context for 'APU' is selected.
17:55:34 INFO  : 'ps7_init' command is executed.
17:55:34 INFO  : 'ps7_post_config' command is executed.
17:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:34 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:35 INFO  : 'con' command is executed.
17:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:55:35 INFO  : Disconnected from the channel tcfchan#4.
18:46:38 INFO  : Registering command handlers for SDK TCF services
18:46:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
18:46:45 INFO  : XSCT server has started successfully.
18:46:46 INFO  : Successfully done setting XSCT server connection channel  
18:46:46 INFO  : Successfully done setting SDK workspace  
18:46:46 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
18:46:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:46:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544352288509,  Project:1544348654885
18:46:51 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
18:46:51 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:46:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:47:01 INFO  : 
18:47:02 INFO  : Updating hardware inferred compiler options for LAB6.
18:47:02 INFO  : Clearing existing target manager status.
18:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:26 INFO  : 'jtag frequency' command is executed.
18:49:26 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:49:26 INFO  : Context for 'APU' is selected.
18:49:27 INFO  : System reset is completed.
18:49:30 INFO  : 'after 3000' command is executed.
18:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:49:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:32 INFO  : Context for 'APU' is selected.
18:49:32 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:32 INFO  : Context for 'APU' is selected.
18:49:32 INFO  : 'ps7_init' command is executed.
18:49:32 INFO  : 'ps7_post_config' command is executed.
18:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:33 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:33 INFO  : 'con' command is executed.
18:49:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:49:33 INFO  : Disconnected from the channel tcfchan#1.
18:53:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:12 INFO  : 'jtag frequency' command is executed.
18:53:12 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:12 INFO  : Context for 'APU' is selected.
18:53:12 INFO  : System reset is completed.
18:53:15 INFO  : 'after 3000' command is executed.
18:53:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:53:17 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:53:17 INFO  : Context for 'APU' is selected.
18:53:19 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:19 INFO  : Context for 'APU' is selected.
18:53:20 INFO  : 'ps7_init' command is executed.
18:53:20 INFO  : 'ps7_post_config' command is executed.
18:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:20 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:20 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:20 INFO  : 'con' command is executed.
18:53:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:53:20 INFO  : Disconnected from the channel tcfchan#2.
18:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:54:43 INFO  : 'jtag frequency' command is executed.
18:54:43 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:43 INFO  : Context for 'APU' is selected.
18:54:43 INFO  : System reset is completed.
18:54:46 INFO  : 'after 3000' command is executed.
18:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:54:48 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:54:49 INFO  : Context for 'APU' is selected.
18:54:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:54:49 INFO  : 'configparams force-mem-access 1' command is executed.
18:54:49 INFO  : Context for 'APU' is selected.
18:54:49 INFO  : 'ps7_init' command is executed.
18:54:49 INFO  : 'ps7_post_config' command is executed.
18:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:49 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

18:54:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:49 INFO  : 'con' command is executed.
18:54:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:54:49 INFO  : Disconnected from the channel tcfchan#3.
19:05:18 INFO  : Registering command handlers for SDK TCF services
19:05:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
19:05:24 INFO  : XSCT server has started successfully.
19:05:24 INFO  : Successfully done setting XSCT server connection channel  
19:05:24 INFO  : Successfully done setting SDK workspace  
19:05:24 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
19:05:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:05:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544353446603,  Project:1544352288509
19:05:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
19:05:28 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:05:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:05:40 INFO  : 
19:05:41 INFO  : Updating hardware inferred compiler options for LAB6.
19:05:41 INFO  : Clearing existing target manager status.
19:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:06:36 INFO  : 'jtag frequency' command is executed.
19:06:36 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:36 INFO  : Context for 'APU' is selected.
19:06:36 INFO  : System reset is completed.
19:06:39 INFO  : 'after 3000' command is executed.
19:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:06:41 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:06:41 INFO  : Context for 'APU' is selected.
19:06:42 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:06:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:42 INFO  : Context for 'APU' is selected.
19:06:42 INFO  : 'ps7_init' command is executed.
19:06:42 INFO  : 'ps7_post_config' command is executed.
19:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:42 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:42 INFO  : 'con' command is executed.
19:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:06:42 INFO  : Disconnected from the channel tcfchan#1.
19:07:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:33 INFO  : 'jtag frequency' command is executed.
19:07:33 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:07:34 INFO  : Context for 'APU' is selected.
19:07:34 INFO  : System reset is completed.
19:07:37 INFO  : 'after 3000' command is executed.
19:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:07:39 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:07:39 INFO  : Context for 'APU' is selected.
19:07:41 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:07:41 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:41 INFO  : Context for 'APU' is selected.
19:07:42 INFO  : 'ps7_init' command is executed.
19:07:42 INFO  : 'ps7_post_config' command is executed.
19:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:42 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:42 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:42 INFO  : 'con' command is executed.
19:07:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:07:42 INFO  : Disconnected from the channel tcfchan#2.
19:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:39 INFO  : 'jtag frequency' command is executed.
19:08:39 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:39 INFO  : Context for 'APU' is selected.
19:08:39 INFO  : System reset is completed.
19:08:42 INFO  : 'after 3000' command is executed.
19:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:08:45 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:08:45 INFO  : Context for 'APU' is selected.
19:08:45 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:08:45 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:45 INFO  : Context for 'APU' is selected.
19:08:45 INFO  : 'ps7_init' command is executed.
19:08:45 INFO  : 'ps7_post_config' command is executed.
19:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:45 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:45 INFO  : 'con' command is executed.
19:08:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:08:45 INFO  : Disconnected from the channel tcfchan#3.
19:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:11:26 INFO  : 'jtag frequency' command is executed.
19:11:26 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:26 INFO  : Context for 'APU' is selected.
19:11:26 INFO  : System reset is completed.
19:11:29 INFO  : 'after 3000' command is executed.
19:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:11:32 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:11:32 INFO  : Context for 'APU' is selected.
19:11:32 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:11:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:32 INFO  : Context for 'APU' is selected.
19:11:32 INFO  : 'ps7_init' command is executed.
19:11:32 INFO  : 'ps7_post_config' command is executed.
19:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:32 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:11:32 INFO  : 'con' command is executed.
19:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:11:32 INFO  : Disconnected from the channel tcfchan#4.
19:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:15 INFO  : 'jtag frequency' command is executed.
19:27:15 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:15 INFO  : Context for 'APU' is selected.
19:27:16 INFO  : System reset is completed.
19:27:19 INFO  : 'after 3000' command is executed.
19:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:27:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:27:21 INFO  : Context for 'APU' is selected.
19:27:21 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:21 INFO  : Context for 'APU' is selected.
19:27:21 INFO  : 'ps7_init' command is executed.
19:27:21 INFO  : 'ps7_post_config' command is executed.
19:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:22 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:22 INFO  : 'con' command is executed.
19:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:27:22 INFO  : Disconnected from the channel tcfchan#5.
19:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:36:47 INFO  : 'jtag frequency' command is executed.
19:36:47 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:47 INFO  : Context for 'APU' is selected.
19:36:47 INFO  : System reset is completed.
19:36:50 INFO  : 'after 3000' command is executed.
19:36:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:36:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:36:53 INFO  : Context for 'APU' is selected.
19:36:53 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:36:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:53 INFO  : Context for 'APU' is selected.
19:36:53 INFO  : 'ps7_init' command is executed.
19:36:53 INFO  : 'ps7_post_config' command is executed.
19:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:53 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:53 INFO  : 'con' command is executed.
19:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:36:53 INFO  : Disconnected from the channel tcfchan#6.
19:49:00 INFO  : Registering command handlers for SDK TCF services
19:49:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
19:49:07 INFO  : XSCT server has started successfully.
19:49:07 INFO  : Successfully done setting XSCT server connection channel  
19:49:07 INFO  : Successfully done setting SDK workspace  
19:49:07 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
19:49:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
19:49:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544356095013,  Project:1544353446603
19:49:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
19:49:11 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:49:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:49:20 INFO  : 
19:49:21 INFO  : Updating hardware inferred compiler options for LAB6.
19:49:21 INFO  : Clearing existing target manager status.
19:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:50:31 INFO  : 'jtag frequency' command is executed.
19:50:31 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:31 INFO  : Context for 'APU' is selected.
19:50:31 INFO  : System reset is completed.
19:50:34 INFO  : 'after 3000' command is executed.
19:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:50:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:50:37 INFO  : Context for 'APU' is selected.
19:50:37 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
19:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:37 INFO  : Context for 'APU' is selected.
19:50:37 INFO  : 'ps7_init' command is executed.
19:50:37 INFO  : 'ps7_post_config' command is executed.
19:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:37 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:37 INFO  : 'con' command is executed.
19:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:50:37 INFO  : Disconnected from the channel tcfchan#1.
20:02:23 INFO  : Registering command handlers for SDK TCF services
20:02:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
20:02:29 INFO  : XSCT server has started successfully.
20:02:29 INFO  : Successfully done setting XSCT server connection channel  
20:02:30 INFO  : Successfully done setting SDK workspace  
20:02:30 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
20:02:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:02:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544356899492,  Project:1544356095013
20:02:33 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
20:02:33 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:02:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:02:44 INFO  : 
20:02:45 INFO  : Updating hardware inferred compiler options for LAB6.
20:02:45 INFO  : Clearing existing target manager status.
20:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:37 INFO  : 'jtag frequency' command is executed.
20:03:37 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:37 INFO  : Context for 'APU' is selected.
20:03:37 INFO  : System reset is completed.
20:03:40 INFO  : 'after 3000' command is executed.
20:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:43 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:43 INFO  : Context for 'APU' is selected.
20:03:43 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:43 INFO  : Context for 'APU' is selected.
20:03:43 INFO  : 'ps7_init' command is executed.
20:03:43 INFO  : 'ps7_post_config' command is executed.
20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:43 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:44 INFO  : 'con' command is executed.
20:03:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:44 INFO  : Disconnected from the channel tcfchan#1.
20:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:00 INFO  : 'jtag frequency' command is executed.
20:06:00 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:00 INFO  : Context for 'APU' is selected.
20:06:01 INFO  : System reset is completed.
20:06:04 INFO  : 'after 3000' command is executed.
20:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:06 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:06:06 INFO  : Context for 'APU' is selected.
20:06:08 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:06:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:08 INFO  : Context for 'APU' is selected.
20:06:09 INFO  : 'ps7_init' command is executed.
20:06:09 INFO  : 'ps7_post_config' command is executed.
20:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:09 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:09 INFO  : 'con' command is executed.
20:06:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:09 INFO  : Disconnected from the channel tcfchan#2.
20:15:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:10 INFO  : 'jtag frequency' command is executed.
20:15:10 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:10 INFO  : Context for 'APU' is selected.
20:15:10 INFO  : System reset is completed.
20:15:13 INFO  : 'after 3000' command is executed.
20:15:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:15:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:15:16 INFO  : Context for 'APU' is selected.
20:15:16 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:16 INFO  : Context for 'APU' is selected.
20:15:16 INFO  : 'ps7_init' command is executed.
20:15:16 INFO  : 'ps7_post_config' command is executed.
20:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:16 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:17 INFO  : 'con' command is executed.
20:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:15:17 INFO  : Disconnected from the channel tcfchan#3.
20:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:16:32 INFO  : 'jtag frequency' command is executed.
20:16:32 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:32 INFO  : Context for 'APU' is selected.
20:16:32 INFO  : System reset is completed.
20:16:35 INFO  : 'after 3000' command is executed.
20:16:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:16:37 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:16:37 INFO  : Context for 'APU' is selected.
20:16:37 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:16:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:37 INFO  : Context for 'APU' is selected.
20:16:38 INFO  : 'ps7_init' command is executed.
20:16:38 INFO  : 'ps7_post_config' command is executed.
20:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:38 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:38 INFO  : 'con' command is executed.
20:16:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:16:38 INFO  : Disconnected from the channel tcfchan#4.
20:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:16 INFO  : 'jtag frequency' command is executed.
20:17:16 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:16 INFO  : Context for 'APU' is selected.
20:17:17 INFO  : System reset is completed.
20:17:20 INFO  : 'after 3000' command is executed.
20:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:22 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:17:22 INFO  : Context for 'APU' is selected.
20:17:22 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:17:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:22 INFO  : Context for 'APU' is selected.
20:17:23 INFO  : 'ps7_init' command is executed.
20:17:23 INFO  : 'ps7_post_config' command is executed.
20:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:23 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:23 INFO  : 'con' command is executed.
20:17:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:17:23 INFO  : Disconnected from the channel tcfchan#5.
20:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:49 INFO  : 'jtag frequency' command is executed.
20:17:49 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:49 INFO  : Context for 'APU' is selected.
20:17:49 INFO  : System reset is completed.
20:17:52 INFO  : 'after 3000' command is executed.
20:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:54 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:17:54 INFO  : Context for 'APU' is selected.
20:17:54 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:17:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:54 INFO  : Context for 'APU' is selected.
20:17:55 INFO  : 'ps7_init' command is executed.
20:17:55 INFO  : 'ps7_post_config' command is executed.
20:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:55 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:55 INFO  : 'con' command is executed.
20:17:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:17:55 INFO  : Disconnected from the channel tcfchan#6.
20:18:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:18:46 INFO  : 'jtag frequency' command is executed.
20:18:46 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:46 INFO  : Context for 'APU' is selected.
20:18:46 INFO  : System reset is completed.
20:18:49 INFO  : 'after 3000' command is executed.
20:18:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:18:51 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:51 INFO  : Context for 'APU' is selected.
20:18:51 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:51 INFO  : Context for 'APU' is selected.
20:18:52 INFO  : 'ps7_init' command is executed.
20:18:52 INFO  : 'ps7_post_config' command is executed.
20:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:52 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:52 INFO  : 'con' command is executed.
20:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:18:52 INFO  : Disconnected from the channel tcfchan#7.
20:35:54 INFO  : Registering command handlers for SDK TCF services
20:35:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
20:35:59 INFO  : XSCT server has started successfully.
20:35:59 INFO  : Successfully done setting XSCT server connection channel  
20:35:59 INFO  : Successfully done setting SDK workspace  
20:35:59 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
20:35:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:36:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544358925012,  Project:1544356899492
20:36:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
20:36:02 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:36:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:36:11 INFO  : 
20:36:12 INFO  : Updating hardware inferred compiler options for LAB6.
20:36:12 INFO  : Clearing existing target manager status.
20:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:29 INFO  : 'jtag frequency' command is executed.
20:37:29 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:29 INFO  : Context for 'APU' is selected.
20:37:29 INFO  : System reset is completed.
20:37:32 INFO  : 'after 3000' command is executed.
20:37:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:37:34 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:34 INFO  : Context for 'APU' is selected.
20:37:34 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:37:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:34 INFO  : Context for 'APU' is selected.
20:37:35 INFO  : 'ps7_init' command is executed.
20:37:35 INFO  : 'ps7_post_config' command is executed.
20:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:35 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:35 INFO  : 'con' command is executed.
20:37:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:37:35 INFO  : Disconnected from the channel tcfchan#1.
20:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:39:47 INFO  : 'jtag frequency' command is executed.
20:39:47 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:39:47 INFO  : Context for 'APU' is selected.
20:39:47 INFO  : System reset is completed.
20:39:50 INFO  : 'after 3000' command is executed.
20:39:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:39:53 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:39:53 INFO  : Context for 'APU' is selected.
20:39:55 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:39:55 INFO  : 'configparams force-mem-access 1' command is executed.
20:39:55 INFO  : Context for 'APU' is selected.
20:39:55 INFO  : 'ps7_init' command is executed.
20:39:55 INFO  : 'ps7_post_config' command is executed.
20:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:55 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:39:56 INFO  : 'con' command is executed.
20:39:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:39:56 INFO  : Disconnected from the channel tcfchan#2.
20:51:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:51:53 INFO  : 'jtag frequency' command is executed.
20:51:53 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:51:53 INFO  : Context for 'APU' is selected.
20:51:53 INFO  : System reset is completed.
20:51:56 INFO  : 'after 3000' command is executed.
20:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:51:58 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:51:58 INFO  : Context for 'APU' is selected.
20:51:58 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:58 INFO  : Context for 'APU' is selected.
20:51:59 INFO  : 'ps7_init' command is executed.
20:51:59 INFO  : 'ps7_post_config' command is executed.
20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:59 INFO  : 'con' command is executed.
20:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:51:59 INFO  : Disconnected from the channel tcfchan#3.
20:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:53:44 INFO  : 'jtag frequency' command is executed.
20:53:44 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:53:44 INFO  : Context for 'APU' is selected.
20:53:44 INFO  : System reset is completed.
20:53:47 INFO  : 'after 3000' command is executed.
20:53:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:53:49 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:53:49 INFO  : Context for 'APU' is selected.
20:53:49 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:53:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:49 INFO  : Context for 'APU' is selected.
20:53:50 INFO  : 'ps7_init' command is executed.
20:53:50 INFO  : 'ps7_post_config' command is executed.
20:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:50 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:53:50 INFO  : 'con' command is executed.
20:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:53:50 INFO  : Disconnected from the channel tcfchan#4.
20:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:54:18 INFO  : 'jtag frequency' command is executed.
20:54:18 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:54:18 INFO  : Context for 'APU' is selected.
20:54:18 INFO  : System reset is completed.
20:54:21 INFO  : 'after 3000' command is executed.
20:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:54:23 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:54:23 INFO  : Context for 'APU' is selected.
20:54:23 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:54:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:23 INFO  : Context for 'APU' is selected.
20:54:24 INFO  : 'ps7_init' command is executed.
20:54:24 INFO  : 'ps7_post_config' command is executed.
20:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:24 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:24 INFO  : 'con' command is executed.
20:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:54:24 INFO  : Disconnected from the channel tcfchan#5.
21:04:45 INFO  : Registering command handlers for SDK TCF services
21:04:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
21:04:52 INFO  : XSCT server has started successfully.
21:04:52 INFO  : Successfully done setting XSCT server connection channel  
21:04:52 INFO  : Successfully done setting SDK workspace  
21:04:52 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
21:04:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:04:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544360624558,  Project:1544358925012
21:04:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
21:04:56 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:05:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:05:04 INFO  : 
21:05:05 INFO  : Updating hardware inferred compiler options for LAB6.
21:05:05 INFO  : Clearing existing target manager status.
21:06:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:50 INFO  : 'jtag frequency' command is executed.
21:06:50 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:50 INFO  : Context for 'APU' is selected.
21:06:50 INFO  : System reset is completed.
21:06:53 INFO  : 'after 3000' command is executed.
21:06:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:55 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:06:55 INFO  : Context for 'APU' is selected.
21:06:55 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:55 INFO  : Context for 'APU' is selected.
21:06:56 INFO  : 'ps7_init' command is executed.
21:06:56 INFO  : 'ps7_post_config' command is executed.
21:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:56 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:56 INFO  : 'con' command is executed.
21:06:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:56 INFO  : Disconnected from the channel tcfchan#1.
21:24:39 INFO  : Registering command handlers for SDK TCF services
21:24:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
21:24:45 INFO  : XSCT server has started successfully.
21:24:45 INFO  : Successfully done setting XSCT server connection channel  
21:24:45 INFO  : Successfully done setting SDK workspace  
21:24:45 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
21:24:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:24:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544361855278,  Project:1544360624558
21:24:49 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
21:24:49 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:25:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:25:28 INFO  : 
21:25:29 INFO  : Updating hardware inferred compiler options for LAB6.
21:25:29 INFO  : Clearing existing target manager status.
21:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:38 INFO  : 'jtag frequency' command is executed.
21:26:38 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:38 INFO  : Context for 'APU' is selected.
21:26:38 INFO  : System reset is completed.
21:26:41 INFO  : 'after 3000' command is executed.
21:26:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:44 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:44 INFO  : Context for 'APU' is selected.
21:26:44 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:44 INFO  : Context for 'APU' is selected.
21:26:44 INFO  : 'ps7_init' command is executed.
21:26:44 INFO  : 'ps7_post_config' command is executed.
21:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:44 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:44 INFO  : 'con' command is executed.
21:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:44 INFO  : Disconnected from the channel tcfchan#1.
22:54:15 INFO  : Registering command handlers for SDK TCF services
22:54:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
22:54:22 INFO  : XSCT server has started successfully.
22:54:22 INFO  : Successfully done setting XSCT server connection channel  
22:54:22 INFO  : Successfully done setting SDK workspace  
22:54:22 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
22:54:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:54:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544367218957,  Project:1544361855278
22:54:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
22:54:26 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:54:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:54:38 INFO  : 
22:54:39 INFO  : Updating hardware inferred compiler options for LAB6.
22:54:39 INFO  : Clearing existing target manager status.
22:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:55:47 INFO  : 'jtag frequency' command is executed.
22:55:47 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:47 INFO  : Context for 'APU' is selected.
22:55:47 INFO  : System reset is completed.
22:55:50 INFO  : 'after 3000' command is executed.
22:55:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:55:52 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:55:52 INFO  : Context for 'APU' is selected.
22:55:53 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:53 INFO  : Context for 'APU' is selected.
22:55:53 INFO  : 'ps7_init' command is executed.
22:55:53 INFO  : 'ps7_post_config' command is executed.
22:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:53 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:53 INFO  : 'con' command is executed.
22:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:55:53 INFO  : Disconnected from the channel tcfchan#1.
22:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:40 INFO  : 'jtag frequency' command is executed.
22:59:40 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:40 INFO  : Context for 'APU' is selected.
22:59:40 INFO  : System reset is completed.
22:59:43 INFO  : 'after 3000' command is executed.
22:59:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:46 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:59:46 INFO  : Context for 'APU' is selected.
22:59:48 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:48 INFO  : Context for 'APU' is selected.
22:59:48 INFO  : 'ps7_init' command is executed.
22:59:48 INFO  : 'ps7_post_config' command is executed.
22:59:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:49 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:49 INFO  : 'con' command is executed.
22:59:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:49 INFO  : Disconnected from the channel tcfchan#2.
23:11:09 INFO  : Registering command handlers for SDK TCF services
23:11:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
23:11:15 INFO  : XSCT server has started successfully.
23:11:15 INFO  : Successfully done setting XSCT server connection channel  
23:11:15 INFO  : Successfully done setting SDK workspace  
23:11:15 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:11:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:11:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544368240026,  Project:1544367218957
23:11:18 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:11:18 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:11:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:11:29 INFO  : 
23:11:30 INFO  : Updating hardware inferred compiler options for LAB6.
23:11:30 INFO  : Clearing existing target manager status.
23:12:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:12:30 INFO  : 'jtag frequency' command is executed.
23:12:30 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:30 INFO  : Context for 'APU' is selected.
23:12:30 INFO  : System reset is completed.
23:12:33 INFO  : 'after 3000' command is executed.
23:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:36 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:36 INFO  : Context for 'APU' is selected.
23:12:36 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:36 INFO  : Context for 'APU' is selected.
23:12:36 INFO  : 'ps7_init' command is executed.
23:12:36 INFO  : 'ps7_post_config' command is executed.
23:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:37 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:37 INFO  : 'con' command is executed.
23:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:12:37 INFO  : Disconnected from the channel tcfchan#1.
23:12:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:00 INFO  : 'jtag frequency' command is executed.
23:13:00 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:00 INFO  : Context for 'APU' is selected.
23:13:00 INFO  : System reset is completed.
23:13:03 INFO  : 'after 3000' command is executed.
23:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:05 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:13:05 INFO  : Context for 'APU' is selected.
23:13:08 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:08 INFO  : Context for 'APU' is selected.
23:13:08 INFO  : 'ps7_init' command is executed.
23:13:08 INFO  : 'ps7_post_config' command is executed.
23:13:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:08 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:09 INFO  : 'con' command is executed.
23:13:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:13:09 INFO  : Disconnected from the channel tcfchan#2.
23:26:32 INFO  : Registering command handlers for SDK TCF services
23:26:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
23:26:39 INFO  : XSCT server has started successfully.
23:26:40 INFO  : Successfully done setting XSCT server connection channel  
23:26:40 INFO  : Successfully done setting SDK workspace  
23:26:40 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:26:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:26:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544369138577,  Project:1544368240026
23:26:43 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:26:43 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:26:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:26:55 INFO  : 
23:26:55 INFO  : Updating hardware inferred compiler options for LAB6.
23:26:55 INFO  : Clearing existing target manager status.
23:30:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:30:15 INFO  : 'jtag frequency' command is executed.
23:30:15 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:30:15 INFO  : Context for 'APU' is selected.
23:30:16 INFO  : System reset is completed.
23:30:19 INFO  : 'after 3000' command is executed.
23:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:30:21 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:30:21 INFO  : Context for 'APU' is selected.
23:30:21 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:21 INFO  : Context for 'APU' is selected.
23:30:22 INFO  : 'ps7_init' command is executed.
23:30:22 INFO  : 'ps7_post_config' command is executed.
23:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:22 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:22 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:22 INFO  : 'con' command is executed.
23:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:30:22 INFO  : Disconnected from the channel tcfchan#1.
23:40:42 INFO  : Registering command handlers for SDK TCF services
23:40:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
23:40:48 INFO  : XSCT server has started successfully.
23:40:48 INFO  : Successfully done setting XSCT server connection channel  
23:40:48 INFO  : Successfully done setting SDK workspace  
23:40:48 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:40:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:40:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544369983618,  Project:1544369138577
23:40:52 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:40:52 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:40:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:41:02 INFO  : 
23:41:02 INFO  : Updating hardware inferred compiler options for LAB6.
23:41:02 INFO  : Clearing existing target manager status.
23:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:42:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:42:05 INFO  : 'jtag frequency' command is executed.
23:42:05 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:42:06 INFO  : Context for 'APU' is selected.
23:42:06 INFO  : System reset is completed.
23:42:09 INFO  : 'after 3000' command is executed.
23:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:42:11 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:42:11 INFO  : Context for 'APU' is selected.
23:42:11 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:42:11 INFO  : Context for 'APU' is selected.
23:42:12 INFO  : 'ps7_init' command is executed.
23:42:12 INFO  : 'ps7_post_config' command is executed.
23:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:12 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:42:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:42:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:42:12 INFO  : 'con' command is executed.
23:42:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:42:12 INFO  : Disconnected from the channel tcfchan#1.
23:44:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:44:10 INFO  : 'jtag frequency' command is executed.
23:44:10 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:44:10 INFO  : Context for 'APU' is selected.
23:44:11 INFO  : System reset is completed.
23:44:14 INFO  : 'after 3000' command is executed.
23:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:44:16 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:44:16 INFO  : Context for 'APU' is selected.
23:44:18 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:44:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:18 INFO  : Context for 'APU' is selected.
23:44:18 INFO  : 'ps7_init' command is executed.
23:44:18 INFO  : 'ps7_post_config' command is executed.
23:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:19 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:44:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:44:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:44:19 INFO  : 'con' command is executed.
23:44:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:44:19 INFO  : Disconnected from the channel tcfchan#2.
23:52:18 INFO  : Registering command handlers for SDK TCF services
23:52:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\ricky\Desktop\Xilinx-designtool\project\Lab6\Lab6.sdk\temp_xsdb_launch_script.tcl
23:52:25 INFO  : XSCT server has started successfully.
23:52:25 INFO  : Successfully done setting XSCT server connection channel  
23:52:25 INFO  : Successfully done setting SDK workspace  
23:52:25 INFO  : Processing command line option -hwspec C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:52:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:52:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1544370703762,  Project:1544369983618
23:52:29 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf.
23:52:29 INFO  : Copied contents of C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
23:52:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:52:39 INFO  : 
23:52:39 INFO  : Updating hardware inferred compiler options for LAB6.
23:52:39 INFO  : Clearing existing target manager status.
23:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:54:08 INFO  : 'jtag frequency' command is executed.
23:54:08 INFO  : Sourcing of 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:54:08 INFO  : Context for 'APU' is selected.
23:54:08 INFO  : System reset is completed.
23:54:11 INFO  : 'after 3000' command is executed.
23:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:54:14 INFO  : FPGA configured successfully with bitstream "C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:54:14 INFO  : Context for 'APU' is selected.
23:54:14 INFO  : Hardware design information is loaded from 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:54:14 INFO  : 'configparams force-mem-access 1' command is executed.
23:54:14 INFO  : Context for 'APU' is selected.
23:54:14 INFO  : 'ps7_init' command is executed.
23:54:14 INFO  : 'ps7_post_config' command is executed.
23:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:15 INFO  : The application 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:54:15 INFO  : 'configparams force-mem-access 0' command is executed.
23:54:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.sdk/LAB6/Debug/LAB6.elf
configparams force-mem-access 0
----------------End of Script----------------

23:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:54:15 INFO  : 'con' command is executed.
23:54:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:54:15 INFO  : Disconnected from the channel tcfchan#1.
