//
// File created by:  irun
// Do not modify this file
//
+nc64bit
+incdir+/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib
+incdir+bdw_work/wrappers
+access+rw
+loadpli1=/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
+ncinput+bdw_work/sims/V_DPA/ncverilog.do
+nclibdirname+bdw_work/sims/V_DPA
-f
bdw_work/sims/V_DPA/siminfo
+libext+.v
+define+ioConfig
+define+BDW_RTL_Gaussian_Blur_DPA
+nowarn+LIBNOU
+hubSetOption+libdef=bdw_work/sims/V_DPA/sim_V_DPA.so,argv=../lena_std_short.bmp%out.bmp
+hubSetOption+bdr=bdw_work/sims/V_DPA/sim.bdr
-l
bdw_work/sims/V_DPA/bdw_sim_verilog.log
