[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2847269 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2847269 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2847269 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11298618 heartbeat IPC: 1.183 cumulative IPC: 1.183 (Simulation time: 00 hr 01 min 45 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18346469 heartbeat IPC: 1.419 cumulative IPC: 1.29 (Simulation time: 00 hr 02 min 41 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 26143225 heartbeat IPC: 1.283 cumulative IPC: 1.288 (Simulation time: 00 hr 03 min 42 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 30684141 cumulative IPC: 1.304 (Simulation time: 00 hr 04 min 40 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 30684141 cumulative IPC: 1.304 (Simulation time: 00 hr 04 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.304 instructions: 40000000 cycles: 30684141
CPU 0 Branch Prediction Accuracy: 95.7% MPKI: 9.713 Average ROB Occupancy at Mispredict: 50.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7227
BRANCH_CONDITIONAL: 7.84
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09323

cpu0->cpu0_STLB TOTAL        ACCESS:     197784 HIT:     194175 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197784 HIT:     194175 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 148.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568531 HIT:     461055 MISS:     107476 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430564 HIT:     343785 MISS:      86779 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35404 HIT:      21775 MISS:      13629 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95485 HIT:      95241 MISS:        244 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        254 MISS:       6824 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3326823 HIT:    3054644 MISS:     272179 MSHR_MERGE:      72487
cpu0->cpu0_L1I LOAD         ACCESS:    3326823 HIT:    3054644 MISS:     272179 MSHR_MERGE:      72487
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.434 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13226146 HIT:   12806308 MISS:     419838 MSHR_MERGE:     146480
cpu0->cpu0_L1D LOAD         ACCESS:    7333921 HIT:    7035504 MISS:     298417 MSHR_MERGE:      67544
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5884482 HIT:    5770158 MISS:     114324 MSHR_MERGE:      78917
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7743 HIT:        646 MISS:       7097 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2941026 HIT:    2895821 MISS:      45205 MSHR_MERGE:      29332
cpu0->cpu0_ITLB LOAD         ACCESS:    2941026 HIT:    2895821 MISS:      45205 MSHR_MERGE:      29332
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.403 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12492557 HIT:   12250325 MISS:     242232 MSHR_MERGE:      60321
cpu0->cpu0_DTLB LOAD         ACCESS:   12492557 HIT:   12250325 MISS:     242232 MSHR_MERGE:      60321
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.844 cycles
cpu0->LLC TOTAL        ACCESS:     135761 HIT:     128419 MISS:       7342 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      86779 HIT:      83607 MISS:       3172 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13629 HIT:      10917 MISS:       2712 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28529 HIT:      28416 MISS:        113 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6824 HIT:       5479 MISS:       1345 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 160.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        500
  ROW_BUFFER_MISS:       6729
  AVG DBUS CONGESTED CYCLE: 5.44
Channel 0 WQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:        138
  FULL:          0
Channel 0 REFRESHES ISSUED:       2557
