#-----------------------------------------------------------
# Webtalk v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 06 12:59:49 2018
# Process ID: 3628
# Current directory: C:/Users/3408804/Downloads/FPGA1_TP1/project_2/project_2.sim/sim_1/behav
# Command line: wbtcv.exe -mode batch -source C:/Users/3408804/Downloads/FPGA1_TP1/project_2/project_2.sim/sim_1/behav/xsim.dir/TB_Top_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/3408804/Downloads/FPGA1_TP1/project_2/project_2.sim/sim_1/behav/webtalk.log
# Journal file: C:/Users/3408804/Downloads/FPGA1_TP1/project_2/project_2.sim/sim_1/behav\webtalk.jou
#-----------------------------------------------------------
source C:/Users/3408804/Downloads/FPGA1_TP1/project_2/project_2.sim/sim_1/behav/xsim.dir/TB_Top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/3408804/Downloads/FPGA1_TP1/project_2/project_2.sim/sim_1/behav/xsim.dir/TB_Top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Feb 06 12:59:51 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 06 12:59:51 2018...
