strict digraph "" {
	node [label="\N"];
	"1475:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ecfd90>",
		fillcolor=springgreen,
		label="1475:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1475:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5190>",
		fillcolor=firebrick,
		label="1475:NS
dma_out_cnt <= dma_out_cnt - 12'h1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da5190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1475:IF" -> "1475:NS"	 [cond="['dma_ack_i']",
		label=dma_ack_i,
		lineno=1475];
	"1477:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ecf950>",
		fillcolor=springgreen,
		label="1477:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1475:IF" -> "1477:IF"	 [cond="['dma_ack_i']",
		label="!(dma_ack_i)",
		lineno=1475];
	"Leaf_1472:AL"	 [def_var="['dma_out_cnt']",
		label="Leaf_1472:AL"];
	"1475:NS" -> "Leaf_1472:AL"	 [cond="[]",
		lineno=None];
	"1478:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecfc90>",
		fillcolor=firebrick,
		label="1478:NS
dma_out_cnt <= dma_out_cnt + { 3'h0, max_pl_sz[10:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecfc90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1477:IF" -> "1478:NS"	 [cond="['ep_match_r', 'set_r', 'buf0_set', 'buf0_rl']",
		label="(ep_match_r && (set_r || buf0_set || buf0_rl))",
		lineno=1477];
	"1472:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38da5550>",
		clk_sens=True,
		fillcolor=gold,
		label="1472:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['buf0_set', 'dma_ack_i', 'dma_en', 'buf0_rl', 'set_r', 'ep_match_r', 'dma_out_cnt', 'max_pl_sz']"];
	"1473:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38da5650>",
		fillcolor=springgreen,
		label="1473:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1472:AL" -> "1473:IF"	 [cond="[]",
		lineno=None];
	"1473:IF" -> "1475:IF"	 [cond="['dma_en']",
		label="!((!dma_en))",
		lineno=1473];
	"1473:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da53d0>",
		fillcolor=firebrick,
		label="1473:NS
dma_out_cnt <= 12'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38da53d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1473:IF" -> "1473:NS"	 [cond="['dma_en']",
		label="(!dma_en)",
		lineno=1473];
	"1473:NS" -> "Leaf_1472:AL"	 [cond="[]",
		lineno=None];
	"1478:NS" -> "Leaf_1472:AL"	 [cond="[]",
		lineno=None];
}
