// Seed: 1583408841
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    input  wand id_2
    , id_4
);
  wire [1 : 1] id_5;
  assign id_4 = (id_5);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  inout wire id_4;
  inout reg id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  id_8 :
  assert property (@(posedge 1'h0 or posedge 1) id_8)
  else;
  always begin : LABEL_0
    id_3 <= -1;
  end
  logic id_9;
  wire  id_10;
endmodule
