

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Fri Jul 19 22:30:19 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        sobel_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         4|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      3|      0|    205|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|    112|    168|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    131|
|Register         |        0|      -|    410|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    522|    536|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      1|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |sobel_filter_CTRL_BUS_s_axi_U  |sobel_filter_CTRL_BUS_s_axi  |        0|      0|  112|  168|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        0|      0|  112|  168|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |sobel_filter_mac_bkb_U1  |sobel_filter_mac_bkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |PIXNUM_fu_118_p2                  |     *    |      3|  0|  20|          32|          32|
    |gray_fu_246_p2                    |     +    |      0|  0|  15|           5|           8|
    |tmp1_fu_205_p2                    |     +    |      0|  0|  21|          15|          15|
    |tmp2_fu_215_p2                    |     +    |      0|  0|  23|          16|          16|
    |tmp_3_i_fu_230_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp_add0_fu_221_p2                |     +    |      0|  0|  16|          16|          16|
    |x_1_fu_131_p2                     |     +    |      0|  0|  38|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_io                |    and   |      0|  0|   2|           1|           1|
    |inter_pix_V_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inter_pix_V_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |out_pix_V_V_1_load_A              |    and   |      0|  0|   2|           1|           1|
    |out_pix_V_V_1_load_B              |    and   |      0|  0|   2|           1|           1|
    |inter_pix_V_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |out_pix_V_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |tmp_fu_126_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      3|  0| 205|         179|         150|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |inter_pix_V_V_0_data_out   |   9|          2|   32|         64|
    |inter_pix_V_V_0_state      |  15|          3|    2|          6|
    |inter_pix_V_V_TDATA_blk_n  |   9|          2|    1|          2|
    |out_pix_V_V_1_data_out     |   9|          2|   32|         64|
    |out_pix_V_V_1_state        |  15|          3|    2|          6|
    |out_pix_V_V_TDATA_blk_n    |   9|          2|    1|          2|
    |x_reg_107                  |   9|          2|   31|         62|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 131|         27|  104|        217|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |PIXNUM_reg_283             |  32|   0|   32|          0|
    |ap_CS_fsm                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |cols_0_data_reg            |  32|   0|   32|          0|
    |cols_0_vld_reg             |   0|   0|    1|          1|
    |cols_read_reg_273          |  32|   0|   32|          0|
    |inter_pix_V_V_0_payload_A  |  32|   0|   32|          0|
    |inter_pix_V_V_0_payload_B  |  32|   0|   32|          0|
    |inter_pix_V_V_0_sel_rd     |   1|   0|    1|          0|
    |inter_pix_V_V_0_sel_wr     |   1|   0|    1|          0|
    |inter_pix_V_V_0_state      |   2|   0|    2|          0|
    |out_pix_V_V_1_payload_A    |  32|   0|   32|          0|
    |out_pix_V_V_1_payload_B    |  32|   0|   32|          0|
    |out_pix_V_V_1_sel_rd       |   1|   0|    1|          0|
    |out_pix_V_V_1_sel_wr       |   1|   0|    1|          0|
    |out_pix_V_V_1_state        |   2|   0|    2|          0|
    |rows_0_data_reg            |  32|   0|   32|          0|
    |rows_0_vld_reg             |   0|   0|    1|          1|
    |rows_read_reg_278          |  32|   0|   32|          0|
    |tmp_5_i_reg_297            |   8|   0|    8|          0|
    |tmp_reg_288                |   1|   0|    1|          0|
    |x_reg_107                  |  31|   0|   31|          0|
    |tmp_reg_288                |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 410|  32|  349|          2|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |    CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |    CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  sobel_filter | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  sobel_filter | return value |
|interrupt               | out |    1| ap_ctrl_hs |  sobel_filter | return value |
|inter_pix_V_V_TDATA     |  in |   32|    axis    | inter_pix_V_V |    pointer   |
|inter_pix_V_V_TVALID    |  in |    1|    axis    | inter_pix_V_V |    pointer   |
|inter_pix_V_V_TREADY    | out |    1|    axis    | inter_pix_V_V |    pointer   |
|out_pix_V_V_TDATA       | out |   32|    axis    |  out_pix_V_V  |    pointer   |
|out_pix_V_V_TVALID      | out |    1|    axis    |  out_pix_V_V  |    pointer   |
|out_pix_V_V_TREADY      |  in |    1|    axis    |  out_pix_V_V  |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

