<stg><name>cordiccart2pol</name>


<trans_list>

<trans id="58" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:11 %my_LUT_th_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_LUT_th_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:12 %my_LUT_r_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="my_LUT_r_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:13 %my_LUT_th_V_addr = getelementptr i1 %my_LUT_th_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="my_LUT_th_V_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:14 %store_ln740 = store i1 0, i16 %my_LUT_th_V_addr

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:15 %my_LUT_r_V_addr = getelementptr i1 %my_LUT_r_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="my_LUT_r_V_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:16 %store_ln740 = store i1 0, i16 %my_LUT_r_V_addr

]]></Node>
<StgValue><ssdm name="store_ln740"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:9 %y_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:10 %x_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:17 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_read, i32 5

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:18 %trunc_ln737 = trunc i6 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln737"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:19 %fixed_x_V_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln737, i3 0

]]></Node>
<StgValue><ssdm name="fixed_x_V_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:20 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %x_read, i32 4

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:21 %xor_ln794 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:22 %overflow = and i1 %p_Result_1, i1 %xor_ln794

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:23 %and_ln795 = and i1 %p_Result_1, i1 %p_Result_s

]]></Node>
<StgValue><ssdm name="and_ln795"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:24 %or_ln340 = or i1 %p_Result_s, i1 %overflow

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:25 %trunc_ln346 = trunc i6 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln346"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="4" op_3_bw="3">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:26 %p_Result_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 %p_Result_s, i4 %trunc_ln346, i3 0

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:27 %xor_ln340 = xor i1 %and_ln795, i1 %or_ln340

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:28 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %y_read, i32 5

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:29 %trunc_ln737_1 = trunc i6 %y_read

]]></Node>
<StgValue><ssdm name="trunc_ln737_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:30 %fixed_y_V_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln737_1, i3 0

]]></Node>
<StgValue><ssdm name="fixed_y_V_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:31 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %y_read, i32 4

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:32 %xor_ln794_1 = xor i1 %p_Result_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:33 %overflow_1 = and i1 %p_Result_4, i1 %xor_ln794_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:34 %and_ln795_1 = and i1 %p_Result_4, i1 %p_Result_3

]]></Node>
<StgValue><ssdm name="and_ln795_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:35 %or_ln340_1 = or i1 %p_Result_3, i1 %overflow_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:36 %trunc_ln346_1 = trunc i6 %y_read

]]></Node>
<StgValue><ssdm name="trunc_ln346_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="4" op_3_bw="3">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:37 %p_Result_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i4.i3, i1 %p_Result_3, i4 %trunc_ln346_1, i3 0

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:38 %xor_ln340_1 = xor i1 %and_ln795_1, i1 %or_ln340_1

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:39 %select_ln340 = select i1 %xor_ln340, i8 %p_Result_2, i8 %fixed_x_V_1

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:40 %select_ln340_1 = select i1 %xor_ln340_1, i8 %p_Result_5, i8 %fixed_y_V_1

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:41 %p_Result_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln340, i8 %select_ln340_1

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:42 %zext_ln573 = zext i16 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln573"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:43 %my_LUT_r_V_addr_1 = getelementptr i1 %my_LUT_r_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="my_LUT_r_V_addr_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:44 %my_LUT_r_V_load = load i16 %my_LUT_r_V_addr_1

]]></Node>
<StgValue><ssdm name="my_LUT_r_V_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:47 %my_LUT_th_V_addr_1 = getelementptr i1 %my_LUT_th_V, i64 0, i64 %zext_ln573

]]></Node>
<StgValue><ssdm name="my_LUT_th_V_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:48 %my_LUT_th_V_load = load i16 %my_LUT_th_V_addr_1

]]></Node>
<StgValue><ssdm name="my_LUT_th_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %theta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:44 %my_LUT_r_V_load = load i16 %my_LUT_r_V_addr_1

]]></Node>
<StgValue><ssdm name="my_LUT_r_V_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:45 %zext_ln62 = zext i1 %my_LUT_r_V_load

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:46 %write_ln62 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %r, i6 %zext_ln62

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:48 %my_LUT_th_V_load = load i16 %my_LUT_th_V_addr_1

]]></Node>
<StgValue><ssdm name="my_LUT_th_V_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:49 %zext_ln63 = zext i1 %my_LUT_th_V_load

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:50 %write_ln63 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %theta, i6 %zext_ln63

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
_ZN8ap_fixedILi6ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit_ifconv:51 %ret_ln64 = ret

]]></Node>
<StgValue><ssdm name="ret_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="61" name="y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="62" name="r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="r"/></StgValue>
</port>
<port id="63" name="theta" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="theta"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="my_LUT_th_V" fromId="64" toId="4">
</dataflow>
<dataflow id="66" from="StgValue_64" to="my_LUT_r_V" fromId="64" toId="5">
</dataflow>
<dataflow id="67" from="my_LUT_th_V" to="my_LUT_th_V_addr" fromId="4" toId="6">
</dataflow>
<dataflow id="69" from="StgValue_68" to="my_LUT_th_V_addr" fromId="68" toId="6">
</dataflow>
<dataflow id="70" from="StgValue_68" to="my_LUT_th_V_addr" fromId="68" toId="6">
</dataflow>
<dataflow id="72" from="StgValue_71" to="store_ln740" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="my_LUT_th_V_addr" to="store_ln740" fromId="6" toId="7">
</dataflow>
<dataflow id="74" from="my_LUT_r_V" to="my_LUT_r_V_addr" fromId="5" toId="8">
</dataflow>
<dataflow id="75" from="StgValue_68" to="my_LUT_r_V_addr" fromId="68" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_68" to="my_LUT_r_V_addr" fromId="68" toId="8">
</dataflow>
<dataflow id="77" from="StgValue_71" to="store_ln740" fromId="71" toId="9">
</dataflow>
<dataflow id="78" from="my_LUT_r_V_addr" to="store_ln740" fromId="8" toId="9">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i6" to="y_read" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="y" to="y_read" fromId="61" toId="10">
</dataflow>
<dataflow id="82" from="_ssdm_op_Read.ap_auto.i6" to="x_read" fromId="79" toId="11">
</dataflow>
<dataflow id="83" from="x" to="x_read" fromId="60" toId="11">
</dataflow>
<dataflow id="85" from="_ssdm_op_BitSelect.i1.i6.i32" to="p_Result_s" fromId="84" toId="12">
</dataflow>
<dataflow id="86" from="x_read" to="p_Result_s" fromId="11" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="p_Result_s" fromId="87" toId="12">
</dataflow>
<dataflow id="89" from="x_read" to="trunc_ln737" fromId="11" toId="13">
</dataflow>
<dataflow id="91" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="fixed_x_V_1" fromId="90" toId="14">
</dataflow>
<dataflow id="92" from="trunc_ln737" to="fixed_x_V_1" fromId="13" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_93" to="fixed_x_V_1" fromId="93" toId="14">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitSelect.i1.i6.i32" to="p_Result_1" fromId="84" toId="15">
</dataflow>
<dataflow id="96" from="x_read" to="p_Result_1" fromId="11" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_97" to="p_Result_1" fromId="97" toId="15">
</dataflow>
<dataflow id="99" from="p_Result_s" to="xor_ln794" fromId="12" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_100" to="xor_ln794" fromId="100" toId="16">
</dataflow>
<dataflow id="102" from="p_Result_1" to="overflow" fromId="15" toId="17">
</dataflow>
<dataflow id="103" from="xor_ln794" to="overflow" fromId="16" toId="17">
</dataflow>
<dataflow id="104" from="p_Result_1" to="and_ln795" fromId="15" toId="18">
</dataflow>
<dataflow id="105" from="p_Result_s" to="and_ln795" fromId="12" toId="18">
</dataflow>
<dataflow id="106" from="p_Result_s" to="or_ln340" fromId="12" toId="19">
</dataflow>
<dataflow id="107" from="overflow" to="or_ln340" fromId="17" toId="19">
</dataflow>
<dataflow id="108" from="x_read" to="trunc_ln346" fromId="11" toId="20">
</dataflow>
<dataflow id="110" from="_ssdm_op_BitConcatenate.i8.i1.i4.i3" to="p_Result_2" fromId="109" toId="21">
</dataflow>
<dataflow id="111" from="p_Result_s" to="p_Result_2" fromId="12" toId="21">
</dataflow>
<dataflow id="112" from="trunc_ln346" to="p_Result_2" fromId="20" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_93" to="p_Result_2" fromId="93" toId="21">
</dataflow>
<dataflow id="114" from="and_ln795" to="xor_ln340" fromId="18" toId="22">
</dataflow>
<dataflow id="115" from="or_ln340" to="xor_ln340" fromId="19" toId="22">
</dataflow>
<dataflow id="116" from="_ssdm_op_BitSelect.i1.i6.i32" to="p_Result_3" fromId="84" toId="23">
</dataflow>
<dataflow id="117" from="y_read" to="p_Result_3" fromId="10" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_87" to="p_Result_3" fromId="87" toId="23">
</dataflow>
<dataflow id="119" from="y_read" to="trunc_ln737_1" fromId="10" toId="24">
</dataflow>
<dataflow id="120" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="fixed_y_V_1" fromId="90" toId="25">
</dataflow>
<dataflow id="121" from="trunc_ln737_1" to="fixed_y_V_1" fromId="24" toId="25">
</dataflow>
<dataflow id="122" from="StgValue_93" to="fixed_y_V_1" fromId="93" toId="25">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitSelect.i1.i6.i32" to="p_Result_4" fromId="84" toId="26">
</dataflow>
<dataflow id="124" from="y_read" to="p_Result_4" fromId="10" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_97" to="p_Result_4" fromId="97" toId="26">
</dataflow>
<dataflow id="126" from="p_Result_3" to="xor_ln794_1" fromId="23" toId="27">
</dataflow>
<dataflow id="127" from="StgValue_100" to="xor_ln794_1" fromId="100" toId="27">
</dataflow>
<dataflow id="128" from="p_Result_4" to="overflow_1" fromId="26" toId="28">
</dataflow>
<dataflow id="129" from="xor_ln794_1" to="overflow_1" fromId="27" toId="28">
</dataflow>
<dataflow id="130" from="p_Result_4" to="and_ln795_1" fromId="26" toId="29">
</dataflow>
<dataflow id="131" from="p_Result_3" to="and_ln795_1" fromId="23" toId="29">
</dataflow>
<dataflow id="132" from="p_Result_3" to="or_ln340_1" fromId="23" toId="30">
</dataflow>
<dataflow id="133" from="overflow_1" to="or_ln340_1" fromId="28" toId="30">
</dataflow>
<dataflow id="134" from="y_read" to="trunc_ln346_1" fromId="10" toId="31">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitConcatenate.i8.i1.i4.i3" to="p_Result_5" fromId="109" toId="32">
</dataflow>
<dataflow id="136" from="p_Result_3" to="p_Result_5" fromId="23" toId="32">
</dataflow>
<dataflow id="137" from="trunc_ln346_1" to="p_Result_5" fromId="31" toId="32">
</dataflow>
<dataflow id="138" from="StgValue_93" to="p_Result_5" fromId="93" toId="32">
</dataflow>
<dataflow id="139" from="and_ln795_1" to="xor_ln340_1" fromId="29" toId="33">
</dataflow>
<dataflow id="140" from="or_ln340_1" to="xor_ln340_1" fromId="30" toId="33">
</dataflow>
<dataflow id="141" from="xor_ln340" to="select_ln340" fromId="22" toId="34">
</dataflow>
<dataflow id="142" from="p_Result_2" to="select_ln340" fromId="21" toId="34">
</dataflow>
<dataflow id="143" from="fixed_x_V_1" to="select_ln340" fromId="14" toId="34">
</dataflow>
<dataflow id="144" from="xor_ln340_1" to="select_ln340_1" fromId="33" toId="35">
</dataflow>
<dataflow id="145" from="p_Result_5" to="select_ln340_1" fromId="32" toId="35">
</dataflow>
<dataflow id="146" from="fixed_y_V_1" to="select_ln340_1" fromId="25" toId="35">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitConcatenate.i16.i8.i8" to="p_Result_6" fromId="147" toId="36">
</dataflow>
<dataflow id="149" from="select_ln340" to="p_Result_6" fromId="34" toId="36">
</dataflow>
<dataflow id="150" from="select_ln340_1" to="p_Result_6" fromId="35" toId="36">
</dataflow>
<dataflow id="151" from="p_Result_6" to="zext_ln573" fromId="36" toId="37">
</dataflow>
<dataflow id="152" from="my_LUT_r_V" to="my_LUT_r_V_addr_1" fromId="5" toId="38">
</dataflow>
<dataflow id="153" from="StgValue_68" to="my_LUT_r_V_addr_1" fromId="68" toId="38">
</dataflow>
<dataflow id="154" from="zext_ln573" to="my_LUT_r_V_addr_1" fromId="37" toId="38">
</dataflow>
<dataflow id="155" from="my_LUT_r_V_addr_1" to="my_LUT_r_V_load" fromId="38" toId="39">
</dataflow>
<dataflow id="156" from="my_LUT_th_V" to="my_LUT_th_V_addr_1" fromId="4" toId="40">
</dataflow>
<dataflow id="157" from="StgValue_68" to="my_LUT_th_V_addr_1" fromId="68" toId="40">
</dataflow>
<dataflow id="158" from="zext_ln573" to="my_LUT_th_V_addr_1" fromId="37" toId="40">
</dataflow>
<dataflow id="159" from="my_LUT_th_V_addr_1" to="my_LUT_th_V_load" fromId="40" toId="41">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="160" toId="42">
</dataflow>
<dataflow id="163" from="empty_1" to="spectopmodule_ln0" fromId="162" toId="42">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="164" toId="43">
</dataflow>
<dataflow id="166" from="x" to="specbitsmap_ln0" fromId="60" toId="43">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="167" toId="44">
</dataflow>
<dataflow id="169" from="x" to="specinterface_ln0" fromId="60" toId="44">
</dataflow>
<dataflow id="171" from="empty" to="specinterface_ln0" fromId="170" toId="44">
</dataflow>
<dataflow id="173" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="174" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="176" from="empty_0" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="177" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="178" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="179" from="empty_0" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="180" from="empty_0" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="181" from="empty_0" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="182" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="183" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="184" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="185" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="44">
</dataflow>
<dataflow id="186" from="empty_0" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="187" from="empty_0" to="specinterface_ln0" fromId="175" toId="44">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="164" toId="45">
</dataflow>
<dataflow id="189" from="y" to="specbitsmap_ln0" fromId="61" toId="45">
</dataflow>
<dataflow id="190" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="167" toId="46">
</dataflow>
<dataflow id="191" from="y" to="specinterface_ln0" fromId="61" toId="46">
</dataflow>
<dataflow id="192" from="empty" to="specinterface_ln0" fromId="170" toId="46">
</dataflow>
<dataflow id="193" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="194" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="195" from="empty_0" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="196" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="197" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="198" from="empty_0" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="199" from="empty_0" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="200" from="empty_0" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="201" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="202" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="203" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="204" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="46">
</dataflow>
<dataflow id="205" from="empty_0" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="206" from="empty_0" to="specinterface_ln0" fromId="175" toId="46">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="164" toId="47">
</dataflow>
<dataflow id="208" from="r" to="specbitsmap_ln0" fromId="62" toId="47">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="167" toId="48">
</dataflow>
<dataflow id="210" from="r" to="specinterface_ln0" fromId="62" toId="48">
</dataflow>
<dataflow id="211" from="empty" to="specinterface_ln0" fromId="170" toId="48">
</dataflow>
<dataflow id="212" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="214" from="empty_0" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="215" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="216" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="217" from="empty_0" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="218" from="empty_0" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="219" from="empty_0" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="220" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="221" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="222" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="223" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="48">
</dataflow>
<dataflow id="224" from="empty_0" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="225" from="empty_0" to="specinterface_ln0" fromId="175" toId="48">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="164" toId="49">
</dataflow>
<dataflow id="227" from="theta" to="specbitsmap_ln0" fromId="63" toId="49">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="167" toId="50">
</dataflow>
<dataflow id="229" from="theta" to="specinterface_ln0" fromId="63" toId="50">
</dataflow>
<dataflow id="230" from="empty" to="specinterface_ln0" fromId="170" toId="50">
</dataflow>
<dataflow id="231" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="232" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="233" from="empty_0" to="specinterface_ln0" fromId="175" toId="50">
</dataflow>
<dataflow id="234" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="235" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="236" from="empty_0" to="specinterface_ln0" fromId="175" toId="50">
</dataflow>
<dataflow id="237" from="empty_0" to="specinterface_ln0" fromId="175" toId="50">
</dataflow>
<dataflow id="238" from="empty_0" to="specinterface_ln0" fromId="175" toId="50">
</dataflow>
<dataflow id="239" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="240" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="241" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="242" from="StgValue_172" to="specinterface_ln0" fromId="172" toId="50">
</dataflow>
<dataflow id="243" from="empty_0" to="specinterface_ln0" fromId="175" toId="50">
</dataflow>
<dataflow id="244" from="empty_0" to="specinterface_ln0" fromId="175" toId="50">
</dataflow>
<dataflow id="245" from="my_LUT_r_V_addr_1" to="my_LUT_r_V_load" fromId="38" toId="51">
</dataflow>
<dataflow id="246" from="my_LUT_r_V_load" to="zext_ln62" fromId="51" toId="52">
</dataflow>
<dataflow id="248" from="_ssdm_op_Write.ap_auto.i6P0A" to="write_ln62" fromId="247" toId="53">
</dataflow>
<dataflow id="249" from="r" to="write_ln62" fromId="62" toId="53">
</dataflow>
<dataflow id="250" from="zext_ln62" to="write_ln62" fromId="52" toId="53">
</dataflow>
<dataflow id="251" from="my_LUT_th_V_addr_1" to="my_LUT_th_V_load" fromId="40" toId="54">
</dataflow>
<dataflow id="252" from="my_LUT_th_V_load" to="zext_ln63" fromId="54" toId="55">
</dataflow>
<dataflow id="253" from="_ssdm_op_Write.ap_auto.i6P0A" to="write_ln63" fromId="247" toId="56">
</dataflow>
<dataflow id="254" from="theta" to="write_ln63" fromId="63" toId="56">
</dataflow>
<dataflow id="255" from="zext_ln63" to="write_ln63" fromId="55" toId="56">
</dataflow>
</dataflows>


</stg>
