0.7
2020.2
Jun 10 2021
20:04:57
E:/project/FPGA/ai1/01.gate_test/01.gate_test.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
E:/project/FPGA/ai1/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gatetest.v,1770701615,verilog,,,,tb_gatetest,,,,,,,,
E:/project/FPGA/ai1/01.gate_test/01.gate_test.srcs/sources_1/new/gatetest.v,1770700219,verilog,,E:/project/FPGA/ai1/01.gate_test/01.gate_test.srcs/sim_1/new/tb_gatetest.v,,gatetest,,,,,,,,
