#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2009.vpi";
S_000001aac450de90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001aac450e4b0 .scope module, "forwarding_unit" "forwarding_unit" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1E";
    .port_info 1 /INPUT 5 "rs2E";
    .port_info 2 /INPUT 5 "rdM";
    .port_info 3 /INPUT 5 "rdW";
    .port_info 4 /INPUT 1 "regwriteM";
    .port_info 5 /INPUT 1 "regwriteW";
    .port_info 6 /OUTPUT 2 "forwardAE";
    .port_info 7 /OUTPUT 2 "forwardBE";
v000001aac4508450_0 .var "forwardAE", 1 0;
v000001aac4508630_0 .var "forwardBE", 1 0;
o000001aac4514d88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aac45086d0_0 .net "rdM", 4 0, o000001aac4514d88;  0 drivers
o000001aac4514db8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aac4508950_0 .net "rdW", 4 0, o000001aac4514db8;  0 drivers
o000001aac4514de8 .functor BUFZ 1, C4<z>; HiZ drive
v000001aac456eb50_0 .net "regwriteM", 0 0, o000001aac4514de8;  0 drivers
o000001aac4514e18 .functor BUFZ 1, C4<z>; HiZ drive
v000001aac456dc50_0 .net "regwriteW", 0 0, o000001aac4514e18;  0 drivers
o000001aac4514e48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aac456d1b0_0 .net "rs1E", 4 0, o000001aac4514e48;  0 drivers
o000001aac4514e78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aac456d070_0 .net "rs2E", 4 0, o000001aac4514e78;  0 drivers
E_000001aac44fe9f0/0 .event anyedge, v000001aac456eb50_0, v000001aac45086d0_0, v000001aac456d1b0_0, v000001aac456d070_0;
E_000001aac44fe9f0/1 .event anyedge, v000001aac456dc50_0, v000001aac4508950_0;
E_000001aac44fe9f0 .event/or E_000001aac44fe9f0/0, E_000001aac44fe9f0/1;
S_000001aac450e640 .scope module, "hazard_unit" "hazard_unit" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memtoregE";
    .port_info 1 /INPUT 5 "rs1D";
    .port_info 2 /INPUT 5 "rs2D";
    .port_info 3 /INPUT 5 "rdE";
    .port_info 4 /OUTPUT 1 "stallF";
    .port_info 5 /OUTPUT 1 "stallD";
    .port_info 6 /OUTPUT 1 "flushE";
L_000001aac44f3570 .functor OR 1, L_000001aac45746f0, L_000001aac4574790, C4<0>, C4<0>;
o000001aac4515118 .functor BUFZ 1, C4<z>; HiZ drive
L_000001aac44f3d50 .functor AND 1, o000001aac4515118, L_000001aac44f3570, C4<1>, C4<1>;
L_000001aac44f38f0 .functor BUFZ 1, L_000001aac44f3d50, C4<0>, C4<0>, C4<0>;
L_000001aac44f2ee0 .functor BUFZ 1, L_000001aac44f3d50, C4<0>, C4<0>, C4<0>;
L_000001aac44f3180 .functor BUFZ 1, L_000001aac44f3d50, C4<0>, C4<0>, C4<0>;
v000001aac456e790_0 .net *"_ivl_0", 0 0, L_000001aac45746f0;  1 drivers
v000001aac456ded0_0 .net *"_ivl_2", 0 0, L_000001aac4574790;  1 drivers
v000001aac456e470_0 .net *"_ivl_5", 0 0, L_000001aac44f3570;  1 drivers
v000001aac456e830_0 .net "flushE", 0 0, L_000001aac44f3180;  1 drivers
v000001aac456dcf0_0 .net "lwstall", 0 0, L_000001aac44f3d50;  1 drivers
v000001aac456e510_0 .net "memtoregE", 0 0, o000001aac4515118;  0 drivers
o000001aac4515148 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aac456d430_0 .net "rdE", 4 0, o000001aac4515148;  0 drivers
o000001aac4515178 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aac456e8d0_0 .net "rs1D", 4 0, o000001aac4515178;  0 drivers
o000001aac45151a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001aac456dd90_0 .net "rs2D", 4 0, o000001aac45151a8;  0 drivers
v000001aac456e150_0 .net "stallD", 0 0, L_000001aac44f2ee0;  1 drivers
v000001aac456e6f0_0 .net "stallF", 0 0, L_000001aac44f38f0;  1 drivers
L_000001aac45746f0 .cmp/eq 5, o000001aac4515178, o000001aac4515148;
L_000001aac4574790 .cmp/eq 5, o000001aac45151a8, o000001aac4515148;
S_000001aac4514b90 .scope module, "tb_pipeline" "tb_pipeline" 5 1;
 .timescale 0 0;
v000001aac4574a10_0 .var "clk", 0 0;
v000001aac4575c30_0 .var "reset", 0 0;
S_000001aac44f04f0 .scope module, "dut" "riscvpipeline" 5 3, 6 1 0, S_000001aac4514b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001aac45740b0_0 .net "alu_outM", 31 0, L_000001aac44f2fc0;  1 drivers
v000001aac4575230_0 .net "alucontrolD", 3 0, v000001aac456d110_0;  1 drivers
v000001aac4575190_0 .net "alusrcD", 0 0, v000001aac456e970_0;  1 drivers
v000001aac4574970_0 .net "branchD", 0 0, v000001aac456d250_0;  1 drivers
v000001aac45754b0_0 .net "clk", 0 0, v000001aac4574a10_0;  1 drivers
v000001aac4574290_0 .net "instr", 31 0, L_000001aac45761a0;  1 drivers
v000001aac4574330_0 .net "jumpD", 0 0, v000001aac456e1f0_0;  1 drivers
v000001aac4574470_0 .net "memtoregD", 0 0, v000001aac456ebf0_0;  1 drivers
v000001aac45743d0_0 .net "memwriteD", 0 0, v000001aac456e290_0;  1 drivers
v000001aac4574650_0 .net "memwriteM", 0 0, L_000001aac4576ec0;  1 drivers
v000001aac4574d30_0 .net "pcF", 31 0, v000001aac4572490_0;  1 drivers
v000001aac45745b0_0 .net "read_data", 31 0, L_000001aac4576a60;  1 drivers
v000001aac45752d0_0 .net "regwriteD", 0 0, v000001aac456d750_0;  1 drivers
v000001aac4574fb0_0 .net "reset", 0 0, v000001aac4575c30_0;  1 drivers
v000001aac4575730_0 .net "writedataM", 31 0, L_000001aac44f3030;  1 drivers
L_000001aac4574830 .part L_000001aac45761a0, 0, 7;
L_000001aac4574ab0 .part L_000001aac45761a0, 12, 3;
L_000001aac45757d0 .part L_000001aac45761a0, 25, 7;
L_000001aac45d9f90 .part v000001aac4572490_0, 2, 8;
S_000001aac44f0680 .scope module, "c" "controller" 6 17, 7 1 0, S_000001aac44f04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "branch";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regwrite";
    .port_info 8 /OUTPUT 1 "jump";
    .port_info 9 /OUTPUT 4 "alucontrol";
v000001aac456ea10_0 .net "alucontrol", 3 0, v000001aac456d110_0;  alias, 1 drivers
v000001aac456d610_0 .net "aluop", 1 0, v000001aac456e3d0_0;  1 drivers
v000001aac456d570_0 .net "alusrc", 0 0, v000001aac456e970_0;  alias, 1 drivers
v000001aac456d930_0 .net "branch", 0 0, v000001aac456d250_0;  alias, 1 drivers
v000001aac456eab0_0 .net "funct3", 2 0, L_000001aac4574ab0;  1 drivers
v000001aac456e010_0 .net "funct7", 6 0, L_000001aac45757d0;  1 drivers
v000001aac456ee70_0 .net "jump", 0 0, v000001aac456e1f0_0;  alias, 1 drivers
v000001aac456d2f0_0 .net "memtoreg", 0 0, v000001aac456ebf0_0;  alias, 1 drivers
v000001aac456ec90_0 .net "memwrite", 0 0, v000001aac456e290_0;  alias, 1 drivers
v000001aac456de30_0 .net "op", 6 0, L_000001aac4574830;  1 drivers
v000001aac456e330_0 .net "regwrite", 0 0, v000001aac456d750_0;  alias, 1 drivers
S_000001aac44eac00 .scope module, "ad" "aludec" 7 11, 8 1 0, S_000001aac44f0680;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 2 "aluop";
    .port_info 3 /OUTPUT 4 "alucontrol";
v000001aac456d110_0 .var "alucontrol", 3 0;
v000001aac456e650_0 .net "aluop", 1 0, v000001aac456e3d0_0;  alias, 1 drivers
v000001aac456d6b0_0 .net "funct3", 2 0, L_000001aac4574ab0;  alias, 1 drivers
v000001aac456db10_0 .net "funct7", 6 0, L_000001aac45757d0;  alias, 1 drivers
E_000001aac44ff0f0 .event anyedge, v000001aac456e650_0, v000001aac456db10_0, v000001aac456d6b0_0;
S_000001aac44ead90 .scope module, "md" "maindec" 7 10, 9 1 0, S_000001aac44f0680;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regwrite";
    .port_info 6 /OUTPUT 1 "jump";
    .port_info 7 /OUTPUT 2 "aluop";
v000001aac456e3d0_0 .var "aluop", 1 0;
v000001aac456e970_0 .var "alusrc", 0 0;
v000001aac456d250_0 .var "branch", 0 0;
v000001aac456e1f0_0 .var "jump", 0 0;
v000001aac456ebf0_0 .var "memtoreg", 0 0;
v000001aac456e290_0 .var "memwrite", 0 0;
v000001aac456df70_0 .net "op", 6 0, L_000001aac4574830;  alias, 1 drivers
v000001aac456d750_0 .var "regwrite", 0 0;
E_000001aac44feb70 .event anyedge, v000001aac456df70_0;
S_000001aac44e9ca0 .scope module, "dmem_inst" "dmem" 6 52, 10 1 0, S_000001aac44f04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001aac4576a60 .functor BUFZ 32, L_000001aac45d80f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aac456d7f0_0 .net *"_ivl_0", 31 0, L_000001aac45d80f0;  1 drivers
v000001aac456e5b0_0 .net *"_ivl_3", 7 0, L_000001aac45d9090;  1 drivers
v000001aac456d890_0 .net *"_ivl_4", 9 0, L_000001aac45d8eb0;  1 drivers
L_000001aac45803a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aac456ed30_0 .net *"_ivl_7", 1 0, L_000001aac45803a0;  1 drivers
v000001aac456dbb0_0 .net "a", 31 0, L_000001aac44f2fc0;  alias, 1 drivers
v000001aac456d9d0_0 .net "clk", 0 0, v000001aac4574a10_0;  alias, 1 drivers
v000001aac456e0b0 .array "mem", 255 0, 31 0;
v000001aac456da70_0 .net "rd", 31 0, L_000001aac4576a60;  alias, 1 drivers
v000001aac456d390_0 .net "wd", 31 0, L_000001aac44f3030;  alias, 1 drivers
v000001aac456d4d0_0 .net "we", 0 0, L_000001aac4576ec0;  alias, 1 drivers
E_000001aac44fef30 .event posedge, v000001aac456d9d0_0;
L_000001aac45d80f0 .array/port v000001aac456e0b0, L_000001aac45d8eb0;
L_000001aac45d9090 .part L_000001aac44f2fc0, 2, 8;
L_000001aac45d8eb0 .concat [ 8 2 0 0], L_000001aac45d9090, L_000001aac45803a0;
S_000001aac44e9e30 .scope module, "dp" "datapath" 6 30, 11 1 0, S_000001aac44f04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoregD";
    .port_info 3 /INPUT 1 "memwriteD";
    .port_info 4 /INPUT 1 "branchD";
    .port_info 5 /INPUT 1 "alusrcD";
    .port_info 6 /INPUT 1 "regwriteD";
    .port_info 7 /INPUT 1 "jumpD";
    .port_info 8 /INPUT 4 "alucontrolD";
    .port_info 9 /INPUT 32 "instr";
    .port_info 10 /INPUT 32 "readdataM";
    .port_info 11 /OUTPUT 1 "memwriteM";
    .port_info 12 /OUTPUT 32 "aluoutM";
    .port_info 13 /OUTPUT 32 "writedataM";
    .port_info 14 /OUTPUT 32 "pcF";
L_000001aac44f2f50 .functor BUFZ 32, L_000001aac45759b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aac44f2fc0 .functor BUFZ 32, v000001aac4572ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aac44f3030 .functor BUFZ 32, L_000001aac45d9e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aac4576ec0 .functor BUFZ 1, v000001aac456e290_0, C4<0>, C4<0>, C4<0>;
L_000001aac4576d00 .functor BUFZ 32, L_000001aac4575870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001aac4580088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001aac4572210_0 .net/2u *"_ivl_0", 31 0, L_000001aac4580088;  1 drivers
v000001aac45718b0_0 .net *"_ivl_13", 0 0, L_000001aac45d9bd0;  1 drivers
v000001aac4571f90_0 .net *"_ivl_14", 19 0, L_000001aac45d9c70;  1 drivers
v000001aac4571130_0 .net *"_ivl_17", 11 0, L_000001aac45d9d10;  1 drivers
v000001aac45725d0_0 .net "alucontrolD", 3 0, v000001aac456d110_0;  alias, 1 drivers
v000001aac4572b70_0 .net "aluoutE", 31 0, v000001aac4572ad0_0;  1 drivers
v000001aac45711d0_0 .net "aluoutM", 31 0, L_000001aac44f2fc0;  alias, 1 drivers
v000001aac4571450_0 .net "alusrcD", 0 0, v000001aac456e970_0;  alias, 1 drivers
v000001aac45716d0_0 .net "branchD", 0 0, v000001aac456d250_0;  alias, 1 drivers
v000001aac45722b0_0 .net "clk", 0 0, v000001aac4574a10_0;  alias, 1 drivers
v000001aac4571950_0 .net "immD", 31 0, L_000001aac45d9db0;  1 drivers
v000001aac4571630_0 .net "instr", 31 0, L_000001aac45761a0;  alias, 1 drivers
v000001aac45727b0_0 .var "instrD", 31 0;
v000001aac4571770_0 .net "jumpD", 0 0, v000001aac456e1f0_0;  alias, 1 drivers
v000001aac4571bd0_0 .net "memtoregD", 0 0, v000001aac456ebf0_0;  alias, 1 drivers
v000001aac45723f0_0 .net "memwriteD", 0 0, v000001aac456e290_0;  alias, 1 drivers
v000001aac4572850_0 .net "memwriteM", 0 0, L_000001aac4576ec0;  alias, 1 drivers
v000001aac4572490_0 .var "pcF", 31 0;
v000001aac4571810_0 .net "pcnext", 31 0, L_000001aac4576d00;  1 drivers
v000001aac4571a90_0 .net "pcplus4", 31 0, L_000001aac4575870;  1 drivers
v000001aac4571db0_0 .net "rd1D", 31 0, L_000001aac45759b0;  1 drivers
v000001aac4572530_0 .net "rd2D", 31 0, L_000001aac45d9e50;  1 drivers
v000001aac4575370_0 .net "rdD", 4 0, L_000001aac45755f0;  1 drivers
v000001aac4575d70_0 .net "readdataM", 31 0, L_000001aac4576a60;  alias, 1 drivers
v000001aac4575e10_0 .net "regwriteD", 0 0, v000001aac456d750_0;  alias, 1 drivers
v000001aac4574150_0 .net "reset", 0 0, v000001aac4575c30_0;  alias, 1 drivers
v000001aac4575410_0 .net "rs1D", 4 0, L_000001aac4574dd0;  1 drivers
v000001aac45748d0_0 .net "rs2D", 4 0, L_000001aac4574b50;  1 drivers
v000001aac4574f10_0 .net "srcA", 31 0, L_000001aac44f2f50;  1 drivers
v000001aac4575eb0_0 .net "srcB", 31 0, L_000001aac45d9ef0;  1 drivers
v000001aac4574510_0 .net "writedataM", 31 0, L_000001aac44f3030;  alias, 1 drivers
v000001aac4575a50_0 .net "zero", 0 0, v000001aac4572030_0;  1 drivers
E_000001aac44fed70 .event posedge, v000001aac4574150_0, v000001aac456d9d0_0;
L_000001aac4575870 .arith/sum 32, v000001aac4572490_0, L_000001aac4580088;
L_000001aac4574dd0 .part v000001aac45727b0_0, 15, 5;
L_000001aac4574b50 .part v000001aac45727b0_0, 20, 5;
L_000001aac45755f0 .part v000001aac45727b0_0, 7, 5;
L_000001aac45d9bd0 .part v000001aac45727b0_0, 31, 1;
LS_000001aac45d9c70_0_0 .concat [ 1 1 1 1], L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0;
LS_000001aac45d9c70_0_4 .concat [ 1 1 1 1], L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0;
LS_000001aac45d9c70_0_8 .concat [ 1 1 1 1], L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0;
LS_000001aac45d9c70_0_12 .concat [ 1 1 1 1], L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0;
LS_000001aac45d9c70_0_16 .concat [ 1 1 1 1], L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0, L_000001aac45d9bd0;
LS_000001aac45d9c70_1_0 .concat [ 4 4 4 4], LS_000001aac45d9c70_0_0, LS_000001aac45d9c70_0_4, LS_000001aac45d9c70_0_8, LS_000001aac45d9c70_0_12;
LS_000001aac45d9c70_1_4 .concat [ 4 0 0 0], LS_000001aac45d9c70_0_16;
L_000001aac45d9c70 .concat [ 16 4 0 0], LS_000001aac45d9c70_1_0, LS_000001aac45d9c70_1_4;
L_000001aac45d9d10 .part v000001aac45727b0_0, 20, 12;
L_000001aac45d9db0 .concat [ 12 20 0 0], L_000001aac45d9d10, L_000001aac45d9c70;
L_000001aac45d9ef0 .functor MUXZ 32, L_000001aac45d9e50, L_000001aac45d9db0, v000001aac456e970_0, C4<>;
S_000001aac44e3dd0 .scope module, "alu_inst" "alu" 11 41, 12 1 0, S_000001aac44e9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000001aac456edd0_0 .net "a", 31 0, L_000001aac44f2f50;  alias, 1 drivers
v000001aac456ef10_0 .net "alucontrol", 3 0, v000001aac456d110_0;  alias, 1 drivers
v000001aac45728f0_0 .net "b", 31 0, L_000001aac45d9ef0;  alias, 1 drivers
v000001aac4572ad0_0 .var "result", 31 0;
v000001aac4572030_0 .var "zero", 0 0;
E_000001aac44ff730 .event anyedge, v000001aac456d110_0, v000001aac456edd0_0, v000001aac45728f0_0, v000001aac45728f0_0;
S_000001aac44e3f60 .scope module, "rf" "regfile" 11 28, 13 1 0, S_000001aac44e9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001aac4571c70_0 .net *"_ivl_0", 31 0, L_000001aac4574bf0;  1 drivers
v000001aac45720d0_0 .net *"_ivl_10", 6 0, L_000001aac45750f0;  1 drivers
L_000001aac4580160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aac45719f0_0 .net *"_ivl_13", 1 0, L_000001aac4580160;  1 drivers
L_000001aac45801a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aac4571270_0 .net/2u *"_ivl_14", 31 0, L_000001aac45801a8;  1 drivers
v000001aac4571b30_0 .net *"_ivl_18", 31 0, L_000001aac4575af0;  1 drivers
L_000001aac45801f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aac4572170_0 .net *"_ivl_21", 26 0, L_000001aac45801f0;  1 drivers
L_000001aac4580238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aac4572670_0 .net/2u *"_ivl_22", 31 0, L_000001aac4580238;  1 drivers
v000001aac4572350_0 .net *"_ivl_24", 0 0, L_000001aac4575b90;  1 drivers
v000001aac4572710_0 .net *"_ivl_26", 31 0, L_000001aac4575cd0;  1 drivers
v000001aac4571ef0_0 .net *"_ivl_28", 6 0, L_000001aac45d93b0;  1 drivers
L_000001aac45800d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aac4572df0_0 .net *"_ivl_3", 26 0, L_000001aac45800d0;  1 drivers
L_000001aac4580280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aac45714f0_0 .net *"_ivl_31", 1 0, L_000001aac4580280;  1 drivers
L_000001aac45802c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aac4572a30_0 .net/2u *"_ivl_32", 31 0, L_000001aac45802c8;  1 drivers
L_000001aac4580118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aac4571e50_0 .net/2u *"_ivl_4", 31 0, L_000001aac4580118;  1 drivers
v000001aac4571310_0 .net *"_ivl_6", 0 0, L_000001aac4575050;  1 drivers
v000001aac4572cb0_0 .net *"_ivl_8", 31 0, L_000001aac4575690;  1 drivers
v000001aac4572d50_0 .net "a1", 4 0, L_000001aac4574dd0;  alias, 1 drivers
v000001aac4572c10_0 .net "a2", 4 0, L_000001aac4574b50;  alias, 1 drivers
v000001aac4571d10_0 .net "a3", 4 0, L_000001aac45755f0;  alias, 1 drivers
v000001aac4572990_0 .net "clk", 0 0, v000001aac4574a10_0;  alias, 1 drivers
v000001aac4572e90_0 .net "rd1", 31 0, L_000001aac45759b0;  alias, 1 drivers
v000001aac4572f30_0 .net "rd2", 31 0, L_000001aac45d9e50;  alias, 1 drivers
v000001aac4571590 .array "rf", 0 31, 31 0;
L_000001aac4580310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001aac45713b0_0 .net "wd3", 31 0, L_000001aac4580310;  1 drivers
v000001aac4571090_0 .net "we3", 0 0, v000001aac456d750_0;  alias, 1 drivers
L_000001aac4574bf0 .concat [ 5 27 0 0], L_000001aac4574dd0, L_000001aac45800d0;
L_000001aac4575050 .cmp/ne 32, L_000001aac4574bf0, L_000001aac4580118;
L_000001aac4575690 .array/port v000001aac4571590, L_000001aac45750f0;
L_000001aac45750f0 .concat [ 5 2 0 0], L_000001aac4574dd0, L_000001aac4580160;
L_000001aac45759b0 .functor MUXZ 32, L_000001aac45801a8, L_000001aac4575690, L_000001aac4575050, C4<>;
L_000001aac4575af0 .concat [ 5 27 0 0], L_000001aac4574b50, L_000001aac45801f0;
L_000001aac4575b90 .cmp/ne 32, L_000001aac4575af0, L_000001aac4580238;
L_000001aac4575cd0 .array/port v000001aac4571590, L_000001aac45d93b0;
L_000001aac45d93b0 .concat [ 5 2 0 0], L_000001aac4574b50, L_000001aac4580280;
L_000001aac45d9e50 .functor MUXZ 32, L_000001aac45802c8, L_000001aac4575cd0, L_000001aac4575b90, C4<>;
S_000001aac44e0dd0 .scope module, "imem_inst" "imem" 6 49, 14 1 0, S_000001aac44f04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001aac45761a0 .functor BUFZ 32, L_000001aac45d96d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001aac4575550_0 .net *"_ivl_0", 31 0, L_000001aac45d96d0;  1 drivers
v000001aac4574e70_0 .net *"_ivl_2", 9 0, L_000001aac45d9310;  1 drivers
L_000001aac4580358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001aac45741f0_0 .net *"_ivl_5", 1 0, L_000001aac4580358;  1 drivers
v000001aac4574c90_0 .net "a", 7 0, L_000001aac45d9f90;  1 drivers
v000001aac4575f50 .array "mem", 255 0, 31 0;
v000001aac4575910_0 .net "rd", 31 0, L_000001aac45761a0;  alias, 1 drivers
L_000001aac45d96d0 .array/port v000001aac4575f50, L_000001aac45d9310;
L_000001aac45d9310 .concat [ 8 2 0 0], L_000001aac45d9f90, L_000001aac4580358;
    .scope S_000001aac450e4b0;
T_0 ;
Ewait_0 .event/or E_000001aac44fe9f0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aac4508450_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aac4508630_0, 0, 2;
    %load/vec4 v000001aac456eb50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v000001aac45086d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v000001aac45086d0_0;
    %load/vec4 v000001aac456d1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aac4508450_0, 0, 2;
T_0.0 ;
    %load/vec4 v000001aac456eb50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.7, 10;
    %load/vec4 v000001aac45086d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v000001aac45086d0_0;
    %load/vec4 v000001aac456d070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aac4508630_0, 0, 2;
T_0.4 ;
    %load/vec4 v000001aac456dc50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.11, 10;
    %load/vec4 v000001aac4508950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v000001aac4508950_0;
    %load/vec4 v000001aac456d1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aac4508450_0, 0, 2;
T_0.8 ;
    %load/vec4 v000001aac456dc50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.15, 10;
    %load/vec4 v000001aac4508950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.14, 9;
    %load/vec4 v000001aac4508950_0;
    %load/vec4 v000001aac456d070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aac4508630_0, 0, 2;
T_0.12 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001aac44ead90;
T_1 ;
Ewait_1 .event/or E_000001aac44feb70, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac456ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac456e290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac456d250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac456e970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac456d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac456e1f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aac456e3d0_0, 0, 2;
    %load/vec4 v000001aac456df70_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456d750_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001aac456e3d0_0, 0, 2;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456e970_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001aac456e3d0_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456ebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456e970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aac456e3d0_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456e290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456e970_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001aac456e3d0_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456d250_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001aac456e3d0_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456e1f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac456d750_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001aac44eac00;
T_2 ;
Ewait_2 .event/or E_000001aac44ff0f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001aac456e650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001aac456db10_0;
    %load/vec4 v000001aac456d6b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 10;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 10;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 10;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001aac456d6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.21;
T_2.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001aac456d110_0, 0, 4;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001aac44e3f60;
T_3 ;
    %wait E_000001aac44fef30;
    %load/vec4 v000001aac4571090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001aac4571d10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001aac45713b0_0;
    %load/vec4 v000001aac4571d10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aac4571590, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aac44e3dd0;
T_4 ;
Ewait_3 .event/or E_000001aac44ff730, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001aac456ef10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %add;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.1 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %sub;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.2 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %and;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %or;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %xor;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.11, 8;
    %load/vec4 v000001aac456edd0_0;
    %jmp/1 T_4.12, 8;
T_4.11 ; End of true expr.
    %load/vec4 v000001aac45728f0_0;
    %jmp/0 T_4.12, 8;
 ; End of false expr.
    %blend;
T_4.12;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v000001aac456edd0_0;
    %load/vec4 v000001aac45728f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.13, 8;
    %load/vec4 v000001aac45728f0_0;
    %jmp/1 T_4.14, 8;
T_4.13 ; End of true expr.
    %load/vec4 v000001aac456edd0_0;
    %jmp/0 T_4.14, 8;
 ; End of false expr.
    %blend;
T_4.14;
    %store/vec4 v000001aac4572ad0_0, 0, 32;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %load/vec4 v000001aac4572ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001aac4572030_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001aac44e9e30;
T_5 ;
    %wait E_000001aac44fed70;
    %load/vec4 v000001aac4574150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aac4572490_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001aac4571810_0;
    %assign/vec4 v000001aac4572490_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001aac44e9e30;
T_6 ;
    %wait E_000001aac44fef30;
    %load/vec4 v000001aac4571630_0;
    %assign/vec4 v000001aac45727b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_000001aac44e0dd0;
T_7 ;
    %vpi_call/w 14 6 "$readmemh", "tests/rvx10_pipeline.hex", v000001aac4575f50 {0 0 0};
    %vpi_call/w 14 7 "$display", "Instruction memory loaded." {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001aac44e9ca0;
T_8 ;
    %wait E_000001aac44fef30;
    %load/vec4 v000001aac456d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001aac456d390_0;
    %load/vec4 v000001aac456dbb0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001aac456e0b0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001aac4514b90;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac4574a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aac4575c30_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_000001aac4514b90;
T_10 ;
    %delay 5, 0;
    %load/vec4 v000001aac4574a10_0;
    %inv;
    %store/vec4 v000001aac4574a10_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_000001aac4514b90;
T_11 ;
    %vpi_call/w 5 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 5 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aac4514b90 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aac4575c30_0, 0, 1;
    %delay 2000, 0;
    %vpi_call/w 5 11 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "src/forwarding_unit.sv";
    "src/hazard_unit.sv";
    "tb/tb_pipeline.sv";
    "src/riscvpipeline.sv";
    "src/controller.sv";
    "src/aludec.sv";
    "src/maindec.sv";
    "src/dmem.sv";
    "src/datapath.sv";
    "src/alu.sv";
    "src/regfile.sv";
    "src/imem.sv";
