#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
<<<<<<< HEAD
# Start of session at: Mon Aug 27 21:59:33 2018
# Process ID: 18556
# Current directory: C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1
# Command line: vivado.exe -log vga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vga.tcl -notrace
# Log file: C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga.vdi
# Journal file: C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1\vivado.jou
=======
# Start of session at: Sat Aug 25 19:38:16 2018
# Process ID: 18396
# Current directory: C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1
# Command line: vivado.exe -log vga.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vga.tcl -notrace
# Log file: C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga.vdi
# Journal file: C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1\vivado.jou
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
#-----------------------------------------------------------
source vga.tcl -notrace
Command: link_design -top vga -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
<<<<<<< HEAD
INFO: [Netlist 29-17] Analyzing 976 Unisim elements for replacement
=======
INFO: [Netlist 29-17] Analyzing 899 Unisim elements for replacement
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
<<<<<<< HEAD
Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1167.695 ; gain = 564.750
Finished Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
Parsing XDC File [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
Finished Parsing XDC File [C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/OMEN/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
=======
Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'myClk/inst'
Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1169.000 ; gain = 563.785
Finished Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'myClk/inst'
Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
Finished Parsing XDC File [C:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/constrs_1/imports/project_1/vga_example.xdc]
Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
Finished Parsing XDC File [c:/Users/pauli/Documents/GitHub/uec2_DeathRace/src/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'myClk/inst'
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1167.695 ; gain = 888.309
=======
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1169.000 ; gain = 889.289
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 1167.695 ; gain = 0.000
=======
Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1169.000 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
Phase 1 Retarget | Checksum: 1cd99a4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1181.082 ; gain = 0.000
=======
Phase 1 Retarget | Checksum: 12527987a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 1183.168 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
Phase 2 Constant propagation | Checksum: 1cd99a4c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 1181.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b43e7981

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 1181.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 10 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b43e7981

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1181.082 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b43e7981

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.555 . Memory (MB): peak = 1181.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b43e7981

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1181.082 ; gain = 0.000
=======
Phase 2 Constant propagation | Checksum: 12527987a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 21638d8da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 10 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 21638d8da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.838 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 21638d8da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 21638d8da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.939 . Memory (MB): peak = 1183.168 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1181.082 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b43e7981

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 1181.082 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2130e9ac2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1181.082 ; gain = 0.000
=======
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1183.168 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21638d8da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.980 . Memory (MB): peak = 1183.168 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16466da27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1183.168 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1181.082 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_drc_opted.rpt -pb vga_drc_opted.pb -rpx vga_drc_opted.rpx
Command: report_drc -file vga_drc_opted.rpt -pb vga_drc_opted.pb -rpx vga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_drc_opted.rpt.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_drc_opted.rpt -pb vga_drc_opted.pb -rpx vga_drc_opted.rpx
Command: report_drc -file vga_drc_opted.rpt -pb vga_drc_opted.pb -rpx vga_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_drc_opted.rpt.
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1181.082 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c96b90bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1181.082 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e32fcbbc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fa5ed3d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fa5ed3d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1181.082 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: fa5ed3d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a3a23769

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.082 ; gain = 0.000
=======
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1183.168 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d656fed9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 448e2d11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a54fe437

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a54fe437

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.168 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a54fe437

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f15c9965

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.168 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 1a3a23769

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 216f15614

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14653f4db

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14653f4db

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 295667e86

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26e072972

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.082 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26e072972

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.082 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 26e072972

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1181.082 ; gain = 0.000
=======
Phase 3.1 Commit Multi Column Macros | Checksum: f15c9965

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1390793b4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19280fa46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19280fa46

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e4cd0e41

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 142f5ee9b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 142f5ee9b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.168 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 142f5ee9b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1183.168 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
<<<<<<< HEAD
Post Placement Optimization Initialization | Checksum: 1fa7e7d44
=======
Post Placement Optimization Initialization | Checksum: fad0b80e
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
<<<<<<< HEAD
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fa7e7d44

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.594. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25213f1df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836
Phase 4.1 Post Commit Optimization | Checksum: 25213f1df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25213f1df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25213f1df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bb5277b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bb5277b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836
Ending Placer Task | Checksum: 12b9efd03

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1181.918 ; gain = 0.836
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1181.918 ; gain = 0.836
=======
Phase 4.1.1.1 BUFG Insertion | Checksum: fad0b80e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.433. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18ed33cef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18ed33cef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18ed33cef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18ed33cef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fa891271

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fa891271

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000
Ending Placer Task | Checksum: 149b1c2fd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.168 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.168 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.332 . Memory (MB): peak = 1189.500 ; gain = 7.582
INFO: [Common 17-1381] The checkpoint 'C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1189.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file vga_utilization_placed.rpt -pb vga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1189.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1189.500 ; gain = 0.000
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.925 . Memory (MB): peak = 1187.227 ; gain = 4.059
INFO: [Common 17-1381] The checkpoint 'C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1187.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file vga_utilization_placed.rpt -pb vga_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1187.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1187.227 ; gain = 0.000
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
<<<<<<< HEAD
Checksum: PlaceDB: d75aba6e ConstDB: 0 ShapeSum: 54444295 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c9e92ffc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1282.508 ; gain = 93.008
Post Restoration Checksum: NetGraph: 1a624f60 NumContArr: af86e09c Constraints: 0 Timing: 0
=======
Checksum: PlaceDB: c5597c22 ConstDB: 0 ShapeSum: 845846db RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f6645c38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1280.223 ; gain = 92.996
Post Restoration Checksum: NetGraph: afc6bf4c NumContArr: 469d9cec Constraints: 0 Timing: 0
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 2 Router Initialization

Phase 2.1 Create Timer
<<<<<<< HEAD
Phase 2.1 Create Timer | Checksum: c9e92ffc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1282.508 ; gain = 93.008

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c9e92ffc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1288.500 ; gain = 99.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c9e92ffc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1288.500 ; gain = 99.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16e1b1699

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1295.879 ; gain = 106.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.880  | TNS=0.000  | WHS=-0.116 | THS=-1.810 |

Phase 2 Router Initialization | Checksum: 1be79d255

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1298.457 ; gain = 108.957

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 240862ee3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1304.992 ; gain = 115.492
=======
Phase 2.1 Create Timer | Checksum: f6645c38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1280.223 ; gain = 92.996

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f6645c38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1286.539 ; gain = 99.313

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f6645c38

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1286.539 ; gain = 99.313
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 177bf4164

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1293.652 ; gain = 106.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.793  | TNS=0.000  | WHS=-0.119 | THS=-2.637 |

Phase 2 Router Initialization | Checksum: 1b656ff4d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1296.184 ; gain = 108.957

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16746b25c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1302.289 ; gain = 115.063
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
<<<<<<< HEAD
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.519  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 9b00ba84

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
Phase 4 Rip-up And Reroute | Checksum: 9b00ba84

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
=======
 Number of Nodes with overlaps = 669
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.384  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16ba212df

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
Phase 4 Rip-up And Reroute | Checksum: 16ba212df

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
<<<<<<< HEAD
Phase 5.1.1 Update Timing | Checksum: f46ff875

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.598  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: f46ff875

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f46ff875

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
Phase 5 Delay and Skew Optimization | Checksum: f46ff875

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
=======
Phase 5.1.1 Update Timing | Checksum: 1c271e7a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.391  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c271e7a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c271e7a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
Phase 5 Delay and Skew Optimization | Checksum: 1c271e7a0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
<<<<<<< HEAD
Phase 6.1.1 Update Timing | Checksum: cdeb26cc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.598  | TNS=0.000  | WHS=0.104  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14ab9f0a1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
Phase 6 Post Hold Fix | Checksum: 14ab9f0a1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
=======
Phase 6.1.1 Update Timing | Checksum: 1db71ae57

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.391  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21720e0c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
Phase 6 Post Hold Fix | Checksum: 21720e0c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 0.771586 %
  Global Horizontal Routing Utilization  = 0.865174 %
=======
  Global Vertical Routing Utilization    = 0.738021 %
  Global Horizontal Routing Utilization  = 0.927512 %
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

<<<<<<< HEAD
Phase 7 Route finalize | Checksum: beed5942

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492
=======
Phase 7 Route finalize | Checksum: 1640656f6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: beed5942

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1304.992 ; gain = 115.492

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fec8c0ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1304.992 ; gain = 115.492

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.598  | TNS=0.000  | WHS=0.104  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fec8c0ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1304.992 ; gain = 115.492
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1304.992 ; gain = 115.492
=======
Phase 8 Verifying routed nets | Checksum: 1640656f6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 1302.289 ; gain = 115.063

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17d22320f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1302.289 ; gain = 115.063

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.391  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17d22320f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1302.289 ; gain = 115.063
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 1302.289 ; gain = 115.063
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
<<<<<<< HEAD
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1304.992 ; gain = 115.492
=======
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 1302.289 ; gain = 115.063
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.489 . Memory (MB): peak = 1304.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_drc_routed.rpt -pb vga_drc_routed.pb -rpx vga_drc_routed.rpx
Command: report_drc -file vga_drc_routed.rpt -pb vga_drc_routed.pb -rpx vga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_drc_routed.rpt.
=======
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1302.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vga_drc_routed.rpt -pb vga_drc_routed.pb -rpx vga_drc_routed.rpx
Command: report_drc -file vga_drc_routed.rpt -pb vga_drc_routed.pb -rpx vga_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_drc_routed.rpt.
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vga_methodology_drc_routed.rpt -pb vga_methodology_drc_routed.pb -rpx vga_methodology_drc_routed.rpx
Command: report_methodology -file vga_methodology_drc_routed.rpt -pb vga_methodology_drc_routed.pb -rpx vga_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
<<<<<<< HEAD
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_methodology_drc_routed.rpt.
=======
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/vga_methodology_drc_routed.rpt.
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vga_power_routed.rpt -pb vga_power_summary_routed.pb -rpx vga_power_routed.rpx
Command: report_power -file vga_power_routed.rpt -pb vga_power_summary_routed.pb -rpx vga_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vga_route_status.rpt -pb vga_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file vga_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force vga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
<<<<<<< HEAD
INFO: [Common 17-186] 'C:/Users/OMEN/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Aug 27 22:01:23 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1741.563 ; gain = 410.254
INFO: [Common 17-206] Exiting Vivado at Mon Aug 27 22:01:23 2018...
=======
INFO: [Common 17-186] 'C:/Users/pauli/Documents/GitHub/uec2_DeathRace/vivado/uec2_DeathRace.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Aug 25 19:40:17 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1737.004 ; gain = 408.684
INFO: [Common 17-206] Exiting Vivado at Sat Aug 25 19:40:17 2018...
>>>>>>> 72a9c09496c9655231dbe6bae6bd74e5e203793e
