### A project for MIPS CPU.
单周期：
  管脚设置：digi_out1接hex1
           digi_out2接hex0
           digi_out3接hex3
           digi_out4接hex2
           led接led
