Info (10281): Verilog HDL Declaration information at MAX10_ADC.v(2): object "SYS_CLK" differs only in case from object "sys_clk" in the same scope File: C:/Users/ben/Documents/GitHub/KPCDASS2017/V/MAX10_ADC.v Line: 2
