{'out': {'CDeps': [[[], [], ['reset'], ['load']],
                   [[], [], ['reset'], ['load']],
                   [[], [], ['reset'], ['load']],
                   [[], [], ['reset']]],
         'CLines': [[None, None, '12:C', '16:C'],
                    [None, None, '12:C', '16:C'],
                    [None, None, '12:C', '16:C'],
                    [None, None, '12:C']],
         'Clocked': True,
         'DDeps': [['data'], ['out', 'out'], ['amount'], []],
         'DLines': ['17:D', '20:D', '21:D', '14:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42d50b1050>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42d50a6d10>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f42d512ae90>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f42d504e550>]}}
