# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
REMOTEHOST=nthucad
LC_PAPER=en_US.UTF-8
MANPATH=:/usr/cad/synopsys/synthesis/cur/doc/syn/man:/usr/cad/synopsys/coreconsultant/cur/doc/dware/man
SYNOPSYS_LC_ROOT=/tools/linux/synopsys/lc/cur
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=1921
LC_ADDRESS=en_US.UTF-8
HOSTNAME=ic21
LC_MONETARY=en_US.UTF-8
SNPS_VP_PRODUCT=PA
COWARE_MONITORS_PATH=/users/course/2022S/HLS17000000/g110061575/.synopsys/monitors:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/IP
XILINX_DSP=
SHELL=/bin/tcsh
TERM=xterm
HOST=ic21
MAKEFLAGS=TARGET=sw_emu
SSH_CLIENT=192.168.75.200 35348 22
COWARE_AUX_BIN=/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/common/bin
SNPS_VIEW_CONFIG_PATH=/users/course/2022S/HLS17000000/g110061575/.synopsys/viewconfig:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/IP:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/common/etc/viewconfig
COWARE_CXX_COMPILER=gcc-4.7.2
MYVIVADO=
SNPS_VP_DOC=/usr/cad/synopsys/pa_virtualizer/vJ-2014.12/Documentation
LC_NUMERIC=en_US.UTF-8
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2021.2/tps/lnx64
QTDIR=/usr/lib64/qt-3.3
HDI_PROCESSOR=x86_64
QTINC=/usr/lib64/qt-3.3/include
SYNTH_COMMON=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
SSH_TTY=/dev/pts/20
RDI_JAVA_VERSION=11.0.11_9
SG_HTML_BROWSER=/usr/bin/mozilla
LC_ALL=en_US.UTF-8
RT_TCL_PATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2021.2/bin
QT_GRAPHICSSYSTEM_CHECKED=1
XCL_BINDIR=/users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/build_dir.sw_emu.xilinx_u50_gen3x16_xdma_201920_3
RDI_OPT_EXT=.o
MAKEOVERRIDES=${-*-command-variables-*-}
USER=g110061575
GROUP=HLS17000000
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.axa=00;36:*.oga=00;36:*.spx=00;36:*.xspf=00;36:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/usr/cad/synopsys/verdi/2020.12//share/PLI/IUS/LINUX/:/usr/cad/cadence/INCISIV/cur/tools/lib:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/lib:::/usr/cad/cadence/INNOVUS/cur//tools/tlfUtil/lib:/usr/cad/cadence/INCISIV/cur/tools/lib:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/lib:/usr/cad/cadence/EDI/cur//tools/tlfUtil/lib:/usr/cad/cadence/CTOS/cur/tools/lib:/usr/cad/cadence/MMSIM/cur/tools/lib:/usr/cad/cadence/EXT/cur/tools/lib:/usr/cad/cadence/ETS/cur/tools/lib:/usr/cad/cadence/CONFRML/cur/tools/lib:/usr/cad/cadence/IC/cur/tools/lib:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/dmtools/lib:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/pc/lib:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/common/lib-any:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/common/libso-gcc-4.7.2:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/gnu/gcc-4.7.2/lib:/usr/cad/synopsys/verdi/cur/share/PLI/IUS/LINUX/:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/dmtools/lib:/lib:/usr/opencv/lib64/:/usr/opencv/lib64/:/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
LC_TELEPHONE=en_US.UTF-8
COWAREHOME=/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2021.2/tps/tcl/tcl8.5
HOSTTYPE=x86_64-linux
RDI_PLATFORM=lnx64
ENCOUNTER=/usr/cad/cadence/INNOVUS/cur/tools/fe
MAKELEVEL=1
RDI_BUILD=yes
MFLAGS=
RT_LIBPATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o
COWARE_PRODUCT=PA
PATH=/opt/Xilinx/Vivado/2021.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2021.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.2/bin:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/bin:/opt/Xilinx/Vivado/2021.2/bin:/opt/xilinx/xrt/bin:/usr/sbin:/opt/Xilinx/Vitis_HLS/2021.2/bin:/opt/Xilinx/Model_Composer/2021.2/bin:/opt/Xilinx/Vitis/2021.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2021.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2021.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2021.2/aietools/bin:/opt/Xilinx/DocNav:/usr/cad/synopsys/verdi/2020.12//bin:/usr/cad/synopsys/verdi/2020.12//nLint/bin:/usr/cad/synopsys/spyglass/2020.12/SPYGLASS_HOME/bin:/usr/cad/cadence/INCISIV/cur/tools/bin:/usr/cad/cadence/INCISIV/cur/tools/bin/64bit:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/bin:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/bin/64bit:/usr/cad/cadence/INCISIV/cur/tools/dfII/bin:/usr/cad/cadence/INCISIV/cur/tools/dfII/bin/64bit:/usr/cad/cadence/INNOVUS/cur/tools/celtic/bin:/usr/cad/cadence/INNOVUS/cur/tools/plato/bin:/usr/cad/cadence/INNOVUS/cur/tools/dfII/bin:/usr/cad/cadence/INNOVUS/cur/tools/bin:/usr/cad/cadence/INNOVUS/cur//tools/tlfUtil/bin:/usr/cad/cadence/EDI/cur/tools/celtic/bin:/usr/cad/cadence/EDI/cur/tools/plato/bin:/usr/cad/cadence/EDI/cur/tools/dfII/bin:/usr/cad/cadence/EDI/cur/tools/fe/bin:/usr/cad/cadence/EDI/cur/tools/cdsdoc/bin:/usr/cad/cadence/EDI/cur/tools/bin:/usr/cad/cadence/EDI/cur//tools/tlfUtil/bin:/usr/cad/cadence/CTOS/cur/tools/bin:/usr/cad/cadence/MMSIM/cur/tools/dfII/bin:/usr/cad/cadence/MMSIM/cur/tools/bin:/usr/cad/cadence/EXT/cur/tools/bin:/usr/cad/cadence/ETS/cur/tools/bin:/usr/cad/cadence/CONFRML/cur/./bin:/usr/cad/cadence/CONFRML/cur/tools/bin:/usr/cad/cadence/IC/cur/tools/dfII/bin:/usr/cad/cadence/IC/cur/tools/dracula/bin:/usr/cad/cadence/IC/cur/tools/bin:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/pc/bin:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/InnoGUI/Innovator/Bin:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/tools/bin:/usr/cad/synopsys/icc/cur/amd64/syn/bin:/usr/bin/X11:/usr/cad/synopsys/coreconsultant/cur/bin:/usr/cad/synopsys/verdi/cur/bin:/usr/cad/synopsys/verdi/cur/nLint/bin:/usr/cad/synopsys/vcs-mx/cur/bin:/usr/cad/synopsys/vcs-mx/cur/linux/bin:/usr/cad/synopsys/vcs-mx/cur/linux/util:/usr/cad/synopsys/vcs-mx/cur/linux/flexlm:/usr/cad/synopsys/coreConsultant/cur/bin:/usr/cad/synopsys/synthesis/cur/amd64/syn/bin:/usr/cad/synopsys/lc/cur/bin:/usr/cad/synopsys/primetime/cur/amd64/syn/bin:/usr/lib64/qt-3.3/bin:/usr/local/bin:/usr/bin:/usr/local/sbin
MAIL=/var/spool/mail/g110061575
SNPS_VP_HOME=/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux
XILINX_VITIS=/opt/Xilinx/Vitis/2021.2
SNPS_VP_HTYPE=linux
LC_IDENTIFICATION=en_US.UTF-8
PWD=/users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect
OAHOME=/usr/cad/cadence/oa_v22.04.073
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
VCS_HOME=/usr/cad/synopsys/vcs-mx/cur
EDITOR=/usr/bin/vim
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2021.2
PCTHOME=/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/pc
LANG=en_US.UTF-8
HDI_APPROOT=/opt/Xilinx/Vitis/2021.2
OA_HOME=/usr/cad/cadence/INNOVUS/cur/oa
SYNTHESIS=/usr/cad/synopsys/synthesis/cur
LC_MEASUREMENT=en_US.UTF-8
VERPLEX_HOME=/usr/cad/cadence/CONFRML/cur
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2021.2
VCS_CC=gcc
COWARE_JRE=/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/../linux/java
LM_LICENSE_FILE=26585@lscic:5280@lshc:5280@lsnchu:5280@lscic:8224@lscic.cic.org.tw.cic.org.tw
XILINX_VIVADO=/opt/Xilinx/Vivado/2021.2
PRIMETIME=/usr/cad/synopsys/primetime/cur
SYNOPSYS=/usr/cad/synopsys/icc/cur
CDS_Netlisting_Mode=Analog
XILINX_SDK=/opt/Xilinx/Vitis/2021.2
MSG_PLATFORM=No platform matched pattern 'xilinx_u50_gen3x16_xdma_201920_3'.
Available platforms are: 
To add more platform directories, set the PLATFORM_REPO_PATHS variable or point PLATFORM variable to the full path of platform .xpfm file.
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2021.2/tps/isl
HOME=/users/course/2022S/HLS17000000/g110061575
SHLVL=5
RDI_BASEROOT=/opt/Xilinx/Vitis
OSTYPE=linux
LANGUAGE=en_US:en
RDI_APPROOT=/opt/Xilinx/Vitis/2021.2
VENDOR=unknown
COWAREDOC_INSTALLED_AT=/usr/cad/synopsys/pa_virtualizer/vJ-2014.12/Documentation
TARGET=sw_emu
MACHTYPE=x86_64
LOGNAME=g110061575
PYTHONPATH=/opt/xilinx/xrt/python
RDI_JAVA_PLATFORM=
QTLIB=/usr/lib64/qt-3.3/lib
LC_CTYPE=en_US.UTF-8
SSH_CONNECTION=192.168.75.200 35348 192.168.75.51 22
RDI_BINROOT=/opt/Xilinx/Vitis/2021.2/bin
LESSOPEN=||/usr/bin/lesspipe.sh %s
SHLIB_PATH=/usr/cad/synopsys/verdi/2020.12//share/PLI/IUS/LINUX/:/usr/cad/synopsys/verdi/cur/share/PLI/IUS/LINUX
COWAREHT=linux
RDI_PROG=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/170000009
DISPLAY=localhost:27.0
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2021.2
SYN_MAN_DIR=/usr/cad/synopsys/synthesis/cur/doc/syn/man
HDIPRELDPATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib:/usr/cad/synopsys/verdi/2020.12//share/PLI/IUS/LINUX/:/usr/cad/cadence/INCISIV/cur/tools/lib:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/lib:::/usr/cad/cadence/INNOVUS/cur//tools/tlfUtil/lib:/usr/cad/cadence/INCISIV/cur/tools/lib:/usr/cad/cadence/INCISIV/cur/tools/vtools/vfault/lib:/usr/cad/cadence/EDI/cur//tools/tlfUtil/lib:/usr/cad/cadence/CTOS/cur/tools/lib:/usr/cad/cadence/MMSIM/cur/tools/lib:/usr/cad/cadence/EXT/cur/tools/lib:/usr/cad/cadence/ETS/cur/tools/lib:/usr/cad/cadence/CONFRML/cur/tools/lib:/usr/cad/cadence/IC/cur/tools/lib:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/dmtools/lib:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/pc/lib:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/common/lib-any:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/common/libso-gcc-4.7.2:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/gnu/gcc-4.7.2/lib:/usr/cad/synopsys/verdi/cur/share/PLI/IUS/LINUX/:/usr/cad/synopsys/pa_virtualizer/cur/SLS/linux/dmtools/lib:/lib:/usr/opencv/lib64/:/usr/opencv/lib64/:/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
SOFT_MAN_DIR=/usr/cad/synopsys/coreconsultant/cur/doc/dware/man
LC_TIME=en_US.UTF-8
RDI_INSTALLVER=2021.2
RDI_DATADIR=/opt/Xilinx/Vitis/2021.2/data
LC_NAME=en_US.UTF-8
RDI_INSTALLROOT=/opt/Xilinx
_=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39699
XILINX_CD_SESSION=a0c1e3c1-adf4-46d5-9dab-06b77821670c
XILINX_RS_PORT=36994
XILINX_RS_SESSION=64c8cc69-fda0-49f5-86ab-86adcc07cfa2


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ -c -t sw_emu --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --save-temps -I /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect -I /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L1/include/ -k color_detect -I/users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect --temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3 --report_dir /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/reports/_x.sw_emu.xilinx_u50_gen3x16_xdma_201920_3 -o_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3/color_detect.xo /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/xf_colordetect_accel.cpp 

FINAL PROGRAM OPTIONS
--compile
--include /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect
--include /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L1/include/
--include /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect
--input_files /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/xf_colordetect_accel.cpp
--kernel color_detect
--optimize 0
--output _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3/color_detect.xo
--platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
--report_dir /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/reports/_x.sw_emu.xilinx_u50_gen3x16_xdma_201920_3
--report_level 0
--save-temps
--target sw_emu
--temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3

PARSED COMMAND LINE OPTIONS
-c 
-t sw_emu 
--platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm 
--save-temps 
-I /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect 
-I /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L1/include/ 
-k color_detect 
-I/users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect 
--temp_dir _x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3 
--report_dir /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/reports/_x.sw_emu.xilinx_u50_gen3x16_xdma_201920_3 
-o_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3/color_detect.xo 
/users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/xf_colordetect_accel.cpp 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 29 Apr 2022 23:31:49
------------------------------------------
step: performing high-level synthesis for kernel:color_detect
timestamp: 29 Apr 2022 23:32:07
launch dir: /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3/color_detect/color_detect
cmd: vitis_hls -f /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/_x_temp.sw_emu.xilinx_u50_gen3x16_xdma_201920_3/color_detect/color_detect/color_detect.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 29 Apr 2022 23:32:07
output: /users/course/2022S/HLS17000000/g110061575/HLS/Lab_C/02_partition_1_4k/vision/L3/examples/colordetect/reports/_x.sw_emu.xilinx_u50_gen3x16_xdma_201920_3/color_detect/system_estimate_color_detect.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 29 Apr 2022 23:32:07
