$version Generated by VerilatedVcd $end
$date Fri Jun 14 02:31:07 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  6 + a_in [5:0] $end
  $var wire  6 , b_in [5:0] $end
  $var wire  1 ( clk $end
  $var wire  1 - in_valid $end
  $var wire  2 * op_in [1:0] $end
  $var wire  6 . out [5:0] $end
  $var wire  1 / out_valid $end
  $var wire  1 ) rst $end
  $scope module alu $end
   $var wire 32 0 WIDTH [31:0] $end
   $var wire  6 + a_in [5:0] $end
   $var wire  6 $ a_in_r [5:0] $end
   $var wire  6 , b_in [5:0] $end
   $var wire  6 % b_in_r [5:0] $end
   $var wire  1 ( clk $end
   $var wire  1 - in_valid $end
   $var wire  1 & in_valid_r $end
   $var wire  2 * op_in [1:0] $end
   $var wire  2 # op_in_r [1:0] $end
   $var wire  6 . out [5:0] $end
   $var wire  1 / out_valid $end
   $var wire  6 ' result [5:0] $end
   $var wire  1 ) rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b01 #
b111000 $
b101001 %
0&
b000000 '
0(
0)
b10 *
b010001 +
b001011 ,
0-
b110011 .
1/
b00000000000000000000000000000110 0
#1
b10 #
b010001 $
b001011 %
1(
b000000 .
0/
#2
0(
#3
b00 #
b000000 $
b000000 %
1(
1)
b00 *
b000000 +
b000000 ,
#4
0(
#5
1(
#6
0(
0)
#7
1(
#8
0(
#9
1(
1-
#10
0(
0-
#11
1(
#12
0(
#13
1(
#14
0(
#15
1(
#16
0(
#17
1(
#18
0(
#19
1(
