

================================================================
== Vitis HLS Report for 'adap_fir'
================================================================
* Date:           Sun Nov  3 12:02:31 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        adap_fir_proj
* Solution:       adap_fir (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      181|      181|  1.810 us|  1.810 us|  182|  182|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77   |adap_fir_Pipeline_Shift_Accum_Loop   |      128|      128|  1.280 us|  1.280 us|  128|  128|       no|
        |grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88  |adap_fir_Pipeline_Coeff_Update_Loop  |       40|       40|  0.400 us|  0.400 us|   40|   40|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  10|   1397|   1984|    -|
|Memory           |        0|   -|     96|     24|    0|
|Multiplexer      |        -|   -|      -|    256|    -|
|Register         |        -|   -|    176|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  10|   1669|   2264|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  12|      4|     12|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88  |adap_fir_Pipeline_Coeff_Update_Loop  |        0|   3|  408|  417|    0|
    |grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77   |adap_fir_Pipeline_Shift_Accum_Loop   |        0|   0|  286|  234|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U16             |fadd_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    |fir_io_s_axi_U                                 |fir_io_s_axi                         |        0|   0|  150|  232|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15              |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U14             |fsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|  390|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|  10| 1397| 1984|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |coeffs_1_U   |coeffs_1_RAM_AUTO_1R1W   |        0|  64|  12|    0|    24|   32|     1|          768|
    |shift_reg_U  |shift_reg_RAM_AUTO_1R1W  |        0|  32|  12|    0|    24|   32|     1|          768|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                         |        0|  96|  24|    0|    48|   64|     2|         1536|
    +-------------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         15|    1|         15|
    |coeffs_1_address0   |  20|          4|    5|         20|
    |coeffs_1_ce0        |  20|          4|    1|          4|
    |coeffs_1_ce1        |   9|          2|    1|          2|
    |coeffs_1_we0        |   9|          2|    1|          2|
    |grp_fu_102_ce       |  14|          3|    1|          3|
    |grp_fu_102_p0       |  20|          4|   32|        128|
    |grp_fu_102_p1       |  20|          4|   32|        128|
    |grp_fu_151_ce       |  14|          3|    1|          3|
    |grp_fu_151_p0       |  14|          3|   32|         96|
    |grp_fu_151_p1       |  14|          3|   32|         96|
    |shift_reg_address0  |  14|          3|    5|         15|
    |shift_reg_ce0       |  14|          3|    1|          3|
    |shift_reg_we0       |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 256|         55|  146|        517|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+----+----+-----+-----------+
    |                            Name                            | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                   |  14|   0|   14|          0|
    |coeffs_1_load_reg_122                                       |  32|   0|   32|          0|
    |d_read_reg_127                                              |  32|   0|   32|          0|
    |error_reg_146                                               |  32|   0|   32|          0|
    |grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77_ap_start_reg   |   1|   0|    1|          0|
    |mul_reg_138                                                 |  32|   0|   32|          0|
    |x_read_reg_132                                              |  32|   0|   32|          0|
    +------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                       | 176|   0|  176|          0|
    +------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_fir_io_AWVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_AWADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WVALID   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WREADY   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WDATA    |   in|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_WSTRB    |   in|    4|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARVALID  |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARREADY  |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_ARADDR   |   in|    6|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RDATA    |  out|   32|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_RRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BVALID   |  out|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BREADY   |   in|    1|       s_axi|        fir_io|        scalar|
|s_axi_fir_io_BRESP    |  out|    2|       s_axi|        fir_io|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|      adap_fir|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|      adap_fir|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|      adap_fir|  return value|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 15 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%coeffs_1_load = load i32 0"   --->   Operation 16 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%coeffs_1_load = load i32 0"   --->   Operation 17 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 18 [1/1] (1.00ns)   --->   "%d_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %d"   --->   Operation 18 'read' 'd_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 19 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %x"   --->   Operation 19 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : [1/1] (1.82ns)   --->   Input mux for Operation 20 '%mul = fmul i32 %coeffs_1_load, i32 %x_read'
ST_3 : Operation 20 [4/4] (3.87ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 20 'fmul' 'mul' <Predicate = true> <Delay = 3.87> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 21 [3/4] (5.70ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 21 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 22 [2/4] (5.70ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 22 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 23 [1/4] (5.70ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 23 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 24 [2/2] (2.32ns)   --->   "%call_ln0 = call void @adap_fir_Pipeline_Shift_Accum_Loop, i32 %mul, i32 %x_read, i32 %acc_loc, i32 %shift_reg, i32 %coeffs_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adap_fir_Pipeline_Shift_Accum_Loop, i32 %mul, i32 %x_read, i32 %acc_loc, i32 %shift_reg, i32 %coeffs_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 26 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %acc_loc_load" [HLS_Code/adap_fir.c:36]   --->   Operation 27 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (1.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y, i32 %bitcast_ln36" [HLS_Code/adap_fir.c:36]   --->   Operation 28 'write' 'write_ln36' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 29 [5/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 29 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 30 [4/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 30 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 31 [3/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 31 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 32 [2/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 32 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 33 [1/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 33 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln39 = call void @adap_fir_Pipeline_Coeff_Update_Loop, i32 %error, i32 %shift_reg, i32 %coeffs_1" [HLS_Code/adap_fir.c:39]   --->   Operation 34 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [HLS_Code/adap_fir.c:6]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln39 = call void @adap_fir_Pipeline_Coeff_Update_Loop, i32 %error, i32 %shift_reg, i32 %coeffs_1" [HLS_Code/adap_fir.c:39]   --->   Operation 46 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [HLS_Code/adap_fir.c:45]   --->   Operation 47 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ coeffs_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_loc           (alloca       ) [ 001111111100000]
coeffs_1_load     (load         ) [ 000111100000000]
d_read            (read         ) [ 000011111111110]
x_read            (read         ) [ 000011111000000]
mul               (fmul         ) [ 000000011000000]
call_ln0          (call         ) [ 000000000000000]
acc_loc_load      (load         ) [ 000000000011110]
bitcast_ln36      (bitcast      ) [ 000000000000000]
write_ln36        (write        ) [ 000000000000000]
error             (fsub         ) [ 000000000000001]
spectopmodule_ln6 (spectopmodule) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000]
call_ln39         (call         ) [ 000000000000000]
ret_ln45          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeffs_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adap_fir_Pipeline_Shift_Accum_Loop"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="adap_fir_Pipeline_Coeff_Update_Loop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="acc_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="d_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_read/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="x_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln36_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln36/9 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeffs_1_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="1"/>
<pin id="80" dir="0" index="2" bw="32" slack="4"/>
<pin id="81" dir="0" index="3" bw="32" slack="6"/>
<pin id="82" dir="0" index="4" bw="32" slack="0"/>
<pin id="83" dir="0" index="5" bw="32" slack="0"/>
<pin id="84" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="32" slack="0"/>
<pin id="93" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/13 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="6"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="error/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul8/3 mul1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="acc_loc_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="8"/>
<pin id="109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_loc_load/9 "/>
</bind>
</comp>

<comp id="111" class="1004" name="bitcast_ln36_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln36/9 "/>
</bind>
</comp>

<comp id="116" class="1005" name="acc_loc_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="6"/>
<pin id="118" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="acc_loc "/>
</bind>
</comp>

<comp id="122" class="1005" name="coeffs_1_load_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_1_load "/>
</bind>
</comp>

<comp id="127" class="1005" name="d_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="6"/>
<pin id="129" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="d_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="x_read_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="138" class="1005" name="mul_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="146" class="1005" name="error_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="error "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1/7 add/11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="77" pin=4"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="77" pin=5"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="101"><net_src comp="97" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="106"><net_src comp="58" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="107" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="119"><net_src comp="48" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="77" pin=3"/></net>

<net id="121"><net_src comp="116" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="125"><net_src comp="71" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="130"><net_src comp="52" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="135"><net_src comp="58" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="141"><net_src comp="102" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="149"><net_src comp="97" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="88" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {9 }
	Port: shift_reg | {7 8 }
	Port: coeffs_1 | {13 14 }
 - Input state : 
	Port: adap_fir : x | {3 }
	Port: adap_fir : d | {3 }
	Port: adap_fir : shift_reg | {7 8 13 14 }
	Port: adap_fir : coeffs_1 | {1 2 7 8 13 14 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		bitcast_ln36 : 1
		write_ln36 : 2
		error : 1
	State 10
	State 11
	State 12
	State 13
		call_ln39 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_adap_fir_Pipeline_Shift_Accum_Loop_fu_77 |    5    |  6.5906 |   692   |   799   |
|          | grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88 |    8    |  1.588  |   699   |   1067  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                   grp_fu_97                   |    2    |    0    |   205   |   390   |
|          |                   grp_fu_151                  |    2    |    0    |   205   |   390   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fmul   |                   grp_fu_102                  |    3    |    0    |   143   |   321   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |               d_read_read_fu_52               |    0    |    0    |    0    |    0    |
|          |               x_read_read_fu_58               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   write  |             write_ln36_write_fu_64            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    20   |  8.1786 |   1944  |   2967  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
| coeffs_1|    0   |   64   |   12   |    0   |
|shift_reg|    0   |   32   |   12   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   96   |   24   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   acc_loc_reg_116   |   32   |
|coeffs_1_load_reg_122|   32   |
|    d_read_reg_127   |   32   |
|    error_reg_146    |   32   |
|     mul_reg_138     |   32   |
|    x_read_reg_132   |   32   |
+---------------------+--------+
|        Total        |   192  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_adap_fir_Pipeline_Coeff_Update_Loop_fu_88 |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_fu_102                  |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   128  ||  3.176  ||    18   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   20   |    8   |  1944  |  2967  |    -   |
|   Memory  |    0   |    -   |    -   |   96   |   24   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   20   |   11   |  2232  |  3009  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
