// Seed: 1341188623
module module_0 (
    input  tri0  id_0,
    input  wand  id_1
    , id_11,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  wire  id_8,
    output tri   id_9
);
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10
    , id_12, id_13
);
  logic id_14;
  ;
  always
    repeat (id_9)
      @(posedge id_8) begin : LABEL_0
        if (-1'd0) id_13 <= id_5;
        else id_12 <= id_12;
      end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4,
      id_3
  );
endmodule
