Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\SegmentDecoder.v" into library work
Parsing module <SegmentDecoder>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\ShiftReg.v" into library work
Parsing module <ShiftReg>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\Seg7Remap.v" into library work
Parsing module <Seg7Remap>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\Seg7Decode.v" into library work
Parsing module <Seg7Decode>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\Seg7Device.v" into library work
Parsing module <Seg7Device>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\Object.v" into library work
Parsing module <Object>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\HexToBCD.v" into library work
Parsing module <HexToBCD>.
WARNING:HDLCompiler:542 - "G:\course\Logic and Computer Design\Project\SuperMario\HexToBCD.v" Line 57: Indexed range expression contains whitespace between - and :
WARNING:HDLCompiler:248 - "G:\course\Logic and Computer Design\Project\SuperMario\HexToBCD.v" Line 66: Block identifier is required on this block
WARNING:HDLCompiler:248 - "G:\course\Logic and Computer Design\Project\SuperMario\HexToBCD.v" Line 64: Block identifier is required on this block
WARNING:HDLCompiler:248 - "G:\course\Logic and Computer Design\Project\SuperMario\HexToBCD.v" Line 90: Block identifier is required on this block
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\VGA.v" into library work
Parsing module <VGA>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\Turtle.v" into library work
Parsing module <Turtle>.
Analyzing Verilog file "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" into library work
Parsing module <StageGenerator>.
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 45: Procedural assignment to a non-register mario_x is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 45: Bit-select or part-select is not allowed in a assign statement for non-net mario_x
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 46: Procedural assignment to a non-register mario_y is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 46: Bit-select or part-select is not allowed in a assign statement for non-net mario_y
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 47: Procedural assignment to a non-register box_x is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 47: Bit-select or part-select is not allowed in a assign statement for non-net box_x
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 48: Procedural assignment to a non-register box_y is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 48: Bit-select or part-select is not allowed in a assign statement for non-net box_y
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 49: Procedural assignment to a non-register box_state is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 49: Bit-select or part-select is not allowed in a assign statement for non-net box_state
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 50: Procedural assignment to a non-register box_x is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 50: Bit-select or part-select is not allowed in a assign statement for non-net box_x
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 51: Procedural assignment to a non-register box_y is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 51: Bit-select or part-select is not allowed in a assign statement for non-net box_y
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 52: Procedural assignment to a non-register box_state is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 52: Bit-select or part-select is not allowed in a assign statement for non-net box_state
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 53: Procedural assignment to a non-register box_x is not permitted, left-hand side should be reg/integer/time/genvar
ERROR:HDLCompiler:1417 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 53: Bit-select or part-select is not allowed in a assign statement for non-net box_x
ERROR:HDLCompiler:1660 - "G:\course\Logic and Computer Design\Project\SuperMario\StageGenerator.v" Line 54: Procedural assignment to a non-register box_y is not permitted, left-hand side should be reg/integer/time/genvar
Sorry, too many errors..
--> 

Total memory usage is 4535112 kilobytes

Number of errors   :   19 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

