$date
	Sat Nov 05 17:28:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_tb $end
$var wire 4 ! data_in [3:0] $end
$var wire 3 " ns [2:0] $end
$var wire 3 # ps [2:0] $end
$var reg 1 $ CLK $end
$var reg 1 % EVEN $end
$var reg 1 & HOLD $end
$var reg 1 ' ODD $end
$var reg 1 ( RESET $end
$var reg 1 ) UP $end
$scope module MY_FSM $end
$var wire 1 * clk $end
$var wire 1 + even $end
$var wire 1 , hold $end
$var wire 1 - odd $end
$var wire 1 . reset_n $end
$var wire 1 / up $end
$var wire 4 0 x_in [3:0] $end
$var reg 3 1 NS [2:0] $end
$var reg 3 2 PS [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b111 1
b0 0
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
b111 "
b0 !
$end
#1
1$
1*
#2
0$
0*
#3
1$
1*
#4
0$
0*
#5
b111 2
b111 #
b0 1
b0 "
1/
1$
1*
1)
b1 !
b1 0
1(
1.
#6
0$
0*
#7
b1 1
b1 "
b0 2
b0 #
1$
1*
#8
0$
0*
#9
b10 1
b10 "
b1 2
b1 #
1$
1*
#10
b0 1
b0 "
1+
0/
0$
0*
1%
0)
b10 !
b10 0
#11
b110 1
b110 "
b0 2
b0 #
1$
1*
#12
0$
0*
#13
b100 1
b100 "
b110 2
b110 #
1$
1*
#14
0$
0*
#15
b100 2
b100 #
b11 1
b11 "
1-
0+
1$
1*
1'
0%
b100 !
b100 0
#16
0$
0*
#17
b1 1
b1 "
b11 2
b11 #
1$
1*
#18
0$
0*
#19
b111 1
b111 "
b1 2
b1 #
1$
1*
#20
b1 1
b1 "
1,
0-
0$
0*
1&
0'
b1000 !
b1000 0
#21
1$
1*
#22
0$
0*
#23
1$
1*
#24
0$
0*
#25
1$
1*
