{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 21:45:41 2021 " "Info: Processing started: Thu Oct 21 21:45:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_bus -c exp_bus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register r2\[5\] register r3\[5\] 142.29 MHz 7.028 ns Internal " "Info: Clock \"clk\" has Internal fmax of 142.29 MHz between source register \"r2\[5\]\" and destination register \"r3\[5\]\" (period= 7.028 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.767 ns + Longest register register " "Info: + Longest register to register delay is 6.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r2\[5\] 1 REG LCFF_X20_Y1_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y1_N25; Fanout = 1; REG Node = 'r2\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r2[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(0.624 ns) 2.482 ns bus_reg\[5\]~40 2 COMB LCCOMB_X26_Y2_N30 2 " "Info: 2: + IC(1.858 ns) + CELL(0.624 ns) = 2.482 ns; Loc. = LCCOMB_X26_Y2_N30; Fanout = 2; COMB Node = 'bus_reg\[5\]~40'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { r2[5] bus_reg[5]~40 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.206 ns) 4.490 ns bus_reg\[5\]~50 3 COMB LCCOMB_X20_Y1_N6 3 " "Info: 3: + IC(1.802 ns) + CELL(0.206 ns) = 4.490 ns; Loc. = LCCOMB_X20_Y1_N6; Fanout = 3; COMB Node = 'bus_reg\[5\]~50'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { bus_reg[5]~40 bus_reg[5]~50 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.817 ns) + CELL(0.460 ns) 6.767 ns r3\[5\] 4 REG LCFF_X26_Y2_N31 1 " "Info: 4: + IC(1.817 ns) + CELL(0.460 ns) = 6.767 ns; Loc. = LCFF_X26_Y2_N31; Fanout = 1; REG Node = 'r3\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { bus_reg[5]~50 r3[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.290 ns ( 19.06 % ) " "Info: Total cell delay = 1.290 ns ( 19.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.477 ns ( 80.94 % ) " "Info: Total interconnect delay = 5.477 ns ( 80.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.767 ns" { r2[5] bus_reg[5]~40 bus_reg[5]~50 r3[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.767 ns" { r2[5] {} bus_reg[5]~40 {} bus_reg[5]~50 {} r3[5] {} } { 0.000ns 1.858ns 1.802ns 1.817ns } { 0.000ns 0.624ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.772 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.772 ns r3\[5\] 3 REG LCFF_X26_Y2_N31 1 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.772 ns; Loc. = LCFF_X26_Y2_N31; Fanout = 1; REG Node = 'r3\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clk~clkctrl r3[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.07 % ) " "Info: Total cell delay = 1.776 ns ( 64.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 35.93 % ) " "Info: Total interconnect delay = 0.996 ns ( 35.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk clk~clkctrl r3[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~combout {} clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.769 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 2.769 ns r2\[5\] 3 REG LCFF_X20_Y1_N25 1 " "Info: 3: + IC(0.850 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X20_Y1_N25; Fanout = 1; REG Node = 'r2\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl r2[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.14 % ) " "Info: Total cell delay = 1.776 ns ( 64.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 35.86 % ) " "Info: Total interconnect delay = 0.993 ns ( 35.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl r2[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} r2[5] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk clk~clkctrl r3[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~combout {} clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl r2[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} r2[5] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.767 ns" { r2[5] bus_reg[5]~40 bus_reg[5]~50 r3[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "6.767 ns" { r2[5] {} bus_reg[5]~40 {} bus_reg[5]~50 {} r3[5] {} } { 0.000ns 1.858ns 1.802ns 1.817ns } { 0.000ns 0.624ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk clk~clkctrl r3[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~combout {} clk~clkctrl {} r3[5] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl r2[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} r2[5] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "r2\[3\] sw_bus clk 14.405 ns register " "Info: tsu for register \"r2\[3\]\" (data pin = \"sw_bus\", clock pin = \"clk\") is 14.405 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.214 ns + Longest pin register " "Info: + Longest pin to register delay is 17.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sw_bus 1 PIN PIN_48 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 3; PIN Node = 'sw_bus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.835 ns) + CELL(0.650 ns) 8.429 ns bus_reg\[0\]~28 2 COMB LCCOMB_X20_Y1_N12 12 " "Info: 2: + IC(6.835 ns) + CELL(0.650 ns) = 8.429 ns; Loc. = LCCOMB_X20_Y1_N12; Fanout = 12; COMB Node = 'bus_reg\[0\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.485 ns" { sw_bus bus_reg[0]~28 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.651 ns) 11.367 ns bus_reg\[3\]~35 3 COMB LCCOMB_X26_Y2_N22 1 " "Info: 3: + IC(2.287 ns) + CELL(0.651 ns) = 11.367 ns; Loc. = LCCOMB_X26_Y2_N22; Fanout = 1; COMB Node = 'bus_reg\[3\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { bus_reg[0]~28 bus_reg[3]~35 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.206 ns) 13.355 ns bus_reg\[3\]~36 4 COMB LCCOMB_X20_Y1_N28 2 " "Info: 4: + IC(1.782 ns) + CELL(0.206 ns) = 13.355 ns; Loc. = LCCOMB_X20_Y1_N28; Fanout = 2; COMB Node = 'bus_reg\[3\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { bus_reg[3]~35 bus_reg[3]~36 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.206 ns) 15.341 ns bus_reg\[3\]~48 5 COMB LCCOMB_X26_Y2_N16 3 " "Info: 5: + IC(1.780 ns) + CELL(0.206 ns) = 15.341 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 3; COMB Node = 'bus_reg\[3\]~48'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.986 ns" { bus_reg[3]~36 bus_reg[3]~48 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.460 ns) 17.214 ns r2\[3\] 6 REG LCFF_X20_Y1_N29 1 " "Info: 6: + IC(1.413 ns) + CELL(0.460 ns) = 17.214 ns; Loc. = LCFF_X20_Y1_N29; Fanout = 1; REG Node = 'r2\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { bus_reg[3]~48 r2[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.117 ns ( 18.11 % ) " "Info: Total cell delay = 3.117 ns ( 18.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.097 ns ( 81.89 % ) " "Info: Total interconnect delay = 14.097 ns ( 81.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.214 ns" { sw_bus bus_reg[0]~28 bus_reg[3]~35 bus_reg[3]~36 bus_reg[3]~48 r2[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.214 ns" { sw_bus {} sw_bus~combout {} bus_reg[0]~28 {} bus_reg[3]~35 {} bus_reg[3]~36 {} bus_reg[3]~48 {} r2[3] {} } { 0.000ns 0.000ns 6.835ns 2.287ns 1.782ns 1.780ns 1.413ns } { 0.000ns 0.944ns 0.650ns 0.651ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.769 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 2.769 ns r2\[3\] 3 REG LCFF_X20_Y1_N29 1 " "Info: 3: + IC(0.850 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X20_Y1_N29; Fanout = 1; REG Node = 'r2\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl r2[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.14 % ) " "Info: Total cell delay = 1.776 ns ( 64.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 35.86 % ) " "Info: Total interconnect delay = 0.993 ns ( 35.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl r2[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} r2[3] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "17.214 ns" { sw_bus bus_reg[0]~28 bus_reg[3]~35 bus_reg[3]~36 bus_reg[3]~48 r2[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "17.214 ns" { sw_bus {} sw_bus~combout {} bus_reg[0]~28 {} bus_reg[3]~35 {} bus_reg[3]~36 {} bus_reg[3]~48 {} r2[3] {} } { 0.000ns 0.000ns 6.835ns 2.287ns 1.782ns 1.780ns 1.413ns } { 0.000ns 0.944ns 0.650ns 0.651ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl r2[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} r2[3] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk l\[3\] r1\[3\] 10.948 ns register " "Info: tco from clock \"clk\" to destination pin \"l\[3\]\" through register \"r1\[3\]\" is 10.948 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.772 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.772 ns r1\[3\] 3 REG LCFF_X26_Y2_N29 1 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.772 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 1; REG Node = 'r1\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { clk~clkctrl r1[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.07 % ) " "Info: Total cell delay = 1.776 ns ( 64.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 35.93 % ) " "Info: Total interconnect delay = 0.996 ns ( 35.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk clk~clkctrl r1[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~combout {} clk~clkctrl {} r1[3] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.872 ns + Longest register pin " "Info: + Longest register to pin delay is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns r1\[3\] 1 REG LCFF_X26_Y2_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N29; Fanout = 1; REG Node = 'r1\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { r1[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.206 ns) 0.635 ns bus_reg\[3\]~35 2 COMB LCCOMB_X26_Y2_N22 1 " "Info: 2: + IC(0.429 ns) + CELL(0.206 ns) = 0.635 ns; Loc. = LCCOMB_X26_Y2_N22; Fanout = 1; COMB Node = 'bus_reg\[3\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { r1[3] bus_reg[3]~35 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.206 ns) 2.623 ns bus_reg\[3\]~36 3 COMB LCCOMB_X20_Y1_N28 2 " "Info: 3: + IC(1.782 ns) + CELL(0.206 ns) = 2.623 ns; Loc. = LCCOMB_X20_Y1_N28; Fanout = 2; COMB Node = 'bus_reg\[3\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { bus_reg[3]~35 bus_reg[3]~36 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(3.056 ns) 7.872 ns l\[3\] 4 PIN PIN_94 0 " "Info: 4: + IC(2.193 ns) + CELL(3.056 ns) = 7.872 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'l\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.249 ns" { bus_reg[3]~36 l[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.468 ns ( 44.05 % ) " "Info: Total cell delay = 3.468 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.404 ns ( 55.95 % ) " "Info: Total interconnect delay = 4.404 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { r1[3] bus_reg[3]~35 bus_reg[3]~36 l[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { r1[3] {} bus_reg[3]~35 {} bus_reg[3]~36 {} l[3] {} } { 0.000ns 0.429ns 1.782ns 2.193ns } { 0.000ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.772 ns" { clk clk~clkctrl r1[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.772 ns" { clk {} clk~combout {} clk~clkctrl {} r1[3] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { r1[3] bus_reg[3]~35 bus_reg[3]~36 l[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { r1[3] {} bus_reg[3]~35 {} bus_reg[3]~36 {} l[3] {} } { 0.000ns 0.429ns 1.782ns 2.193ns } { 0.000ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "sw_bus l\[3\] 18.604 ns Longest " "Info: Longest tpd from source pin \"sw_bus\" to destination pin \"l\[3\]\" is 18.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns sw_bus 1 PIN PIN_48 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_48; Fanout = 3; PIN Node = 'sw_bus'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.835 ns) + CELL(0.650 ns) 8.429 ns bus_reg\[0\]~28 2 COMB LCCOMB_X20_Y1_N12 12 " "Info: 2: + IC(6.835 ns) + CELL(0.650 ns) = 8.429 ns; Loc. = LCCOMB_X20_Y1_N12; Fanout = 12; COMB Node = 'bus_reg\[0\]~28'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.485 ns" { sw_bus bus_reg[0]~28 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.287 ns) + CELL(0.651 ns) 11.367 ns bus_reg\[3\]~35 3 COMB LCCOMB_X26_Y2_N22 1 " "Info: 3: + IC(2.287 ns) + CELL(0.651 ns) = 11.367 ns; Loc. = LCCOMB_X26_Y2_N22; Fanout = 1; COMB Node = 'bus_reg\[3\]~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.938 ns" { bus_reg[0]~28 bus_reg[3]~35 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.206 ns) 13.355 ns bus_reg\[3\]~36 4 COMB LCCOMB_X20_Y1_N28 2 " "Info: 4: + IC(1.782 ns) + CELL(0.206 ns) = 13.355 ns; Loc. = LCCOMB_X20_Y1_N28; Fanout = 2; COMB Node = 'bus_reg\[3\]~36'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { bus_reg[3]~35 bus_reg[3]~36 } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.193 ns) + CELL(3.056 ns) 18.604 ns l\[3\] 5 PIN PIN_94 0 " "Info: 5: + IC(2.193 ns) + CELL(3.056 ns) = 18.604 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'l\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.249 ns" { bus_reg[3]~36 l[3] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.507 ns ( 29.60 % ) " "Info: Total cell delay = 5.507 ns ( 29.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.097 ns ( 70.40 % ) " "Info: Total interconnect delay = 13.097 ns ( 70.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.604 ns" { sw_bus bus_reg[0]~28 bus_reg[3]~35 bus_reg[3]~36 l[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "18.604 ns" { sw_bus {} sw_bus~combout {} bus_reg[0]~28 {} bus_reg[3]~35 {} bus_reg[3]~36 {} l[3] {} } { 0.000ns 0.000ns 6.835ns 2.287ns 1.782ns 2.193ns } { 0.000ns 0.944ns 0.650ns 0.651ns 0.206ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "r1\[5\] lddr\[1\] clk -5.345 ns register " "Info: th for register \"r1\[5\]\" (data pin = \"lddr\[1\]\", clock pin = \"clk\") is -5.345 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.769 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.666 ns) 2.769 ns r1\[5\] 3 REG LCFF_X20_Y1_N9 1 " "Info: 3: + IC(0.850 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X20_Y1_N9; Fanout = 1; REG Node = 'r1\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { clk~clkctrl r1[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.14 % ) " "Info: Total cell delay = 1.776 ns ( 64.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 35.86 % ) " "Info: Total interconnect delay = 0.993 ns ( 35.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl r1[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} r1[5] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.420 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns lddr\[1\] 1 PIN PIN_57 10 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 10; PIN Node = 'lddr\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lddr[1] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.631 ns) + CELL(0.855 ns) 8.420 ns r1\[5\] 2 REG LCFF_X20_Y1_N9 1 " "Info: 2: + IC(6.631 ns) + CELL(0.855 ns) = 8.420 ns; Loc. = LCFF_X20_Y1_N9; Fanout = 1; REG Node = 'r1\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.486 ns" { lddr[1] r1[5] } "NODE_NAME" } } { "exp_bus.vhd" "" { Text "C:/Users/小烛/Desktop/exp_bus/exp_bus.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 21.25 % ) " "Info: Total cell delay = 1.789 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.631 ns ( 78.75 % ) " "Info: Total interconnect delay = 6.631 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { lddr[1] r1[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { lddr[1] {} lddr[1]~combout {} r1[5] {} } { 0.000ns 0.000ns 6.631ns } { 0.000ns 0.934ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl r1[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} r1[5] {} } { 0.000ns 0.000ns 0.143ns 0.850ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.420 ns" { lddr[1] r1[5] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.420 ns" { lddr[1] {} lddr[1]~combout {} r1[5] {} } { 0.000ns 0.000ns 6.631ns } { 0.000ns 0.934ns 0.855ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 21 21:45:42 2021 " "Info: Processing ended: Thu Oct 21 21:45:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
