#--- source.hlsl
RWStructuredBuffer<uint> _participant_bit : register(u0);
RWStructuredBuffer<uint> _wave_op_index : register(u1);

[numthreads(64, 1, 1)]
void main(uint3 tid : SV_DispatchThreadID) {
  uint result = 0;
  if (((WaveGetLaneIndex() & 1) == 0)) {
    if (((WaveGetLaneIndex() & 1) == 0)) {
      result = (result + WaveActiveMax(result));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = (13 << 6);
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    uint counter0 = 0;
    while ((counter0 < 2)) {
      counter0 = (counter0 + 1);
      if (((WaveGetLaneIndex() & 1) == 1)) {
        result = (result + WaveActiveMin(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = ((29 << 6) | (counter0 << 4));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
      for (uint i1 = 0; (i1 < 2); i1 = (i1 + 1)) {
        if (((WaveGetLaneIndex() & 1) == 0)) {
          result = (result + WaveActiveMax(result));
          uint temp = 0;
          InterlockedAdd(_wave_op_index[0], 3, temp);
          _participant_bit[temp] = (((46 << 6) | (counter0 << 4)) | (i1 << 2));
          uint4 ballot = WaveActiveBallot(1);
          _participant_bit[(temp + 1)] = ballot.x;
          _participant_bit[(temp + 2)] = ballot.y;
        }
        if ((i1 == 1)) {
          continue;
        }
      }
    }
  } else {
  if (((WaveGetLaneIndex() & 1) == 0)) {
    result = (result + WaveActiveSum((WaveGetLaneIndex() + 5)));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (60 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  }
  for (uint i2 = 0; (i2 < 3); i2 = (i2 + 1)) {
    if ((WaveGetLaneIndex() < 1)) {
      result = (result + WaveActiveMax((WaveGetLaneIndex() + 4)));
      uint temp = 0;
      InterlockedAdd(_wave_op_index[0], 3, temp);
      _participant_bit[temp] = ((77 << 6) | (i2 << 4));
      uint4 ballot = WaveActiveBallot(1);
      _participant_bit[(temp + 1)] = ballot.x;
      _participant_bit[(temp + 2)] = ballot.y;
    }
    if (((WaveGetLaneIndex() & 1) == 0)) {
      if (((WaveGetLaneIndex() & 1) == 0)) {
        result = (result + WaveActiveSum(result));
        uint temp = 0;
        InterlockedAdd(_wave_op_index[0], 3, temp);
        _participant_bit[temp] = ((91 << 6) | (i2 << 4));
        uint4 ballot = WaveActiveBallot(1);
        _participant_bit[(temp + 1)] = ballot.x;
        _participant_bit[(temp + 2)] = ballot.y;
      }
    }
    if ((i2 == 1)) {
      continue;
    }
    if ((i2 == 2)) {
      break;
    }
  }
  if (((WaveGetLaneIndex() & 1) == 0)) {
    result = (result + WaveActiveMin(result));
    uint temp = 0;
    InterlockedAdd(_wave_op_index[0], 3, temp);
    _participant_bit[temp] = (106 << 6);
    uint4 ballot = WaveActiveBallot(1);
    _participant_bit[(temp + 1)] = ballot.x;
    _participant_bit[(temp + 2)] = ballot.y;
  }
  }
}

#--- pipeline.yaml
---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]  # Single dispatch for 64 threads
Buffers:
  - Name: _participant_bit
    Format: UInt32
    Stride: 4
    Fill: 0
    Size: 480
  - Name: expected_bit_patterns
    Format: UInt32
    Stride: 4
    Data: [832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 832, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2960, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2964, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2976, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0, 2980, 1431655765, 0]
  - Name: _wave_op_index
    Format: UInt32
    Stride: 4
    Data: [0]
Results:
  - Result: BitTrackingValidation
    Rule: BufferParticipantPattern
    GroupSize: 3
    Actual: _participant_bit
    Expected: expected_bit_patterns
DescriptorSets:
  - Resources:
    - Name: _participant_bit
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: _wave_op_index
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_0 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
