
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.451934                       # Number of seconds simulated
sim_ticks                                451933982000                       # Number of ticks simulated
final_tick                               1390971930000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101808                       # Simulator instruction rate (inst/s)
host_op_rate                                   154063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46010338                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216940                       # Number of bytes of host memory used
host_seconds                                  9822.44                       # Real time elapsed on the host
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1513274751                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst            842560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         202274560                       # Number of bytes read from this memory
system.physmem.bytes_read::total            203117120                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       842560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          842560                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks    185867904                       # Number of bytes written to this memory
system.physmem.bytes_written::total         185867904                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              13165                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            3160540                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               3173705                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         2904186                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              2904186                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1864343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            447575460                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               449439803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1864343                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1864343                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         411272246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              411272246                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         411272246                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1864343                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           447575460                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              860712050                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        3170129                       # number of replacements
system.l2.tagsinuse                       3990.072390                       # Cycle average of tags in use
system.l2.total_refs                          4446612                       # Total number of references to valid blocks.
system.l2.sampled_refs                        3174159                       # Sample count of references to valid blocks.
system.l2.avg_refs                           1.400879                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          3054.951665                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst              11.592368                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             923.528357                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.745838                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.002830                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.225471                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.974139                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 3937                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              3907211                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3911148                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3433159                       # number of Writeback hits
system.l2.Writeback_hits::total               3433159                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data                 8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              17410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17410                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  3937                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3924621                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3928558                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3937                       # number of overall hits
system.l2.overall_hits::cpu.data              3924621                       # number of overall hits
system.l2.overall_hits::total                 3928558                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst              13165                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data             263299                       # number of ReadReq misses
system.l2.ReadReq_misses::total                276464                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data          2897241                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2897241                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst               13165                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             3160540                       # number of demand (read+write) misses
system.l2.demand_misses::total                3173705                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              13165                       # number of overall misses
system.l2.overall_misses::cpu.data            3160540                       # number of overall misses
system.l2.overall_misses::total               3173705                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    711161500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  14035397500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14746559000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data 153240890000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  153240890000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     711161500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  167276287500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     167987449000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    711161500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 167276287500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    167987449000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            17102                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          4170510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             4187612                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3433159                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3433159                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2914651                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2914651                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             17102                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           7085161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7102263                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            17102                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          7085161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7102263                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.769793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.063134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.066019                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.994027                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994027                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.769793                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.446079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.446858                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.769793                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.446079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.446858                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54019.103684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53305.927861                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53339.888738                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52892.006568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52892.006568                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54019.103684                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52926.489619                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52931.021944                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54019.103684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52926.489619                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52931.021944                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2904186                       # number of writebacks
system.l2.writebacks::total                   2904186                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst         13165                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data        263299                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           276464                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2897241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2897241                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          13165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        3160540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3173705                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         13165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       3160540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3173705                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    550716500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  10827849500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11378566000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data 117919199500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 117919199500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    550716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 128747049000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 129297765500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    550716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 128747049000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 129297765500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.769793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.063134                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.066019                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.994027                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994027                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.769793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.446079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.446858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.769793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.446079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.446858                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41831.864793                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41123.777530                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41157.496094                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40700.514559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40700.514559                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41831.864793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40735.775848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40740.322588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41831.864793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40735.775848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40740.322588                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                48570862                       # Number of BP lookups
system.cpu.branchPred.condPredicted          48570862                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            185990                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             32026498                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31985338                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.871481                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    8                       # Number of system calls
system.cpu.numCycles                        903867964                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           78799055                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1004858543                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    48570862                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           31985338                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     419610251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1806591                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              393042363                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                  227                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1741                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  78132722                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 16539                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          893063996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.703795                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.949811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                503926565     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   707177      0.08%     56.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   964726      0.11%     56.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 30900670      3.46%     60.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                356564858     39.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            893063996                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.053737                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.111732                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                162179629                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             340293627                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 359649408                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              29330976                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1610346                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1520993788                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1610346                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                198534950                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               224038317                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            521                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 341208969                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             127670884                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1520389247                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              23689039                       # Number of times rename has blocked due to ROB full
system.cpu.rename.LSQFullEvents              65574112                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands          2117508817                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            5398239954                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       5393766863                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4473091                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            2107614130                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  9894682                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  8                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 259234583                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            432169823                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           153663528                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          14341192                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         12216579                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 1519397590                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                3787                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                1515556453                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            861606                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         6005039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     14486784                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            999                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     893063996                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.697030                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.241154                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           206576122     23.13%     23.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           178167831     19.95%     43.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           253815121     28.42%     71.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           188261308     21.08%     92.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            66243614      7.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       893063996                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5430274     84.80%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                973056     15.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            362920      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             928679122     61.28%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1558295      0.10%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            431471989     28.47%     89.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           153484127     10.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1515556453                       # Type of FU issued
system.cpu.iq.rate                           1.676745                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6403330                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004225                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         3926642708                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1523272457                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1513360409                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4799129                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2138346                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1882318                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1518721193                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2875670                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          9396714                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1483152                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         4526                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       310979                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8820                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1610346                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                86332911                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1841940                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          1519401377                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7710                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             432169823                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            153663528                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 11                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   769                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           4526                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         103596                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        95036                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               198632                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            1515437220                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             431433135                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            119232                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    584885073                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48117782                       # Number of branches executed
system.cpu.iew.exec_stores                  153451938                       # Number of stores executed
system.cpu.iew.exec_rate                     1.676613                       # Inst execution rate
system.cpu.iew.wb_sent                     1515317640                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    1515242727                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1264993996                       # num instructions producing a value
system.cpu.iew.wb_consumers                2556395805                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.676398                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.494835                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         6126630                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            186152                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    891453650                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.697536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.595712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    269247313     30.20%     30.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    268880528     30.16%     60.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     49507233      5.55%     65.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     69894547      7.84%     73.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    233924029     26.24%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    891453650                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           1000000000                       # Number of instructions committed
system.cpu.commit.committedOps             1513274751                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      584039219                       # Number of memory references committed
system.cpu.commit.loads                     430686670                       # Number of loads committed
system.cpu.commit.membars                        2780                       # Number of memory barriers committed
system.cpu.commit.branches                   48058289                       # Number of branches committed
system.cpu.commit.fp_insts                    1823560                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1511909130                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             233924029                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                   2176931002                       # The number of ROB reads
system.cpu.rob.rob_writes                  3040413560                       # The number of ROB writes
system.cpu.timesIdled                          234437                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        10803968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  1000000000                       # Number of Instructions Simulated
system.cpu.committedOps                    1513274751                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total            1000000000                       # Number of Instructions Simulated
system.cpu.cpi                               0.903868                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.903868                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.106356                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.106356                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               4697409077                       # number of integer regfile reads
system.cpu.int_regfile_writes              2108689988                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2764255                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1547338                       # number of floating regfile writes
system.cpu.misc_regfile_reads               680775960                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  16678                       # number of replacements
system.cpu.icache.tagsinuse                367.868844                       # Cycle average of tags in use
system.cpu.icache.total_refs                 78114088                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  17102                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                4567.541106                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     367.868844                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.718494                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.718494                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     78114088                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        78114088                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      78114088                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         78114088                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     78114088                       # number of overall hits
system.cpu.icache.overall_hits::total        78114088                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        18634                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         18634                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        18634                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          18634                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        18634                       # number of overall misses
system.cpu.icache.overall_misses::total         18634                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    864477500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    864477500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    864477500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    864477500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    864477500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    864477500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     78132722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     78132722                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     78132722                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     78132722                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     78132722                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     78132722                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000238                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000238                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46392.481485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46392.481485                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46392.481485                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46392.481485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46392.481485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46392.481485                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           22                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1524                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1524                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1524                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1524                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1524                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1524                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        17110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17110                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        17110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        17110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17110                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    767993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    767993500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    767993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    767993500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    767993500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    767993500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 44885.651666                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44885.651666                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 44885.651666                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44885.651666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 44885.651666                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44885.651666                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                7084648                       # number of replacements
system.cpu.dcache.tagsinuse                511.977740                       # Cycle average of tags in use
system.cpu.dcache.total_refs                567270993                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                7085160                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  80.064669                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           939123402000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.977740                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999957                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data    416839885                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       416839885                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    150431097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      150431097                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     567270982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        567270982                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    567270982                       # number of overall hits
system.cpu.dcache.overall_hits::total       567270982                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5191964                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5191964                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2921565                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2921565                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8113529                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8113529                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8113529                       # number of overall misses
system.cpu.dcache.overall_misses::total       8113529                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76215611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76215611000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 162259009434                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162259009434                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 238474620434                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 238474620434                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 238474620434                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 238474620434                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    422031849                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    422031849                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    153352662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    575384511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    575384511                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    575384511                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    575384511                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012302                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019051                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019051                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014101                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14679.533795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14679.533795                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55538.387622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55538.387622                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29392.218902                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29392.218902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29392.218902                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29392.218902                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       222604                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.909818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3433159                       # number of writebacks
system.cpu.dcache.writebacks::total           3433159                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1021320                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1021320                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         7040                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7040                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1028360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1028360                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1028360                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1028360                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4170644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4170644                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2914525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2914525                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7085169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7085169                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7085169                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7085169                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  57439463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  57439463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 156352692434                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156352692434                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 213792155934                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 213792155934                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 213792155934                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 213792155934                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.019005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019005                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012314                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012314                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012314                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012314                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13772.324730                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13772.324730                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53646.028919                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53646.028919                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30174.602177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30174.602177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30174.602177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30174.602177                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
