# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 00:01:53  June 19, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEBA2F23C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:01:53  JUNE 19, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 8
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_G10 -to i_sys_clk
set_location_assignment PIN_AB21 -to i_key[0]
set_location_assignment PIN_AB22 -to i_key[1]
set_location_assignment PIN_AA22 -to i_key[2]
set_location_assignment PIN_Y21 -to i_key[3]
set_location_assignment PIN_U15 -to o_led[0]
set_location_assignment PIN_Y14 -to o_led[1]
set_location_assignment PIN_V16 -to o_led[2]
set_location_assignment PIN_Y15 -to o_led[3]
set_location_assignment PIN_W21 -to i_uart_rx
set_location_assignment PIN_Y22 -to o_uart_tx
set_location_assignment PIN_AA19 -to o_sd_ncs
set_location_assignment PIN_AA18 -to o_sd_mosi
set_location_assignment PIN_AB20 -to o_sd_dclk
set_location_assignment PIN_AB18 -to i_sd_miso
set_location_assignment PIN_AB17 -to o_exter_io1[0]
set_location_assignment PIN_AA15 -to o_exter_io1[1]
set_location_assignment PIN_AB15 -to o_exter_io1[2]
set_location_assignment PIN_AA14 -to o_exter_io1[3]
set_location_assignment PIN_AA13 -to o_exter_io1[4]
set_location_assignment PIN_M8 -to o_exter_io1[5]
set_location_assignment PIN_AB13 -to o_exter_io1[6]
set_location_assignment PIN_AA12 -to o_exter_io1[7]
set_location_assignment PIN_AB12 -to o_exter_io1[8]
set_location_assignment PIN_AA10 -to o_exter_io1[9]
set_location_assignment PIN_AA9 -to o_exter_io1[10]
set_location_assignment PIN_AB8 -to o_exter_io1[11]
set_location_assignment PIN_AA8 -to o_exter_io1[12]
set_location_assignment PIN_AB7 -to o_exter_io1[13]
set_location_assignment PIN_AA7 -to o_exter_io1[14]
set_location_assignment PIN_AB6 -to o_exter_io1[15]
set_location_assignment PIN_AB5 -to o_exter_io1[16]
set_location_assignment PIN_V9 -to o_exter_io1[17]
set_location_assignment PIN_Y9 -to o_exter_io1[18]
set_location_assignment PIN_V10 -to o_exter_io1[19]
set_location_assignment PIN_Y10 -to o_exter_io1[20]
set_location_assignment PIN_U11 -to o_exter_io1[21]
set_location_assignment PIN_T8 -to o_exter_io1[22]
set_location_assignment PIN_M6 -to o_exter_io1[23]
set_location_assignment PIN_R7 -to o_exter_io1[24]
set_location_assignment PIN_R6 -to o_exter_io1[25]
set_location_assignment PIN_R5 -to o_exter_io1[26]
set_location_assignment PIN_P7 -to o_exter_io1[27]
set_location_assignment PIN_P6 -to o_exter_io1[28]
set_location_assignment PIN_M7 -to o_exter_io1[29]
set_location_assignment PIN_N6 -to o_exter_io1[30]
set_location_assignment PIN_AA1 -to o_exter_io1[31]
set_location_assignment PIN_U7 -to o_exter_io1[32]
set_location_assignment PIN_W2 -to o_exter_io1[33]
set_location_assignment PIN_D7 -to o_exter_io2[0]
set_location_assignment PIN_AA2 -to o_exter_io2[1]
set_location_assignment PIN_T7 -to o_exter_io2[2]
set_location_assignment PIN_G1 -to o_exter_io2[3]
set_location_assignment PIN_G2 -to o_exter_io2[4]
set_location_assignment PIN_L1 -to o_exter_io2[5]
set_location_assignment PIN_L2 -to o_exter_io2[6]
set_location_assignment PIN_N1 -to o_exter_io2[7]
set_location_assignment PIN_C1 -to o_exter_io2[8]
set_location_assignment PIN_C2 -to o_exter_io2[9]
set_location_assignment PIN_D3 -to o_exter_io2[10]
set_location_assignment PIN_E2 -to o_exter_io2[11]
set_location_assignment PIN_N8 -to o_exter_io2[12]
set_location_assignment PIN_P8 -to o_exter_io2[13]
set_location_assignment PIN_P9 -to o_exter_io2[14]
set_location_assignment PIN_R9 -to o_exter_io2[15]
set_location_assignment PIN_R10 -to o_exter_io2[16]
set_location_assignment PIN_T10 -to o_exter_io2[17]
set_location_assignment PIN_U10 -to o_exter_io2[18]
set_location_assignment PIN_N9 -to o_exter_io2[19]
set_location_assignment PIN_R11 -to o_exter_io2[20]
set_location_assignment PIN_P12 -to o_exter_io2[21]
set_location_assignment PIN_R12 -to o_exter_io2[22]
set_location_assignment PIN_T12 -to o_exter_io2[23]
set_location_assignment PIN_U13 -to o_exter_io2[24]
set_location_assignment PIN_Y11 -to o_exter_io2[25]
set_location_assignment PIN_U12 -to o_exter_io2[26]
set_location_assignment PIN_V13 -to o_exter_io2[27]
set_location_assignment PIN_N2 -to o_exter_io2[28]
set_location_assignment PIN_T13 -to o_exter_io2[29]
set_location_assignment PIN_T14 -to o_exter_io2[30]
set_location_assignment PIN_P14 -to o_exter_io2[31]
set_location_assignment PIN_R14 -to o_exter_io2[32]
set_location_assignment PIN_V14 -to o_exter_io2[33]


set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF

set_location_assignment PIN_U17 -to o_hdmi_d_p[2]
set_location_assignment PIN_U16 -to o_hdmi_d_n[2]
set_location_assignment PIN_Y19 -to o_hdmi_d_p[1]
set_location_assignment PIN_Y20 -to o_hdmi_d_n[1]
set_location_assignment PIN_W19 -to o_hdmi_d_p[0]
set_location_assignment PIN_V20 -to o_hdmi_d_n[0]
set_location_assignment PIN_W9 -to o_hdmi_clk_p
set_location_assignment PIN_W8 -to o_hdmi_clk_n
set_global_assignment -name VERILOG_FILE src/hdmi/video_driver.v
set_global_assignment -name VERILOG_FILE src/hdmi/serializer_10_to_1.v
set_global_assignment -name VERILOG_FILE src/hdmi/hdmi_colorbar.v
set_global_assignment -name VERILOG_FILE src/hdmi/dvi_transmitter_top.v
set_global_assignment -name VERILOG_FILE src/hdmi/dvi_encoder.v
set_global_assignment -name SYSTEMVERILOG_FILE src/top.sv
set_global_assignment -name VERILOG_FILE src/sd_card/spi_master.v
set_global_assignment -name VERILOG_FILE src/sd_card/sd_card_top.v
set_global_assignment -name VERILOG_FILE src/sd_card/sd_card_sec_read_write.v
set_global_assignment -name VERILOG_FILE src/sd_card/sd_card_cmd.v
set_global_assignment -name QIP_FILE src/pll/clk_gen.qip
set_global_assignment -name SIP_FILE src/pll/clk_gen.sip
set_global_assignment -name QIP_FILE src/ddio/ddio_out.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top