<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Thu Dec 15 17:30:40 2016</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2015.1_sda (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1282618</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>174111048_1777493248_210592354_903</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtex7</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7vx690t</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffg1157</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>57b4a2832cdd5165b70c4f6c4665a39c</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>c6e08dc3046a445ea2c3e39b72176631</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>0</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>CentOS</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>CentOS release 6.7 (Final)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Xeon(R) CPU E5-2637 v3 @ 3.50GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1200.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>33.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=1</TD>
   <TD>constraintsetcount=0</TD>
   <TD>designmode=GateLvl</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=[unknown]</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=[unknown]</TD>
   <TD>currentimplrun=impl_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=0</TD>
   <TD>totalimplruns=1</TD>
   <TD>board=Alpha-Data ADM-PCIE-7V3</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=14</TD>
    <TD>bufg=14</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4=15429</TD>
    <TD>dsp48e1=513</TD>
    <TD>fdce=2834</TD>
    <TD>fdpe=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=227623</TD>
    <TD>fdse=3052</TD>
    <TD>gnd=32655</TD>
    <TD>gthe2_channel=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_common=2</TD>
    <TD>ibuf=21</TD>
    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2=1</TD>
    <TD>iddr=9</TD>
    <TD>idelayctrl=3</TD>
    <TD>idelaye2_finedelay=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>in_fifo=9</TD>
    <TD>iobuf=88</TD>
    <TD>iobufds_diff_out_dcien=9</TD>
    <TD>iserdese2=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=2873</TD>
    <TD>lut2=22491</TD>
    <TD>lut3=56081</TD>
    <TD>lut4=23719</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=33710</TD>
    <TD>lut6=57564</TD>
    <TD>lut6_2=19</TD>
    <TD>mmcme2_adv=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=1754</TD>
    <TD>muxf8=345</TD>
    <TD>obuf=98</TD>
    <TD>obufds=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>oddr=20</TD>
    <TD>or2l=2</TD>
    <TD>oserdese2=109</TD>
    <TD>out_fifo=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_3_0=1</TD>
    <TD>phaser_in_phy=9</TD>
    <TD>phaser_out_phy=12</TD>
    <TD>phaser_ref=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
    <TD>ram32m=1521</TD>
    <TD>ram32x1d=42</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32x1s=18</TD>
    <TD>ram64m=535</TD>
    <TD>ram64x1d=112</TD>
    <TD>ramb18e1=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=365</TD>
    <TD>srl16e=6866</TD>
    <TD>srlc32e=12054</TD>
    <TD>startupe2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=8301</TD>
    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>and2b1l=14</TD>
    <TD>bufg=14</TD>
    <TD>bufgctrl=1</TD>
    <TD>bufh=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4=15429</TD>
    <TD>dsp48e1=513</TD>
    <TD>fdce=2834</TD>
    <TD>fdpe=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=227623</TD>
    <TD>fdse=3052</TD>
    <TD>gnd=32655</TD>
    <TD>gthe2_channel=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>gthe2_common=2</TD>
    <TD>ibuf=109</TD>
    <TD>ibufds=2</TD>
    <TD>ibufds_gte2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_ibufdisable_int=18</TD>
    <TD>icape2=1</TD>
    <TD>iddr=9</TD>
    <TD>idelayctrl=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>idelaye2_finedelay=72</TD>
    <TD>inv=11</TD>
    <TD>in_fifo=9</TD>
    <TD>iserdese2=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=2873</TD>
    <TD>lut2=22491</TD>
    <TD>lut3=56081</TD>
    <TD>lut4=23719</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=33729</TD>
    <TD>lut6=57583</TD>
    <TD>mmcme2_adv=5</TD>
    <TD>muxf7=1754</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=345</TD>
    <TD>obuf=98</TD>
    <TD>obufds=4</TD>
    <TD>obuft=88</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuftds_dcien=18</TD>
    <TD>oddr=20</TD>
    <TD>or2l=2</TD>
    <TD>oserdese2=109</TD>
</TR><TR ALIGN='LEFT'>    <TD>out_fifo=12</TD>
    <TD>pcie_3_0=1</TD>
    <TD>phaser_in_phy=9</TD>
    <TD>phaser_out_phy=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>phaser_ref=3</TD>
    <TD>phy_control=3</TD>
    <TD>plle2_adv=1</TD>
    <TD>ramb18e1=36</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=365</TD>
    <TD>ramd32=9210</TD>
    <TD>ramd64e=2364</TD>
    <TD>rams32=3060</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=6866</TD>
    <TD>srlc32e=12054</TD>
    <TD>startupe2=1</TD>
    <TD>vcc=8301</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=166353</TD>
    <TD>ff=195227</TD>
    <TD>bram36=404</TD>
    <TD>bram18=152</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=3585</TD>
    <TD>dsp=929</TD>
    <TD>iob=199</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=15</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=507984</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=416134</TD>
    <TD>pins=2766389</TD>
    <TD>bogomips=6983</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=8</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=782.840000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>AXI_to_BPI/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=user</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=AXI_to_BPI</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_addr_width=8</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=OpenCL_static</TD>
    <TD>x_ipversion=1.00.a</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>numblks=66</TD>
</TR><TR ALIGN='LEFT'>    <TD>numreposblks=48</TD>
    <TD>numnonxlnxblks=0</TD>
    <TD>numhierblks=18</TD>
    <TD>maxhierdepth=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=opencldesign</TD>
    <TD>x_ipversion=1.00.a</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>numblks=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>numreposblks=7</TD>
    <TD>numnonxlnxblks=0</TD>
    <TD>numhierblks=8</TD>
    <TD>maxhierdepth=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=OOC_per_IP</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_clock_converter_v2_1_axi_clock_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_clock_converter</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=22</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_axi_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_supports_write=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_read=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_clock_converter_v2_1_axi_clock_converter/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_clock_converter</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_id_width=6</TD>
    <TD>c_axi_addr_width=38</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=512</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_axi_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_supports_write=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_read=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_clock_converter_v2_1_axi_clock_converter/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_clock_converter</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_id_width=3</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=512</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_axi_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_supports_write=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_read=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_clock_converter_v2_1_axi_clock_converter/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_clock_converter</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_axi_is_aclk_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_supports_write=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_read=1</TD>
    <TD>c_synchronizer_stage=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_num_slave_slots=2</TD>
    <TD>c_num_master_slots=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=6</TD>
    <TD>c_axi_addr_width=38</TD>
    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_protocol=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_addr_ranges=1</TD>
    <TD>c_m_axi_base_addr=0x0000000000000000</TD>
    <TD>c_m_axi_addr_width=0x00000021</TD>
    <TD>c_s_axi_base_id=0x0000002000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_thread_id_width=0x0000000500000005</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_m_axi_write_connectivity=0x00000003</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_read_connectivity=0x00000003</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_single_thread=0x0000000000000000</TD>
    <TD>c_s_axi_write_acceptance=0x0000000400000004</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_read_acceptance=0x0000000400000004</TD>
    <TD>c_m_axi_write_issuing=0x00000008</TD>
    <TD>c_m_axi_read_issuing=0x00000008</TD>
    <TD>c_s_axi_arb_priority=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000</TD>
    <TD>c_connectivity_mode=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_axi_crossbar/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_num_master_slots=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_addr_width=22</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_protocol=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_addr_ranges=1</TD>
    <TD>c_m_axi_base_addr=0x000000000010000000000000001100000000000000111000000000000011200000000000000400000000000000050000000000000003000000000000000200000000000000000000</TD>
    <TD>c_m_axi_addr_width=0x000000100000000c0000000c0000000c0000001000000010000000100000001000000010</TD>
    <TD>c_s_axi_base_id=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_thread_id_width=0x00000000</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001000000010000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_read_connectivity=0x000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_write_acceptance=0x00000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_connectivity_mode=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_axi_crossbar/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_num_slave_slots=4</TD>
    <TD>c_num_master_slots=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=3</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_protocol=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_addr_ranges=1</TD>
    <TD>c_m_axi_base_addr=0x0000000000000000</TD>
    <TD>c_m_axi_addr_width=0x00000020</TD>
    <TD>c_s_axi_base_id=0x00000006000000040000000200000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_thread_id_width=0x00000001000000000000000100000001</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_m_axi_write_connectivity=0x0000000f</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_read_connectivity=0x0000000f</TD>
    <TD>c_r_register=0</TD>
    <TD>c_s_axi_single_thread=0x00000000000000000000000000000000</TD>
    <TD>c_s_axi_write_acceptance=0x00000005000000050000000500000005</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_read_acceptance=0x00000005000000050000000500000005</TD>
    <TD>c_m_axi_write_issuing=0x00000005</TD>
    <TD>c_m_axi_read_issuing=0x00000005</TD>
    <TD>c_s_axi_arb_priority=0x00000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x00000000</TD>
    <TD>c_connectivity_mode=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_data_fifo_v2_1_axi_data_fifo/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_data_fifo</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_id_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=38</TD>
    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_write_fifo_depth=512</TD>
    <TD>c_axi_write_fifo_type=bram</TD>
    <TD>c_axi_write_fifo_delay=1</TD>
    <TD>c_axi_read_fifo_depth=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_read_fifo_type=bram</TD>
    <TD>c_axi_read_fifo_delay=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_data_fifo_v2_1_axi_data_fifo/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_data_fifo</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_id_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_write_fifo_depth=512</TD>
    <TD>c_axi_write_fifo_type=bram</TD>
    <TD>c_axi_write_fifo_delay=1</TD>
    <TD>c_axi_read_fifo_depth=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_read_fifo_type=bram</TD>
    <TD>c_axi_read_fifo_delay=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_s_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_id=1</TD>
    <TD>c_axi_addr_width=64</TD>
    <TD>c_s_axi_data_width=256</TD>
    <TD>c_m_axi_data_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_supports_read=1</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_dwidth_converter_v2_1_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_dwidth_converter</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_s_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_id=1</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_m_axi_data_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_write=1</TD>
    <TD>c_axi_supports_read=1</TD>
    <TD>c_fifo_mode=0</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_axi_is_aclk_async=0</TD>
    <TD>c_max_split_beats=16</TD>
    <TD>c_packing_level=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=3</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipversion=4.1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_tx_fifo_depth=512</TD>
    <TD>c_rx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pf_threshold=507</TD>
    <TD>c_tx_fifo_pe_threshold=2</TD>
    <TD>c_rx_fifo_pf_threshold=507</TD>
    <TD>c_rx_fifo_pe_threshold=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_data_interface_type=0</TD>
    <TD>c_baseaddr=0x00110000</TD>
    <TD>c_highaddr=0x00110FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0x80001000</TD>
    <TD>c_axi4_highaddr=0x80002FFF</TD>
    <TD>c_has_axis_tid=1</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_use_rx_cut_through=1</TD>
    <TD>c_use_tx_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipversion=4.1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_tx_fifo_depth=512</TD>
    <TD>c_rx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pf_threshold=507</TD>
    <TD>c_tx_fifo_pe_threshold=2</TD>
    <TD>c_rx_fifo_pf_threshold=507</TD>
    <TD>c_rx_fifo_pe_threshold=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_data_interface_type=0</TD>
    <TD>c_baseaddr=0x00111000</TD>
    <TD>c_highaddr=0x00111FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0x80001000</TD>
    <TD>c_axi4_highaddr=0x80002FFF</TD>
    <TD>c_has_axis_tid=1</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_use_rx_cut_through=1</TD>
    <TD>c_use_tx_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_fifo_mm_s/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_fifo_mm_s</TD>
    <TD>x_ipversion=4.1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_s_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi4_data_width=32</TD>
    <TD>c_tx_fifo_depth=512</TD>
    <TD>c_rx_fifo_depth=4096</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fifo_pf_threshold=507</TD>
    <TD>c_tx_fifo_pe_threshold=2</TD>
    <TD>c_rx_fifo_pf_threshold=507</TD>
    <TD>c_rx_fifo_pe_threshold=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_cut_through=0</TD>
    <TD>c_data_interface_type=0</TD>
    <TD>c_baseaddr=0x00112000</TD>
    <TD>c_highaddr=0x00112FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi4_baseaddr=0x80001000</TD>
    <TD>c_axi4_highaddr=0x80002FFF</TD>
    <TD>c_has_axis_tid=1</TD>
    <TD>c_has_axis_tdest=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tuser=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tdest_width=4</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_use_rx_cut_through=1</TD>
    <TD>c_use_tx_data=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_tx_ctrl=0</TD>
    <TD>c_use_rx_data=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_gpio/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_gpio</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_s_axi_addr_width=9</TD>
    <TD>c_s_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gpio_width=2</TD>
    <TD>c_gpio2_width=2</TD>
    <TD>c_all_inputs=0</TD>
    <TD>c_all_inputs_2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_all_outputs=1</TD>
    <TD>c_all_outputs_2=0</TD>
    <TD>c_interrupt_present=0</TD>
    <TD>c_dout_default=0xFFFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tri_default=0xFFFFFFFF</TD>
    <TD>c_is_dual=1</TD>
    <TD>c_dout_default_2=0x00000000</TD>
    <TD>c_tri_default_2=0xFFFFFFFF</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_hwicap/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_hwicap</TD>
    <TD>x_ipversion=3.0</TD>
    <TD>x_ipcorerevision=8</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_include_startup=1</TD>
    <TD>c_enable_async=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=9</TD>
    <TD>c_write_fifo_depth=1024</TD>
    <TD>c_read_fifo_depth=128</TD>
    <TD>c_icap_width_s=X32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_device_id=0x04224093</TD>
    <TD>c_mode=0</TD>
    <TD>c_noread=0</TD>
    <TD>c_simulation=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_bram_srl_fifo_type=1</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_operation=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_master_bridge/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=ocl_axi_master_bridge</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>addr_width=32</TD>
    <TD>m_id_width=5</TD>
    <TD>s_id_width=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_width=512</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_mmu_v2_1_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_mmu</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_id_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_addr_width=32</TD>
    <TD>c_m_axi_addr_width=32</TD>
    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_supports_user_signals=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_buser_width=1</TD>
    <TD>c_num_ranges=1</TD>
    <TD>c_base_addr=0x0000000000000000</TD>
    <TD>c_range_size=0x00000020</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_uses_dest=0</TD>
    <TD>c_dest_width=1</TD>
    <TD>c_dest=0x0000000000000000</TD>
    <TD>c_prefix_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prefix=0x0000000000000000</TD>
    <TD>c_s_axi_supports_write=1</TD>
    <TD>c_s_axi_supports_read=1</TD>
    <TD>c_m_axi_supports_write=0x0000000000000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_supports_read=0x0000000000000001</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_perf_mon_v5_0_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_perf_mon</TD>
    <TD>x_ipversion=5.0</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_instance=OpenCL_static_xilmonitor_apm_0</TD>
    <TD>c_s_axi_addr_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_protocol=AXI4LITE</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_support_id_reflection=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_advanced=0</TD>
    <TD>c_enable_profile=1</TD>
    <TD>c_enable_trace=1</TD>
    <TD>c_en_axi_debug=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_trigger=0</TD>
    <TD>c_en_wr_add_flag=1</TD>
    <TD>c_en_first_write_flag=0</TD>
    <TD>c_en_last_write_flag=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_response_flag=0</TD>
    <TD>c_en_rd_add_flag=1</TD>
    <TD>c_en_first_read_flag=0</TD>
    <TD>c_en_last_read_flag=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_sw_reg_wr_flag=1</TD>
    <TD>c_en_ext_events_flag=1</TD>
    <TD>c_num_monitor_slots=2</TD>
    <TD>c_enable_event_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_of_counters=1</TD>
    <TD>c_metric_count_width=32</TD>
    <TD>c_metric_count_scale=1</TD>
    <TD>c_global_count_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_have_sampled_metric_cnt=1</TD>
    <TD>c_metrics_sample_count_width=32</TD>
    <TD>c_axi4lite_core_clk_async=0</TD>
    <TD>c_slot_0_axi_addr_width=38</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_0_axi_data_width=512</TD>
    <TD>c_slot_0_axi_id_width=5</TD>
    <TD>c_slot_0_axi_protocol=AXI4</TD>
    <TD>c_slot_0_axis_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_0_axis_tid_width=1</TD>
    <TD>c_slot_0_axis_tdest_width=1</TD>
    <TD>c_slot_0_axis_tuser_width=1</TD>
    <TD>c_slot_0_fifo_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_1_axi_addr_width=32</TD>
    <TD>c_slot_1_axi_data_width=512</TD>
    <TD>c_slot_1_axi_id_width=5</TD>
    <TD>c_slot_1_axi_protocol=AXI4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_1_axis_tdata_width=32</TD>
    <TD>c_slot_1_axis_tid_width=1</TD>
    <TD>c_slot_1_axis_tdest_width=1</TD>
    <TD>c_slot_1_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_1_fifo_enable=0</TD>
    <TD>c_slot_2_axi_addr_width=32</TD>
    <TD>c_slot_2_axi_data_width=32</TD>
    <TD>c_slot_2_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_2_axi_protocol=AXI4</TD>
    <TD>c_slot_2_axis_tdata_width=32</TD>
    <TD>c_slot_2_axis_tid_width=1</TD>
    <TD>c_slot_2_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_2_axis_tuser_width=1</TD>
    <TD>c_slot_2_fifo_enable=1</TD>
    <TD>c_slot_3_axi_addr_width=32</TD>
    <TD>c_slot_3_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_3_axi_id_width=1</TD>
    <TD>c_slot_3_axi_protocol=AXI4</TD>
    <TD>c_slot_3_axis_tdata_width=32</TD>
    <TD>c_slot_3_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_3_axis_tdest_width=1</TD>
    <TD>c_slot_3_axis_tuser_width=1</TD>
    <TD>c_slot_3_fifo_enable=1</TD>
    <TD>c_slot_4_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_4_axi_data_width=32</TD>
    <TD>c_slot_4_axi_id_width=1</TD>
    <TD>c_slot_4_axi_protocol=AXI4</TD>
    <TD>c_slot_4_axis_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_4_axis_tid_width=1</TD>
    <TD>c_slot_4_axis_tdest_width=1</TD>
    <TD>c_slot_4_axis_tuser_width=1</TD>
    <TD>c_slot_4_fifo_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_5_axi_addr_width=32</TD>
    <TD>c_slot_5_axi_data_width=32</TD>
    <TD>c_slot_5_axi_id_width=1</TD>
    <TD>c_slot_5_axi_protocol=AXI4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_5_axis_tdata_width=32</TD>
    <TD>c_slot_5_axis_tid_width=1</TD>
    <TD>c_slot_5_axis_tdest_width=1</TD>
    <TD>c_slot_5_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_5_fifo_enable=1</TD>
    <TD>c_slot_6_axi_addr_width=32</TD>
    <TD>c_slot_6_axi_data_width=32</TD>
    <TD>c_slot_6_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_6_axi_protocol=AXI4</TD>
    <TD>c_slot_6_axis_tdata_width=32</TD>
    <TD>c_slot_6_axis_tid_width=1</TD>
    <TD>c_slot_6_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_6_axis_tuser_width=1</TD>
    <TD>c_slot_6_fifo_enable=1</TD>
    <TD>c_slot_7_axi_addr_width=32</TD>
    <TD>c_slot_7_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_7_axi_id_width=1</TD>
    <TD>c_slot_7_axi_protocol=AXI4</TD>
    <TD>c_slot_7_axis_tdata_width=32</TD>
    <TD>c_slot_7_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_7_axis_tdest_width=1</TD>
    <TD>c_slot_7_axis_tuser_width=1</TD>
    <TD>c_slot_7_fifo_enable=1</TD>
    <TD>c_slot_0_axi_awlen=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_1_axi_awlen=7</TD>
    <TD>c_slot_2_axi_awlen=7</TD>
    <TD>c_slot_3_axi_awlen=7</TD>
    <TD>c_slot_4_axi_awlen=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_5_axi_awlen=7</TD>
    <TD>c_slot_6_axi_awlen=7</TD>
    <TD>c_slot_7_axi_awlen=7</TD>
    <TD>c_slot_0_axi_lock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_1_axi_lock=0</TD>
    <TD>c_slot_2_axi_lock=0</TD>
    <TD>c_slot_3_axi_lock=0</TD>
    <TD>c_slot_4_axi_lock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_slot_5_axi_lock=0</TD>
    <TD>c_slot_6_axi_lock=0</TD>
    <TD>c_slot_7_axi_lock=0</TD>
    <TD>c_reg_all_monitor_signals=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_event0_fifo_enable=1</TD>
    <TD>c_ext_event1_fifo_enable=1</TD>
    <TD>c_ext_event2_fifo_enable=1</TD>
    <TD>c_ext_event3_fifo_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_event4_fifo_enable=1</TD>
    <TD>c_ext_event5_fifo_enable=1</TD>
    <TD>c_ext_event6_fifo_enable=1</TD>
    <TD>c_ext_event7_fifo_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_event_log=0</TD>
    <TD>c_fifo_axis_depth=16</TD>
    <TD>c_fifo_axis_tdata_width=72</TD>
    <TD>c_axis_dwidth_round_to_32=96</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_axis_tid_width=1</TD>
    <TD>c_fifo_axis_sync=1</TD>
    <TD>c_show_axi_ids=0</TD>
    <TD>c_show_axi_len=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_show_axis_tid=0</TD>
    <TD>c_show_axis_tdest=0</TD>
    <TD>c_show_axis_tuser=0</TD>
    <TD>enable_ext_events=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>counter_load_value=0x00000000</TD>
    <TD>c_log_data_offld=0</TD>
    <TD>s_axi_offld_id_width=1</TD>
    <TD>c_s_axi4_baseaddr=0xFFFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi4_highaddr=0x00000000</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_axi_register_slice/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=22</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_w=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_r=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_axi_register_slice/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=0</TD>
    <TD>c_axi_id_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_w=1</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_r=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_axi_register_slice/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=22</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_w=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_r=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_axi_register_slice/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=22</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_w=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_r=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_axi_register_slice/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=22</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_w=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_r=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_register_slice_v2_1_axi_register_slice/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axi_register_slice</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=16</TD>
    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_aw=7</TD>
    <TD>c_reg_config_w=7</TD>
    <TD>c_reg_config_b=7</TD>
    <TD>c_reg_config_ar=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_config_r=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_slave_bridge/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=ocl_axi_slave_bridge</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>addr_width=17</TD>
    <TD>data_width=32</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_broadcaster_v1_1_top_OpenCL_static_xilmonitor_broadcast_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_broadcaster</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_num_mi_slots=3</TD>
    <TD>c_s_axis_tdata_width=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tdata_width=96</TD>
    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_s_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tuser_width=1</TD>
    <TD>c_axis_signal_set=0b00000000000000000000000000100011</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_subset_converter_v1_1_axis_subset_converter_OpenCL_static_xilmonitor_subset0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_subset_converter</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_s_axis_tdata_width=96</TD>
    <TD>c_s_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tdest_width=1</TD>
    <TD>c_s_axis_tuser_width=1</TD>
    <TD>c_s_axis_signal_set=0b00000000000000000000000000100011</TD>
    <TD>c_m_axis_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tid_width=1</TD>
    <TD>c_m_axis_tdest_width=1</TD>
    <TD>c_m_axis_signal_set=0b00000000000000000000000000100011</TD>
    <TD>c_m_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_tlast=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_subset_converter_v1_1_axis_subset_converter_OpenCL_static_xilmonitor_subset1_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_subset_converter</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_s_axis_tdata_width=96</TD>
    <TD>c_s_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tdest_width=1</TD>
    <TD>c_s_axis_tuser_width=1</TD>
    <TD>c_s_axis_signal_set=0b00000000000000000000000000100011</TD>
    <TD>c_m_axis_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tid_width=1</TD>
    <TD>c_m_axis_tdest_width=1</TD>
    <TD>c_m_axis_signal_set=0b00000000000000000000000000100011</TD>
    <TD>c_m_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_tlast=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_subset_converter_v1_1_axis_subset_converter_OpenCL_static_xilmonitor_subset2_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_subset_converter</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_s_axis_tdata_width=96</TD>
    <TD>c_s_axis_tid_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_tdest_width=1</TD>
    <TD>c_s_axis_tuser_width=1</TD>
    <TD>c_s_axis_signal_set=0b00000000000000000000000000100011</TD>
    <TD>c_m_axis_tdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_tid_width=1</TD>
    <TD>c_m_axis_tdest_width=1</TD>
    <TD>c_m_axis_signal_set=0b00000000000000000000000000100011</TD>
    <TD>c_m_axis_tuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_tlast=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_2/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=16</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipversion=8.2</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_xdevicefamily=virtex7</TD>
    <TD>c_elaboration_dir=./</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_axi_slave_type=0</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_32bit_address=0</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mem_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_init_file=blk_mem_64B_parity.mem</TD>
    <TD>c_use_default_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_data=0</TD>
    <TD>c_has_rsta=0</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rstram_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_inita_val=0</TD>
    <TD>c_has_ena=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_use_byte_wea=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=1</TD>
    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_width_a=72</TD>
    <TD>c_read_width_a=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=512</TD>
    <TD>c_read_depth_a=512</TD>
    <TD>c_addra_width=9</TD>
    <TD>c_has_rstb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_regceb=0</TD>
    <TD>c_use_byte_web=0</TD>
    <TD>c_web_width=1</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_b=72</TD>
    <TD>c_read_width_b=72</TD>
    <TD>c_write_depth_b=512</TD>
    <TD>c_read_depth_b=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_addrb_width=9</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=0</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_has_injecterr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_common_clk=0</TD>
    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_en_sleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_uram=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_count_18k_bram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_est_power_summary=Estimated Power for IP     _     7.6380249999999998 mW</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>blk_mem_gen_v8_2/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=4</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=blk_mem_gen</TD>
    <TD>x_ipversion=8.2</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_xdevicefamily=virtex7</TD>
    <TD>c_elaboration_dir=./</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_axi_slave_type=0</TD>
    <TD>c_use_bram_block=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_32bit_address=0</TD>
    <TD>c_ctrl_ecc_algo=NONE</TD>
    <TD>c_has_axi_id=0</TD>
    <TD>c_axi_id_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_mem_type=1</TD>
    <TD>c_byte_size=9</TD>
    <TD>c_algorithm=1</TD>
    <TD>c_prim_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_load_init_file=0</TD>
    <TD>c_init_file_name=no_coe_file_loaded</TD>
    <TD>c_init_file=blk_mem_64B_parity_reg.mem</TD>
    <TD>c_use_default_data=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_data=0</TD>
    <TD>c_has_rsta=0</TD>
    <TD>c_rst_priority_a=CE</TD>
    <TD>c_rstram_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_inita_val=0</TD>
    <TD>c_has_ena=0</TD>
    <TD>c_has_regcea=0</TD>
    <TD>c_use_byte_wea=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wea_width=1</TD>
    <TD>c_write_mode_a=READ_FIRST</TD>
    <TD>c_write_width_a=72</TD>
    <TD>c_read_width_a=72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_depth_a=512</TD>
    <TD>c_read_depth_a=512</TD>
    <TD>c_addra_width=9</TD>
    <TD>c_has_rstb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rst_priority_b=CE</TD>
    <TD>c_rstram_b=0</TD>
    <TD>c_initb_val=0</TD>
    <TD>c_has_enb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_regceb=0</TD>
    <TD>c_use_byte_web=0</TD>
    <TD>c_web_width=1</TD>
    <TD>c_write_mode_b=WRITE_FIRST</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_width_b=72</TD>
    <TD>c_read_width_b=72</TD>
    <TD>c_write_depth_b=512</TD>
    <TD>c_read_depth_b=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_addrb_width=9</TD>
    <TD>c_has_mem_output_regs_a=0</TD>
    <TD>c_has_mem_output_regs_b=1</TD>
    <TD>c_has_mux_output_regs_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_mux_output_regs_b=0</TD>
    <TD>c_mux_pipeline_stages=0</TD>
    <TD>c_has_softecc_input_regs_a=0</TD>
    <TD>c_has_softecc_output_regs_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_softecc=0</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_en_ecc_pipe=0</TD>
    <TD>c_has_injecterr=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sim_collision_check=ALL</TD>
    <TD>c_common_clk=0</TD>
    <TD>c_disable_warn_bhv_coll=0</TD>
    <TD>c_en_sleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_uram=0</TD>
    <TD>c_en_rdaddra_chg=0</TD>
    <TD>c_en_rdaddrb_chg=0</TD>
    <TD>c_en_deepsleep_pin=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_shutdown_pin=0</TD>
    <TD>c_disable_warn_bhv_range=0</TD>
    <TD>c_count_36k_bram=1</TD>
    <TD>c_count_18k_bram=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_est_power_summary=Estimated Power for IP     _     7.6380249999999998 mW</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>c_counter_binary_v12_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=c_counter_binary</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_implementation=1</TD>
    <TD>c_verbosity=0</TD>
    <TD>c_xdevicefamily=virtex7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_width=24</TD>
    <TD>c_has_ce=0</TD>
    <TD>c_has_sclr=0</TD>
    <TD>c_restrict_count=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_count_to=1</TD>
    <TD>c_count_by=1</TD>
    <TD>c_count_mode=0</TD>
    <TD>c_thresh0_value=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ce_overrides_sync=0</TD>
    <TD>c_has_thresh0=0</TD>
    <TD>c_has_load=0</TD>
    <TD>c_load_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_latency=1</TD>
    <TD>c_fb_latency=0</TD>
    <TD>c_ainit_val=0</TD>
    <TD>c_sinit_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sclr_overrides_sset=1</TD>
    <TD>c_has_sset=0</TD>
    <TD>c_has_sinit=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v5_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>component_name=OpenCL_static_clk_wiz_0_0</TD>
    <TD>use_phase_alignment=true</TD>
    <TD>use_min_o_jitter=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_max_i_jitter=false</TD>
    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_inclk_switchover=false</TD>
    <TD>use_dyn_reconfig=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>primitive=MMCM</TD>
    <TD>num_out_clk=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>clkin1_period=10.0</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>feedback_type=SINGLE</TD>
    <TD>clock_mgr_type=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>manual_override=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v5_1/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>component_name=OpenCL_static_clk_wiz_1_0</TD>
    <TD>use_phase_alignment=true</TD>
    <TD>use_min_o_jitter=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_max_i_jitter=false</TD>
    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_inclk_switchover=false</TD>
    <TD>use_dyn_reconfig=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_axi=1</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>primitive=MMCM</TD>
    <TD>num_out_clk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>clkin1_period=10.0</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>feedback_type=SINGLE</TD>
    <TD>clock_mgr_type=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>manual_override=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dma_pcie/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=user</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=dma_pcie</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>tcq=1</TD>
    <TD>c_no_of_lanes=8</TD>
    <TD>c_device_number=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtex7</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_m_axi_id_width=4</TD>
    <TD>c_s_axi_addr_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_data_width=256</TD>
    <TD>c_m_axi_addr_width=64</TD>
    <TD>c_m_axi_data_width=256</TD>
    <TD>c_s_axis_data_width=256</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_data_width=256</TD>
    <TD>c_m_axis_rq_user_width=60</TD>
    <TD>c_m_axis_rc_user_width=75</TD>
    <TD>c_s_axis_cq_user_width=85</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_cc_user_width=33</TD>
    <TD>c_s_keep_width=8</TD>
    <TD>c_m_keep_width=8</TD>
    <TD>c_s_axis_user_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_user_width=64</TD>
    <TD>c_num_usr_irq=32</TD>
    <TD>c_ecc_enable=0</TD>
    <TD>c_num_pcie_tags=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_buffer_addr_size=9</TD>
    <TD>c_rd_buffer_size_bits=5</TD>
    <TD>c_pciebar_num=6</TD>
    <TD>c_pciebar_as=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v12_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=18</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rst=1</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=4kx4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val=2</TD>
    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_negate_val=1021</TD>
    <TD>c_prog_full_type=0</TD>
    <TD>c_rd_data_count_width=10</TD>
    <TD>c_rd_depth=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=10</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
    <TD>c_power_saving_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
    <TD>c_wr_ack_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_data_count_width=10</TD>
    <TD>c_wr_depth=1024</TD>
    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=2</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=38</TD>
    <TD>c_axi_data_width=512</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_id=1</TD>
    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wdch=11</TD>
    <TD>c_implementation_type_wrch=12</TD>
    <TD>c_implementation_type_rach=12</TD>
    <TD>c_implementation_type_rdch=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_axis=11</TD>
    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_wdch=512x72</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
    <TD>c_prim_fifo_type_rach=512x72</TD>
    <TD>c_prim_fifo_type_rdch=512x72</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=72</TD>
    <TD>c_din_width_wdch=577</TD>
    <TD>c_din_width_wrch=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rach=72</TD>
    <TD>c_din_width_rdch=520</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wdch=512</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=9</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=9</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=15</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=511</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rach=15</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=511</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=13</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=509</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rach=13</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=509</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1021</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v12_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=fifo_generator</TD>
    <TD>x_ipversion=12.0</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=32</TD>
    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_rlocs=0</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_almost_full=0</TD>
    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_int_clk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rst=1</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
    <TD>c_has_valid=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
    <TD>c_implementation_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_init_wr_pntr_val=0</TD>
    <TD>c_memory_type=2</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_optimization_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_overflow_low=0</TD>
    <TD>c_preload_latency=1</TD>
    <TD>c_preload_regs=0</TD>
    <TD>c_prim_fifo_type=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val=2</TD>
    <TD>c_prog_empty_thresh_negate_val=3</TD>
    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_full_thresh_assert_val=509</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_negate_val=508</TD>
    <TD>c_prog_full_type=1</TD>
    <TD>c_rd_data_count_width=9</TD>
    <TD>c_rd_depth=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=9</TD>
    <TD>c_underflow_low=0</TD>
    <TD>c_use_dout_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc=0</TD>
    <TD>c_use_embedded_reg=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
    <TD>c_power_saving_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_valid_low=0</TD>
    <TD>c_wr_ack_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_data_count_width=9</TD>
    <TD>c_wr_depth=512</TD>
    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_response_latency=1</TD>
    <TD>c_msgon_val=1</TD>
    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=2</TD>
    <TD>c_interface_type=0</TD>
    <TD>c_axi_type=1</TD>
    <TD>c_has_axi_wr_channel=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_add_ngc_constraint=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_data_width=64</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_id=0</TD>
    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_wuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_ruser=0</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
    <TD>c_has_axis_tdata=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tuser=1</TD>
    <TD>c_has_axis_tready=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
    <TD>c_axis_tdata_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
    <TD>c_axis_tstrb_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wrch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rach_type=0</TD>
    <TD>c_rdch_type=0</TD>
    <TD>c_axis_type=0</TD>
    <TD>c_implementation_type_wach=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_axis=1</TD>
    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_wdch=1kx36</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
    <TD>c_prim_fifo_type_rdch=1kx36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rach=0</TD>
    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
    <TD>c_error_injection_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_din_width_wach=32</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rach=32</TD>
    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_wr_depth_wach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
    <TD>c_wr_depth_rach=16</TD>
    <TD>c_wr_depth_rdch=1024</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rach=4</TD>
    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_has_data_counts_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
    <TD>c_has_data_counts_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_empty_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2015_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>hls_input_type=c</TD>
    <TD>hls_input_float=1</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_part=xc7vx690tffg1157-2</TD>
    <TD>hls_input_clock=5.000000</TD>
    <TD>hls_input_arch=others</TD>
    <TD>hls_syn_clock=4.890000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_lat=-1</TD>
    <TD>hls_syn_tpt=none</TD>
    <TD>hls_syn_mem=772</TD>
    <TD>hls_syn_dsp=942</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_ff=148225</TD>
    <TD>hls_syn_lut=109151</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>mig_7series_v2_3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>language=Verilog</TD>
    <TD>synthesis_tool=Vivado</TD>
    <TD>level=CONTROLLER</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_enable=1</TD>
    <TD>no_of_controllers=1</TD>
    <TD>interface_type=DDR3</TD>
    <TD>axi_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>clk_period=1500</TD>
    <TD>phy_ratio=4</TD>
    <TD>clkin_period=2500</TD>
    <TD>vccaux_io=1.8V</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_type=SODIMM</TD>
    <TD>memory_part=mt18ksf1g72hz-1g6</TD>
    <TD>dq_width=72</TD>
    <TD>ecc=ON</TD>
</TR><TR ALIGN='LEFT'>    <TD>data_mask=0</TD>
    <TD>ordering=NORM</TD>
    <TD>burst_mode=8</TD>
    <TD>burst_type=SEQ</TD>
</TR><TR ALIGN='LEFT'>    <TD>ca_mirror=OFF</TD>
    <TD>output_drv=HIGH</TD>
    <TD>use_cs_port=1</TD>
    <TD>use_odt_port=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>rtt_nom=40</TD>
    <TD>memory_address_map=BANK_ROW_COLUMN</TD>
    <TD>refclk_freq=200</TD>
    <TD>debug_port=OFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>internal_vref=0</TD>
    <TD>sysclk_type=DIFFERENTIAL</TD>
    <TD>refclk_type=DIFFERENTIAL</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie3_7x_0_pcie_3_0_7vx/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=pcie3_7x</TD>
    <TD>x_ipversion=4.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>pl_link_cap_max_link_speed=4</TD>
    <TD>pl_link_cap_max_link_width=8</TD>
    <TD>user_clk2_freq=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_link_cap_aspm_support=0</TD>
    <TD>c_data_width=256</TD>
    <TD>ref_clk_freq=0</TD>
    <TD>pcie_link_speed=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>keep_width=8</TD>
    <TD>ari_cap_enable=FALSE</TD>
    <TD>pf0_ari_cap_next_func=0x00</TD>
    <TD>axisten_if_cc_alignment_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_cq_alignment_mode=TRUE</TD>
    <TD>axisten_if_rc_alignment_mode=TRUE</TD>
    <TD>axisten_if_rc_straddle=FALSE</TD>
    <TD>axisten_if_rq_alignment_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf0_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf0_aer_cap_nextptr=0x300</TD>
    <TD>pf0_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_ari_cap_nextptr=0x000</TD>
    <TD>vf1_ari_cap_nextptr=0x000</TD>
    <TD>vf2_ari_cap_nextptr=0x000</TD>
    <TD>vf3_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_ari_cap_nextptr=0x000</TD>
    <TD>vf5_ari_cap_nextptr=0x000</TD>
    <TD>pf0_bar0_aperture_size=0b01111</TD>
    <TD>pf0_bar0_control=0b100</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar1_aperture_size=0b01101</TD>
    <TD>pf0_bar1_control=0b100</TD>
    <TD>pf0_bar2_aperture_size=0b00000</TD>
    <TD>pf0_bar2_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar3_aperture_size=0b00000</TD>
    <TD>pf0_bar3_control=0b000</TD>
    <TD>pf0_bar4_aperture_size=0b00000</TD>
    <TD>pf0_bar4_control=0b000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar5_aperture_size=0b00000</TD>
    <TD>pf0_bar5_control=0b000</TD>
    <TD>pf0_capability_pointer=0x80</TD>
    <TD>pf0_class_code=0x058000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vendor_id=0x10EE</TD>
    <TD>pf0_device_id=0x7038</TD>
    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_ltr_support=FALSE</TD>
    <TD>pf0_dev_cap2_obff_support=00</TD>
    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap_ext_tag_supported=FALSE</TD>
    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0b010</TD>
    <TD>pf0_dpa_cap_nextptr=0x300</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation1=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation2=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation3=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation5=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation6=0x00</TD>
    <TD>pf0_dpa_cap_sub_state_power_allocation7=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation0=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation1=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation2=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation3=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dpa_cap_sub_state_power_allocation4=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation5=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation6=0x00</TD>
    <TD>pf1_dpa_cap_sub_state_power_allocation7=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dsn_cap_nextptr=0x300</TD>
    <TD>pf0_expansion_rom_aperture_size=0b00000</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
    <TD>pf0_interrupt_pin=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_link_status_slot_clock_config=FALSE</TD>
    <TD>pf0_ltr_cap_nextptr=0x300</TD>
    <TD>pf0_msix_cap_nextptr=0x00</TD>
    <TD>pf0_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_bir=0</TD>
    <TD>pf0_msix_cap_table_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msi_cap_multimsgcap=0</TD>
    <TD>pf0_msi_cap_nextptr=0xC0</TD>
    <TD>pf0_pb_cap_nextptr=0x274</TD>
    <TD>pf0_pm_cap_nextptr=0x90</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_enable=FALSE</TD>
    <TD>pf0_rbar_cap_nextptr=0x300</TD>
    <TD>pf0_rbar_cap_size0=0x00000</TD>
    <TD>pf0_rbar_cap_size1=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_size2=0x00000</TD>
    <TD>pf1_rbar_cap_size0=0x00000</TD>
    <TD>pf1_rbar_cap_size1=0x00000</TD>
    <TD>pf1_rbar_cap_size2=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_revision_id=0x00</TD>
    <TD>pf0_sriov_bar0_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar0_control=0b000</TD>
    <TD>pf0_sriov_bar1_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar1_control=0b000</TD>
    <TD>pf0_sriov_bar2_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar2_control=0b000</TD>
    <TD>pf0_sriov_bar3_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar3_control=0b000</TD>
    <TD>pf0_sriov_bar4_aperture_size=0b00000</TD>
    <TD>pf0_sriov_bar4_control=0b000</TD>
    <TD>pf0_sriov_bar5_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar5_control=0b000</TD>
    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x300</TD>
    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_ver=0x0</TD>
    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_vf_device_id=0x0000</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_subsystem_id=0x0010</TD>
    <TD>pf0_tphr_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_nextptr=0x300</TD>
    <TD>vf0_tphr_cap_nextptr=0x000</TD>
    <TD>vf1_tphr_cap_nextptr=0x000</TD>
    <TD>vf2_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_nextptr=0x000</TD>
    <TD>vf4_tphr_cap_nextptr=0x000</TD>
    <TD>vf5_tphr_cap_nextptr=0x000</TD>
    <TD>pf0_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
    <TD>pf1_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf1_tphr_cap_st_table_size=0x000</TD>
    <TD>pf1_tphr_cap_ver=0x1</TD>
    <TD>vf0_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf0_tphr_cap_st_table_size=0x000</TD>
    <TD>vf0_tphr_cap_ver=0x1</TD>
    <TD>vf1_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf1_tphr_cap_st_table_size=0x000</TD>
    <TD>vf1_tphr_cap_ver=0x1</TD>
    <TD>vf2_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf2_tphr_cap_st_table_size=0x000</TD>
    <TD>vf2_tphr_cap_ver=0x1</TD>
    <TD>vf3_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf3_tphr_cap_st_table_size=0x000</TD>
    <TD>vf3_tphr_cap_ver=0x1</TD>
    <TD>vf4_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf4_tphr_cap_st_table_size=0x000</TD>
    <TD>vf4_tphr_cap_ver=0x1</TD>
    <TD>vf5_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_tphr_cap_st_table_loc=0x0</TD>
    <TD>vf5_tphr_cap_st_table_size=0x000</TD>
    <TD>vf5_tphr_cap_ver=0x1</TD>
    <TD>pf0_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>pf1_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf0_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf1_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf1_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf2_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf3_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf3_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf4_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>vf5_tphr_cap_dev_specific_mode=TRUE</TD>
    <TD>vf5_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf0_vc_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>spare_word1=0x00000000</TD>
    <TD>pf1_aer_cap_ecrc_check_capable=FALSE</TD>
    <TD>pf1_aer_cap_ecrc_gen_capable=FALSE</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_ari_cap_nextptr=0x000</TD>
    <TD>pf1_bar0_aperture_size=0b00000</TD>
    <TD>pf1_bar0_control=0b000</TD>
    <TD>pf1_bar1_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar1_control=0b000</TD>
    <TD>pf1_bar2_aperture_size=0b00000</TD>
    <TD>pf1_bar2_control=0b000</TD>
    <TD>pf1_bar3_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar3_control=0b000</TD>
    <TD>pf1_bar4_aperture_size=0b00000</TD>
    <TD>pf1_bar4_control=0b000</TD>
    <TD>pf1_bar5_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar5_control=0b000</TD>
    <TD>pf1_capability_pointer=0x80</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_device_id=0x7011</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dev_cap_max_payload_size=0b010</TD>
    <TD>pf1_dpa_cap_nextptr=0x000</TD>
    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_expansion_rom_enable=FALSE</TD>
    <TD>pf1_interrupt_pin=0x0</TD>
    <TD>pf1_msix_cap_nextptr=0x00</TD>
    <TD>pf1_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_bir=0</TD>
    <TD>pf1_msix_cap_table_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msi_cap_multimsgcap=0</TD>
    <TD>pf1_msi_cap_nextptr=0x00</TD>
    <TD>pf1_pb_cap_nextptr=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_enable=FALSE</TD>
    <TD>pf1_rbar_cap_nextptr=0x000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar0_control=0b000</TD>
    <TD>pf1_sriov_bar1_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar1_control=0b000</TD>
    <TD>pf1_sriov_bar2_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar2_control=0b000</TD>
    <TD>pf1_sriov_bar3_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar3_control=0b000</TD>
    <TD>pf1_sriov_bar4_aperture_size=0b00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar4_control=0b000</TD>
    <TD>pf1_sriov_bar5_aperture_size=0b00000</TD>
    <TD>pf1_sriov_bar5_control=0b000</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_nextptr=0x000</TD>
    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x0</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_func_dep_link=0x0001</TD>
    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0010</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_enable=FALSE</TD>
    <TD>pf1_tphr_cap_nextptr=0x000</TD>
    <TD>pl_upstream_facing=TRUE</TD>
    <TD>sriov_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_cd=0x000</TD>
    <TD>tl_credits_ch=0x00000000</TD>
    <TD>tl_credits_npd=0x028</TD>
    <TD>tl_credits_nph=0x20</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_pd=0x198</TD>
    <TD>tl_credits_ph=0x20</TD>
    <TD>tl_extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>tl_legacy_mode_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_pf_enable_reg=FALSE</TD>
    <TD>vf0_capability_pointer=0x80</TD>
    <TD>vf0_msix_cap_pba_bir=0</TD>
    <TD>vf0_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_msix_cap_table_bir=0</TD>
    <TD>vf0_msix_cap_table_offset=0x00000000</TD>
    <TD>vf0_msix_cap_table_size=0x000</TD>
    <TD>vf0_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_pm_cap_nextptr=00000000</TD>
    <TD>vf1_msix_cap_pba_bir=0</TD>
    <TD>vf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf1_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf1_msix_cap_table_offset=0x00000000</TD>
    <TD>vf1_msix_cap_table_size=0x000</TD>
    <TD>vf1_msi_cap_multimsgcap=0</TD>
    <TD>vf1_pm_cap_nextptr=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msix_cap_pba_bir=0</TD>
    <TD>vf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf2_msix_cap_table_bir=0</TD>
    <TD>vf2_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf2_msix_cap_table_size=0x000</TD>
    <TD>vf2_msi_cap_multimsgcap=0</TD>
    <TD>vf2_pm_cap_nextptr=00000000</TD>
    <TD>vf3_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf3_msix_cap_table_bir=0</TD>
    <TD>vf3_msix_cap_table_offset=0x00000000</TD>
    <TD>vf3_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf3_msi_cap_multimsgcap=0</TD>
    <TD>vf3_pm_cap_nextptr=00000000</TD>
    <TD>vf4_msix_cap_pba_bir=0</TD>
    <TD>vf4_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_msix_cap_table_bir=0</TD>
    <TD>vf4_msix_cap_table_offset=0x00000000</TD>
    <TD>vf4_msix_cap_table_size=0x000</TD>
    <TD>vf4_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf4_pm_cap_nextptr=00000000</TD>
    <TD>vf5_msix_cap_pba_bir=0</TD>
    <TD>vf5_msix_cap_pba_offset=0x00000000</TD>
    <TD>vf5_msix_cap_table_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf5_msix_cap_table_offset=0x00000000</TD>
    <TD>vf5_msix_cap_table_size=0x000</TD>
    <TD>vf5_msi_cap_multimsgcap=0</TD>
    <TD>vf5_pm_cap_nextptr=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>completion_space=16KB</TD>
    <TD>gen_x0y0_ucf=0</TD>
    <TD>gen_x0y3_ucf=0</TD>
    <TD>gen_x0y2_ucf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y1_ucf=0</TD>
    <TD>silicon_revision=Production</TD>
    <TD>xlnx_ref_board=0</TD>
    <TD>pcie_blk_locn=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>shared_logic_in_core=FALSE</TD>
    <TD>pipe_sim=FALSE</TD>
    <TD>msi_en=TRUE</TD>
    <TD>msix_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_ext_clk=FALSE</TD>
    <TD>pcie_ext_gt_common=FALSE</TD>
    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>cfg_status_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tx_fc_if=TRUE</TD>
    <TD>cfg_ext_if=TRUE</TD>
    <TD>cfg_fc_if=TRUE</TD>
    <TD>per_func_status_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>rcv_msg_if=TRUE</TD>
    <TD>cfg_tx_msg_if=TRUE</TD>
    <TD>cfg_ctl_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_drp=FALSE</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>axisten_if_enable_client_tag=TRUE</TD>
    <TD>pcie_use_mode=2.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_fast_config=NONE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
    <TD>ext_pipe_interface=FALSE</TD>
    <TD>axisten_if_enable_msg_route=0x00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_enable_rx_msg_intfc=FALSE</TD>
    <TD>power_down=FALSE</TD>
    <TD>dev_port_type=00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipversion=5.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_ext_rst_width=1</TD>
    <TD>c_aux_rst_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_reset_high=0</TD>
    <TD>c_aux_reset_high=0</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_perp_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipversion=5.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_ext_rst_width=4</TD>
    <TD>c_aux_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_reset_high=0</TD>
    <TD>c_aux_reset_high=0</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_perp_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipversion=5.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_ext_rst_width=4</TD>
    <TD>c_aux_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_reset_high=0</TD>
    <TD>c_aux_reset_high=0</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_perp_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipversion=5.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_ext_rst_width=4</TD>
    <TD>c_aux_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_reset_high=0</TD>
    <TD>c_aux_reset_high=0</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_perp_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipversion=5.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=virtex7</TD>
    <TD>c_ext_rst_width=4</TD>
    <TD>c_aux_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ext_reset_high=0</TD>
    <TD>c_aux_reset_high=0</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_perp_rst=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_ds_buf/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_ds_buf</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_buf_type=ibufdsgte2</TD>
    <TD>c_size=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_reduced_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_reduced_logic</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_operation=and</TD>
    <TD>c_size=24</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_vector_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_vector_logic</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_operation=not</TD>
    <TD>c_size=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_vector_logic/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_vector_logic</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_operation=and</TD>
    <TD>c_size=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>winograd_pe/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=winograd_pe</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=1612151552</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_s_axi_control_addr_width=8</TD>
    <TD>c_s_axi_control_data_width=32</TD>
    <TD>c_m_axi_gmem1_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem1_addr_width=32</TD>
    <TD>c_m_axi_gmem1_data_width=512</TD>
    <TD>c_m_axi_gmem1_awuser_width=1</TD>
    <TD>c_m_axi_gmem1_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem1_wuser_width=1</TD>
    <TD>c_m_axi_gmem1_ruser_width=1</TD>
    <TD>c_m_axi_gmem1_buser_width=1</TD>
    <TD>c_m_axi_gmem1_user_value=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem1_prot_value=000</TD>
    <TD>c_m_axi_gmem1_cache_value=0011</TD>
    <TD>c_m_axi_gmem3_id_width=1</TD>
    <TD>c_m_axi_gmem3_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem3_data_width=512</TD>
    <TD>c_m_axi_gmem3_awuser_width=1</TD>
    <TD>c_m_axi_gmem3_aruser_width=1</TD>
    <TD>c_m_axi_gmem3_wuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem3_ruser_width=1</TD>
    <TD>c_m_axi_gmem3_buser_width=1</TD>
    <TD>c_m_axi_gmem3_user_value=0x00000000</TD>
    <TD>c_m_axi_gmem3_prot_value=000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem3_cache_value=0011</TD>
    <TD>c_m_axi_gmem4_id_width=1</TD>
    <TD>c_m_axi_gmem4_addr_width=32</TD>
    <TD>c_m_axi_gmem4_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem4_awuser_width=1</TD>
    <TD>c_m_axi_gmem4_aruser_width=1</TD>
    <TD>c_m_axi_gmem4_wuser_width=1</TD>
    <TD>c_m_axi_gmem4_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem4_buser_width=1</TD>
    <TD>c_m_axi_gmem4_user_value=0x00000000</TD>
    <TD>c_m_axi_gmem4_prot_value=000</TD>
    <TD>c_m_axi_gmem4_cache_value=0011</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem2_id_width=1</TD>
    <TD>c_m_axi_gmem2_addr_width=32</TD>
    <TD>c_m_axi_gmem2_data_width=512</TD>
    <TD>c_m_axi_gmem2_awuser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem2_aruser_width=1</TD>
    <TD>c_m_axi_gmem2_wuser_width=1</TD>
    <TD>c_m_axi_gmem2_ruser_width=1</TD>
    <TD>c_m_axi_gmem2_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_gmem2_user_value=0x00000000</TD>
    <TD>c_m_axi_gmem2_prot_value=000</TD>
    <TD>c_m_axi_gmem2_cache_value=0011</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=-1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>din_width=2</TD>
    <TD>din_from=0</TD>
    <TD>din_to=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlslice/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2015.1_sda</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlslice</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=-1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>din_width=2</TD>
    <TD>din_from=1</TD>
    <TD>din_to=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=170641</TD>
    <TD>ff=195227</TD>
    <TD>bram36=404</TD>
    <TD>bram18=152</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=3585</TD>
    <TD>dsp=929</TD>
    <TD>iob=199</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=15</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=507984</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=416134</TD>
    <TD>pins=2766389</TD>
    <TD>bogomips=6983</TD>
    <TD>high_fanout_nets=283</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=8</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=3</TD>
    <TD>estimated_expansions=441727422</TD>
    <TD>actual_expansions=291112232</TD>
    <TD>router_runtime=2918.060000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
