// Seed: 2257564421
module module_0 (
    output supply0 id_0,
    output uwire   id_1
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri0 id_6
);
  id_8 :
  assert property (@(negedge -1'b0) -1)
  else id_8 = 1 - id_8;
  assign id_2 = -1 ? 1 : 1;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  wire [-1 : -1] id_10;
endmodule
