
l4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085a0  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08008760  08008760  00018760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bc4  08008bc4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08008bc4  08008bc4  00018bc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bcc  08008bcc  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bcc  08008bcc  00018bcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008bd0  08008bd0  00018bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08008bd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  200001e8  08008dbc  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08008dbc  0002042c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001905e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e2b  00000000  00000000  00039276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  0003c0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001368  00000000  00000000  0003d548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ac29  00000000  00000000  0003e8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f17  00000000  00000000  000694d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010fc10  00000000  00000000  000803f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00190000  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006830  00000000  00000000  00190054  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08008748 	.word	0x08008748

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001ec 	.word	0x200001ec
 80001fc:	08008748 	.word	0x08008748

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b96e 	b.w	8000ecc <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468c      	mov	ip, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	f040 8083 	bne.w	8000d1e <__udivmoddi4+0x116>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d947      	bls.n	8000cae <__udivmoddi4+0xa6>
 8000c1e:	fab2 f282 	clz	r2, r2
 8000c22:	b142      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c24:	f1c2 0020 	rsb	r0, r2, #32
 8000c28:	fa24 f000 	lsr.w	r0, r4, r0
 8000c2c:	4091      	lsls	r1, r2
 8000c2e:	4097      	lsls	r7, r2
 8000c30:	ea40 0c01 	orr.w	ip, r0, r1
 8000c34:	4094      	lsls	r4, r2
 8000c36:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c40:	fa1f fe87 	uxth.w	lr, r7
 8000c44:	fb08 c116 	mls	r1, r8, r6, ip
 8000c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x60>
 8000c54:	18fb      	adds	r3, r7, r3
 8000c56:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c5a:	f080 8119 	bcs.w	8000e90 <__udivmoddi4+0x288>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 8116 	bls.w	8000e90 <__udivmoddi4+0x288>
 8000c64:	3e02      	subs	r6, #2
 8000c66:	443b      	add	r3, r7
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c70:	fb08 3310 	mls	r3, r8, r0, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c7c:	45a6      	cmp	lr, r4
 8000c7e:	d909      	bls.n	8000c94 <__udivmoddi4+0x8c>
 8000c80:	193c      	adds	r4, r7, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c86:	f080 8105 	bcs.w	8000e94 <__udivmoddi4+0x28c>
 8000c8a:	45a6      	cmp	lr, r4
 8000c8c:	f240 8102 	bls.w	8000e94 <__udivmoddi4+0x28c>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443c      	add	r4, r7
 8000c94:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c98:	eba4 040e 	sub.w	r4, r4, lr
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	b11d      	cbz	r5, 8000ca8 <__udivmoddi4+0xa0>
 8000ca0:	40d4      	lsrs	r4, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e9c5 4300 	strd	r4, r3, [r5]
 8000ca8:	4631      	mov	r1, r6
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	b902      	cbnz	r2, 8000cb2 <__udivmoddi4+0xaa>
 8000cb0:	deff      	udf	#255	; 0xff
 8000cb2:	fab2 f282 	clz	r2, r2
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	d150      	bne.n	8000d5c <__udivmoddi4+0x154>
 8000cba:	1bcb      	subs	r3, r1, r7
 8000cbc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cc0:	fa1f f887 	uxth.w	r8, r7
 8000cc4:	2601      	movs	r6, #1
 8000cc6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cca:	0c21      	lsrs	r1, r4, #16
 8000ccc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cd4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0xe4>
 8000cdc:	1879      	adds	r1, r7, r1
 8000cde:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ce2:	d202      	bcs.n	8000cea <__udivmoddi4+0xe2>
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	f200 80e9 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000cea:	4684      	mov	ip, r0
 8000cec:	1ac9      	subs	r1, r1, r3
 8000cee:	b2a3      	uxth	r3, r4
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cf8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cfc:	fb08 f800 	mul.w	r8, r8, r0
 8000d00:	45a0      	cmp	r8, r4
 8000d02:	d907      	bls.n	8000d14 <__udivmoddi4+0x10c>
 8000d04:	193c      	adds	r4, r7, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x10a>
 8000d0c:	45a0      	cmp	r8, r4
 8000d0e:	f200 80d9 	bhi.w	8000ec4 <__udivmoddi4+0x2bc>
 8000d12:	4618      	mov	r0, r3
 8000d14:	eba4 0408 	sub.w	r4, r4, r8
 8000d18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d1c:	e7bf      	b.n	8000c9e <__udivmoddi4+0x96>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x12e>
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	f000 80b1 	beq.w	8000e8a <__udivmoddi4+0x282>
 8000d28:	2600      	movs	r6, #0
 8000d2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2e:	4630      	mov	r0, r6
 8000d30:	4631      	mov	r1, r6
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f683 	clz	r6, r3
 8000d3a:	2e00      	cmp	r6, #0
 8000d3c:	d14a      	bne.n	8000dd4 <__udivmoddi4+0x1cc>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0x140>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80b8 	bhi.w	8000eb8 <__udivmoddi4+0x2b0>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	468c      	mov	ip, r1
 8000d52:	2d00      	cmp	r5, #0
 8000d54:	d0a8      	beq.n	8000ca8 <__udivmoddi4+0xa0>
 8000d56:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d5a:	e7a5      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000d5c:	f1c2 0320 	rsb	r3, r2, #32
 8000d60:	fa20 f603 	lsr.w	r6, r0, r3
 8000d64:	4097      	lsls	r7, r2
 8000d66:	fa01 f002 	lsl.w	r0, r1, r2
 8000d6a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6e:	40d9      	lsrs	r1, r3
 8000d70:	4330      	orrs	r0, r6
 8000d72:	0c03      	lsrs	r3, r0, #16
 8000d74:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d78:	fa1f f887 	uxth.w	r8, r7
 8000d7c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb06 f108 	mul.w	r1, r6, r8
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d8e:	d909      	bls.n	8000da4 <__udivmoddi4+0x19c>
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d96:	f080 808d 	bcs.w	8000eb4 <__udivmoddi4+0x2ac>
 8000d9a:	4299      	cmp	r1, r3
 8000d9c:	f240 808a 	bls.w	8000eb4 <__udivmoddi4+0x2ac>
 8000da0:	3e02      	subs	r6, #2
 8000da2:	443b      	add	r3, r7
 8000da4:	1a5b      	subs	r3, r3, r1
 8000da6:	b281      	uxth	r1, r0
 8000da8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000db0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000db4:	fb00 f308 	mul.w	r3, r0, r8
 8000db8:	428b      	cmp	r3, r1
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x1c4>
 8000dbc:	1879      	adds	r1, r7, r1
 8000dbe:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000dc2:	d273      	bcs.n	8000eac <__udivmoddi4+0x2a4>
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	d971      	bls.n	8000eac <__udivmoddi4+0x2a4>
 8000dc8:	3802      	subs	r0, #2
 8000dca:	4439      	add	r1, r7
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000dd2:	e778      	b.n	8000cc6 <__udivmoddi4+0xbe>
 8000dd4:	f1c6 0c20 	rsb	ip, r6, #32
 8000dd8:	fa03 f406 	lsl.w	r4, r3, r6
 8000ddc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000de0:	431c      	orrs	r4, r3
 8000de2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000de6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dee:	fa21 f10c 	lsr.w	r1, r1, ip
 8000df2:	431f      	orrs	r7, r3
 8000df4:	0c3b      	lsrs	r3, r7, #16
 8000df6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfa:	fa1f f884 	uxth.w	r8, r4
 8000dfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e02:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e06:	fb09 fa08 	mul.w	sl, r9, r8
 8000e0a:	458a      	cmp	sl, r1
 8000e0c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e10:	fa00 f306 	lsl.w	r3, r0, r6
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x220>
 8000e16:	1861      	adds	r1, r4, r1
 8000e18:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e1c:	d248      	bcs.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e1e:	458a      	cmp	sl, r1
 8000e20:	d946      	bls.n	8000eb0 <__udivmoddi4+0x2a8>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4421      	add	r1, r4
 8000e28:	eba1 010a 	sub.w	r1, r1, sl
 8000e2c:	b2bf      	uxth	r7, r7
 8000e2e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e32:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e36:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e3a:	fb00 f808 	mul.w	r8, r0, r8
 8000e3e:	45b8      	cmp	r8, r7
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x24a>
 8000e42:	19e7      	adds	r7, r4, r7
 8000e44:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e48:	d22e      	bcs.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4a:	45b8      	cmp	r8, r7
 8000e4c:	d92c      	bls.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4427      	add	r7, r4
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	eba7 0708 	sub.w	r7, r7, r8
 8000e5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5e:	454f      	cmp	r7, r9
 8000e60:	46c6      	mov	lr, r8
 8000e62:	4649      	mov	r1, r9
 8000e64:	d31a      	bcc.n	8000e9c <__udivmoddi4+0x294>
 8000e66:	d017      	beq.n	8000e98 <__udivmoddi4+0x290>
 8000e68:	b15d      	cbz	r5, 8000e82 <__udivmoddi4+0x27a>
 8000e6a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e6e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e72:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e76:	40f2      	lsrs	r2, r6
 8000e78:	ea4c 0202 	orr.w	r2, ip, r2
 8000e7c:	40f7      	lsrs	r7, r6
 8000e7e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e82:	2600      	movs	r6, #0
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	462e      	mov	r6, r5
 8000e8c:	4628      	mov	r0, r5
 8000e8e:	e70b      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e90:	4606      	mov	r6, r0
 8000e92:	e6e9      	b.n	8000c68 <__udivmoddi4+0x60>
 8000e94:	4618      	mov	r0, r3
 8000e96:	e6fd      	b.n	8000c94 <__udivmoddi4+0x8c>
 8000e98:	4543      	cmp	r3, r8
 8000e9a:	d2e5      	bcs.n	8000e68 <__udivmoddi4+0x260>
 8000e9c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ea0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ea4:	3801      	subs	r0, #1
 8000ea6:	e7df      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	e7d2      	b.n	8000e52 <__udivmoddi4+0x24a>
 8000eac:	4660      	mov	r0, ip
 8000eae:	e78d      	b.n	8000dcc <__udivmoddi4+0x1c4>
 8000eb0:	4681      	mov	r9, r0
 8000eb2:	e7b9      	b.n	8000e28 <__udivmoddi4+0x220>
 8000eb4:	4666      	mov	r6, ip
 8000eb6:	e775      	b.n	8000da4 <__udivmoddi4+0x19c>
 8000eb8:	4630      	mov	r0, r6
 8000eba:	e74a      	b.n	8000d52 <__udivmoddi4+0x14a>
 8000ebc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec0:	4439      	add	r1, r7
 8000ec2:	e713      	b.n	8000cec <__udivmoddi4+0xe4>
 8000ec4:	3802      	subs	r0, #2
 8000ec6:	443c      	add	r4, r7
 8000ec8:	e724      	b.n	8000d14 <__udivmoddi4+0x10c>
 8000eca:	bf00      	nop

08000ecc <__aeabi_idiv0>:
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	2120      	movs	r1, #32
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f000 fb6b 	bl	80015bc <SENSOR_IO_Read>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	f023 0304 	bic.w	r3, r3, #4
 8000ef0:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8000ef2:	7bfb      	ldrb	r3, [r7, #15]
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8000efa:	7bfb      	ldrb	r3, [r7, #15]
 8000efc:	f023 0303 	bic.w	r3, r3, #3
 8000f00:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8000f02:	7bfb      	ldrb	r3, [r7, #15]
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8000f0a:	7bfb      	ldrb	r3, [r7, #15]
 8000f0c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f10:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8000f12:	88fb      	ldrh	r3, [r7, #6]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	7bfa      	ldrb	r2, [r7, #15]
 8000f18:	2120      	movs	r1, #32
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 fb34 	bl	8001588 <SENSOR_IO_Write>
}
 8000f20:	bf00      	nop
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000f32:	2300      	movs	r3, #0
 8000f34:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8000f36:	f000 fb1d 	bl	8001574 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	210f      	movs	r1, #15
 8000f40:	4618      	mov	r0, r3
 8000f42:	f000 fb3b 	bl	80015bc <SENSOR_IO_Read>
 8000f46:	4603      	mov	r3, r0
 8000f48:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8000f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b088      	sub	sp, #32
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	b2d8      	uxtb	r0, r3
 8000f62:	f107 020c 	add.w	r2, r7, #12
 8000f66:	2302      	movs	r3, #2
 8000f68:	21b0      	movs	r1, #176	; 0xb0
 8000f6a:	f000 fb45 	bl	80015f8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8000f6e:	7b3b      	ldrb	r3, [r7, #12]
 8000f70:	085b      	lsrs	r3, r3, #1
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8000f76:	7b7b      	ldrb	r3, [r7, #13]
 8000f78:	085b      	lsrs	r3, r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8000f7e:	88fb      	ldrh	r3, [r7, #6]
 8000f80:	b2d8      	uxtb	r0, r3
 8000f82:	f107 020c 	add.w	r2, r7, #12
 8000f86:	2302      	movs	r3, #2
 8000f88:	21b6      	movs	r1, #182	; 0xb6
 8000f8a:	f000 fb35 	bl	80015f8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000f8e:	7b7b      	ldrb	r3, [r7, #13]
 8000f90:	021b      	lsls	r3, r3, #8
 8000f92:	b21a      	sxth	r2, r3
 8000f94:	7b3b      	ldrb	r3, [r7, #12]
 8000f96:	b21b      	sxth	r3, r3
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	b2d8      	uxtb	r0, r3
 8000fa0:	f107 020c 	add.w	r2, r7, #12
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	21ba      	movs	r1, #186	; 0xba
 8000fa8:	f000 fb26 	bl	80015f8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000fac:	7b7b      	ldrb	r3, [r7, #13]
 8000fae:	021b      	lsls	r3, r3, #8
 8000fb0:	b21a      	sxth	r2, r3
 8000fb2:	7b3b      	ldrb	r3, [r7, #12]
 8000fb4:	b21b      	sxth	r3, r3
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8000fba:	88fb      	ldrh	r3, [r7, #6]
 8000fbc:	b2d8      	uxtb	r0, r3
 8000fbe:	f107 020c 	add.w	r2, r7, #12
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	21a8      	movs	r1, #168	; 0xa8
 8000fc6:	f000 fb17 	bl	80015f8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000fca:	7b7b      	ldrb	r3, [r7, #13]
 8000fcc:	021b      	lsls	r3, r3, #8
 8000fce:	b21a      	sxth	r2, r3
 8000fd0:	7b3b      	ldrb	r3, [r7, #12]
 8000fd2:	b21b      	sxth	r3, r3
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8000fd8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000fdc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fea:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000fee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	ee07 3a90 	vmov	s15, r3
 8000ff8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ffc:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001000:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001004:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	ee07 3a90 	vmov	s15, r3
 800100e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001012:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001016:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001022:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001026:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 800102a:	edd7 7a04 	vldr	s15, [r7, #16]
 800102e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001032:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001036:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800103a:	edd7 7a04 	vldr	s15, [r7, #16]
 800103e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001084 <HTS221_H_ReadHumidity+0x130>
 8001042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104a:	dd01      	ble.n	8001050 <HTS221_H_ReadHumidity+0xfc>
 800104c:	4b0e      	ldr	r3, [pc, #56]	; (8001088 <HTS221_H_ReadHumidity+0x134>)
 800104e:	e00a      	b.n	8001066 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8001050:	edd7 7a04 	vldr	s15, [r7, #16]
 8001054:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105c:	d502      	bpl.n	8001064 <HTS221_H_ReadHumidity+0x110>
 800105e:	f04f 0300 	mov.w	r3, #0
 8001062:	e000      	b.n	8001066 <HTS221_H_ReadHumidity+0x112>
 8001064:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8001066:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8001068:	edd7 7a04 	vldr	s15, [r7, #16]
 800106c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001070:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001074:	eef0 7a66 	vmov.f32	s15, s13
}
 8001078:	eeb0 0a67 	vmov.f32	s0, s15
 800107c:	3720      	adds	r7, #32
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	447a0000 	.word	0x447a0000
 8001088:	447a0000 	.word	0x447a0000

0800108c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b090      	sub	sp, #64	; 0x40
 8001090:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001092:	f000 fd7a 	bl	8001b8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001096:	f000 f829 	bl	80010ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109a:	f000 f92b 	bl	80012f4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800109e:	f000 f8dd 	bl	800125c <MX_USART1_UART_Init>
  MX_I2C2_Init();
 80010a2:	f000 f89b 	bl	80011dc <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  BSP_HSENSOR_Init();
 80010a6:	f000 fac5 	bl	8001634 <BSP_HSENSOR_Init>
  float humidity_val = 0;
 80010aa:	f04f 0300 	mov.w	r3, #0
 80010ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  char buffer[50];
  int length = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  humidity_val = BSP_HSENSOR_ReadHumidity();
 80010b4:	f000 fade 	bl	8001674 <BSP_HSENSOR_ReadHumidity>
 80010b8:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
	  length = sprintf(buffer, "Humidity: %.2f\r\n", humidity_val);
 80010bc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80010be:	f7ff fa5b 	bl	8000578 <__aeabi_f2d>
 80010c2:	4602      	mov	r2, r0
 80010c4:	460b      	mov	r3, r1
 80010c6:	1d38      	adds	r0, r7, #4
 80010c8:	4906      	ldr	r1, [pc, #24]	; (80010e4 <main+0x58>)
 80010ca:	f005 f921 	bl	8006310 <siprintf>
 80010ce:	63b8      	str	r0, [r7, #56]	; 0x38
//	  printf("%s, %d", buffer, length);
	  HAL_UART_Transmit(&huart1, (uint8_t*)buffer, length, HAL_MAX_DELAY);
 80010d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80010d2:	b29a      	uxth	r2, r3
 80010d4:	1d39      	adds	r1, r7, #4
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010da:	4803      	ldr	r0, [pc, #12]	; (80010e8 <main+0x5c>)
 80010dc:	f003 fe9c 	bl	8004e18 <HAL_UART_Transmit>
  {
 80010e0:	e7e8      	b.n	80010b4 <main+0x28>
 80010e2:	bf00      	nop
 80010e4:	08008760 	.word	0x08008760
 80010e8:	20000260 	.word	0x20000260

080010ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b0bc      	sub	sp, #240	; 0xf0
 80010f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010f2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80010f6:	2244      	movs	r2, #68	; 0x44
 80010f8:	2100      	movs	r1, #0
 80010fa:	4618      	mov	r0, r3
 80010fc:	f004 fc96 	bl	8005a2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001100:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2294      	movs	r2, #148	; 0x94
 8001114:	2100      	movs	r1, #0
 8001116:	4618      	mov	r0, r3
 8001118:	f004 fc88 	bl	8005a2c <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800111c:	2000      	movs	r0, #0
 800111e:	f001 fe93 	bl	8002e48 <HAL_PWREx_ControlVoltageScaling>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0x40>
  {
    Error_Handler();
 8001128:	f000 f92e 	bl	8001388 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800112c:	2310      	movs	r3, #16
 800112e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001132:	2301      	movs	r3, #1
 8001134:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800113e:	2360      	movs	r3, #96	; 0x60
 8001140:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001144:	2302      	movs	r3, #2
 8001146:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800114a:	2301      	movs	r3, #1
 800114c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001150:	2301      	movs	r3, #1
 8001152:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001156:	233c      	movs	r3, #60	; 0x3c
 8001158:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800115c:	2302      	movs	r3, #2
 800115e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001162:	2302      	movs	r3, #2
 8001164:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001168:	2302      	movs	r3, #2
 800116a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800116e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001172:	4618      	mov	r0, r3
 8001174:	f001 ff0c 	bl	8002f90 <HAL_RCC_OscConfig>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800117e:	f000 f903 	bl	8001388 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001182:	230f      	movs	r3, #15
 8001184:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001188:	2303      	movs	r3, #3
 800118a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119a:	2300      	movs	r3, #0
 800119c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011a0:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011a4:	2105      	movs	r1, #5
 80011a6:	4618      	mov	r0, r3
 80011a8:	f002 fb18 	bl	80037dc <HAL_RCC_ClockConfig>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80011b2:	f000 f8e9 	bl	8001388 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C2;
 80011b6:	2381      	movs	r3, #129	; 0x81
 80011b8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80011ba:	2300      	movs	r3, #0
 80011bc:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80011be:	2300      	movs	r3, #0
 80011c0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	4618      	mov	r0, r3
 80011c6:	f002 fded 	bl	8003da4 <HAL_RCCEx_PeriphCLKConfig>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 80011d0:	f000 f8da 	bl	8001388 <Error_Handler>
  }
}
 80011d4:	bf00      	nop
 80011d6:	37f0      	adds	r7, #240	; 0xf0
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80011e0:	4b1b      	ldr	r3, [pc, #108]	; (8001250 <MX_I2C2_Init+0x74>)
 80011e2:	4a1c      	ldr	r2, [pc, #112]	; (8001254 <MX_I2C2_Init+0x78>)
 80011e4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 80011e6:	4b1a      	ldr	r3, [pc, #104]	; (8001250 <MX_I2C2_Init+0x74>)
 80011e8:	4a1b      	ldr	r2, [pc, #108]	; (8001258 <MX_I2C2_Init+0x7c>)
 80011ea:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80011ec:	4b18      	ldr	r3, [pc, #96]	; (8001250 <MX_I2C2_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f2:	4b17      	ldr	r3, [pc, #92]	; (8001250 <MX_I2C2_Init+0x74>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011f8:	4b15      	ldr	r3, [pc, #84]	; (8001250 <MX_I2C2_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80011fe:	4b14      	ldr	r3, [pc, #80]	; (8001250 <MX_I2C2_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001204:	4b12      	ldr	r3, [pc, #72]	; (8001250 <MX_I2C2_Init+0x74>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800120a:	4b11      	ldr	r3, [pc, #68]	; (8001250 <MX_I2C2_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <MX_I2C2_Init+0x74>)
 8001212:	2200      	movs	r2, #0
 8001214:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001216:	480e      	ldr	r0, [pc, #56]	; (8001250 <MX_I2C2_Init+0x74>)
 8001218:	f001 f856 	bl	80022c8 <HAL_I2C_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001222:	f000 f8b1 	bl	8001388 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001226:	2100      	movs	r1, #0
 8001228:	4809      	ldr	r0, [pc, #36]	; (8001250 <MX_I2C2_Init+0x74>)
 800122a:	f001 fd55 	bl	8002cd8 <HAL_I2CEx_ConfigAnalogFilter>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001234:	f000 f8a8 	bl	8001388 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001238:	2100      	movs	r1, #0
 800123a:	4805      	ldr	r0, [pc, #20]	; (8001250 <MX_I2C2_Init+0x74>)
 800123c:	f001 fd97 	bl	8002d6e <HAL_I2CEx_ConfigDigitalFilter>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001246:	f000 f89f 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000214 	.word	0x20000214
 8001254:	40005800 	.word	0x40005800
 8001258:	307075b1 	.word	0x307075b1

0800125c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001260:	4b22      	ldr	r3, [pc, #136]	; (80012ec <MX_USART1_UART_Init+0x90>)
 8001262:	4a23      	ldr	r2, [pc, #140]	; (80012f0 <MX_USART1_UART_Init+0x94>)
 8001264:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001266:	4b21      	ldr	r3, [pc, #132]	; (80012ec <MX_USART1_UART_Init+0x90>)
 8001268:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800126c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800126e:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <MX_USART1_UART_Init+0x90>)
 8001270:	2200      	movs	r2, #0
 8001272:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001274:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <MX_USART1_UART_Init+0x90>)
 8001276:	2200      	movs	r2, #0
 8001278:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800127a:	4b1c      	ldr	r3, [pc, #112]	; (80012ec <MX_USART1_UART_Init+0x90>)
 800127c:	2200      	movs	r2, #0
 800127e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001280:	4b1a      	ldr	r3, [pc, #104]	; (80012ec <MX_USART1_UART_Init+0x90>)
 8001282:	220c      	movs	r2, #12
 8001284:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001286:	4b19      	ldr	r3, [pc, #100]	; (80012ec <MX_USART1_UART_Init+0x90>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800128c:	4b17      	ldr	r3, [pc, #92]	; (80012ec <MX_USART1_UART_Init+0x90>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001292:	4b16      	ldr	r3, [pc, #88]	; (80012ec <MX_USART1_UART_Init+0x90>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001298:	4b14      	ldr	r3, [pc, #80]	; (80012ec <MX_USART1_UART_Init+0x90>)
 800129a:	2200      	movs	r2, #0
 800129c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <MX_USART1_UART_Init+0x90>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012a4:	4811      	ldr	r0, [pc, #68]	; (80012ec <MX_USART1_UART_Init+0x90>)
 80012a6:	f003 fd67 	bl	8004d78 <HAL_UART_Init>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d001      	beq.n	80012b4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80012b0:	f000 f86a 	bl	8001388 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012b4:	2100      	movs	r1, #0
 80012b6:	480d      	ldr	r0, [pc, #52]	; (80012ec <MX_USART1_UART_Init+0x90>)
 80012b8:	f004 fab6 	bl	8005828 <HAL_UARTEx_SetTxFifoThreshold>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012c2:	f000 f861 	bl	8001388 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012c6:	2100      	movs	r1, #0
 80012c8:	4808      	ldr	r0, [pc, #32]	; (80012ec <MX_USART1_UART_Init+0x90>)
 80012ca:	f004 faeb 	bl	80058a4 <HAL_UARTEx_SetRxFifoThreshold>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012d4:	f000 f858 	bl	8001388 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012d8:	4804      	ldr	r0, [pc, #16]	; (80012ec <MX_USART1_UART_Init+0x90>)
 80012da:	f004 fa6c 	bl	80057b6 <HAL_UARTEx_DisableFifoMode>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012e4:	f000 f850 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012e8:	bf00      	nop
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	20000260 	.word	0x20000260
 80012f0:	40013800 	.word	0x40013800

080012f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <MX_GPIO_Init+0x68>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130e:	4a13      	ldr	r2, [pc, #76]	; (800135c <MX_GPIO_Init+0x68>)
 8001310:	f043 0304 	orr.w	r3, r3, #4
 8001314:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001316:	4b11      	ldr	r3, [pc, #68]	; (800135c <MX_GPIO_Init+0x68>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	f003 0304 	and.w	r3, r3, #4
 800131e:	60bb      	str	r3, [r7, #8]
 8001320:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001322:	4b0e      	ldr	r3, [pc, #56]	; (800135c <MX_GPIO_Init+0x68>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	4a0d      	ldr	r2, [pc, #52]	; (800135c <MX_GPIO_Init+0x68>)
 8001328:	f043 0302 	orr.w	r3, r3, #2
 800132c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800132e:	4b0b      	ldr	r3, [pc, #44]	; (800135c <MX_GPIO_Init+0x68>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800133a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800133e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	4619      	mov	r1, r3
 800134e:	4804      	ldr	r0, [pc, #16]	; (8001360 <MX_GPIO_Init+0x6c>)
 8001350:	f000 fd36 	bl	8001dc0 <HAL_GPIO_Init>

}
 8001354:	bf00      	nop
 8001356:	3720      	adds	r7, #32
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	40021000 	.word	0x40021000
 8001360:	48000800 	.word	0x48000800

08001364 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a04      	ldr	r2, [pc, #16]	; (8001384 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d101      	bne.n	800137a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001376:	f000 fc21 	bl	8001bbc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	40001000 	.word	0x40001000

08001388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800138c:	b672      	cpsid	i
}
 800138e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001390:	e7fe      	b.n	8001390 <Error_Handler+0x8>
	...

08001394 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08a      	sub	sp, #40	; 0x28
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800139c:	4b27      	ldr	r3, [pc, #156]	; (800143c <I2Cx_MspInit+0xa8>)
 800139e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a0:	4a26      	ldr	r2, [pc, #152]	; (800143c <I2Cx_MspInit+0xa8>)
 80013a2:	f043 0302 	orr.w	r3, r3, #2
 80013a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a8:	4b24      	ldr	r3, [pc, #144]	; (800143c <I2Cx_MspInit+0xa8>)
 80013aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	613b      	str	r3, [r7, #16]
 80013b2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80013b4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80013b8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80013ba:	2312      	movs	r3, #18
 80013bc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80013be:	2301      	movs	r3, #1
 80013c0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c2:	2303      	movs	r3, #3
 80013c4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80013c6:	2304      	movs	r3, #4
 80013c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	481b      	ldr	r0, [pc, #108]	; (8001440 <I2Cx_MspInit+0xac>)
 80013d2:	f000 fcf5 	bl	8001dc0 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80013d6:	f107 0314 	add.w	r3, r7, #20
 80013da:	4619      	mov	r1, r3
 80013dc:	4818      	ldr	r0, [pc, #96]	; (8001440 <I2Cx_MspInit+0xac>)
 80013de:	f000 fcef 	bl	8001dc0 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80013e2:	4b16      	ldr	r3, [pc, #88]	; (800143c <I2Cx_MspInit+0xa8>)
 80013e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013e6:	4a15      	ldr	r2, [pc, #84]	; (800143c <I2Cx_MspInit+0xa8>)
 80013e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013ec:	6593      	str	r3, [r2, #88]	; 0x58
 80013ee:	4b13      	ldr	r3, [pc, #76]	; (800143c <I2Cx_MspInit+0xa8>)
 80013f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80013fa:	4b10      	ldr	r3, [pc, #64]	; (800143c <I2Cx_MspInit+0xa8>)
 80013fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013fe:	4a0f      	ldr	r2, [pc, #60]	; (800143c <I2Cx_MspInit+0xa8>)
 8001400:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001404:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001406:	4b0d      	ldr	r3, [pc, #52]	; (800143c <I2Cx_MspInit+0xa8>)
 8001408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800140a:	4a0c      	ldr	r2, [pc, #48]	; (800143c <I2Cx_MspInit+0xa8>)
 800140c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001410:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	210f      	movs	r1, #15
 8001416:	2021      	movs	r0, #33	; 0x21
 8001418:	f000 fca8 	bl	8001d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800141c:	2021      	movs	r0, #33	; 0x21
 800141e:	f000 fcc1 	bl	8001da4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	210f      	movs	r1, #15
 8001426:	2022      	movs	r0, #34	; 0x22
 8001428:	f000 fca0 	bl	8001d6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800142c:	2022      	movs	r0, #34	; 0x22
 800142e:	f000 fcb9 	bl	8001da4 <HAL_NVIC_EnableIRQ>
}
 8001432:	bf00      	nop
 8001434:	3728      	adds	r7, #40	; 0x28
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000
 8001440:	48000400 	.word	0x48000400

08001444 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	4a12      	ldr	r2, [pc, #72]	; (8001498 <I2Cx_Init+0x54>)
 8001450:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4a11      	ldr	r2, [pc, #68]	; (800149c <I2Cx_Init+0x58>)
 8001456:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2201      	movs	r2, #1
 8001462:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	2200      	movs	r2, #0
 8001468:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2200      	movs	r2, #0
 800146e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2200      	movs	r2, #0
 800147a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff89 	bl	8001394 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f000 ff20 	bl	80022c8 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001488:	2100      	movs	r1, #0
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f001 fc24 	bl	8002cd8 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40005800 	.word	0x40005800
 800149c:	00702681 	.word	0x00702681

080014a0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b08a      	sub	sp, #40	; 0x28
 80014a4:	af04      	add	r7, sp, #16
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	4608      	mov	r0, r1
 80014aa:	4611      	mov	r1, r2
 80014ac:	461a      	mov	r2, r3
 80014ae:	4603      	mov	r3, r0
 80014b0:	72fb      	strb	r3, [r7, #11]
 80014b2:	460b      	mov	r3, r1
 80014b4:	813b      	strh	r3, [r7, #8]
 80014b6:	4613      	mov	r3, r2
 80014b8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80014ba:	2300      	movs	r3, #0
 80014bc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80014be:	7afb      	ldrb	r3, [r7, #11]
 80014c0:	b299      	uxth	r1, r3
 80014c2:	88f8      	ldrh	r0, [r7, #6]
 80014c4:	893a      	ldrh	r2, [r7, #8]
 80014c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	6a3b      	ldr	r3, [r7, #32]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	4603      	mov	r3, r0
 80014d6:	68f8      	ldr	r0, [r7, #12]
 80014d8:	f001 f8c8 	bl	800266c <HAL_I2C_Mem_Read>
 80014dc:	4603      	mov	r3, r0
 80014de:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80014e0:	7dfb      	ldrb	r3, [r7, #23]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d004      	beq.n	80014f0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 80014e6:	7afb      	ldrb	r3, [r7, #11]
 80014e8:	4619      	mov	r1, r3
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	f000 f832 	bl	8001554 <I2Cx_Error>
  }
  return status;
 80014f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3718      	adds	r7, #24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b08a      	sub	sp, #40	; 0x28
 80014fe:	af04      	add	r7, sp, #16
 8001500:	60f8      	str	r0, [r7, #12]
 8001502:	4608      	mov	r0, r1
 8001504:	4611      	mov	r1, r2
 8001506:	461a      	mov	r2, r3
 8001508:	4603      	mov	r3, r0
 800150a:	72fb      	strb	r3, [r7, #11]
 800150c:	460b      	mov	r3, r1
 800150e:	813b      	strh	r3, [r7, #8]
 8001510:	4613      	mov	r3, r2
 8001512:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001514:	2300      	movs	r3, #0
 8001516:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001518:	7afb      	ldrb	r3, [r7, #11]
 800151a:	b299      	uxth	r1, r3
 800151c:	88f8      	ldrh	r0, [r7, #6]
 800151e:	893a      	ldrh	r2, [r7, #8]
 8001520:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001524:	9302      	str	r3, [sp, #8]
 8001526:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001528:	9301      	str	r3, [sp, #4]
 800152a:	6a3b      	ldr	r3, [r7, #32]
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	4603      	mov	r3, r0
 8001530:	68f8      	ldr	r0, [r7, #12]
 8001532:	f000 ff87 	bl	8002444 <HAL_I2C_Mem_Write>
 8001536:	4603      	mov	r3, r0
 8001538:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800153a:	7dfb      	ldrb	r3, [r7, #23]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d004      	beq.n	800154a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001540:	7afb      	ldrb	r3, [r7, #11]
 8001542:	4619      	mov	r1, r3
 8001544:	68f8      	ldr	r0, [r7, #12]
 8001546:	f000 f805 	bl	8001554 <I2Cx_Error>
  }
  return status;
 800154a:	7dfb      	ldrb	r3, [r7, #23]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3718      	adds	r7, #24
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}

08001554 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	460b      	mov	r3, r1
 800155e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f000 ff40 	bl	80023e6 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ff6c 	bl	8001444 <I2Cx_Init>
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}

08001574 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001578:	4802      	ldr	r0, [pc, #8]	; (8001584 <SENSOR_IO_Init+0x10>)
 800157a:	f7ff ff63 	bl	8001444 <I2Cx_Init>
}
 800157e:	bf00      	nop
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000380 	.word	0x20000380

08001588 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af02      	add	r7, sp, #8
 800158e:	4603      	mov	r3, r0
 8001590:	71fb      	strb	r3, [r7, #7]
 8001592:	460b      	mov	r3, r1
 8001594:	71bb      	strb	r3, [r7, #6]
 8001596:	4613      	mov	r3, r2
 8001598:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800159a:	79bb      	ldrb	r3, [r7, #6]
 800159c:	b29a      	uxth	r2, r3
 800159e:	79f9      	ldrb	r1, [r7, #7]
 80015a0:	2301      	movs	r3, #1
 80015a2:	9301      	str	r3, [sp, #4]
 80015a4:	1d7b      	adds	r3, r7, #5
 80015a6:	9300      	str	r3, [sp, #0]
 80015a8:	2301      	movs	r3, #1
 80015aa:	4803      	ldr	r0, [pc, #12]	; (80015b8 <SENSOR_IO_Write+0x30>)
 80015ac:	f7ff ffa5 	bl	80014fa <I2Cx_WriteMultiple>
}
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	20000380 	.word	0x20000380

080015bc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af02      	add	r7, sp, #8
 80015c2:	4603      	mov	r3, r0
 80015c4:	460a      	mov	r2, r1
 80015c6:	71fb      	strb	r3, [r7, #7]
 80015c8:	4613      	mov	r3, r2
 80015ca:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80015cc:	2300      	movs	r3, #0
 80015ce:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80015d0:	79bb      	ldrb	r3, [r7, #6]
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	79f9      	ldrb	r1, [r7, #7]
 80015d6:	2301      	movs	r3, #1
 80015d8:	9301      	str	r3, [sp, #4]
 80015da:	f107 030f 	add.w	r3, r7, #15
 80015de:	9300      	str	r3, [sp, #0]
 80015e0:	2301      	movs	r3, #1
 80015e2:	4804      	ldr	r0, [pc, #16]	; (80015f4 <SENSOR_IO_Read+0x38>)
 80015e4:	f7ff ff5c 	bl	80014a0 <I2Cx_ReadMultiple>

  return read_value;
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	20000380 	.word	0x20000380

080015f8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b084      	sub	sp, #16
 80015fc:	af02      	add	r7, sp, #8
 80015fe:	603a      	str	r2, [r7, #0]
 8001600:	461a      	mov	r2, r3
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
 8001606:	460b      	mov	r3, r1
 8001608:	71bb      	strb	r3, [r7, #6]
 800160a:	4613      	mov	r3, r2
 800160c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800160e:	79bb      	ldrb	r3, [r7, #6]
 8001610:	b29a      	uxth	r2, r3
 8001612:	79f9      	ldrb	r1, [r7, #7]
 8001614:	88bb      	ldrh	r3, [r7, #4]
 8001616:	9301      	str	r3, [sp, #4]
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2301      	movs	r3, #1
 800161e:	4804      	ldr	r0, [pc, #16]	; (8001630 <SENSOR_IO_ReadMultiple+0x38>)
 8001620:	f7ff ff3e 	bl	80014a0 <I2Cx_ReadMultiple>
 8001624:	4603      	mov	r3, r0
 8001626:	b29b      	uxth	r3, r3
}
 8001628:	4618      	mov	r0, r3
 800162a:	3708      	adds	r7, #8
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	20000380 	.word	0x20000380

08001634 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 800163a:	4b0c      	ldr	r3, [pc, #48]	; (800166c <BSP_HSENSOR_Init+0x38>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	20be      	movs	r0, #190	; 0xbe
 8001640:	4798      	blx	r3
 8001642:	4603      	mov	r3, r0
 8001644:	2bbc      	cmp	r3, #188	; 0xbc
 8001646:	d002      	beq.n	800164e <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	e009      	b.n	8001662 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 800164e:	4b08      	ldr	r3, [pc, #32]	; (8001670 <BSP_HSENSOR_Init+0x3c>)
 8001650:	4a06      	ldr	r2, [pc, #24]	; (800166c <BSP_HSENSOR_Init+0x38>)
 8001652:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <BSP_HSENSOR_Init+0x3c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	20be      	movs	r0, #190	; 0xbe
 800165c:	4798      	blx	r3
    ret = HSENSOR_OK;
 800165e:	2300      	movs	r3, #0
 8001660:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8001662:	687b      	ldr	r3, [r7, #4]
}
 8001664:	4618      	mov	r0, r3
 8001666:	3708      	adds	r7, #8
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000000 	.word	0x20000000
 8001670:	20000204 	.word	0x20000204

08001674 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001678:	4b04      	ldr	r3, [pc, #16]	; (800168c <BSP_HSENSOR_ReadHumidity+0x18>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	20be      	movs	r0, #190	; 0xbe
 8001680:	4798      	blx	r3
 8001682:	eef0 7a40 	vmov.f32	s15, s0
}
 8001686:	eeb0 0a67 	vmov.f32	s0, s15
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000204 	.word	0x20000204

08001690 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001696:	4b0f      	ldr	r3, [pc, #60]	; (80016d4 <HAL_MspInit+0x44>)
 8001698:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800169a:	4a0e      	ldr	r2, [pc, #56]	; (80016d4 <HAL_MspInit+0x44>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6613      	str	r3, [r2, #96]	; 0x60
 80016a2:	4b0c      	ldr	r3, [pc, #48]	; (80016d4 <HAL_MspInit+0x44>)
 80016a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	607b      	str	r3, [r7, #4]
 80016ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ae:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <HAL_MspInit+0x44>)
 80016b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016b2:	4a08      	ldr	r2, [pc, #32]	; (80016d4 <HAL_MspInit+0x44>)
 80016b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b8:	6593      	str	r3, [r2, #88]	; 0x58
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <HAL_MspInit+0x44>)
 80016bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c2:	603b      	str	r3, [r7, #0]
 80016c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000

080016d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b08a      	sub	sp, #40	; 0x28
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a17      	ldr	r2, [pc, #92]	; (8001754 <HAL_I2C_MspInit+0x7c>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d128      	bne.n	800174c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fa:	4b17      	ldr	r3, [pc, #92]	; (8001758 <HAL_I2C_MspInit+0x80>)
 80016fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fe:	4a16      	ldr	r2, [pc, #88]	; (8001758 <HAL_I2C_MspInit+0x80>)
 8001700:	f043 0302 	orr.w	r3, r3, #2
 8001704:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001706:	4b14      	ldr	r3, [pc, #80]	; (8001758 <HAL_I2C_MspInit+0x80>)
 8001708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	613b      	str	r3, [r7, #16]
 8001710:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001712:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001718:	2312      	movs	r3, #18
 800171a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800171c:	2301      	movs	r3, #1
 800171e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001720:	2303      	movs	r3, #3
 8001722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001724:	2304      	movs	r3, #4
 8001726:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	4619      	mov	r1, r3
 800172e:	480b      	ldr	r0, [pc, #44]	; (800175c <HAL_I2C_MspInit+0x84>)
 8001730:	f000 fb46 	bl	8001dc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001734:	4b08      	ldr	r3, [pc, #32]	; (8001758 <HAL_I2C_MspInit+0x80>)
 8001736:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001738:	4a07      	ldr	r2, [pc, #28]	; (8001758 <HAL_I2C_MspInit+0x80>)
 800173a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800173e:	6593      	str	r3, [r2, #88]	; 0x58
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <HAL_I2C_MspInit+0x80>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001744:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800174c:	bf00      	nop
 800174e:	3728      	adds	r7, #40	; 0x28
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	40005800 	.word	0x40005800
 8001758:	40021000 	.word	0x40021000
 800175c:	48000400 	.word	0x48000400

08001760 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a0b      	ldr	r2, [pc, #44]	; (800179c <HAL_I2C_MspDeInit+0x3c>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d10f      	bne.n	8001792 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001772:	4b0b      	ldr	r3, [pc, #44]	; (80017a0 <HAL_I2C_MspDeInit+0x40>)
 8001774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001776:	4a0a      	ldr	r2, [pc, #40]	; (80017a0 <HAL_I2C_MspDeInit+0x40>)
 8001778:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800177c:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800177e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001782:	4808      	ldr	r0, [pc, #32]	; (80017a4 <HAL_I2C_MspDeInit+0x44>)
 8001784:	f000 fcae 	bl	80020e4 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8001788:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800178c:	4805      	ldr	r0, [pc, #20]	; (80017a4 <HAL_I2C_MspDeInit+0x44>)
 800178e:	f000 fca9 	bl	80020e4 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40005800 	.word	0x40005800
 80017a0:	40021000 	.word	0x40021000
 80017a4:	48000400 	.word	0x48000400

080017a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	; 0x28
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	f107 0314 	add.w	r3, r7, #20
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	60da      	str	r2, [r3, #12]
 80017be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a17      	ldr	r2, [pc, #92]	; (8001824 <HAL_UART_MspInit+0x7c>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d127      	bne.n	800181a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017ca:	4b17      	ldr	r3, [pc, #92]	; (8001828 <HAL_UART_MspInit+0x80>)
 80017cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017ce:	4a16      	ldr	r2, [pc, #88]	; (8001828 <HAL_UART_MspInit+0x80>)
 80017d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017d4:	6613      	str	r3, [r2, #96]	; 0x60
 80017d6:	4b14      	ldr	r3, [pc, #80]	; (8001828 <HAL_UART_MspInit+0x80>)
 80017d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e2:	4b11      	ldr	r3, [pc, #68]	; (8001828 <HAL_UART_MspInit+0x80>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e6:	4a10      	ldr	r2, [pc, #64]	; (8001828 <HAL_UART_MspInit+0x80>)
 80017e8:	f043 0302 	orr.w	r3, r3, #2
 80017ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017ee:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <HAL_UART_MspInit+0x80>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017fa:	23c0      	movs	r3, #192	; 0xc0
 80017fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fe:	2302      	movs	r3, #2
 8001800:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001806:	2303      	movs	r3, #3
 8001808:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800180a:	2307      	movs	r3, #7
 800180c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	4805      	ldr	r0, [pc, #20]	; (800182c <HAL_UART_MspInit+0x84>)
 8001816:	f000 fad3 	bl	8001dc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800181a:	bf00      	nop
 800181c:	3728      	adds	r7, #40	; 0x28
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40013800 	.word	0x40013800
 8001828:	40021000 	.word	0x40021000
 800182c:	48000400 	.word	0x48000400

08001830 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08c      	sub	sp, #48	; 0x30
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001838:	2300      	movs	r3, #0
 800183a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001840:	2200      	movs	r2, #0
 8001842:	6879      	ldr	r1, [r7, #4]
 8001844:	2036      	movs	r0, #54	; 0x36
 8001846:	f000 fa91 	bl	8001d6c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800184a:	2036      	movs	r0, #54	; 0x36
 800184c:	f000 faaa 	bl	8001da4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001850:	4b1e      	ldr	r3, [pc, #120]	; (80018cc <HAL_InitTick+0x9c>)
 8001852:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001854:	4a1d      	ldr	r2, [pc, #116]	; (80018cc <HAL_InitTick+0x9c>)
 8001856:	f043 0310 	orr.w	r3, r3, #16
 800185a:	6593      	str	r3, [r2, #88]	; 0x58
 800185c:	4b1b      	ldr	r3, [pc, #108]	; (80018cc <HAL_InitTick+0x9c>)
 800185e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001860:	f003 0310 	and.w	r3, r3, #16
 8001864:	60fb      	str	r3, [r7, #12]
 8001866:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001868:	f107 0210 	add.w	r2, r7, #16
 800186c:	f107 0314 	add.w	r3, r7, #20
 8001870:	4611      	mov	r1, r2
 8001872:	4618      	mov	r0, r3
 8001874:	f002 f9a2 	bl	8003bbc <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001878:	f002 f974 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 800187c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800187e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001880:	4a13      	ldr	r2, [pc, #76]	; (80018d0 <HAL_InitTick+0xa0>)
 8001882:	fba2 2303 	umull	r2, r3, r2, r3
 8001886:	0c9b      	lsrs	r3, r3, #18
 8001888:	3b01      	subs	r3, #1
 800188a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800188c:	4b11      	ldr	r3, [pc, #68]	; (80018d4 <HAL_InitTick+0xa4>)
 800188e:	4a12      	ldr	r2, [pc, #72]	; (80018d8 <HAL_InitTick+0xa8>)
 8001890:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <HAL_InitTick+0xa4>)
 8001894:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001898:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800189a:	4a0e      	ldr	r2, [pc, #56]	; (80018d4 <HAL_InitTick+0xa4>)
 800189c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800189e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80018a0:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <HAL_InitTick+0xa4>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a6:	4b0b      	ldr	r3, [pc, #44]	; (80018d4 <HAL_InitTick+0xa4>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80018ac:	4809      	ldr	r0, [pc, #36]	; (80018d4 <HAL_InitTick+0xa4>)
 80018ae:	f002 ff91 	bl	80047d4 <HAL_TIM_Base_Init>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d104      	bne.n	80018c2 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80018b8:	4806      	ldr	r0, [pc, #24]	; (80018d4 <HAL_InitTick+0xa4>)
 80018ba:	f002 ffed 	bl	8004898 <HAL_TIM_Base_Start_IT>
 80018be:	4603      	mov	r3, r0
 80018c0:	e000      	b.n	80018c4 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3730      	adds	r7, #48	; 0x30
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40021000 	.word	0x40021000
 80018d0:	431bde83 	.word	0x431bde83
 80018d4:	200003cc 	.word	0x200003cc
 80018d8:	40001000 	.word	0x40001000

080018dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018e0:	e7fe      	b.n	80018e0 <NMI_Handler+0x4>

080018e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e2:	b480      	push	{r7}
 80018e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e6:	e7fe      	b.n	80018e6 <HardFault_Handler+0x4>

080018e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018ec:	e7fe      	b.n	80018ec <MemManage_Handler+0x4>

080018ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f2:	e7fe      	b.n	80018f2 <BusFault_Handler+0x4>

080018f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <UsageFault_Handler+0x4>

080018fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
	...

08001934 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001938:	4802      	ldr	r0, [pc, #8]	; (8001944 <TIM6_DAC_IRQHandler+0x10>)
 800193a:	f003 f81d 	bl	8004978 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	200003cc 	.word	0x200003cc

08001948 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
	return 1;
 800194c:	2301      	movs	r3, #1
}
 800194e:	4618      	mov	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <_kill>:

int _kill(int pid, int sig)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001962:	f004 f82b 	bl	80059bc <__errno>
 8001966:	4603      	mov	r3, r0
 8001968:	2216      	movs	r2, #22
 800196a:	601a      	str	r2, [r3, #0]
	return -1;
 800196c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}

08001978 <_exit>:

void _exit (int status)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001980:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff ffe7 	bl	8001958 <_kill>
	while (1) {}		/* Make sure we hang here */
 800198a:	e7fe      	b.n	800198a <_exit+0x12>

0800198c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	60f8      	str	r0, [r7, #12]
 8001994:	60b9      	str	r1, [r7, #8]
 8001996:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
 800199c:	e00a      	b.n	80019b4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800199e:	f3af 8000 	nop.w
 80019a2:	4601      	mov	r1, r0
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	1c5a      	adds	r2, r3, #1
 80019a8:	60ba      	str	r2, [r7, #8]
 80019aa:	b2ca      	uxtb	r2, r1
 80019ac:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	3301      	adds	r3, #1
 80019b2:	617b      	str	r3, [r7, #20]
 80019b4:	697a      	ldr	r2, [r7, #20]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	dbf0      	blt.n	800199e <_read+0x12>
	}

return len;
 80019bc:	687b      	ldr	r3, [r7, #4]
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b086      	sub	sp, #24
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	60f8      	str	r0, [r7, #12]
 80019ce:	60b9      	str	r1, [r7, #8]
 80019d0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019d2:	2300      	movs	r3, #0
 80019d4:	617b      	str	r3, [r7, #20]
 80019d6:	e009      	b.n	80019ec <_write+0x26>
	{
		__io_putchar(*ptr++);
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	60ba      	str	r2, [r7, #8]
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	3301      	adds	r3, #1
 80019ea:	617b      	str	r3, [r7, #20]
 80019ec:	697a      	ldr	r2, [r7, #20]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	429a      	cmp	r2, r3
 80019f2:	dbf1      	blt.n	80019d8 <_write+0x12>
	}
	return len;
 80019f4:	687b      	ldr	r3, [r7, #4]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3718      	adds	r7, #24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}

080019fe <_close>:

int _close(int file)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b083      	sub	sp, #12
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
	return -1;
 8001a06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	370c      	adds	r7, #12
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr

08001a16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a16:	b480      	push	{r7}
 8001a18:	b083      	sub	sp, #12
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a26:	605a      	str	r2, [r3, #4]
	return 0;
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <_isatty>:

int _isatty(int file)
{
 8001a36:	b480      	push	{r7}
 8001a38:	b083      	sub	sp, #12
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
	return 1;
 8001a3e:	2301      	movs	r3, #1
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	370c      	adds	r7, #12
 8001a44:	46bd      	mov	sp, r7
 8001a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4a:	4770      	bx	lr

08001a4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b085      	sub	sp, #20
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
	return 0;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3714      	adds	r7, #20
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
	...

08001a68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a70:	4a14      	ldr	r2, [pc, #80]	; (8001ac4 <_sbrk+0x5c>)
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <_sbrk+0x60>)
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a7c:	4b13      	ldr	r3, [pc, #76]	; (8001acc <_sbrk+0x64>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d102      	bne.n	8001a8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a84:	4b11      	ldr	r3, [pc, #68]	; (8001acc <_sbrk+0x64>)
 8001a86:	4a12      	ldr	r2, [pc, #72]	; (8001ad0 <_sbrk+0x68>)
 8001a88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a8a:	4b10      	ldr	r3, [pc, #64]	; (8001acc <_sbrk+0x64>)
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4413      	add	r3, r2
 8001a92:	693a      	ldr	r2, [r7, #16]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d207      	bcs.n	8001aa8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a98:	f003 ff90 	bl	80059bc <__errno>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	220c      	movs	r2, #12
 8001aa0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001aa6:	e009      	b.n	8001abc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa8:	4b08      	ldr	r3, [pc, #32]	; (8001acc <_sbrk+0x64>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aae:	4b07      	ldr	r3, [pc, #28]	; (8001acc <_sbrk+0x64>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	4a05      	ldr	r2, [pc, #20]	; (8001acc <_sbrk+0x64>)
 8001ab8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aba:	68fb      	ldr	r3, [r7, #12]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3718      	adds	r7, #24
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	200a0000 	.word	0x200a0000
 8001ac8:	00000400 	.word	0x00000400
 8001acc:	20000208 	.word	0x20000208
 8001ad0:	20000430 	.word	0x20000430

08001ad4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ad8:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <SystemInit+0x5c>)
 8001ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ade:	4a14      	ldr	r2, [pc, #80]	; (8001b30 <SystemInit+0x5c>)
 8001ae0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ae4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001ae8:	4b12      	ldr	r3, [pc, #72]	; (8001b34 <SystemInit+0x60>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a11      	ldr	r2, [pc, #68]	; (8001b34 <SystemInit+0x60>)
 8001aee:	f043 0301 	orr.w	r3, r3, #1
 8001af2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001af4:	4b0f      	ldr	r3, [pc, #60]	; (8001b34 <SystemInit+0x60>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001afa:	4b0e      	ldr	r3, [pc, #56]	; (8001b34 <SystemInit+0x60>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a0d      	ldr	r2, [pc, #52]	; (8001b34 <SystemInit+0x60>)
 8001b00:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001b04:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001b08:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <SystemInit+0x60>)
 8001b0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001b10:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b12:	4b08      	ldr	r3, [pc, #32]	; (8001b34 <SystemInit+0x60>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a07      	ldr	r2, [pc, #28]	; (8001b34 <SystemInit+0x60>)
 8001b18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b1c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <SystemInit+0x60>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	619a      	str	r2, [r3, #24]
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000ed00 	.word	0xe000ed00
 8001b34:	40021000 	.word	0x40021000

08001b38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001b38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b3c:	f7ff ffca 	bl	8001ad4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001b40:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001b42:	e003      	b.n	8001b4c <LoopCopyDataInit>

08001b44 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001b44:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001b46:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001b48:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001b4a:	3104      	adds	r1, #4

08001b4c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001b4c:	480a      	ldr	r0, [pc, #40]	; (8001b78 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001b4e:	4b0b      	ldr	r3, [pc, #44]	; (8001b7c <LoopForever+0xe>)
	adds	r2, r0, r1
 8001b50:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001b52:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001b54:	d3f6      	bcc.n	8001b44 <CopyDataInit>
	ldr	r2, =_sbss
 8001b56:	4a0a      	ldr	r2, [pc, #40]	; (8001b80 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001b58:	e002      	b.n	8001b60 <LoopFillZerobss>

08001b5a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001b5a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001b5c:	f842 3b04 	str.w	r3, [r2], #4

08001b60 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001b60:	4b08      	ldr	r3, [pc, #32]	; (8001b84 <LoopForever+0x16>)
	cmp	r2, r3
 8001b62:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001b64:	d3f9      	bcc.n	8001b5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b66:	f003 ff2f 	bl	80059c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b6a:	f7ff fa8f 	bl	800108c <main>

08001b6e <LoopForever>:

LoopForever:
    b LoopForever
 8001b6e:	e7fe      	b.n	8001b6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001b70:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8001b74:	08008bd4 	.word	0x08008bd4
	ldr	r0, =_sdata
 8001b78:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001b7c:	200001e8 	.word	0x200001e8
	ldr	r2, =_sbss
 8001b80:	200001e8 	.word	0x200001e8
	ldr	r3, = _ebss
 8001b84:	2000042c 	.word	0x2000042c

08001b88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b88:	e7fe      	b.n	8001b88 <ADC1_IRQHandler>

08001b8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b90:	2300      	movs	r3, #0
 8001b92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b94:	2003      	movs	r0, #3
 8001b96:	f000 f8de 	bl	8001d56 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f7ff fe48 	bl	8001830 <HAL_InitTick>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	71fb      	strb	r3, [r7, #7]
 8001baa:	e001      	b.n	8001bb0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001bac:	f7ff fd70 	bl	8001690 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
	...

08001bbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001bc0:	4b06      	ldr	r3, [pc, #24]	; (8001bdc <HAL_IncTick+0x20>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_IncTick+0x24>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	4a04      	ldr	r2, [pc, #16]	; (8001be0 <HAL_IncTick+0x24>)
 8001bce:	6013      	str	r3, [r2, #0]
}
 8001bd0:	bf00      	nop
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000014 	.word	0x20000014
 8001be0:	20000418 	.word	0x20000418

08001be4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return uwTick;
 8001be8:	4b03      	ldr	r3, [pc, #12]	; (8001bf8 <HAL_GetTick+0x14>)
 8001bea:	681b      	ldr	r3, [r3, #0]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20000418 	.word	0x20000418

08001bfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <__NVIC_SetPriorityGrouping+0x44>)
 8001c0e:	68db      	ldr	r3, [r3, #12]
 8001c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c12:	68ba      	ldr	r2, [r7, #8]
 8001c14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c18:	4013      	ands	r3, r2
 8001c1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c2e:	4a04      	ldr	r2, [pc, #16]	; (8001c40 <__NVIC_SetPriorityGrouping+0x44>)
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	60d3      	str	r3, [r2, #12]
}
 8001c34:	bf00      	nop
 8001c36:	3714      	adds	r7, #20
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr
 8001c40:	e000ed00 	.word	0xe000ed00

08001c44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c48:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <__NVIC_GetPriorityGrouping+0x18>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	0a1b      	lsrs	r3, r3, #8
 8001c4e:	f003 0307 	and.w	r3, r3, #7
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr
 8001c5c:	e000ed00 	.word	0xe000ed00

08001c60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	db0b      	blt.n	8001c8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c72:	79fb      	ldrb	r3, [r7, #7]
 8001c74:	f003 021f 	and.w	r2, r3, #31
 8001c78:	4907      	ldr	r1, [pc, #28]	; (8001c98 <__NVIC_EnableIRQ+0x38>)
 8001c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7e:	095b      	lsrs	r3, r3, #5
 8001c80:	2001      	movs	r0, #1
 8001c82:	fa00 f202 	lsl.w	r2, r0, r2
 8001c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	e000e100 	.word	0xe000e100

08001c9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	6039      	str	r1, [r7, #0]
 8001ca6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	db0a      	blt.n	8001cc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	b2da      	uxtb	r2, r3
 8001cb4:	490c      	ldr	r1, [pc, #48]	; (8001ce8 <__NVIC_SetPriority+0x4c>)
 8001cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cba:	0112      	lsls	r2, r2, #4
 8001cbc:	b2d2      	uxtb	r2, r2
 8001cbe:	440b      	add	r3, r1
 8001cc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cc4:	e00a      	b.n	8001cdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4908      	ldr	r1, [pc, #32]	; (8001cec <__NVIC_SetPriority+0x50>)
 8001ccc:	79fb      	ldrb	r3, [r7, #7]
 8001cce:	f003 030f 	and.w	r3, r3, #15
 8001cd2:	3b04      	subs	r3, #4
 8001cd4:	0112      	lsls	r2, r2, #4
 8001cd6:	b2d2      	uxtb	r2, r2
 8001cd8:	440b      	add	r3, r1
 8001cda:	761a      	strb	r2, [r3, #24]
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr
 8001ce8:	e000e100 	.word	0xe000e100
 8001cec:	e000ed00 	.word	0xe000ed00

08001cf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b089      	sub	sp, #36	; 0x24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	60f8      	str	r0, [r7, #12]
 8001cf8:	60b9      	str	r1, [r7, #8]
 8001cfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	f003 0307 	and.w	r3, r3, #7
 8001d02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	f1c3 0307 	rsb	r3, r3, #7
 8001d0a:	2b04      	cmp	r3, #4
 8001d0c:	bf28      	it	cs
 8001d0e:	2304      	movcs	r3, #4
 8001d10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	3304      	adds	r3, #4
 8001d16:	2b06      	cmp	r3, #6
 8001d18:	d902      	bls.n	8001d20 <NVIC_EncodePriority+0x30>
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	3b03      	subs	r3, #3
 8001d1e:	e000      	b.n	8001d22 <NVIC_EncodePriority+0x32>
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43da      	mvns	r2, r3
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	401a      	ands	r2, r3
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d38:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d42:	43d9      	mvns	r1, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d48:	4313      	orrs	r3, r2
         );
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	3724      	adds	r7, #36	; 0x24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b082      	sub	sp, #8
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f7ff ff4c 	bl	8001bfc <__NVIC_SetPriorityGrouping>
}
 8001d64:	bf00      	nop
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
 8001d78:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d7e:	f7ff ff61 	bl	8001c44 <__NVIC_GetPriorityGrouping>
 8001d82:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	68b9      	ldr	r1, [r7, #8]
 8001d88:	6978      	ldr	r0, [r7, #20]
 8001d8a:	f7ff ffb1 	bl	8001cf0 <NVIC_EncodePriority>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d94:	4611      	mov	r1, r2
 8001d96:	4618      	mov	r0, r3
 8001d98:	f7ff ff80 	bl	8001c9c <__NVIC_SetPriority>
}
 8001d9c:	bf00      	nop
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	4603      	mov	r3, r0
 8001dac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff ff54 	bl	8001c60 <__NVIC_EnableIRQ>
}
 8001db8:	bf00      	nop
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b087      	sub	sp, #28
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dce:	e166      	b.n	800209e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	2101      	movs	r1, #1
 8001dd6:	697b      	ldr	r3, [r7, #20]
 8001dd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ddc:	4013      	ands	r3, r2
 8001dde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 8158 	beq.w	8002098 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d00b      	beq.n	8001e08 <HAL_GPIO_Init+0x48>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d007      	beq.n	8001e08 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dfc:	2b11      	cmp	r3, #17
 8001dfe:	d003      	beq.n	8001e08 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b12      	cmp	r3, #18
 8001e06:	d130      	bne.n	8001e6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	2203      	movs	r2, #3
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	693a      	ldr	r2, [r7, #16]
 8001e1c:	4013      	ands	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	68da      	ldr	r2, [r3, #12]
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	693a      	ldr	r2, [r7, #16]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e3e:	2201      	movs	r2, #1
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	43db      	mvns	r3, r3
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	091b      	lsrs	r3, r3, #4
 8001e54:	f003 0201 	and.w	r2, r3, #1
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	693a      	ldr	r2, [r7, #16]
 8001e68:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	2203      	movs	r2, #3
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8e:	693a      	ldr	r2, [r7, #16]
 8001e90:	4313      	orrs	r3, r2
 8001e92:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	693a      	ldr	r2, [r7, #16]
 8001e98:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d003      	beq.n	8001eaa <HAL_GPIO_Init+0xea>
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	2b12      	cmp	r3, #18
 8001ea8:	d123      	bne.n	8001ef2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	08da      	lsrs	r2, r3, #3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3208      	adds	r2, #8
 8001eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001eb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	220f      	movs	r2, #15
 8001ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	009b      	lsls	r3, r3, #2
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	08da      	lsrs	r2, r3, #3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3208      	adds	r2, #8
 8001eec:	6939      	ldr	r1, [r7, #16]
 8001eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	2203      	movs	r2, #3
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43db      	mvns	r3, r3
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f003 0203 	and.w	r2, r3, #3
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 80b2 	beq.w	8002098 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f34:	4b61      	ldr	r3, [pc, #388]	; (80020bc <HAL_GPIO_Init+0x2fc>)
 8001f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f38:	4a60      	ldr	r2, [pc, #384]	; (80020bc <HAL_GPIO_Init+0x2fc>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6613      	str	r3, [r2, #96]	; 0x60
 8001f40:	4b5e      	ldr	r3, [pc, #376]	; (80020bc <HAL_GPIO_Init+0x2fc>)
 8001f42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	60bb      	str	r3, [r7, #8]
 8001f4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f4c:	4a5c      	ldr	r2, [pc, #368]	; (80020c0 <HAL_GPIO_Init+0x300>)
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	089b      	lsrs	r3, r3, #2
 8001f52:	3302      	adds	r3, #2
 8001f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	f003 0303 	and.w	r3, r3, #3
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	220f      	movs	r2, #15
 8001f64:	fa02 f303 	lsl.w	r3, r2, r3
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f76:	d02b      	beq.n	8001fd0 <HAL_GPIO_Init+0x210>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4a52      	ldr	r2, [pc, #328]	; (80020c4 <HAL_GPIO_Init+0x304>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d025      	beq.n	8001fcc <HAL_GPIO_Init+0x20c>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4a51      	ldr	r2, [pc, #324]	; (80020c8 <HAL_GPIO_Init+0x308>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d01f      	beq.n	8001fc8 <HAL_GPIO_Init+0x208>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4a50      	ldr	r2, [pc, #320]	; (80020cc <HAL_GPIO_Init+0x30c>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d019      	beq.n	8001fc4 <HAL_GPIO_Init+0x204>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	4a4f      	ldr	r2, [pc, #316]	; (80020d0 <HAL_GPIO_Init+0x310>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d013      	beq.n	8001fc0 <HAL_GPIO_Init+0x200>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a4e      	ldr	r2, [pc, #312]	; (80020d4 <HAL_GPIO_Init+0x314>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d00d      	beq.n	8001fbc <HAL_GPIO_Init+0x1fc>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a4d      	ldr	r2, [pc, #308]	; (80020d8 <HAL_GPIO_Init+0x318>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d007      	beq.n	8001fb8 <HAL_GPIO_Init+0x1f8>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a4c      	ldr	r2, [pc, #304]	; (80020dc <HAL_GPIO_Init+0x31c>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d101      	bne.n	8001fb4 <HAL_GPIO_Init+0x1f4>
 8001fb0:	2307      	movs	r3, #7
 8001fb2:	e00e      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fb4:	2308      	movs	r3, #8
 8001fb6:	e00c      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fb8:	2306      	movs	r3, #6
 8001fba:	e00a      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fbc:	2305      	movs	r3, #5
 8001fbe:	e008      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fc0:	2304      	movs	r3, #4
 8001fc2:	e006      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e004      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fc8:	2302      	movs	r3, #2
 8001fca:	e002      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e000      	b.n	8001fd2 <HAL_GPIO_Init+0x212>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	f002 0203 	and.w	r2, r2, #3
 8001fd8:	0092      	lsls	r2, r2, #2
 8001fda:	4093      	lsls	r3, r2
 8001fdc:	693a      	ldr	r2, [r7, #16]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fe2:	4937      	ldr	r1, [pc, #220]	; (80020c0 <HAL_GPIO_Init+0x300>)
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	089b      	lsrs	r3, r3, #2
 8001fe8:	3302      	adds	r3, #2
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ff0:	4b3b      	ldr	r3, [pc, #236]	; (80020e0 <HAL_GPIO_Init+0x320>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002014:	4a32      	ldr	r2, [pc, #200]	; (80020e0 <HAL_GPIO_Init+0x320>)
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800201a:	4b31      	ldr	r3, [pc, #196]	; (80020e0 <HAL_GPIO_Init+0x320>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800203e:	4a28      	ldr	r2, [pc, #160]	; (80020e0 <HAL_GPIO_Init+0x320>)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002044:	4b26      	ldr	r3, [pc, #152]	; (80020e0 <HAL_GPIO_Init+0x320>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	43db      	mvns	r3, r3
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002068:	4a1d      	ldr	r2, [pc, #116]	; (80020e0 <HAL_GPIO_Init+0x320>)
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800206e:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <HAL_GPIO_Init+0x320>)
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	43db      	mvns	r3, r3
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4013      	ands	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002086:	2b00      	cmp	r3, #0
 8002088:	d003      	beq.n	8002092 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800208a:	693a      	ldr	r2, [r7, #16]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002092:	4a13      	ldr	r2, [pc, #76]	; (80020e0 <HAL_GPIO_Init+0x320>)
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002098:	697b      	ldr	r3, [r7, #20]
 800209a:	3301      	adds	r3, #1
 800209c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	fa22 f303 	lsr.w	r3, r2, r3
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f47f ae91 	bne.w	8001dd0 <HAL_GPIO_Init+0x10>
  }
}
 80020ae:	bf00      	nop
 80020b0:	bf00      	nop
 80020b2:	371c      	adds	r7, #28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	40021000 	.word	0x40021000
 80020c0:	40010000 	.word	0x40010000
 80020c4:	48000400 	.word	0x48000400
 80020c8:	48000800 	.word	0x48000800
 80020cc:	48000c00 	.word	0x48000c00
 80020d0:	48001000 	.word	0x48001000
 80020d4:	48001400 	.word	0x48001400
 80020d8:	48001800 	.word	0x48001800
 80020dc:	48001c00 	.word	0x48001c00
 80020e0:	40010400 	.word	0x40010400

080020e4 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b087      	sub	sp, #28
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80020f2:	e0c9      	b.n	8002288 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80020f4:	2201      	movs	r2, #1
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	4013      	ands	r3, r2
 8002100:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 80bc 	beq.w	8002282 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800210a:	4a66      	ldr	r2, [pc, #408]	; (80022a4 <HAL_GPIO_DeInit+0x1c0>)
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	089b      	lsrs	r3, r3, #2
 8002110:	3302      	adds	r3, #2
 8002112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002116:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	220f      	movs	r2, #15
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	4013      	ands	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002132:	d02b      	beq.n	800218c <HAL_GPIO_DeInit+0xa8>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	4a5c      	ldr	r2, [pc, #368]	; (80022a8 <HAL_GPIO_DeInit+0x1c4>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d025      	beq.n	8002188 <HAL_GPIO_DeInit+0xa4>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	4a5b      	ldr	r2, [pc, #364]	; (80022ac <HAL_GPIO_DeInit+0x1c8>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d01f      	beq.n	8002184 <HAL_GPIO_DeInit+0xa0>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a5a      	ldr	r2, [pc, #360]	; (80022b0 <HAL_GPIO_DeInit+0x1cc>)
 8002148:	4293      	cmp	r3, r2
 800214a:	d019      	beq.n	8002180 <HAL_GPIO_DeInit+0x9c>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4a59      	ldr	r2, [pc, #356]	; (80022b4 <HAL_GPIO_DeInit+0x1d0>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d013      	beq.n	800217c <HAL_GPIO_DeInit+0x98>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	4a58      	ldr	r2, [pc, #352]	; (80022b8 <HAL_GPIO_DeInit+0x1d4>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d00d      	beq.n	8002178 <HAL_GPIO_DeInit+0x94>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	4a57      	ldr	r2, [pc, #348]	; (80022bc <HAL_GPIO_DeInit+0x1d8>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d007      	beq.n	8002174 <HAL_GPIO_DeInit+0x90>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	4a56      	ldr	r2, [pc, #344]	; (80022c0 <HAL_GPIO_DeInit+0x1dc>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d101      	bne.n	8002170 <HAL_GPIO_DeInit+0x8c>
 800216c:	2307      	movs	r3, #7
 800216e:	e00e      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 8002170:	2308      	movs	r3, #8
 8002172:	e00c      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 8002174:	2306      	movs	r3, #6
 8002176:	e00a      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 8002178:	2305      	movs	r3, #5
 800217a:	e008      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 800217c:	2304      	movs	r3, #4
 800217e:	e006      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 8002180:	2303      	movs	r3, #3
 8002182:	e004      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 8002184:	2302      	movs	r3, #2
 8002186:	e002      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 8002188:	2301      	movs	r3, #1
 800218a:	e000      	b.n	800218e <HAL_GPIO_DeInit+0xaa>
 800218c:	2300      	movs	r3, #0
 800218e:	697a      	ldr	r2, [r7, #20]
 8002190:	f002 0203 	and.w	r2, r2, #3
 8002194:	0092      	lsls	r2, r2, #2
 8002196:	4093      	lsls	r3, r2
 8002198:	68fa      	ldr	r2, [r7, #12]
 800219a:	429a      	cmp	r2, r3
 800219c:	d132      	bne.n	8002204 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800219e:	4b49      	ldr	r3, [pc, #292]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	693b      	ldr	r3, [r7, #16]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	4947      	ldr	r1, [pc, #284]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80021ac:	4b45      	ldr	r3, [pc, #276]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021ae:	685a      	ldr	r2, [r3, #4]
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	43db      	mvns	r3, r3
 80021b4:	4943      	ldr	r1, [pc, #268]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 80021ba:	4b42      	ldr	r3, [pc, #264]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021bc:	689a      	ldr	r2, [r3, #8]
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	43db      	mvns	r3, r3
 80021c2:	4940      	ldr	r1, [pc, #256]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021c4:	4013      	ands	r3, r2
 80021c6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 80021c8:	4b3e      	ldr	r3, [pc, #248]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021ca:	68da      	ldr	r2, [r3, #12]
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	43db      	mvns	r3, r3
 80021d0:	493c      	ldr	r1, [pc, #240]	; (80022c4 <HAL_GPIO_DeInit+0x1e0>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	f003 0303 	and.w	r3, r3, #3
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	220f      	movs	r2, #15
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80021e6:	4a2f      	ldr	r2, [pc, #188]	; (80022a4 <HAL_GPIO_DeInit+0x1c0>)
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	089b      	lsrs	r3, r3, #2
 80021ec:	3302      	adds	r3, #2
 80021ee:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	43da      	mvns	r2, r3
 80021f6:	482b      	ldr	r0, [pc, #172]	; (80022a4 <HAL_GPIO_DeInit+0x1c0>)
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	089b      	lsrs	r3, r3, #2
 80021fc:	400a      	ands	r2, r1
 80021fe:	3302      	adds	r3, #2
 8002200:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	2103      	movs	r1, #3
 800220e:	fa01 f303 	lsl.w	r3, r1, r3
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	08da      	lsrs	r2, r3, #3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	3208      	adds	r2, #8
 8002220:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	f003 0307 	and.w	r3, r3, #7
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	220f      	movs	r2, #15
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	697a      	ldr	r2, [r7, #20]
 8002236:	08d2      	lsrs	r2, r2, #3
 8002238:	4019      	ands	r1, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	3208      	adds	r2, #8
 800223e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	689a      	ldr	r2, [r3, #8]
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	2103      	movs	r1, #3
 800224c:	fa01 f303 	lsl.w	r3, r1, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	401a      	ands	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	2101      	movs	r1, #1
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	fa01 f303 	lsl.w	r3, r1, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	401a      	ands	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	2103      	movs	r1, #3
 8002276:	fa01 f303 	lsl.w	r3, r1, r3
 800227a:	43db      	mvns	r3, r3
 800227c:	401a      	ands	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	3301      	adds	r3, #1
 8002286:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	fa22 f303 	lsr.w	r3, r2, r3
 8002290:	2b00      	cmp	r3, #0
 8002292:	f47f af2f 	bne.w	80020f4 <HAL_GPIO_DeInit+0x10>
  }
}
 8002296:	bf00      	nop
 8002298:	bf00      	nop
 800229a:	371c      	adds	r7, #28
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	40010000 	.word	0x40010000
 80022a8:	48000400 	.word	0x48000400
 80022ac:	48000800 	.word	0x48000800
 80022b0:	48000c00 	.word	0x48000c00
 80022b4:	48001000 	.word	0x48001000
 80022b8:	48001400 	.word	0x48001400
 80022bc:	48001800 	.word	0x48001800
 80022c0:	48001c00 	.word	0x48001c00
 80022c4:	40010400 	.word	0x40010400

080022c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b082      	sub	sp, #8
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e081      	b.n	80023de <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d106      	bne.n	80022f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2200      	movs	r2, #0
 80022ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff f9f2 	bl	80016d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2224      	movs	r2, #36	; 0x24
 80022f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0201 	bic.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685a      	ldr	r2, [r3, #4]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002318:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689a      	ldr	r2, [r3, #8]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002328:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	68db      	ldr	r3, [r3, #12]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d107      	bne.n	8002342 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689a      	ldr	r2, [r3, #8]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	e006      	b.n	8002350 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	689a      	ldr	r2, [r3, #8]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800234e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	2b02      	cmp	r3, #2
 8002356:	d104      	bne.n	8002362 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002360:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	6812      	ldr	r2, [r2, #0]
 800236c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002370:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002374:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68da      	ldr	r2, [r3, #12]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002384:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691a      	ldr	r2, [r3, #16]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	ea42 0103 	orr.w	r1, r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	021a      	lsls	r2, r3, #8
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	430a      	orrs	r2, r1
 800239e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	69d9      	ldr	r1, [r3, #28]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a1a      	ldr	r2, [r3, #32]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	430a      	orrs	r2, r1
 80023ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0201 	orr.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2200      	movs	r2, #0
 80023c4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2220      	movs	r2, #32
 80023ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2200      	movs	r2, #0
 80023d2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e021      	b.n	800243c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2224      	movs	r2, #36	; 0x24
 80023fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f022 0201 	bic.w	r2, r2, #1
 800240e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f7ff f9a5 	bl	8001760 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2200      	movs	r2, #0
 8002420:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2200      	movs	r2, #0
 8002428:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}

08002444 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b088      	sub	sp, #32
 8002448:	af02      	add	r7, sp, #8
 800244a:	60f8      	str	r0, [r7, #12]
 800244c:	4608      	mov	r0, r1
 800244e:	4611      	mov	r1, r2
 8002450:	461a      	mov	r2, r3
 8002452:	4603      	mov	r3, r0
 8002454:	817b      	strh	r3, [r7, #10]
 8002456:	460b      	mov	r3, r1
 8002458:	813b      	strh	r3, [r7, #8]
 800245a:	4613      	mov	r3, r2
 800245c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b20      	cmp	r3, #32
 8002468:	f040 80f9 	bne.w	800265e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800246c:	6a3b      	ldr	r3, [r7, #32]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d002      	beq.n	8002478 <HAL_I2C_Mem_Write+0x34>
 8002472:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002474:	2b00      	cmp	r3, #0
 8002476:	d105      	bne.n	8002484 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800247e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e0ed      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800248a:	2b01      	cmp	r3, #1
 800248c:	d101      	bne.n	8002492 <HAL_I2C_Mem_Write+0x4e>
 800248e:	2302      	movs	r3, #2
 8002490:	e0e6      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800249a:	f7ff fba3 	bl	8001be4 <HAL_GetTick>
 800249e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	2319      	movs	r3, #25
 80024a6:	2201      	movs	r2, #1
 80024a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024ac:	68f8      	ldr	r0, [r7, #12]
 80024ae:	f000 fac3 	bl	8002a38 <I2C_WaitOnFlagUntilTimeout>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0d1      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2221      	movs	r2, #33	; 0x21
 80024c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2240      	movs	r2, #64	; 0x40
 80024c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	6a3a      	ldr	r2, [r7, #32]
 80024d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80024dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80024e4:	88f8      	ldrh	r0, [r7, #6]
 80024e6:	893a      	ldrh	r2, [r7, #8]
 80024e8:	8979      	ldrh	r1, [r7, #10]
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	9301      	str	r3, [sp, #4]
 80024ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	4603      	mov	r3, r0
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f000 f9d3 	bl	80028a0 <I2C_RequestMemoryWrite>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e0a9      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002510:	b29b      	uxth	r3, r3
 8002512:	2bff      	cmp	r3, #255	; 0xff
 8002514:	d90e      	bls.n	8002534 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	22ff      	movs	r2, #255	; 0xff
 800251a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002520:	b2da      	uxtb	r2, r3
 8002522:	8979      	ldrh	r1, [r7, #10]
 8002524:	2300      	movs	r3, #0
 8002526:	9300      	str	r3, [sp, #0]
 8002528:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 fba5 	bl	8002c7c <I2C_TransferConfig>
 8002532:	e00f      	b.n	8002554 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002538:	b29a      	uxth	r2, r3
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002542:	b2da      	uxtb	r2, r3
 8002544:	8979      	ldrh	r1, [r7, #10]
 8002546:	2300      	movs	r3, #0
 8002548:	9300      	str	r3, [sp, #0]
 800254a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800254e:	68f8      	ldr	r0, [r7, #12]
 8002550:	f000 fb94 	bl	8002c7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002554:	697a      	ldr	r2, [r7, #20]
 8002556:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 faad 	bl	8002ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e07b      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800256c:	781a      	ldrb	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002578:	1c5a      	adds	r2, r3, #1
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002582:	b29b      	uxth	r3, r3
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002590:	3b01      	subs	r3, #1
 8002592:	b29a      	uxth	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800259c:	b29b      	uxth	r3, r3
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d034      	beq.n	800260c <HAL_I2C_Mem_Write+0x1c8>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d130      	bne.n	800260c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	9300      	str	r3, [sp, #0]
 80025ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025b0:	2200      	movs	r2, #0
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	68f8      	ldr	r0, [r7, #12]
 80025b6:	f000 fa3f 	bl	8002a38 <I2C_WaitOnFlagUntilTimeout>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d001      	beq.n	80025c4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e04d      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	2bff      	cmp	r3, #255	; 0xff
 80025cc:	d90e      	bls.n	80025ec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	22ff      	movs	r2, #255	; 0xff
 80025d2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025d8:	b2da      	uxtb	r2, r3
 80025da:	8979      	ldrh	r1, [r7, #10]
 80025dc:	2300      	movs	r3, #0
 80025de:	9300      	str	r3, [sp, #0]
 80025e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f000 fb49 	bl	8002c7c <I2C_TransferConfig>
 80025ea:	e00f      	b.n	800260c <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	8979      	ldrh	r1, [r7, #10]
 80025fe:	2300      	movs	r3, #0
 8002600:	9300      	str	r3, [sp, #0]
 8002602:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 fb38 	bl	8002c7c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002610:	b29b      	uxth	r3, r3
 8002612:	2b00      	cmp	r3, #0
 8002614:	d19e      	bne.n	8002554 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800261a:	68f8      	ldr	r0, [r7, #12]
 800261c:	f000 fa8c 	bl	8002b38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e01a      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2220      	movs	r2, #32
 8002630:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6859      	ldr	r1, [r3, #4]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	4b0a      	ldr	r3, [pc, #40]	; (8002668 <HAL_I2C_Mem_Write+0x224>)
 800263e:	400b      	ands	r3, r1
 8002640:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2220      	movs	r2, #32
 8002646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2200      	movs	r2, #0
 8002656:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800265a:	2300      	movs	r3, #0
 800265c:	e000      	b.n	8002660 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800265e:	2302      	movs	r3, #2
  }
}
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	fe00e800 	.word	0xfe00e800

0800266c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af02      	add	r7, sp, #8
 8002672:	60f8      	str	r0, [r7, #12]
 8002674:	4608      	mov	r0, r1
 8002676:	4611      	mov	r1, r2
 8002678:	461a      	mov	r2, r3
 800267a:	4603      	mov	r3, r0
 800267c:	817b      	strh	r3, [r7, #10]
 800267e:	460b      	mov	r3, r1
 8002680:	813b      	strh	r3, [r7, #8]
 8002682:	4613      	mov	r3, r2
 8002684:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b20      	cmp	r3, #32
 8002690:	f040 80fd 	bne.w	800288e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002694:	6a3b      	ldr	r3, [r7, #32]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <HAL_I2C_Mem_Read+0x34>
 800269a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800269c:	2b00      	cmp	r3, #0
 800269e:	d105      	bne.n	80026ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026a6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80026a8:	2301      	movs	r3, #1
 80026aa:	e0f1      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_I2C_Mem_Read+0x4e>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e0ea      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026c2:	f7ff fa8f 	bl	8001be4 <HAL_GetTick>
 80026c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	2319      	movs	r3, #25
 80026ce:	2201      	movs	r2, #1
 80026d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f000 f9af 	bl	8002a38 <I2C_WaitOnFlagUntilTimeout>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d001      	beq.n	80026e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80026e0:	2301      	movs	r3, #1
 80026e2:	e0d5      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2222      	movs	r2, #34	; 0x22
 80026e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2240      	movs	r2, #64	; 0x40
 80026f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6a3a      	ldr	r2, [r7, #32]
 80026fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002704:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2200      	movs	r2, #0
 800270a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800270c:	88f8      	ldrh	r0, [r7, #6]
 800270e:	893a      	ldrh	r2, [r7, #8]
 8002710:	8979      	ldrh	r1, [r7, #10]
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	4603      	mov	r3, r0
 800271c:	68f8      	ldr	r0, [r7, #12]
 800271e:	f000 f913 	bl	8002948 <I2C_RequestMemoryRead>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d005      	beq.n	8002734 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e0ad      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002738:	b29b      	uxth	r3, r3
 800273a:	2bff      	cmp	r3, #255	; 0xff
 800273c:	d90e      	bls.n	800275c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	22ff      	movs	r2, #255	; 0xff
 8002742:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002748:	b2da      	uxtb	r2, r3
 800274a:	8979      	ldrh	r1, [r7, #10]
 800274c:	4b52      	ldr	r3, [pc, #328]	; (8002898 <HAL_I2C_Mem_Read+0x22c>)
 800274e:	9300      	str	r3, [sp, #0]
 8002750:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 fa91 	bl	8002c7c <I2C_TransferConfig>
 800275a:	e00f      	b.n	800277c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002760:	b29a      	uxth	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800276a:	b2da      	uxtb	r2, r3
 800276c:	8979      	ldrh	r1, [r7, #10]
 800276e:	4b4a      	ldr	r3, [pc, #296]	; (8002898 <HAL_I2C_Mem_Read+0x22c>)
 8002770:	9300      	str	r3, [sp, #0]
 8002772:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002776:	68f8      	ldr	r0, [r7, #12]
 8002778:	f000 fa80 	bl	8002c7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	9300      	str	r3, [sp, #0]
 8002780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002782:	2200      	movs	r2, #0
 8002784:	2104      	movs	r1, #4
 8002786:	68f8      	ldr	r0, [r7, #12]
 8002788:	f000 f956 	bl	8002a38 <I2C_WaitOnFlagUntilTimeout>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e07c      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a8:	1c5a      	adds	r2, r3, #1
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b2:	3b01      	subs	r3, #1
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027be:	b29b      	uxth	r3, r3
 80027c0:	3b01      	subs	r3, #1
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d034      	beq.n	800283c <HAL_I2C_Mem_Read+0x1d0>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d130      	bne.n	800283c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	9300      	str	r3, [sp, #0]
 80027de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027e0:	2200      	movs	r2, #0
 80027e2:	2180      	movs	r1, #128	; 0x80
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 f927 	bl	8002a38 <I2C_WaitOnFlagUntilTimeout>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80027f0:	2301      	movs	r3, #1
 80027f2:	e04d      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	2bff      	cmp	r3, #255	; 0xff
 80027fc:	d90e      	bls.n	800281c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	22ff      	movs	r2, #255	; 0xff
 8002802:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002808:	b2da      	uxtb	r2, r3
 800280a:	8979      	ldrh	r1, [r7, #10]
 800280c:	2300      	movs	r3, #0
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002814:	68f8      	ldr	r0, [r7, #12]
 8002816:	f000 fa31 	bl	8002c7c <I2C_TransferConfig>
 800281a:	e00f      	b.n	800283c <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002820:	b29a      	uxth	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800282a:	b2da      	uxtb	r2, r3
 800282c:	8979      	ldrh	r1, [r7, #10]
 800282e:	2300      	movs	r3, #0
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 fa20 	bl	8002c7c <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	d19a      	bne.n	800277c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002846:	697a      	ldr	r2, [r7, #20]
 8002848:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800284a:	68f8      	ldr	r0, [r7, #12]
 800284c:	f000 f974 	bl	8002b38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e01a      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2220      	movs	r2, #32
 8002860:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	6859      	ldr	r1, [r3, #4]
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	4b0b      	ldr	r3, [pc, #44]	; (800289c <HAL_I2C_Mem_Read+0x230>)
 800286e:	400b      	ands	r3, r1
 8002870:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2220      	movs	r2, #32
 8002876:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800288a:	2300      	movs	r3, #0
 800288c:	e000      	b.n	8002890 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800288e:	2302      	movs	r3, #2
  }
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	80002400 	.word	0x80002400
 800289c:	fe00e800 	.word	0xfe00e800

080028a0 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af02      	add	r7, sp, #8
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	4608      	mov	r0, r1
 80028aa:	4611      	mov	r1, r2
 80028ac:	461a      	mov	r2, r3
 80028ae:	4603      	mov	r3, r0
 80028b0:	817b      	strh	r3, [r7, #10]
 80028b2:	460b      	mov	r3, r1
 80028b4:	813b      	strh	r3, [r7, #8]
 80028b6:	4613      	mov	r3, r2
 80028b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80028ba:	88fb      	ldrh	r3, [r7, #6]
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	8979      	ldrh	r1, [r7, #10]
 80028c0:	4b20      	ldr	r3, [pc, #128]	; (8002944 <I2C_RequestMemoryWrite+0xa4>)
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f9d7 	bl	8002c7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028ce:	69fa      	ldr	r2, [r7, #28]
 80028d0:	69b9      	ldr	r1, [r7, #24]
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 f8f0 	bl	8002ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e02c      	b.n	800293c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d105      	bne.n	80028f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028e8:	893b      	ldrh	r3, [r7, #8]
 80028ea:	b2da      	uxtb	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	629a      	str	r2, [r3, #40]	; 0x28
 80028f2:	e015      	b.n	8002920 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80028f4:	893b      	ldrh	r3, [r7, #8]
 80028f6:	0a1b      	lsrs	r3, r3, #8
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002902:	69fa      	ldr	r2, [r7, #28]
 8002904:	69b9      	ldr	r1, [r7, #24]
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f000 f8d6 	bl	8002ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d001      	beq.n	8002916 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e012      	b.n	800293c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002916:	893b      	ldrh	r3, [r7, #8]
 8002918:	b2da      	uxtb	r2, r3
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	2200      	movs	r2, #0
 8002928:	2180      	movs	r1, #128	; 0x80
 800292a:	68f8      	ldr	r0, [r7, #12]
 800292c:	f000 f884 	bl	8002a38 <I2C_WaitOnFlagUntilTimeout>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d001      	beq.n	800293a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e000      	b.n	800293c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3710      	adds	r7, #16
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	80002000 	.word	0x80002000

08002948 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af02      	add	r7, sp, #8
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	4608      	mov	r0, r1
 8002952:	4611      	mov	r1, r2
 8002954:	461a      	mov	r2, r3
 8002956:	4603      	mov	r3, r0
 8002958:	817b      	strh	r3, [r7, #10]
 800295a:	460b      	mov	r3, r1
 800295c:	813b      	strh	r3, [r7, #8]
 800295e:	4613      	mov	r3, r2
 8002960:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002962:	88fb      	ldrh	r3, [r7, #6]
 8002964:	b2da      	uxtb	r2, r3
 8002966:	8979      	ldrh	r1, [r7, #10]
 8002968:	4b20      	ldr	r3, [pc, #128]	; (80029ec <I2C_RequestMemoryRead+0xa4>)
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	2300      	movs	r3, #0
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 f984 	bl	8002c7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002974:	69fa      	ldr	r2, [r7, #28]
 8002976:	69b9      	ldr	r1, [r7, #24]
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f000 f89d 	bl	8002ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e02c      	b.n	80029e2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002988:	88fb      	ldrh	r3, [r7, #6]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d105      	bne.n	800299a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800298e:	893b      	ldrh	r3, [r7, #8]
 8002990:	b2da      	uxtb	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	629a      	str	r2, [r3, #40]	; 0x28
 8002998:	e015      	b.n	80029c6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800299a:	893b      	ldrh	r3, [r7, #8]
 800299c:	0a1b      	lsrs	r3, r3, #8
 800299e:	b29b      	uxth	r3, r3
 80029a0:	b2da      	uxtb	r2, r3
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80029a8:	69fa      	ldr	r2, [r7, #28]
 80029aa:	69b9      	ldr	r1, [r7, #24]
 80029ac:	68f8      	ldr	r0, [r7, #12]
 80029ae:	f000 f883 	bl	8002ab8 <I2C_WaitOnTXISFlagUntilTimeout>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e012      	b.n	80029e2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80029bc:	893b      	ldrh	r3, [r7, #8]
 80029be:	b2da      	uxtb	r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	9300      	str	r3, [sp, #0]
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2200      	movs	r2, #0
 80029ce:	2140      	movs	r1, #64	; 0x40
 80029d0:	68f8      	ldr	r0, [r7, #12]
 80029d2:	f000 f831 	bl	8002a38 <I2C_WaitOnFlagUntilTimeout>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e000      	b.n	80029e2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	80002000 	.word	0x80002000

080029f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	699b      	ldr	r3, [r3, #24]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d103      	bne.n	8002a0e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	699b      	ldr	r3, [r3, #24]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d007      	beq.n	8002a2c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	699a      	ldr	r2, [r3, #24]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 0201 	orr.w	r2, r2, #1
 8002a2a:	619a      	str	r2, [r3, #24]
  }
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	603b      	str	r3, [r7, #0]
 8002a44:	4613      	mov	r3, r2
 8002a46:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a48:	e022      	b.n	8002a90 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a50:	d01e      	beq.n	8002a90 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a52:	f7ff f8c7 	bl	8001be4 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	69bb      	ldr	r3, [r7, #24]
 8002a5a:	1ad3      	subs	r3, r2, r3
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d302      	bcc.n	8002a68 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d113      	bne.n	8002a90 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a6c:	f043 0220 	orr.w	r2, r3, #32
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e00f      	b.n	8002ab0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	699a      	ldr	r2, [r3, #24]
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	68ba      	ldr	r2, [r7, #8]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	bf0c      	ite	eq
 8002aa0:	2301      	moveq	r3, #1
 8002aa2:	2300      	movne	r3, #0
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	79fb      	ldrb	r3, [r7, #7]
 8002aaa:	429a      	cmp	r2, r3
 8002aac:	d0cd      	beq.n	8002a4a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002aae:	2300      	movs	r3, #0
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002ac4:	e02c      	b.n	8002b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	68b9      	ldr	r1, [r7, #8]
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 f870 	bl	8002bb0 <I2C_IsAcknowledgeFailed>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e02a      	b.n	8002b30 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002ae0:	d01e      	beq.n	8002b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ae2:	f7ff f87f 	bl	8001be4 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d302      	bcc.n	8002af8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d113      	bne.n	8002b20 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002afc:	f043 0220 	orr.w	r2, r3, #32
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2220      	movs	r2, #32
 8002b08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2200      	movs	r2, #0
 8002b18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e007      	b.n	8002b30 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d1cb      	bne.n	8002ac6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002b2e:	2300      	movs	r3, #0
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	60f8      	str	r0, [r7, #12]
 8002b40:	60b9      	str	r1, [r7, #8]
 8002b42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b44:	e028      	b.n	8002b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	68b9      	ldr	r1, [r7, #8]
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 f830 	bl	8002bb0 <I2C_IsAcknowledgeFailed>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d001      	beq.n	8002b5a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e026      	b.n	8002ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b5a:	f7ff f843 	bl	8001be4 <HAL_GetTick>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	1ad3      	subs	r3, r2, r3
 8002b64:	68ba      	ldr	r2, [r7, #8]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d302      	bcc.n	8002b70 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d113      	bne.n	8002b98 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b74:	f043 0220 	orr.w	r2, r3, #32
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e007      	b.n	8002ba8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	f003 0320 	and.w	r3, r3, #32
 8002ba2:	2b20      	cmp	r3, #32
 8002ba4:	d1cf      	bne.n	8002b46 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3710      	adds	r7, #16
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b084      	sub	sp, #16
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	f003 0310 	and.w	r3, r3, #16
 8002bc6:	2b10      	cmp	r3, #16
 8002bc8:	d151      	bne.n	8002c6e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bca:	e022      	b.n	8002c12 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bd2:	d01e      	beq.n	8002c12 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd4:	f7ff f806 	bl	8001be4 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	68ba      	ldr	r2, [r7, #8]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d302      	bcc.n	8002bea <I2C_IsAcknowledgeFailed+0x3a>
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d113      	bne.n	8002c12 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bee:	f043 0220 	orr.w	r2, r3, #32
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e02e      	b.n	8002c70 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	f003 0320 	and.w	r3, r3, #32
 8002c1c:	2b20      	cmp	r3, #32
 8002c1e:	d1d5      	bne.n	8002bcc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2210      	movs	r2, #16
 8002c26:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2220      	movs	r2, #32
 8002c2e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c30:	68f8      	ldr	r0, [r7, #12]
 8002c32:	f7ff fedd 	bl	80029f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6859      	ldr	r1, [r3, #4]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b0d      	ldr	r3, [pc, #52]	; (8002c78 <I2C_IsAcknowledgeFailed+0xc8>)
 8002c42:	400b      	ands	r3, r1
 8002c44:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4a:	f043 0204 	orr.w	r2, r3, #4
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2220      	movs	r2, #32
 8002c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002c6e:	2300      	movs	r3, #0
}
 8002c70:	4618      	mov	r0, r3
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	fe00e800 	.word	0xfe00e800

08002c7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b085      	sub	sp, #20
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	607b      	str	r3, [r7, #4]
 8002c86:	460b      	mov	r3, r1
 8002c88:	817b      	strh	r3, [r7, #10]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	0d5b      	lsrs	r3, r3, #21
 8002c98:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002c9c:	4b0d      	ldr	r3, [pc, #52]	; (8002cd4 <I2C_TransferConfig+0x58>)
 8002c9e:	430b      	orrs	r3, r1
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	ea02 0103 	and.w	r1, r2, r3
 8002ca6:	897b      	ldrh	r3, [r7, #10]
 8002ca8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002cac:	7a7b      	ldrb	r3, [r7, #9]
 8002cae:	041b      	lsls	r3, r3, #16
 8002cb0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002cb4:	431a      	orrs	r2, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002cc6:	bf00      	nop
 8002cc8:	3714      	adds	r7, #20
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr
 8002cd2:	bf00      	nop
 8002cd4:	03ff63ff 	.word	0x03ff63ff

08002cd8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b20      	cmp	r3, #32
 8002cec:	d138      	bne.n	8002d60 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	d101      	bne.n	8002cfc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	e032      	b.n	8002d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2224      	movs	r2, #36	; 0x24
 8002d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0201 	bic.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6819      	ldr	r1, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 0201 	orr.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	e000      	b.n	8002d62 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d60:	2302      	movs	r3, #2
  }
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b085      	sub	sp, #20
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b20      	cmp	r3, #32
 8002d82:	d139      	bne.n	8002df8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d8e:	2302      	movs	r3, #2
 8002d90:	e033      	b.n	8002dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2224      	movs	r2, #36	; 0x24
 8002d9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f022 0201 	bic.w	r2, r2, #1
 8002db0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002dc0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	021b      	lsls	r3, r3, #8
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68fa      	ldr	r2, [r7, #12]
 8002dd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f042 0201 	orr.w	r2, r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2220      	movs	r2, #32
 8002de8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002df4:	2300      	movs	r3, #0
 8002df6:	e000      	b.n	8002dfa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002df8:	2302      	movs	r3, #2
  }
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
	...

08002e08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e0c:	4b0d      	ldr	r3, [pc, #52]	; (8002e44 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e18:	d102      	bne.n	8002e20 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e1e:	e00b      	b.n	8002e38 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002e20:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002e22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e2e:	d102      	bne.n	8002e36 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002e30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e34:	e000      	b.n	8002e38 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002e36:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	40007000 	.word	0x40007000

08002e48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d141      	bne.n	8002eda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e56:	4b4b      	ldr	r3, [pc, #300]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e62:	d131      	bne.n	8002ec8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e64:	4b47      	ldr	r3, [pc, #284]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e6a:	4a46      	ldr	r2, [pc, #280]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e74:	4b43      	ldr	r3, [pc, #268]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e7c:	4a41      	ldr	r2, [pc, #260]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002e84:	4b40      	ldr	r3, [pc, #256]	; (8002f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2232      	movs	r2, #50	; 0x32
 8002e8a:	fb02 f303 	mul.w	r3, r2, r3
 8002e8e:	4a3f      	ldr	r2, [pc, #252]	; (8002f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e90:	fba2 2303 	umull	r2, r3, r2, r3
 8002e94:	0c9b      	lsrs	r3, r3, #18
 8002e96:	3301      	adds	r3, #1
 8002e98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e9a:	e002      	b.n	8002ea2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ea2:	4b38      	ldr	r3, [pc, #224]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002eaa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eae:	d102      	bne.n	8002eb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f2      	bne.n	8002e9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eb6:	4b33      	ldr	r3, [pc, #204]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ebe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ec2:	d158      	bne.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e057      	b.n	8002f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ec8:	4b2e      	ldr	r3, [pc, #184]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ece:	4a2d      	ldr	r2, [pc, #180]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ed4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002ed8:	e04d      	b.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ee0:	d141      	bne.n	8002f66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ee2:	4b28      	ldr	r3, [pc, #160]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002eea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eee:	d131      	bne.n	8002f54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ef0:	4b24      	ldr	r3, [pc, #144]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ef6:	4a23      	ldr	r2, [pc, #140]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002efc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f00:	4b20      	ldr	r3, [pc, #128]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f08:	4a1e      	ldr	r2, [pc, #120]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002f10:	4b1d      	ldr	r3, [pc, #116]	; (8002f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2232      	movs	r2, #50	; 0x32
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	4a1c      	ldr	r2, [pc, #112]	; (8002f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f20:	0c9b      	lsrs	r3, r3, #18
 8002f22:	3301      	adds	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f26:	e002      	b.n	8002f2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f2e:	4b15      	ldr	r3, [pc, #84]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f3a:	d102      	bne.n	8002f42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f2      	bne.n	8002f28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f42:	4b10      	ldr	r3, [pc, #64]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f4e:	d112      	bne.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e011      	b.n	8002f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f54:	4b0b      	ldr	r3, [pc, #44]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002f64:	e007      	b.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f66:	4b07      	ldr	r3, [pc, #28]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002f6e:	4a05      	ldr	r2, [pc, #20]	; (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f70:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f74:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	40007000 	.word	0x40007000
 8002f88:	2000000c 	.word	0x2000000c
 8002f8c:	431bde83 	.word	0x431bde83

08002f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b088      	sub	sp, #32
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d102      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	f000 bc16 	b.w	80037d0 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fa4:	4ba0      	ldr	r3, [pc, #640]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 030c 	and.w	r3, r3, #12
 8002fac:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fae:	4b9e      	ldr	r3, [pc, #632]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	f003 0303 	and.w	r3, r3, #3
 8002fb6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 80e4 	beq.w	800318e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d007      	beq.n	8002fdc <HAL_RCC_OscConfig+0x4c>
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	2b0c      	cmp	r3, #12
 8002fd0:	f040 808b 	bne.w	80030ea <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	f040 8087 	bne.w	80030ea <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fdc:	4b92      	ldr	r3, [pc, #584]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f003 0302 	and.w	r3, r3, #2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d005      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x64>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e3ed      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6a1a      	ldr	r2, [r3, #32]
 8002ff8:	4b8b      	ldr	r3, [pc, #556]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0308 	and.w	r3, r3, #8
 8003000:	2b00      	cmp	r3, #0
 8003002:	d004      	beq.n	800300e <HAL_RCC_OscConfig+0x7e>
 8003004:	4b88      	ldr	r3, [pc, #544]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800300c:	e005      	b.n	800301a <HAL_RCC_OscConfig+0x8a>
 800300e:	4b86      	ldr	r3, [pc, #536]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003010:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800301a:	4293      	cmp	r3, r2
 800301c:	d223      	bcs.n	8003066 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a1b      	ldr	r3, [r3, #32]
 8003022:	4618      	mov	r0, r3
 8003024:	f000 fdfc 	bl	8003c20 <RCC_SetFlashLatencyFromMSIRange>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800302e:	2301      	movs	r3, #1
 8003030:	e3ce      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003032:	4b7d      	ldr	r3, [pc, #500]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a7c      	ldr	r2, [pc, #496]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003038:	f043 0308 	orr.w	r3, r3, #8
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	4b7a      	ldr	r3, [pc, #488]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	4977      	ldr	r1, [pc, #476]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800304c:	4313      	orrs	r3, r2
 800304e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003050:	4b75      	ldr	r3, [pc, #468]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	69db      	ldr	r3, [r3, #28]
 800305c:	021b      	lsls	r3, r3, #8
 800305e:	4972      	ldr	r1, [pc, #456]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003060:	4313      	orrs	r3, r2
 8003062:	604b      	str	r3, [r1, #4]
 8003064:	e025      	b.n	80030b2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003066:	4b70      	ldr	r3, [pc, #448]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a6f      	ldr	r2, [pc, #444]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800306c:	f043 0308 	orr.w	r3, r3, #8
 8003070:	6013      	str	r3, [r2, #0]
 8003072:	4b6d      	ldr	r3, [pc, #436]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a1b      	ldr	r3, [r3, #32]
 800307e:	496a      	ldr	r1, [pc, #424]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003080:	4313      	orrs	r3, r2
 8003082:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003084:	4b68      	ldr	r3, [pc, #416]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	69db      	ldr	r3, [r3, #28]
 8003090:	021b      	lsls	r3, r3, #8
 8003092:	4965      	ldr	r1, [pc, #404]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003094:	4313      	orrs	r3, r2
 8003096:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d109      	bne.n	80030b2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 fdbc 	bl	8003c20 <RCC_SetFlashLatencyFromMSIRange>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e38e      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80030b2:	f000 fcbf 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80030b6:	4602      	mov	r2, r0
 80030b8:	4b5b      	ldr	r3, [pc, #364]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	495a      	ldr	r1, [pc, #360]	; (800322c <HAL_RCC_OscConfig+0x29c>)
 80030c4:	5ccb      	ldrb	r3, [r1, r3]
 80030c6:	f003 031f 	and.w	r3, r3, #31
 80030ca:	fa22 f303 	lsr.w	r3, r2, r3
 80030ce:	4a58      	ldr	r2, [pc, #352]	; (8003230 <HAL_RCC_OscConfig+0x2a0>)
 80030d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80030d2:	4b58      	ldr	r3, [pc, #352]	; (8003234 <HAL_RCC_OscConfig+0x2a4>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe fbaa 	bl	8001830 <HAL_InitTick>
 80030dc:	4603      	mov	r3, r0
 80030de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80030e0:	7bfb      	ldrb	r3, [r7, #15]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d052      	beq.n	800318c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80030e6:	7bfb      	ldrb	r3, [r7, #15]
 80030e8:	e372      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d032      	beq.n	8003158 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80030f2:	4b4d      	ldr	r3, [pc, #308]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a4c      	ldr	r2, [pc, #304]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80030f8:	f043 0301 	orr.w	r3, r3, #1
 80030fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030fe:	f7fe fd71 	bl	8001be4 <HAL_GetTick>
 8003102:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003106:	f7fe fd6d 	bl	8001be4 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e35b      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003118:	4b43      	ldr	r3, [pc, #268]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d0f0      	beq.n	8003106 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003124:	4b40      	ldr	r3, [pc, #256]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a3f      	ldr	r2, [pc, #252]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800312a:	f043 0308 	orr.w	r3, r3, #8
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	4b3d      	ldr	r3, [pc, #244]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	493a      	ldr	r1, [pc, #232]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800313e:	4313      	orrs	r3, r2
 8003140:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003142:	4b39      	ldr	r3, [pc, #228]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	021b      	lsls	r3, r3, #8
 8003150:	4935      	ldr	r1, [pc, #212]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003152:	4313      	orrs	r3, r2
 8003154:	604b      	str	r3, [r1, #4]
 8003156:	e01a      	b.n	800318e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003158:	4b33      	ldr	r3, [pc, #204]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a32      	ldr	r2, [pc, #200]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800315e:	f023 0301 	bic.w	r3, r3, #1
 8003162:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003164:	f7fe fd3e 	bl	8001be4 <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800316c:	f7fe fd3a 	bl	8001be4 <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e328      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800317e:	4b2a      	ldr	r3, [pc, #168]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d1f0      	bne.n	800316c <HAL_RCC_OscConfig+0x1dc>
 800318a:	e000      	b.n	800318e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800318c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b00      	cmp	r3, #0
 8003198:	d073      	beq.n	8003282 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800319a:	69bb      	ldr	r3, [r7, #24]
 800319c:	2b08      	cmp	r3, #8
 800319e:	d005      	beq.n	80031ac <HAL_RCC_OscConfig+0x21c>
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	2b0c      	cmp	r3, #12
 80031a4:	d10e      	bne.n	80031c4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	2b03      	cmp	r3, #3
 80031aa:	d10b      	bne.n	80031c4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ac:	4b1e      	ldr	r3, [pc, #120]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d063      	beq.n	8003280 <HAL_RCC_OscConfig+0x2f0>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d15f      	bne.n	8003280 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e305      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031cc:	d106      	bne.n	80031dc <HAL_RCC_OscConfig+0x24c>
 80031ce:	4b16      	ldr	r3, [pc, #88]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a15      	ldr	r2, [pc, #84]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80031d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e01d      	b.n	8003218 <HAL_RCC_OscConfig+0x288>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031e4:	d10c      	bne.n	8003200 <HAL_RCC_OscConfig+0x270>
 80031e6:	4b10      	ldr	r3, [pc, #64]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a0f      	ldr	r2, [pc, #60]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80031ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	4b0d      	ldr	r3, [pc, #52]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a0c      	ldr	r2, [pc, #48]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 80031f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031fc:	6013      	str	r3, [r2, #0]
 80031fe:	e00b      	b.n	8003218 <HAL_RCC_OscConfig+0x288>
 8003200:	4b09      	ldr	r3, [pc, #36]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a08      	ldr	r2, [pc, #32]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003206:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800320a:	6013      	str	r3, [r2, #0]
 800320c:	4b06      	ldr	r3, [pc, #24]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a05      	ldr	r2, [pc, #20]	; (8003228 <HAL_RCC_OscConfig+0x298>)
 8003212:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003216:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d01b      	beq.n	8003258 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003220:	f7fe fce0 	bl	8001be4 <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003226:	e010      	b.n	800324a <HAL_RCC_OscConfig+0x2ba>
 8003228:	40021000 	.word	0x40021000
 800322c:	08008774 	.word	0x08008774
 8003230:	2000000c 	.word	0x2000000c
 8003234:	20000010 	.word	0x20000010
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003238:	f7fe fcd4 	bl	8001be4 <HAL_GetTick>
 800323c:	4602      	mov	r2, r0
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	2b64      	cmp	r3, #100	; 0x64
 8003244:	d901      	bls.n	800324a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e2c2      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800324a:	4baf      	ldr	r3, [pc, #700]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d0f0      	beq.n	8003238 <HAL_RCC_OscConfig+0x2a8>
 8003256:	e014      	b.n	8003282 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003258:	f7fe fcc4 	bl	8001be4 <HAL_GetTick>
 800325c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800325e:	e008      	b.n	8003272 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003260:	f7fe fcc0 	bl	8001be4 <HAL_GetTick>
 8003264:	4602      	mov	r2, r0
 8003266:	693b      	ldr	r3, [r7, #16]
 8003268:	1ad3      	subs	r3, r2, r3
 800326a:	2b64      	cmp	r3, #100	; 0x64
 800326c:	d901      	bls.n	8003272 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800326e:	2303      	movs	r3, #3
 8003270:	e2ae      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003272:	4ba5      	ldr	r3, [pc, #660]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f0      	bne.n	8003260 <HAL_RCC_OscConfig+0x2d0>
 800327e:	e000      	b.n	8003282 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d060      	beq.n	8003350 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	2b04      	cmp	r3, #4
 8003292:	d005      	beq.n	80032a0 <HAL_RCC_OscConfig+0x310>
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	2b0c      	cmp	r3, #12
 8003298:	d119      	bne.n	80032ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d116      	bne.n	80032ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032a0:	4b99      	ldr	r3, [pc, #612]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <HAL_RCC_OscConfig+0x328>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d101      	bne.n	80032b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e28b      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b8:	4b93      	ldr	r3, [pc, #588]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	691b      	ldr	r3, [r3, #16]
 80032c4:	061b      	lsls	r3, r3, #24
 80032c6:	4990      	ldr	r1, [pc, #576]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80032cc:	e040      	b.n	8003350 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d023      	beq.n	800331e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d6:	4b8c      	ldr	r3, [pc, #560]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a8b      	ldr	r2, [pc, #556]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80032dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e2:	f7fe fc7f 	bl	8001be4 <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032e8:	e008      	b.n	80032fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ea:	f7fe fc7b 	bl	8001be4 <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d901      	bls.n	80032fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80032f8:	2303      	movs	r3, #3
 80032fa:	e269      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032fc:	4b82      	ldr	r3, [pc, #520]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003304:	2b00      	cmp	r3, #0
 8003306:	d0f0      	beq.n	80032ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003308:	4b7f      	ldr	r3, [pc, #508]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	061b      	lsls	r3, r3, #24
 8003316:	497c      	ldr	r1, [pc, #496]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003318:	4313      	orrs	r3, r2
 800331a:	604b      	str	r3, [r1, #4]
 800331c:	e018      	b.n	8003350 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800331e:	4b7a      	ldr	r3, [pc, #488]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a79      	ldr	r2, [pc, #484]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003328:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332a:	f7fe fc5b 	bl	8001be4 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003330:	e008      	b.n	8003344 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003332:	f7fe fc57 	bl	8001be4 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d901      	bls.n	8003344 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e245      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003344:	4b70      	ldr	r3, [pc, #448]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800334c:	2b00      	cmp	r3, #0
 800334e:	d1f0      	bne.n	8003332 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0308 	and.w	r3, r3, #8
 8003358:	2b00      	cmp	r3, #0
 800335a:	d03c      	beq.n	80033d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	695b      	ldr	r3, [r3, #20]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d01c      	beq.n	800339e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003364:	4b68      	ldr	r3, [pc, #416]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003366:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800336a:	4a67      	ldr	r2, [pc, #412]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 800336c:	f043 0301 	orr.w	r3, r3, #1
 8003370:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003374:	f7fe fc36 	bl	8001be4 <HAL_GetTick>
 8003378:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800337a:	e008      	b.n	800338e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800337c:	f7fe fc32 	bl	8001be4 <HAL_GetTick>
 8003380:	4602      	mov	r2, r0
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	2b02      	cmp	r3, #2
 8003388:	d901      	bls.n	800338e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800338a:	2303      	movs	r3, #3
 800338c:	e220      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800338e:	4b5e      	ldr	r3, [pc, #376]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003390:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0ef      	beq.n	800337c <HAL_RCC_OscConfig+0x3ec>
 800339c:	e01b      	b.n	80033d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800339e:	4b5a      	ldr	r3, [pc, #360]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80033a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033a4:	4a58      	ldr	r2, [pc, #352]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80033a6:	f023 0301 	bic.w	r3, r3, #1
 80033aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ae:	f7fe fc19 	bl	8001be4 <HAL_GetTick>
 80033b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033b4:	e008      	b.n	80033c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033b6:	f7fe fc15 	bl	8001be4 <HAL_GetTick>
 80033ba:	4602      	mov	r2, r0
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	1ad3      	subs	r3, r2, r3
 80033c0:	2b02      	cmp	r3, #2
 80033c2:	d901      	bls.n	80033c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80033c4:	2303      	movs	r3, #3
 80033c6:	e203      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033c8:	4b4f      	ldr	r3, [pc, #316]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80033ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1ef      	bne.n	80033b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 80a6 	beq.w	8003530 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033e4:	2300      	movs	r3, #0
 80033e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80033e8:	4b47      	ldr	r3, [pc, #284]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80033ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10d      	bne.n	8003410 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033f4:	4b44      	ldr	r3, [pc, #272]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80033f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f8:	4a43      	ldr	r2, [pc, #268]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80033fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033fe:	6593      	str	r3, [r2, #88]	; 0x58
 8003400:	4b41      	ldr	r3, [pc, #260]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003404:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003408:	60bb      	str	r3, [r7, #8]
 800340a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800340c:	2301      	movs	r3, #1
 800340e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003410:	4b3e      	ldr	r3, [pc, #248]	; (800350c <HAL_RCC_OscConfig+0x57c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d118      	bne.n	800344e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800341c:	4b3b      	ldr	r3, [pc, #236]	; (800350c <HAL_RCC_OscConfig+0x57c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a3a      	ldr	r2, [pc, #232]	; (800350c <HAL_RCC_OscConfig+0x57c>)
 8003422:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003426:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003428:	f7fe fbdc 	bl	8001be4 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003430:	f7fe fbd8 	bl	8001be4 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e1c6      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003442:	4b32      	ldr	r3, [pc, #200]	; (800350c <HAL_RCC_OscConfig+0x57c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0f0      	beq.n	8003430 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d108      	bne.n	8003468 <HAL_RCC_OscConfig+0x4d8>
 8003456:	4b2c      	ldr	r3, [pc, #176]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800345c:	4a2a      	ldr	r2, [pc, #168]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 800345e:	f043 0301 	orr.w	r3, r3, #1
 8003462:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003466:	e024      	b.n	80034b2 <HAL_RCC_OscConfig+0x522>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	2b05      	cmp	r3, #5
 800346e:	d110      	bne.n	8003492 <HAL_RCC_OscConfig+0x502>
 8003470:	4b25      	ldr	r3, [pc, #148]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003476:	4a24      	ldr	r2, [pc, #144]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003478:	f043 0304 	orr.w	r3, r3, #4
 800347c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003480:	4b21      	ldr	r3, [pc, #132]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003486:	4a20      	ldr	r2, [pc, #128]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003488:	f043 0301 	orr.w	r3, r3, #1
 800348c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003490:	e00f      	b.n	80034b2 <HAL_RCC_OscConfig+0x522>
 8003492:	4b1d      	ldr	r3, [pc, #116]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 8003494:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003498:	4a1b      	ldr	r2, [pc, #108]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 800349a:	f023 0301 	bic.w	r3, r3, #1
 800349e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80034a2:	4b19      	ldr	r3, [pc, #100]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80034a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a8:	4a17      	ldr	r2, [pc, #92]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80034aa:	f023 0304 	bic.w	r3, r3, #4
 80034ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d016      	beq.n	80034e8 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ba:	f7fe fb93 	bl	8001be4 <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034c0:	e00a      	b.n	80034d8 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c2:	f7fe fb8f 	bl	8001be4 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e17b      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_RCC_OscConfig+0x578>)
 80034da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0ed      	beq.n	80034c2 <HAL_RCC_OscConfig+0x532>
 80034e6:	e01a      	b.n	800351e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034e8:	f7fe fb7c 	bl	8001be4 <HAL_GetTick>
 80034ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80034ee:	e00f      	b.n	8003510 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034f0:	f7fe fb78 	bl	8001be4 <HAL_GetTick>
 80034f4:	4602      	mov	r2, r0
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	1ad3      	subs	r3, r2, r3
 80034fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80034fe:	4293      	cmp	r3, r2
 8003500:	d906      	bls.n	8003510 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e164      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000
 800350c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003510:	4ba8      	ldr	r3, [pc, #672]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1e8      	bne.n	80034f0 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800351e:	7ffb      	ldrb	r3, [r7, #31]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d105      	bne.n	8003530 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003524:	4ba3      	ldr	r3, [pc, #652]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003528:	4aa2      	ldr	r2, [pc, #648]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800352a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800352e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0320 	and.w	r3, r3, #32
 8003538:	2b00      	cmp	r3, #0
 800353a:	d03c      	beq.n	80035b6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003540:	2b00      	cmp	r3, #0
 8003542:	d01c      	beq.n	800357e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003544:	4b9b      	ldr	r3, [pc, #620]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003546:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800354a:	4a9a      	ldr	r2, [pc, #616]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800354c:	f043 0301 	orr.w	r3, r3, #1
 8003550:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003554:	f7fe fb46 	bl	8001be4 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800355c:	f7fe fb42 	bl	8001be4 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e130      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800356e:	4b91      	ldr	r3, [pc, #580]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003570:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d0ef      	beq.n	800355c <HAL_RCC_OscConfig+0x5cc>
 800357c:	e01b      	b.n	80035b6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800357e:	4b8d      	ldr	r3, [pc, #564]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003580:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003584:	4a8b      	ldr	r2, [pc, #556]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003586:	f023 0301 	bic.w	r3, r3, #1
 800358a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800358e:	f7fe fb29 	bl	8001be4 <HAL_GetTick>
 8003592:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003596:	f7fe fb25 	bl	8001be4 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e113      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80035a8:	4b82      	ldr	r3, [pc, #520]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 80035aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ef      	bne.n	8003596 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8107 	beq.w	80037ce <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c4:	2b02      	cmp	r3, #2
 80035c6:	f040 80cb 	bne.w	8003760 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035ca:	4b7a      	ldr	r3, [pc, #488]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 80035cc:	68db      	ldr	r3, [r3, #12]
 80035ce:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f003 0203 	and.w	r2, r3, #3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035da:	429a      	cmp	r2, r3
 80035dc:	d12c      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	3b01      	subs	r3, #1
 80035ea:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d123      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035fa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d11b      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800360a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800360c:	429a      	cmp	r2, r3
 800360e:	d113      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800361a:	085b      	lsrs	r3, r3, #1
 800361c:	3b01      	subs	r3, #1
 800361e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003620:	429a      	cmp	r2, r3
 8003622:	d109      	bne.n	8003638 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362e:	085b      	lsrs	r3, r3, #1
 8003630:	3b01      	subs	r3, #1
 8003632:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003634:	429a      	cmp	r2, r3
 8003636:	d06d      	beq.n	8003714 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	2b0c      	cmp	r3, #12
 800363c:	d068      	beq.n	8003710 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800363e:	4b5d      	ldr	r3, [pc, #372]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d105      	bne.n	8003656 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800364a:	4b5a      	ldr	r3, [pc, #360]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d001      	beq.n	800365a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e0ba      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800365a:	4b56      	ldr	r3, [pc, #344]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a55      	ldr	r2, [pc, #340]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003660:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003664:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003666:	f7fe fabd 	bl	8001be4 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800366c:	e008      	b.n	8003680 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366e:	f7fe fab9 	bl	8001be4 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d901      	bls.n	8003680 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e0a7      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003680:	4b4c      	ldr	r3, [pc, #304]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d1f0      	bne.n	800366e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800368c:	4b49      	ldr	r3, [pc, #292]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800368e:	68da      	ldr	r2, [r3, #12]
 8003690:	4b49      	ldr	r3, [pc, #292]	; (80037b8 <HAL_RCC_OscConfig+0x828>)
 8003692:	4013      	ands	r3, r2
 8003694:	687a      	ldr	r2, [r7, #4]
 8003696:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800369c:	3a01      	subs	r2, #1
 800369e:	0112      	lsls	r2, r2, #4
 80036a0:	4311      	orrs	r1, r2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80036a6:	0212      	lsls	r2, r2, #8
 80036a8:	4311      	orrs	r1, r2
 80036aa:	687a      	ldr	r2, [r7, #4]
 80036ac:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80036ae:	0852      	lsrs	r2, r2, #1
 80036b0:	3a01      	subs	r2, #1
 80036b2:	0552      	lsls	r2, r2, #21
 80036b4:	4311      	orrs	r1, r2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80036ba:	0852      	lsrs	r2, r2, #1
 80036bc:	3a01      	subs	r2, #1
 80036be:	0652      	lsls	r2, r2, #25
 80036c0:	4311      	orrs	r1, r2
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80036c6:	06d2      	lsls	r2, r2, #27
 80036c8:	430a      	orrs	r2, r1
 80036ca:	493a      	ldr	r1, [pc, #232]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036d0:	4b38      	ldr	r3, [pc, #224]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a37      	ldr	r2, [pc, #220]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 80036d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036da:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036dc:	4b35      	ldr	r3, [pc, #212]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4a34      	ldr	r2, [pc, #208]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 80036e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80036e6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036e8:	f7fe fa7c 	bl	8001be4 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f0:	f7fe fa78 	bl	8001be4 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e066      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003702:	4b2c      	ldr	r3, [pc, #176]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0f0      	beq.n	80036f0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800370e:	e05e      	b.n	80037ce <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e05d      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003714:	4b27      	ldr	r3, [pc, #156]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d156      	bne.n	80037ce <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003720:	4b24      	ldr	r3, [pc, #144]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a23      	ldr	r2, [pc, #140]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003726:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800372a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800372c:	4b21      	ldr	r3, [pc, #132]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	4a20      	ldr	r2, [pc, #128]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003732:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003736:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003738:	f7fe fa54 	bl	8001be4 <HAL_GetTick>
 800373c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800373e:	e008      	b.n	8003752 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003740:	f7fe fa50 	bl	8001be4 <HAL_GetTick>
 8003744:	4602      	mov	r2, r0
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	1ad3      	subs	r3, r2, r3
 800374a:	2b02      	cmp	r3, #2
 800374c:	d901      	bls.n	8003752 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e03e      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003752:	4b18      	ldr	r3, [pc, #96]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d0f0      	beq.n	8003740 <HAL_RCC_OscConfig+0x7b0>
 800375e:	e036      	b.n	80037ce <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003760:	69bb      	ldr	r3, [r7, #24]
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d031      	beq.n	80037ca <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003766:	4b13      	ldr	r3, [pc, #76]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a12      	ldr	r2, [pc, #72]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800376c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003770:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003772:	4b10      	ldr	r3, [pc, #64]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d105      	bne.n	800378a <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800377e:	4b0d      	ldr	r3, [pc, #52]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	4a0c      	ldr	r2, [pc, #48]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003784:	f023 0303 	bic.w	r3, r3, #3
 8003788:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800378a:	4b0a      	ldr	r3, [pc, #40]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	4a09      	ldr	r2, [pc, #36]	; (80037b4 <HAL_RCC_OscConfig+0x824>)
 8003790:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003794:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003798:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379a:	f7fe fa23 	bl	8001be4 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037a0:	e00c      	b.n	80037bc <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a2:	f7fe fa1f 	bl	8001be4 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d905      	bls.n	80037bc <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e00d      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
 80037b4:	40021000 	.word	0x40021000
 80037b8:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037bc:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <HAL_RCC_OscConfig+0x848>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d1ec      	bne.n	80037a2 <HAL_RCC_OscConfig+0x812>
 80037c8:	e001      	b.n	80037ce <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	e000      	b.n	80037d0 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80037ce:	2300      	movs	r3, #0
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	3720      	adds	r7, #32
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40021000 	.word	0x40021000

080037dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b086      	sub	sp, #24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80037e6:	2300      	movs	r3, #0
 80037e8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d101      	bne.n	80037f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80037f0:	2301      	movs	r3, #1
 80037f2:	e10f      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037f4:	4b89      	ldr	r3, [pc, #548]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 030f 	and.w	r3, r3, #15
 80037fc:	683a      	ldr	r2, [r7, #0]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d910      	bls.n	8003824 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003802:	4b86      	ldr	r3, [pc, #536]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f023 020f 	bic.w	r2, r3, #15
 800380a:	4984      	ldr	r1, [pc, #528]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	4313      	orrs	r3, r2
 8003810:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003812:	4b82      	ldr	r3, [pc, #520]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	429a      	cmp	r2, r3
 800381e:	d001      	beq.n	8003824 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0f7      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0301 	and.w	r3, r3, #1
 800382c:	2b00      	cmp	r3, #0
 800382e:	f000 8089 	beq.w	8003944 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	2b03      	cmp	r3, #3
 8003838:	d133      	bne.n	80038a2 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800383a:	4b79      	ldr	r3, [pc, #484]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d101      	bne.n	800384a <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e0e4      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800384a:	f000 fa43 	bl	8003cd4 <RCC_GetSysClockFreqFromPLLSource>
 800384e:	4603      	mov	r3, r0
 8003850:	4a74      	ldr	r2, [pc, #464]	; (8003a24 <HAL_RCC_ClockConfig+0x248>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d955      	bls.n	8003902 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003856:	4b72      	ldr	r3, [pc, #456]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d10a      	bne.n	8003878 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003862:	4b6f      	ldr	r3, [pc, #444]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800386a:	4a6d      	ldr	r2, [pc, #436]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 800386c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003870:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003872:	2380      	movs	r3, #128	; 0x80
 8003874:	617b      	str	r3, [r7, #20]
 8003876:	e044      	b.n	8003902 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d03e      	beq.n	8003902 <HAL_RCC_ClockConfig+0x126>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d13a      	bne.n	8003902 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800388c:	4b64      	ldr	r3, [pc, #400]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003894:	4a62      	ldr	r2, [pc, #392]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800389a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800389c:	2380      	movs	r3, #128	; 0x80
 800389e:	617b      	str	r3, [r7, #20]
 80038a0:	e02f      	b.n	8003902 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d107      	bne.n	80038ba <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80038aa:	4b5d      	ldr	r3, [pc, #372]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d115      	bne.n	80038e2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e0ac      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d107      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038c2:	4b57      	ldr	r3, [pc, #348]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d109      	bne.n	80038e2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e0a0      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80038d2:	4b53      	ldr	r3, [pc, #332]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e098      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80038e2:	f000 f8a7 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80038e6:	4603      	mov	r3, r0
 80038e8:	4a4e      	ldr	r2, [pc, #312]	; (8003a24 <HAL_RCC_ClockConfig+0x248>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d909      	bls.n	8003902 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80038ee:	4b4c      	ldr	r3, [pc, #304]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038f6:	4a4a      	ldr	r2, [pc, #296]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80038f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80038fe:	2380      	movs	r3, #128	; 0x80
 8003900:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003902:	4b47      	ldr	r3, [pc, #284]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f023 0203 	bic.w	r2, r3, #3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	4944      	ldr	r1, [pc, #272]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003910:	4313      	orrs	r3, r2
 8003912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003914:	f7fe f966 	bl	8001be4 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800391a:	e00a      	b.n	8003932 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800391c:	f7fe f962 	bl	8001be4 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	f241 3288 	movw	r2, #5000	; 0x1388
 800392a:	4293      	cmp	r3, r2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e070      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003932:	4b3b      	ldr	r3, [pc, #236]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f003 020c 	and.w	r2, r3, #12
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	429a      	cmp	r2, r3
 8003942:	d1eb      	bne.n	800391c <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0302 	and.w	r3, r3, #2
 800394c:	2b00      	cmp	r3, #0
 800394e:	d009      	beq.n	8003964 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003950:	4b33      	ldr	r3, [pc, #204]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	4930      	ldr	r1, [pc, #192]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 800395e:	4313      	orrs	r3, r2
 8003960:	608b      	str	r3, [r1, #8]
 8003962:	e008      	b.n	8003976 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	2b80      	cmp	r3, #128	; 0x80
 8003968:	d105      	bne.n	8003976 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800396a:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	4a2c      	ldr	r2, [pc, #176]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 8003970:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003974:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003976:	4b29      	ldr	r3, [pc, #164]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	683a      	ldr	r2, [r7, #0]
 8003980:	429a      	cmp	r2, r3
 8003982:	d210      	bcs.n	80039a6 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003984:	4b25      	ldr	r3, [pc, #148]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f023 020f 	bic.w	r2, r3, #15
 800398c:	4923      	ldr	r1, [pc, #140]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	4313      	orrs	r3, r2
 8003992:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003994:	4b21      	ldr	r3, [pc, #132]	; (8003a1c <HAL_RCC_ClockConfig+0x240>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d001      	beq.n	80039a6 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e036      	b.n	8003a14 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0304 	and.w	r3, r3, #4
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d008      	beq.n	80039c4 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039b2:	4b1b      	ldr	r3, [pc, #108]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	4918      	ldr	r1, [pc, #96]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80039c0:	4313      	orrs	r3, r2
 80039c2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0308 	and.w	r3, r3, #8
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d009      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039d0:	4b13      	ldr	r3, [pc, #76]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80039d2:	689b      	ldr	r3, [r3, #8]
 80039d4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	691b      	ldr	r3, [r3, #16]
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	4910      	ldr	r1, [pc, #64]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80039e0:	4313      	orrs	r3, r2
 80039e2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039e4:	f000 f826 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 80039e8:	4602      	mov	r2, r0
 80039ea:	4b0d      	ldr	r3, [pc, #52]	; (8003a20 <HAL_RCC_ClockConfig+0x244>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	091b      	lsrs	r3, r3, #4
 80039f0:	f003 030f 	and.w	r3, r3, #15
 80039f4:	490c      	ldr	r1, [pc, #48]	; (8003a28 <HAL_RCC_ClockConfig+0x24c>)
 80039f6:	5ccb      	ldrb	r3, [r1, r3]
 80039f8:	f003 031f 	and.w	r3, r3, #31
 80039fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003a00:	4a0a      	ldr	r2, [pc, #40]	; (8003a2c <HAL_RCC_ClockConfig+0x250>)
 8003a02:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a04:	4b0a      	ldr	r3, [pc, #40]	; (8003a30 <HAL_RCC_ClockConfig+0x254>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7fd ff11 	bl	8001830 <HAL_InitTick>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	73fb      	strb	r3, [r7, #15]

  return status;
 8003a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	3718      	adds	r7, #24
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40022000 	.word	0x40022000
 8003a20:	40021000 	.word	0x40021000
 8003a24:	04c4b400 	.word	0x04c4b400
 8003a28:	08008774 	.word	0x08008774
 8003a2c:	2000000c 	.word	0x2000000c
 8003a30:	20000010 	.word	0x20000010

08003a34 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b089      	sub	sp, #36	; 0x24
 8003a38:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	61fb      	str	r3, [r7, #28]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a42:	4b3e      	ldr	r3, [pc, #248]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f003 030c 	and.w	r3, r3, #12
 8003a4a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a4c:	4b3b      	ldr	r3, [pc, #236]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a4e:	68db      	ldr	r3, [r3, #12]
 8003a50:	f003 0303 	and.w	r3, r3, #3
 8003a54:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_RCC_GetSysClockFreq+0x34>
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	2b0c      	cmp	r3, #12
 8003a60:	d121      	bne.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d11e      	bne.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003a68:	4b34      	ldr	r3, [pc, #208]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0308 	and.w	r3, r3, #8
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d107      	bne.n	8003a84 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003a74:	4b31      	ldr	r3, [pc, #196]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a7a:	0a1b      	lsrs	r3, r3, #8
 8003a7c:	f003 030f 	and.w	r3, r3, #15
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	e005      	b.n	8003a90 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a84:	4b2d      	ldr	r3, [pc, #180]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	091b      	lsrs	r3, r3, #4
 8003a8a:	f003 030f 	and.w	r3, r3, #15
 8003a8e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a90:	4a2b      	ldr	r2, [pc, #172]	; (8003b40 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a98:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10d      	bne.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003aa0:	69fb      	ldr	r3, [r7, #28]
 8003aa2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003aa4:	e00a      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	2b04      	cmp	r3, #4
 8003aaa:	d102      	bne.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003aac:	4b25      	ldr	r3, [pc, #148]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x110>)
 8003aae:	61bb      	str	r3, [r7, #24]
 8003ab0:	e004      	b.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	2b08      	cmp	r3, #8
 8003ab6:	d101      	bne.n	8003abc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ab8:	4b23      	ldr	r3, [pc, #140]	; (8003b48 <HAL_RCC_GetSysClockFreq+0x114>)
 8003aba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	2b0c      	cmp	r3, #12
 8003ac0:	d134      	bne.n	8003b2c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003ac2:	4b1e      	ldr	r3, [pc, #120]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	f003 0303 	and.w	r3, r3, #3
 8003aca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d003      	beq.n	8003ada <HAL_RCC_GetSysClockFreq+0xa6>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b03      	cmp	r3, #3
 8003ad6:	d003      	beq.n	8003ae0 <HAL_RCC_GetSysClockFreq+0xac>
 8003ad8:	e005      	b.n	8003ae6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ada:	4b1a      	ldr	r3, [pc, #104]	; (8003b44 <HAL_RCC_GetSysClockFreq+0x110>)
 8003adc:	617b      	str	r3, [r7, #20]
      break;
 8003ade:	e005      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003ae0:	4b19      	ldr	r3, [pc, #100]	; (8003b48 <HAL_RCC_GetSysClockFreq+0x114>)
 8003ae2:	617b      	str	r3, [r7, #20]
      break;
 8003ae4:	e002      	b.n	8003aec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	617b      	str	r3, [r7, #20]
      break;
 8003aea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003aec:	4b13      	ldr	r3, [pc, #76]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003aee:	68db      	ldr	r3, [r3, #12]
 8003af0:	091b      	lsrs	r3, r3, #4
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	3301      	adds	r3, #1
 8003af8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003afa:	4b10      	ldr	r3, [pc, #64]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	0a1b      	lsrs	r3, r3, #8
 8003b00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	fb02 f203 	mul.w	r2, r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b10:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003b12:	4b0a      	ldr	r3, [pc, #40]	; (8003b3c <HAL_RCC_GetSysClockFreq+0x108>)
 8003b14:	68db      	ldr	r3, [r3, #12]
 8003b16:	0e5b      	lsrs	r3, r3, #25
 8003b18:	f003 0303 	and.w	r3, r3, #3
 8003b1c:	3301      	adds	r3, #1
 8003b1e:	005b      	lsls	r3, r3, #1
 8003b20:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003b2c:	69bb      	ldr	r3, [r7, #24]
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3724      	adds	r7, #36	; 0x24
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40021000 	.word	0x40021000
 8003b40:	0800878c 	.word	0x0800878c
 8003b44:	00f42400 	.word	0x00f42400
 8003b48:	007a1200 	.word	0x007a1200

08003b4c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b50:	4b03      	ldr	r3, [pc, #12]	; (8003b60 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b52:	681b      	ldr	r3, [r3, #0]
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	46bd      	mov	sp, r7
 8003b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5c:	4770      	bx	lr
 8003b5e:	bf00      	nop
 8003b60:	2000000c 	.word	0x2000000c

08003b64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003b68:	f7ff fff0 	bl	8003b4c <HAL_RCC_GetHCLKFreq>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	4b06      	ldr	r3, [pc, #24]	; (8003b88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	0a1b      	lsrs	r3, r3, #8
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	4904      	ldr	r1, [pc, #16]	; (8003b8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b7a:	5ccb      	ldrb	r3, [r1, r3]
 8003b7c:	f003 031f 	and.w	r3, r3, #31
 8003b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40021000 	.word	0x40021000
 8003b8c:	08008784 	.word	0x08008784

08003b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003b94:	f7ff ffda 	bl	8003b4c <HAL_RCC_GetHCLKFreq>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	0adb      	lsrs	r3, r3, #11
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	4904      	ldr	r1, [pc, #16]	; (8003bb8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003ba6:	5ccb      	ldrb	r3, [r1, r3]
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	08008784 	.word	0x08008784

08003bbc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	220f      	movs	r2, #15
 8003bca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003bcc:	4b12      	ldr	r3, [pc, #72]	; (8003c18 <HAL_RCC_GetClockConfig+0x5c>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f003 0203 	and.w	r2, r3, #3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003bd8:	4b0f      	ldr	r3, [pc, #60]	; (8003c18 <HAL_RCC_GetClockConfig+0x5c>)
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003be4:	4b0c      	ldr	r3, [pc, #48]	; (8003c18 <HAL_RCC_GetClockConfig+0x5c>)
 8003be6:	689b      	ldr	r3, [r3, #8]
 8003be8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003bf0:	4b09      	ldr	r3, [pc, #36]	; (8003c18 <HAL_RCC_GetClockConfig+0x5c>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	08db      	lsrs	r3, r3, #3
 8003bf6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003bfe:	4b07      	ldr	r3, [pc, #28]	; (8003c1c <HAL_RCC_GetClockConfig+0x60>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 020f 	and.w	r2, r3, #15
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	601a      	str	r2, [r3, #0]
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	40022000 	.word	0x40022000

08003c20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b086      	sub	sp, #24
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c28:	2300      	movs	r3, #0
 8003c2a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c2c:	4b27      	ldr	r3, [pc, #156]	; (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c38:	f7ff f8e6 	bl	8002e08 <HAL_PWREx_GetVoltageRange>
 8003c3c:	6178      	str	r0, [r7, #20]
 8003c3e:	e014      	b.n	8003c6a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c40:	4b22      	ldr	r3, [pc, #136]	; (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c44:	4a21      	ldr	r2, [pc, #132]	; (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c4a:	6593      	str	r3, [r2, #88]	; 0x58
 8003c4c:	4b1f      	ldr	r3, [pc, #124]	; (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c54:	60fb      	str	r3, [r7, #12]
 8003c56:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c58:	f7ff f8d6 	bl	8002e08 <HAL_PWREx_GetVoltageRange>
 8003c5c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c5e:	4b1b      	ldr	r3, [pc, #108]	; (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c62:	4a1a      	ldr	r2, [pc, #104]	; (8003ccc <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003c64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c68:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c70:	d10b      	bne.n	8003c8a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2b80      	cmp	r3, #128	; 0x80
 8003c76:	d913      	bls.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2ba0      	cmp	r3, #160	; 0xa0
 8003c7c:	d902      	bls.n	8003c84 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003c7e:	2302      	movs	r3, #2
 8003c80:	613b      	str	r3, [r7, #16]
 8003c82:	e00d      	b.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c84:	2301      	movs	r3, #1
 8003c86:	613b      	str	r3, [r7, #16]
 8003c88:	e00a      	b.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b7f      	cmp	r3, #127	; 0x7f
 8003c8e:	d902      	bls.n	8003c96 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003c90:	2302      	movs	r3, #2
 8003c92:	613b      	str	r3, [r7, #16]
 8003c94:	e004      	b.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b70      	cmp	r3, #112	; 0x70
 8003c9a:	d101      	bne.n	8003ca0 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ca0:	4b0b      	ldr	r3, [pc, #44]	; (8003cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f023 020f 	bic.w	r2, r3, #15
 8003ca8:	4909      	ldr	r1, [pc, #36]	; (8003cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	4313      	orrs	r3, r2
 8003cae:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003cb0:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 030f 	and.w	r3, r3, #15
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d001      	beq.n	8003cc2 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e000      	b.n	8003cc4 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003cc2:	2300      	movs	r3, #0
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	3718      	adds	r7, #24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}
 8003ccc:	40021000 	.word	0x40021000
 8003cd0:	40022000 	.word	0x40022000

08003cd4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b087      	sub	sp, #28
 8003cd8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003cde:	4b2d      	ldr	r3, [pc, #180]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f003 0303 	and.w	r3, r3, #3
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d118      	bne.n	8003d1c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cea:	4b2a      	ldr	r3, [pc, #168]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0308 	and.w	r3, r3, #8
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d107      	bne.n	8003d06 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003cf6:	4b27      	ldr	r3, [pc, #156]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003cf8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cfc:	0a1b      	lsrs	r3, r3, #8
 8003cfe:	f003 030f 	and.w	r3, r3, #15
 8003d02:	617b      	str	r3, [r7, #20]
 8003d04:	e005      	b.n	8003d12 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003d06:	4b23      	ldr	r3, [pc, #140]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	091b      	lsrs	r3, r3, #4
 8003d0c:	f003 030f 	and.w	r3, r3, #15
 8003d10:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003d12:	4a21      	ldr	r2, [pc, #132]	; (8003d98 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d1a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d1c:	4b1d      	ldr	r3, [pc, #116]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	f003 0303 	and.w	r3, r3, #3
 8003d24:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d003      	beq.n	8003d34 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2b03      	cmp	r3, #3
 8003d30:	d003      	beq.n	8003d3a <RCC_GetSysClockFreqFromPLLSource+0x66>
 8003d32:	e005      	b.n	8003d40 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003d34:	4b19      	ldr	r3, [pc, #100]	; (8003d9c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003d36:	613b      	str	r3, [r7, #16]
    break;
 8003d38:	e005      	b.n	8003d46 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003d3a:	4b19      	ldr	r3, [pc, #100]	; (8003da0 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8003d3c:	613b      	str	r3, [r7, #16]
    break;
 8003d3e:	e002      	b.n	8003d46 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	613b      	str	r3, [r7, #16]
    break;
 8003d44:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d46:	4b13      	ldr	r3, [pc, #76]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	091b      	lsrs	r3, r3, #4
 8003d4c:	f003 030f 	and.w	r3, r3, #15
 8003d50:	3301      	adds	r3, #1
 8003d52:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d54:	4b0f      	ldr	r3, [pc, #60]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	0a1b      	lsrs	r3, r3, #8
 8003d5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d5e:	693a      	ldr	r2, [r7, #16]
 8003d60:	fb02 f203 	mul.w	r2, r2, r3
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d6a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d6c:	4b09      	ldr	r3, [pc, #36]	; (8003d94 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	0e5b      	lsrs	r3, r3, #25
 8003d72:	f003 0303 	and.w	r3, r3, #3
 8003d76:	3301      	adds	r3, #1
 8003d78:	005b      	lsls	r3, r3, #1
 8003d7a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d84:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003d86:	683b      	ldr	r3, [r7, #0]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	371c      	adds	r7, #28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	40021000 	.word	0x40021000
 8003d98:	0800878c 	.word	0x0800878c
 8003d9c:	00f42400 	.word	0x00f42400
 8003da0:	007a1200 	.word	0x007a1200

08003da4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dac:	2300      	movs	r3, #0
 8003dae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003db0:	2300      	movs	r3, #0
 8003db2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d040      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003dc4:	2b80      	cmp	r3, #128	; 0x80
 8003dc6:	d02a      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003dc8:	2b80      	cmp	r3, #128	; 0x80
 8003dca:	d825      	bhi.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003dcc:	2b60      	cmp	r3, #96	; 0x60
 8003dce:	d026      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003dd0:	2b60      	cmp	r3, #96	; 0x60
 8003dd2:	d821      	bhi.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003dd4:	2b40      	cmp	r3, #64	; 0x40
 8003dd6:	d006      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003dd8:	2b40      	cmp	r3, #64	; 0x40
 8003dda:	d81d      	bhi.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d009      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003de0:	2b20      	cmp	r3, #32
 8003de2:	d010      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003de4:	e018      	b.n	8003e18 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003de6:	4b89      	ldr	r3, [pc, #548]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	4a88      	ldr	r2, [pc, #544]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003df0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003df2:	e015      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	3304      	adds	r3, #4
 8003df8:	2100      	movs	r1, #0
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f000 fb02 	bl	8004404 <RCCEx_PLLSAI1_Config>
 8003e00:	4603      	mov	r3, r0
 8003e02:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e04:	e00c      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	3320      	adds	r3, #32
 8003e0a:	2100      	movs	r1, #0
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	f000 fbed 	bl	80045ec <RCCEx_PLLSAI2_Config>
 8003e12:	4603      	mov	r3, r0
 8003e14:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003e16:	e003      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	74fb      	strb	r3, [r7, #19]
      break;
 8003e1c:	e000      	b.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8003e1e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e20:	7cfb      	ldrb	r3, [r7, #19]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10b      	bne.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003e26:	4b79      	ldr	r3, [pc, #484]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e28:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e2c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e34:	4975      	ldr	r1, [pc, #468]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003e3c:	e001      	b.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e3e:	7cfb      	ldrb	r3, [r7, #19]
 8003e40:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d047      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e56:	d030      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003e58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e5c:	d82a      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003e5e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e62:	d02a      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x116>
 8003e64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e68:	d824      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003e6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e6e:	d008      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003e70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e74:	d81e      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d00a      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003e7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e7e:	d010      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003e80:	e018      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e82:	4b62      	ldr	r3, [pc, #392]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	4a61      	ldr	r2, [pc, #388]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003e88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e8c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e8e:	e015      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3304      	adds	r3, #4
 8003e94:	2100      	movs	r1, #0
 8003e96:	4618      	mov	r0, r3
 8003e98:	f000 fab4 	bl	8004404 <RCCEx_PLLSAI1_Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ea0:	e00c      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	3320      	adds	r3, #32
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 fb9f 	bl	80045ec <RCCEx_PLLSAI2_Config>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003eb2:	e003      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	74fb      	strb	r3, [r7, #19]
      break;
 8003eb8:	e000      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003eba:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ebc:	7cfb      	ldrb	r3, [r7, #19]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d10b      	bne.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ec2:	4b52      	ldr	r3, [pc, #328]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ec4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003ec8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed0:	494e      	ldr	r1, [pc, #312]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003ed8:	e001      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eda:	7cfb      	ldrb	r3, [r7, #19]
 8003edc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 809f 	beq.w	800402a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eec:	2300      	movs	r3, #0
 8003eee:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ef0:	4b46      	ldr	r3, [pc, #280]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ef2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ef4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d101      	bne.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003efc:	2301      	movs	r3, #1
 8003efe:	e000      	b.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003f00:	2300      	movs	r3, #0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d00d      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f06:	4b41      	ldr	r3, [pc, #260]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f0a:	4a40      	ldr	r2, [pc, #256]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f10:	6593      	str	r3, [r2, #88]	; 0x58
 8003f12:	4b3e      	ldr	r3, [pc, #248]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	60bb      	str	r3, [r7, #8]
 8003f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f22:	4b3b      	ldr	r3, [pc, #236]	; (8004010 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a3a      	ldr	r2, [pc, #232]	; (8004010 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f2e:	f7fd fe59 	bl	8001be4 <HAL_GetTick>
 8003f32:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f34:	e009      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f36:	f7fd fe55 	bl	8001be4 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d902      	bls.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	74fb      	strb	r3, [r7, #19]
        break;
 8003f48:	e005      	b.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003f4a:	4b31      	ldr	r3, [pc, #196]	; (8004010 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d0ef      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003f56:	7cfb      	ldrb	r3, [r7, #19]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d15b      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f5c:	4b2b      	ldr	r3, [pc, #172]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f66:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d01f      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d019      	beq.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f7a:	4b24      	ldr	r3, [pc, #144]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f84:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f86:	4b21      	ldr	r3, [pc, #132]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f8c:	4a1f      	ldr	r2, [pc, #124]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f96:	4b1d      	ldr	r3, [pc, #116]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f9c:	4a1b      	ldr	r2, [pc, #108]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003f9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fa6:	4a19      	ldr	r2, [pc, #100]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f003 0301 	and.w	r3, r3, #1
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d016      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb8:	f7fd fe14 	bl	8001be4 <HAL_GetTick>
 8003fbc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fbe:	e00b      	b.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fc0:	f7fd fe10 	bl	8001be4 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d902      	bls.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	74fb      	strb	r3, [r7, #19]
            break;
 8003fd6:	e006      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd8:	4b0c      	ldr	r3, [pc, #48]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0ec      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003fe6:	7cfb      	ldrb	r3, [r7, #19]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d10c      	bne.n	8004006 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fec:	4b07      	ldr	r3, [pc, #28]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ff2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ffc:	4903      	ldr	r1, [pc, #12]	; (800400c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004004:	e008      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004006:	7cfb      	ldrb	r3, [r7, #19]
 8004008:	74bb      	strb	r3, [r7, #18]
 800400a:	e005      	b.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800400c:	40021000 	.word	0x40021000
 8004010:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004014:	7cfb      	ldrb	r3, [r7, #19]
 8004016:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004018:	7c7b      	ldrb	r3, [r7, #17]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d105      	bne.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800401e:	4ba0      	ldr	r3, [pc, #640]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004022:	4a9f      	ldr	r2, [pc, #636]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004024:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004028:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00a      	beq.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004036:	4b9a      	ldr	r3, [pc, #616]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004038:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403c:	f023 0203 	bic.w	r2, r3, #3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004044:	4996      	ldr	r1, [pc, #600]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004046:	4313      	orrs	r3, r2
 8004048:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b00      	cmp	r3, #0
 8004056:	d00a      	beq.n	800406e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004058:	4b91      	ldr	r3, [pc, #580]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800405a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800405e:	f023 020c 	bic.w	r2, r3, #12
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	498e      	ldr	r1, [pc, #568]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004068:	4313      	orrs	r3, r2
 800406a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0304 	and.w	r3, r3, #4
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00a      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800407a:	4b89      	ldr	r3, [pc, #548]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800407c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004080:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004088:	4985      	ldr	r1, [pc, #532]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800408a:	4313      	orrs	r3, r2
 800408c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0308 	and.w	r3, r3, #8
 8004098:	2b00      	cmp	r3, #0
 800409a:	d00a      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800409c:	4b80      	ldr	r3, [pc, #512]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040aa:	497d      	ldr	r1, [pc, #500]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ac:	4313      	orrs	r3, r2
 80040ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0310 	and.w	r3, r3, #16
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00a      	beq.n	80040d4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040be:	4b78      	ldr	r3, [pc, #480]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040cc:	4974      	ldr	r1, [pc, #464]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0320 	and.w	r3, r3, #32
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00a      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040e0:	4b6f      	ldr	r3, [pc, #444]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040e6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ee:	496c      	ldr	r1, [pc, #432]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80040f0:	4313      	orrs	r3, r2
 80040f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00a      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004102:	4b67      	ldr	r3, [pc, #412]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004104:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004108:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004110:	4963      	ldr	r1, [pc, #396]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004112:	4313      	orrs	r3, r2
 8004114:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00a      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004124:	4b5e      	ldr	r3, [pc, #376]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800412a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004132:	495b      	ldr	r1, [pc, #364]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004134:	4313      	orrs	r3, r2
 8004136:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004142:	2b00      	cmp	r3, #0
 8004144:	d00a      	beq.n	800415c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004146:	4b56      	ldr	r3, [pc, #344]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004148:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800414c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004154:	4952      	ldr	r1, [pc, #328]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004156:	4313      	orrs	r3, r2
 8004158:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00a      	beq.n	800417e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004168:	4b4d      	ldr	r3, [pc, #308]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800416e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004176:	494a      	ldr	r1, [pc, #296]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004178:	4313      	orrs	r3, r2
 800417a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800418a:	4b45      	ldr	r3, [pc, #276]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800418c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004190:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004198:	4941      	ldr	r1, [pc, #260]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800419a:	4313      	orrs	r3, r2
 800419c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00a      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80041ac:	4b3c      	ldr	r3, [pc, #240]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041b2:	f023 0203 	bic.w	r2, r3, #3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041ba:	4939      	ldr	r1, [pc, #228]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041bc:	4313      	orrs	r3, r2
 80041be:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d028      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80041ce:	4b34      	ldr	r3, [pc, #208]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041dc:	4930      	ldr	r1, [pc, #192]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041de:	4313      	orrs	r3, r2
 80041e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041ec:	d106      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041ee:	4b2c      	ldr	r3, [pc, #176]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	4a2b      	ldr	r2, [pc, #172]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80041f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041f8:	60d3      	str	r3, [r2, #12]
 80041fa:	e011      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004200:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004204:	d10c      	bne.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	3304      	adds	r3, #4
 800420a:	2101      	movs	r1, #1
 800420c:	4618      	mov	r0, r3
 800420e:	f000 f8f9 	bl	8004404 <RCCEx_PLLSAI1_Config>
 8004212:	4603      	mov	r3, r0
 8004214:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004216:	7cfb      	ldrb	r3, [r7, #19]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d001      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800421c:	7cfb      	ldrb	r3, [r7, #19]
 800421e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d04d      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004230:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004234:	d108      	bne.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004236:	4b1a      	ldr	r3, [pc, #104]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004238:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800423c:	4a18      	ldr	r2, [pc, #96]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800423e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004242:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004246:	e012      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004248:	4b15      	ldr	r3, [pc, #84]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800424a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800424e:	4a14      	ldr	r2, [pc, #80]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004250:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004254:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004258:	4b11      	ldr	r3, [pc, #68]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800425a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800425e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004266:	490e      	ldr	r1, [pc, #56]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004268:	4313      	orrs	r3, r2
 800426a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004272:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004276:	d106      	bne.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004278:	4b09      	ldr	r3, [pc, #36]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	4a08      	ldr	r2, [pc, #32]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800427e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004282:	60d3      	str	r3, [r2, #12]
 8004284:	e020      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800428a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800428e:	d109      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004290:	4b03      	ldr	r3, [pc, #12]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004292:	68db      	ldr	r3, [r3, #12]
 8004294:	4a02      	ldr	r2, [pc, #8]	; (80042a0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800429a:	60d3      	str	r3, [r2, #12]
 800429c:	e014      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800429e:	bf00      	nop
 80042a0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80042a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80042ac:	d10c      	bne.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	3304      	adds	r3, #4
 80042b2:	2101      	movs	r1, #1
 80042b4:	4618      	mov	r0, r3
 80042b6:	f000 f8a5 	bl	8004404 <RCCEx_PLLSAI1_Config>
 80042ba:	4603      	mov	r3, r0
 80042bc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80042be:	7cfb      	ldrb	r3, [r7, #19]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80042c4:	7cfb      	ldrb	r3, [r7, #19]
 80042c6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d028      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042d4:	4b4a      	ldr	r3, [pc, #296]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042da:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042e2:	4947      	ldr	r1, [pc, #284]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80042f2:	d106      	bne.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042f4:	4b42      	ldr	r3, [pc, #264]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	4a41      	ldr	r2, [pc, #260]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80042fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80042fe:	60d3      	str	r3, [r2, #12]
 8004300:	e011      	b.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004306:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800430a:	d10c      	bne.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3304      	adds	r3, #4
 8004310:	2101      	movs	r1, #1
 8004312:	4618      	mov	r0, r3
 8004314:	f000 f876 	bl	8004404 <RCCEx_PLLSAI1_Config>
 8004318:	4603      	mov	r3, r0
 800431a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800431c:	7cfb      	ldrb	r3, [r7, #19]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004322:	7cfb      	ldrb	r3, [r7, #19]
 8004324:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d01e      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004332:	4b33      	ldr	r3, [pc, #204]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004334:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004338:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004342:	492f      	ldr	r1, [pc, #188]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004344:	4313      	orrs	r3, r2
 8004346:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004350:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004354:	d10c      	bne.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	3304      	adds	r3, #4
 800435a:	2102      	movs	r1, #2
 800435c:	4618      	mov	r0, r3
 800435e:	f000 f851 	bl	8004404 <RCCEx_PLLSAI1_Config>
 8004362:	4603      	mov	r3, r0
 8004364:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004366:	7cfb      	ldrb	r3, [r7, #19]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d001      	beq.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800436c:	7cfb      	ldrb	r3, [r7, #19]
 800436e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00b      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800437c:	4b20      	ldr	r3, [pc, #128]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800437e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004382:	f023 0204 	bic.w	r2, r3, #4
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800438c:	491c      	ldr	r1, [pc, #112]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800438e:	4313      	orrs	r3, r2
 8004390:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00b      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80043a0:	4b17      	ldr	r3, [pc, #92]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043a6:	f023 0218 	bic.w	r2, r3, #24
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043b0:	4913      	ldr	r1, [pc, #76]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d017      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80043c4:	4b0e      	ldr	r3, [pc, #56]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80043ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043d4:	490a      	ldr	r1, [pc, #40]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043e2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80043e6:	d105      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043e8:	4b05      	ldr	r3, [pc, #20]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	4a04      	ldr	r2, [pc, #16]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80043ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043f2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80043f4:	7cbb      	ldrb	r3, [r7, #18]
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3718      	adds	r7, #24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	40021000 	.word	0x40021000

08004404 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004412:	4b72      	ldr	r3, [pc, #456]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	f003 0303 	and.w	r3, r3, #3
 800441a:	2b00      	cmp	r3, #0
 800441c:	d00e      	beq.n	800443c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800441e:	4b6f      	ldr	r3, [pc, #444]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f003 0203 	and.w	r2, r3, #3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	429a      	cmp	r2, r3
 800442c:	d103      	bne.n	8004436 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
       ||
 8004432:	2b00      	cmp	r3, #0
 8004434:	d142      	bne.n	80044bc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004436:	2301      	movs	r3, #1
 8004438:	73fb      	strb	r3, [r7, #15]
 800443a:	e03f      	b.n	80044bc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2b03      	cmp	r3, #3
 8004442:	d018      	beq.n	8004476 <RCCEx_PLLSAI1_Config+0x72>
 8004444:	2b03      	cmp	r3, #3
 8004446:	d825      	bhi.n	8004494 <RCCEx_PLLSAI1_Config+0x90>
 8004448:	2b01      	cmp	r3, #1
 800444a:	d002      	beq.n	8004452 <RCCEx_PLLSAI1_Config+0x4e>
 800444c:	2b02      	cmp	r3, #2
 800444e:	d009      	beq.n	8004464 <RCCEx_PLLSAI1_Config+0x60>
 8004450:	e020      	b.n	8004494 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004452:	4b62      	ldr	r3, [pc, #392]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d11d      	bne.n	800449a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004462:	e01a      	b.n	800449a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004464:	4b5d      	ldr	r3, [pc, #372]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800446c:	2b00      	cmp	r3, #0
 800446e:	d116      	bne.n	800449e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004474:	e013      	b.n	800449e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004476:	4b59      	ldr	r3, [pc, #356]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800447e:	2b00      	cmp	r3, #0
 8004480:	d10f      	bne.n	80044a2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004482:	4b56      	ldr	r3, [pc, #344]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d109      	bne.n	80044a2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004492:	e006      	b.n	80044a2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	73fb      	strb	r3, [r7, #15]
      break;
 8004498:	e004      	b.n	80044a4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800449a:	bf00      	nop
 800449c:	e002      	b.n	80044a4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800449e:	bf00      	nop
 80044a0:	e000      	b.n	80044a4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80044a2:	bf00      	nop
    }

    if(status == HAL_OK)
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d108      	bne.n	80044bc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80044aa:	4b4c      	ldr	r3, [pc, #304]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f023 0203 	bic.w	r2, r3, #3
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4949      	ldr	r1, [pc, #292]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80044b8:	4313      	orrs	r3, r2
 80044ba:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80044bc:	7bfb      	ldrb	r3, [r7, #15]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f040 8086 	bne.w	80045d0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80044c4:	4b45      	ldr	r3, [pc, #276]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a44      	ldr	r2, [pc, #272]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80044ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044d0:	f7fd fb88 	bl	8001be4 <HAL_GetTick>
 80044d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044d6:	e009      	b.n	80044ec <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80044d8:	f7fd fb84 	bl	8001be4 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d902      	bls.n	80044ec <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	73fb      	strb	r3, [r7, #15]
        break;
 80044ea:	e005      	b.n	80044f8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80044ec:	4b3b      	ldr	r3, [pc, #236]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1ef      	bne.n	80044d8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80044f8:	7bfb      	ldrb	r3, [r7, #15]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d168      	bne.n	80045d0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d113      	bne.n	800452c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004504:	4b35      	ldr	r3, [pc, #212]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004506:	691a      	ldr	r2, [r3, #16]
 8004508:	4b35      	ldr	r3, [pc, #212]	; (80045e0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800450a:	4013      	ands	r3, r2
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6892      	ldr	r2, [r2, #8]
 8004510:	0211      	lsls	r1, r2, #8
 8004512:	687a      	ldr	r2, [r7, #4]
 8004514:	68d2      	ldr	r2, [r2, #12]
 8004516:	06d2      	lsls	r2, r2, #27
 8004518:	4311      	orrs	r1, r2
 800451a:	687a      	ldr	r2, [r7, #4]
 800451c:	6852      	ldr	r2, [r2, #4]
 800451e:	3a01      	subs	r2, #1
 8004520:	0112      	lsls	r2, r2, #4
 8004522:	430a      	orrs	r2, r1
 8004524:	492d      	ldr	r1, [pc, #180]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004526:	4313      	orrs	r3, r2
 8004528:	610b      	str	r3, [r1, #16]
 800452a:	e02d      	b.n	8004588 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b01      	cmp	r3, #1
 8004530:	d115      	bne.n	800455e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004532:	4b2a      	ldr	r3, [pc, #168]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004534:	691a      	ldr	r2, [r3, #16]
 8004536:	4b2b      	ldr	r3, [pc, #172]	; (80045e4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004538:	4013      	ands	r3, r2
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6892      	ldr	r2, [r2, #8]
 800453e:	0211      	lsls	r1, r2, #8
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	6912      	ldr	r2, [r2, #16]
 8004544:	0852      	lsrs	r2, r2, #1
 8004546:	3a01      	subs	r2, #1
 8004548:	0552      	lsls	r2, r2, #21
 800454a:	4311      	orrs	r1, r2
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	6852      	ldr	r2, [r2, #4]
 8004550:	3a01      	subs	r2, #1
 8004552:	0112      	lsls	r2, r2, #4
 8004554:	430a      	orrs	r2, r1
 8004556:	4921      	ldr	r1, [pc, #132]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004558:	4313      	orrs	r3, r2
 800455a:	610b      	str	r3, [r1, #16]
 800455c:	e014      	b.n	8004588 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800455e:	4b1f      	ldr	r3, [pc, #124]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004560:	691a      	ldr	r2, [r3, #16]
 8004562:	4b21      	ldr	r3, [pc, #132]	; (80045e8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004564:	4013      	ands	r3, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6892      	ldr	r2, [r2, #8]
 800456a:	0211      	lsls	r1, r2, #8
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	6952      	ldr	r2, [r2, #20]
 8004570:	0852      	lsrs	r2, r2, #1
 8004572:	3a01      	subs	r2, #1
 8004574:	0652      	lsls	r2, r2, #25
 8004576:	4311      	orrs	r1, r2
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6852      	ldr	r2, [r2, #4]
 800457c:	3a01      	subs	r2, #1
 800457e:	0112      	lsls	r2, r2, #4
 8004580:	430a      	orrs	r2, r1
 8004582:	4916      	ldr	r1, [pc, #88]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 8004584:	4313      	orrs	r3, r2
 8004586:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004588:	4b14      	ldr	r3, [pc, #80]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a13      	ldr	r2, [pc, #76]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 800458e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004592:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004594:	f7fd fb26 	bl	8001be4 <HAL_GetTick>
 8004598:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800459a:	e009      	b.n	80045b0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800459c:	f7fd fb22 	bl	8001be4 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	68bb      	ldr	r3, [r7, #8]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d902      	bls.n	80045b0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	73fb      	strb	r3, [r7, #15]
          break;
 80045ae:	e005      	b.n	80045bc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80045b0:	4b0a      	ldr	r3, [pc, #40]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0ef      	beq.n	800459c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80045bc:	7bfb      	ldrb	r3, [r7, #15]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d106      	bne.n	80045d0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80045c2:	4b06      	ldr	r3, [pc, #24]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045c4:	691a      	ldr	r2, [r3, #16]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	4904      	ldr	r1, [pc, #16]	; (80045dc <RCCEx_PLLSAI1_Config+0x1d8>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80045d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	40021000 	.word	0x40021000
 80045e0:	07ff800f 	.word	0x07ff800f
 80045e4:	ff9f800f 	.word	0xff9f800f
 80045e8:	f9ff800f 	.word	0xf9ff800f

080045ec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045f6:	2300      	movs	r3, #0
 80045f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045fa:	4b72      	ldr	r3, [pc, #456]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00e      	beq.n	8004624 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004606:	4b6f      	ldr	r3, [pc, #444]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	f003 0203 	and.w	r2, r3, #3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	429a      	cmp	r2, r3
 8004614:	d103      	bne.n	800461e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
       ||
 800461a:	2b00      	cmp	r3, #0
 800461c:	d142      	bne.n	80046a4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	73fb      	strb	r3, [r7, #15]
 8004622:	e03f      	b.n	80046a4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	2b03      	cmp	r3, #3
 800462a:	d018      	beq.n	800465e <RCCEx_PLLSAI2_Config+0x72>
 800462c:	2b03      	cmp	r3, #3
 800462e:	d825      	bhi.n	800467c <RCCEx_PLLSAI2_Config+0x90>
 8004630:	2b01      	cmp	r3, #1
 8004632:	d002      	beq.n	800463a <RCCEx_PLLSAI2_Config+0x4e>
 8004634:	2b02      	cmp	r3, #2
 8004636:	d009      	beq.n	800464c <RCCEx_PLLSAI2_Config+0x60>
 8004638:	e020      	b.n	800467c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800463a:	4b62      	ldr	r3, [pc, #392]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d11d      	bne.n	8004682 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800464a:	e01a      	b.n	8004682 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800464c:	4b5d      	ldr	r3, [pc, #372]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004654:	2b00      	cmp	r3, #0
 8004656:	d116      	bne.n	8004686 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800465c:	e013      	b.n	8004686 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800465e:	4b59      	ldr	r3, [pc, #356]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10f      	bne.n	800468a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800466a:	4b56      	ldr	r3, [pc, #344]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d109      	bne.n	800468a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800467a:	e006      	b.n	800468a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
      break;
 8004680:	e004      	b.n	800468c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004682:	bf00      	nop
 8004684:	e002      	b.n	800468c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004686:	bf00      	nop
 8004688:	e000      	b.n	800468c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800468a:	bf00      	nop
    }

    if(status == HAL_OK)
 800468c:	7bfb      	ldrb	r3, [r7, #15]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d108      	bne.n	80046a4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004692:	4b4c      	ldr	r3, [pc, #304]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	f023 0203 	bic.w	r2, r3, #3
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4949      	ldr	r1, [pc, #292]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80046a4:	7bfb      	ldrb	r3, [r7, #15]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	f040 8086 	bne.w	80047b8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80046ac:	4b45      	ldr	r3, [pc, #276]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a44      	ldr	r2, [pc, #272]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046b8:	f7fd fa94 	bl	8001be4 <HAL_GetTick>
 80046bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046be:	e009      	b.n	80046d4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80046c0:	f7fd fa90 	bl	8001be4 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d902      	bls.n	80046d4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	73fb      	strb	r3, [r7, #15]
        break;
 80046d2:	e005      	b.n	80046e0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80046d4:	4b3b      	ldr	r3, [pc, #236]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1ef      	bne.n	80046c0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d168      	bne.n	80047b8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d113      	bne.n	8004714 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80046ec:	4b35      	ldr	r3, [pc, #212]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80046ee:	695a      	ldr	r2, [r3, #20]
 80046f0:	4b35      	ldr	r3, [pc, #212]	; (80047c8 <RCCEx_PLLSAI2_Config+0x1dc>)
 80046f2:	4013      	ands	r3, r2
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	6892      	ldr	r2, [r2, #8]
 80046f8:	0211      	lsls	r1, r2, #8
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	68d2      	ldr	r2, [r2, #12]
 80046fe:	06d2      	lsls	r2, r2, #27
 8004700:	4311      	orrs	r1, r2
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	6852      	ldr	r2, [r2, #4]
 8004706:	3a01      	subs	r2, #1
 8004708:	0112      	lsls	r2, r2, #4
 800470a:	430a      	orrs	r2, r1
 800470c:	492d      	ldr	r1, [pc, #180]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800470e:	4313      	orrs	r3, r2
 8004710:	614b      	str	r3, [r1, #20]
 8004712:	e02d      	b.n	8004770 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b01      	cmp	r3, #1
 8004718:	d115      	bne.n	8004746 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800471a:	4b2a      	ldr	r3, [pc, #168]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800471c:	695a      	ldr	r2, [r3, #20]
 800471e:	4b2b      	ldr	r3, [pc, #172]	; (80047cc <RCCEx_PLLSAI2_Config+0x1e0>)
 8004720:	4013      	ands	r3, r2
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6892      	ldr	r2, [r2, #8]
 8004726:	0211      	lsls	r1, r2, #8
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6912      	ldr	r2, [r2, #16]
 800472c:	0852      	lsrs	r2, r2, #1
 800472e:	3a01      	subs	r2, #1
 8004730:	0552      	lsls	r2, r2, #21
 8004732:	4311      	orrs	r1, r2
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	6852      	ldr	r2, [r2, #4]
 8004738:	3a01      	subs	r2, #1
 800473a:	0112      	lsls	r2, r2, #4
 800473c:	430a      	orrs	r2, r1
 800473e:	4921      	ldr	r1, [pc, #132]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004740:	4313      	orrs	r3, r2
 8004742:	614b      	str	r3, [r1, #20]
 8004744:	e014      	b.n	8004770 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004746:	4b1f      	ldr	r3, [pc, #124]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004748:	695a      	ldr	r2, [r3, #20]
 800474a:	4b21      	ldr	r3, [pc, #132]	; (80047d0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800474c:	4013      	ands	r3, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	6892      	ldr	r2, [r2, #8]
 8004752:	0211      	lsls	r1, r2, #8
 8004754:	687a      	ldr	r2, [r7, #4]
 8004756:	6952      	ldr	r2, [r2, #20]
 8004758:	0852      	lsrs	r2, r2, #1
 800475a:	3a01      	subs	r2, #1
 800475c:	0652      	lsls	r2, r2, #25
 800475e:	4311      	orrs	r1, r2
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6852      	ldr	r2, [r2, #4]
 8004764:	3a01      	subs	r2, #1
 8004766:	0112      	lsls	r2, r2, #4
 8004768:	430a      	orrs	r2, r1
 800476a:	4916      	ldr	r1, [pc, #88]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800476c:	4313      	orrs	r3, r2
 800476e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004770:	4b14      	ldr	r3, [pc, #80]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a13      	ldr	r2, [pc, #76]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004776:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800477a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800477c:	f7fd fa32 	bl	8001be4 <HAL_GetTick>
 8004780:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004782:	e009      	b.n	8004798 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004784:	f7fd fa2e 	bl	8001be4 <HAL_GetTick>
 8004788:	4602      	mov	r2, r0
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	1ad3      	subs	r3, r2, r3
 800478e:	2b02      	cmp	r3, #2
 8004790:	d902      	bls.n	8004798 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	73fb      	strb	r3, [r7, #15]
          break;
 8004796:	e005      	b.n	80047a4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004798:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0ef      	beq.n	8004784 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80047a4:	7bfb      	ldrb	r3, [r7, #15]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d106      	bne.n	80047b8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80047aa:	4b06      	ldr	r3, [pc, #24]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047ac:	695a      	ldr	r2, [r3, #20]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	699b      	ldr	r3, [r3, #24]
 80047b2:	4904      	ldr	r1, [pc, #16]	; (80047c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80047b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3710      	adds	r7, #16
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	40021000 	.word	0x40021000
 80047c8:	07ff800f 	.word	0x07ff800f
 80047cc:	ff9f800f 	.word	0xff9f800f
 80047d0:	f9ff800f 	.word	0xf9ff800f

080047d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e049      	b.n	800487a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d106      	bne.n	8004800 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f000 f841 	bl	8004882 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2202      	movs	r2, #2
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681a      	ldr	r2, [r3, #0]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3304      	adds	r3, #4
 8004810:	4619      	mov	r1, r3
 8004812:	4610      	mov	r0, r2
 8004814:	f000 f9f8 	bl	8004c08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004878:	2300      	movs	r3, #0
}
 800487a:	4618      	mov	r0, r3
 800487c:	3708      	adds	r7, #8
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}

08004882 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004882:	b480      	push	{r7}
 8004884:	b083      	sub	sp, #12
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800488a:	bf00      	nop
 800488c:	370c      	adds	r7, #12
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
	...

08004898 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d001      	beq.n	80048b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048ac:	2301      	movs	r3, #1
 80048ae:	e04f      	b.n	8004950 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68da      	ldr	r2, [r3, #12]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f042 0201 	orr.w	r2, r2, #1
 80048c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a23      	ldr	r2, [pc, #140]	; (800495c <HAL_TIM_Base_Start_IT+0xc4>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d01d      	beq.n	800490e <HAL_TIM_Base_Start_IT+0x76>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048da:	d018      	beq.n	800490e <HAL_TIM_Base_Start_IT+0x76>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a1f      	ldr	r2, [pc, #124]	; (8004960 <HAL_TIM_Base_Start_IT+0xc8>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d013      	beq.n	800490e <HAL_TIM_Base_Start_IT+0x76>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a1e      	ldr	r2, [pc, #120]	; (8004964 <HAL_TIM_Base_Start_IT+0xcc>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d00e      	beq.n	800490e <HAL_TIM_Base_Start_IT+0x76>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1c      	ldr	r2, [pc, #112]	; (8004968 <HAL_TIM_Base_Start_IT+0xd0>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d009      	beq.n	800490e <HAL_TIM_Base_Start_IT+0x76>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a1b      	ldr	r2, [pc, #108]	; (800496c <HAL_TIM_Base_Start_IT+0xd4>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d004      	beq.n	800490e <HAL_TIM_Base_Start_IT+0x76>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a19      	ldr	r2, [pc, #100]	; (8004970 <HAL_TIM_Base_Start_IT+0xd8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d115      	bne.n	800493a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	689a      	ldr	r2, [r3, #8]
 8004914:	4b17      	ldr	r3, [pc, #92]	; (8004974 <HAL_TIM_Base_Start_IT+0xdc>)
 8004916:	4013      	ands	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	2b06      	cmp	r3, #6
 800491e:	d015      	beq.n	800494c <HAL_TIM_Base_Start_IT+0xb4>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004926:	d011      	beq.n	800494c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0201 	orr.w	r2, r2, #1
 8004936:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004938:	e008      	b.n	800494c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f042 0201 	orr.w	r2, r2, #1
 8004948:	601a      	str	r2, [r3, #0]
 800494a:	e000      	b.n	800494e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800494c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800494e:	2300      	movs	r3, #0
}
 8004950:	4618      	mov	r0, r3
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	40012c00 	.word	0x40012c00
 8004960:	40000400 	.word	0x40000400
 8004964:	40000800 	.word	0x40000800
 8004968:	40000c00 	.word	0x40000c00
 800496c:	40013400 	.word	0x40013400
 8004970:	40014000 	.word	0x40014000
 8004974:	00010007 	.word	0x00010007

08004978 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b02      	cmp	r3, #2
 800498c:	d122      	bne.n	80049d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 0302 	and.w	r3, r3, #2
 8004998:	2b02      	cmp	r3, #2
 800499a:	d11b      	bne.n	80049d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f06f 0202 	mvn.w	r2, #2
 80049a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	699b      	ldr	r3, [r3, #24]
 80049b2:	f003 0303 	and.w	r3, r3, #3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f905 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 80049c0:	e005      	b.n	80049ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f8f7 	bl	8004bb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f908 	bl	8004bde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	f003 0304 	and.w	r3, r3, #4
 80049de:	2b04      	cmp	r3, #4
 80049e0:	d122      	bne.n	8004a28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d11b      	bne.n	8004a28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f06f 0204 	mvn.w	r2, #4
 80049f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2202      	movs	r2, #2
 80049fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d003      	beq.n	8004a16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 f8db 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 8004a14:	e005      	b.n	8004a22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 f8cd 	bl	8004bb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f000 f8de 	bl	8004bde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	f003 0308 	and.w	r3, r3, #8
 8004a32:	2b08      	cmp	r3, #8
 8004a34:	d122      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f003 0308 	and.w	r3, r3, #8
 8004a40:	2b08      	cmp	r3, #8
 8004a42:	d11b      	bne.n	8004a7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f06f 0208 	mvn.w	r2, #8
 8004a4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2204      	movs	r2, #4
 8004a52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	69db      	ldr	r3, [r3, #28]
 8004a5a:	f003 0303 	and.w	r3, r3, #3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f8b1 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 8004a68:	e005      	b.n	8004a76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f8a3 	bl	8004bb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 f8b4 	bl	8004bde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	691b      	ldr	r3, [r3, #16]
 8004a82:	f003 0310 	and.w	r3, r3, #16
 8004a86:	2b10      	cmp	r3, #16
 8004a88:	d122      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	f003 0310 	and.w	r3, r3, #16
 8004a94:	2b10      	cmp	r3, #16
 8004a96:	d11b      	bne.n	8004ad0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f06f 0210 	mvn.w	r2, #16
 8004aa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2208      	movs	r2, #8
 8004aa6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f887 	bl	8004bca <HAL_TIM_IC_CaptureCallback>
 8004abc:	e005      	b.n	8004aca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f879 	bl	8004bb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 f88a 	bl	8004bde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2200      	movs	r2, #0
 8004ace:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d10e      	bne.n	8004afc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f003 0301 	and.w	r3, r3, #1
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d107      	bne.n	8004afc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f06f 0201 	mvn.w	r2, #1
 8004af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f7fc fc34 	bl	8001364 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b06:	2b80      	cmp	r3, #128	; 0x80
 8004b08:	d10e      	bne.n	8004b28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	68db      	ldr	r3, [r3, #12]
 8004b10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b14:	2b80      	cmp	r3, #128	; 0x80
 8004b16:	d107      	bne.n	8004b28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 f914 	bl	8004d50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	691b      	ldr	r3, [r3, #16]
 8004b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b36:	d10e      	bne.n	8004b56 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b42:	2b80      	cmp	r3, #128	; 0x80
 8004b44:	d107      	bne.n	8004b56 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004b4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 f907 	bl	8004d64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b60:	2b40      	cmp	r3, #64	; 0x40
 8004b62:	d10e      	bne.n	8004b82 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b6e:	2b40      	cmp	r3, #64	; 0x40
 8004b70:	d107      	bne.n	8004b82 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 f838 	bl	8004bf2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	f003 0320 	and.w	r3, r3, #32
 8004b8c:	2b20      	cmp	r3, #32
 8004b8e:	d10e      	bne.n	8004bae <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	f003 0320 	and.w	r3, r3, #32
 8004b9a:	2b20      	cmp	r3, #32
 8004b9c:	d107      	bne.n	8004bae <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f06f 0220 	mvn.w	r2, #32
 8004ba6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ba8:	6878      	ldr	r0, [r7, #4]
 8004baa:	f000 f8c7 	bl	8004d3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004bae:	bf00      	nop
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr

08004bca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b083      	sub	sp, #12
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004be6:	bf00      	nop
 8004be8:	370c      	adds	r7, #12
 8004bea:	46bd      	mov	sp, r7
 8004bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf0:	4770      	bx	lr

08004bf2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bf2:	b480      	push	{r7}
 8004bf4:	b083      	sub	sp, #12
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bfa:	bf00      	nop
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
	...

08004c08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b085      	sub	sp, #20
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
 8004c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a40      	ldr	r2, [pc, #256]	; (8004d1c <TIM_Base_SetConfig+0x114>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d013      	beq.n	8004c48 <TIM_Base_SetConfig+0x40>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c26:	d00f      	beq.n	8004c48 <TIM_Base_SetConfig+0x40>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a3d      	ldr	r2, [pc, #244]	; (8004d20 <TIM_Base_SetConfig+0x118>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00b      	beq.n	8004c48 <TIM_Base_SetConfig+0x40>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a3c      	ldr	r2, [pc, #240]	; (8004d24 <TIM_Base_SetConfig+0x11c>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d007      	beq.n	8004c48 <TIM_Base_SetConfig+0x40>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a3b      	ldr	r2, [pc, #236]	; (8004d28 <TIM_Base_SetConfig+0x120>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d003      	beq.n	8004c48 <TIM_Base_SetConfig+0x40>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a3a      	ldr	r2, [pc, #232]	; (8004d2c <TIM_Base_SetConfig+0x124>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d108      	bne.n	8004c5a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	4a2f      	ldr	r2, [pc, #188]	; (8004d1c <TIM_Base_SetConfig+0x114>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d01f      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c68:	d01b      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	4a2c      	ldr	r2, [pc, #176]	; (8004d20 <TIM_Base_SetConfig+0x118>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d017      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a2b      	ldr	r2, [pc, #172]	; (8004d24 <TIM_Base_SetConfig+0x11c>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d013      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a2a      	ldr	r2, [pc, #168]	; (8004d28 <TIM_Base_SetConfig+0x120>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d00f      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a29      	ldr	r2, [pc, #164]	; (8004d2c <TIM_Base_SetConfig+0x124>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d00b      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a28      	ldr	r2, [pc, #160]	; (8004d30 <TIM_Base_SetConfig+0x128>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d007      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	4a27      	ldr	r2, [pc, #156]	; (8004d34 <TIM_Base_SetConfig+0x12c>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d003      	beq.n	8004ca2 <TIM_Base_SetConfig+0x9a>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	4a26      	ldr	r2, [pc, #152]	; (8004d38 <TIM_Base_SetConfig+0x130>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d108      	bne.n	8004cb4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	68db      	ldr	r3, [r3, #12]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	689a      	ldr	r2, [r3, #8]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a10      	ldr	r2, [pc, #64]	; (8004d1c <TIM_Base_SetConfig+0x114>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00f      	beq.n	8004d00 <TIM_Base_SetConfig+0xf8>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a12      	ldr	r2, [pc, #72]	; (8004d2c <TIM_Base_SetConfig+0x124>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d00b      	beq.n	8004d00 <TIM_Base_SetConfig+0xf8>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a11      	ldr	r2, [pc, #68]	; (8004d30 <TIM_Base_SetConfig+0x128>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d007      	beq.n	8004d00 <TIM_Base_SetConfig+0xf8>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a10      	ldr	r2, [pc, #64]	; (8004d34 <TIM_Base_SetConfig+0x12c>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d003      	beq.n	8004d00 <TIM_Base_SetConfig+0xf8>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4a0f      	ldr	r2, [pc, #60]	; (8004d38 <TIM_Base_SetConfig+0x130>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d103      	bne.n	8004d08 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	691a      	ldr	r2, [r3, #16]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	615a      	str	r2, [r3, #20]
}
 8004d0e:	bf00      	nop
 8004d10:	3714      	adds	r7, #20
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	40012c00 	.word	0x40012c00
 8004d20:	40000400 	.word	0x40000400
 8004d24:	40000800 	.word	0x40000800
 8004d28:	40000c00 	.word	0x40000c00
 8004d2c:	40013400 	.word	0x40013400
 8004d30:	40014000 	.word	0x40014000
 8004d34:	40014400 	.word	0x40014400
 8004d38:	40014800 	.word	0x40014800

08004d3c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b083      	sub	sp, #12
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr

08004d50 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d50:	b480      	push	{r7}
 8004d52:	b083      	sub	sp, #12
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d58:	bf00      	nop
 8004d5a:	370c      	adds	r7, #12
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d101      	bne.n	8004d8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e042      	b.n	8004e10 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d106      	bne.n	8004da2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2200      	movs	r2, #0
 8004d98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f7fc fd03 	bl	80017a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2224      	movs	r2, #36	; 0x24
 8004da6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f022 0201 	bic.w	r2, r2, #1
 8004db8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 f8c4 	bl	8004f48 <UART_SetConfig>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d101      	bne.n	8004dca <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e022      	b.n	8004e10 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d002      	beq.n	8004dd8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f000 fb82 	bl	80054dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004de6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689a      	ldr	r2, [r3, #8]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004df6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f042 0201 	orr.w	r2, r2, #1
 8004e06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004e08:	6878      	ldr	r0, [r7, #4]
 8004e0a:	f000 fc09 	bl	8005620 <UART_CheckIdleState>
 8004e0e:	4603      	mov	r3, r0
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3708      	adds	r7, #8
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}

08004e18 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b08a      	sub	sp, #40	; 0x28
 8004e1c:	af02      	add	r7, sp, #8
 8004e1e:	60f8      	str	r0, [r7, #12]
 8004e20:	60b9      	str	r1, [r7, #8]
 8004e22:	603b      	str	r3, [r7, #0]
 8004e24:	4613      	mov	r3, r2
 8004e26:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e2e:	2b20      	cmp	r3, #32
 8004e30:	f040 8084 	bne.w	8004f3c <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d002      	beq.n	8004e40 <HAL_UART_Transmit+0x28>
 8004e3a:	88fb      	ldrh	r3, [r7, #6]
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d101      	bne.n	8004e44 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e07c      	b.n	8004f3e <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d101      	bne.n	8004e52 <HAL_UART_Transmit+0x3a>
 8004e4e:	2302      	movs	r3, #2
 8004e50:	e075      	b.n	8004f3e <HAL_UART_Transmit+0x126>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2221      	movs	r2, #33	; 0x21
 8004e66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e6a:	f7fc febb 	bl	8001be4 <HAL_GetTick>
 8004e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	88fa      	ldrh	r2, [r7, #6]
 8004e74:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	88fa      	ldrh	r2, [r7, #6]
 8004e7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e88:	d108      	bne.n	8004e9c <HAL_UART_Transmit+0x84>
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d104      	bne.n	8004e9c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8004e92:	2300      	movs	r3, #0
 8004e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	61bb      	str	r3, [r7, #24]
 8004e9a:	e003      	b.n	8004ea4 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8004eac:	e02d      	b.n	8004f0a <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	9300      	str	r3, [sp, #0]
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	2180      	movs	r1, #128	; 0x80
 8004eb8:	68f8      	ldr	r0, [r7, #12]
 8004eba:	f000 fbfc 	bl	80056b6 <UART_WaitOnFlagUntilTimeout>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d001      	beq.n	8004ec8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e03a      	b.n	8004f3e <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8004ec8:	69fb      	ldr	r3, [r7, #28]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d10b      	bne.n	8004ee6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ece:	69bb      	ldr	r3, [r7, #24]
 8004ed0:	881a      	ldrh	r2, [r3, #0]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004eda:	b292      	uxth	r2, r2
 8004edc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004ede:	69bb      	ldr	r3, [r7, #24]
 8004ee0:	3302      	adds	r3, #2
 8004ee2:	61bb      	str	r3, [r7, #24]
 8004ee4:	e008      	b.n	8004ef8 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ee6:	69fb      	ldr	r3, [r7, #28]
 8004ee8:	781a      	ldrb	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	b292      	uxth	r2, r2
 8004ef0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	3301      	adds	r3, #1
 8004ef6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1cb      	bne.n	8004eae <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	9300      	str	r3, [sp, #0]
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	2140      	movs	r1, #64	; 0x40
 8004f20:	68f8      	ldr	r0, [r7, #12]
 8004f22:	f000 fbc8 	bl	80056b6 <UART_WaitOnFlagUntilTimeout>
 8004f26:	4603      	mov	r3, r0
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d001      	beq.n	8004f30 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e006      	b.n	8004f3e <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2220      	movs	r2, #32
 8004f34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	e000      	b.n	8004f3e <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004f3c:	2302      	movs	r3, #2
  }
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3720      	adds	r7, #32
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
	...

08004f48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f48:	b5b0      	push	{r4, r5, r7, lr}
 8004f4a:	b088      	sub	sp, #32
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004f50:	2300      	movs	r3, #0
 8004f52:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689a      	ldr	r2, [r3, #8]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691b      	ldr	r3, [r3, #16]
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	695b      	ldr	r3, [r3, #20]
 8004f62:	431a      	orrs	r2, r3
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	681a      	ldr	r2, [r3, #0]
 8004f72:	4bb1      	ldr	r3, [pc, #708]	; (8005238 <UART_SetConfig+0x2f0>)
 8004f74:	4013      	ands	r3, r2
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	69f9      	ldr	r1, [r7, #28]
 8004f7c:	430b      	orrs	r3, r1
 8004f7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	430a      	orrs	r2, r1
 8004f94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4aa6      	ldr	r2, [pc, #664]	; (800523c <UART_SetConfig+0x2f4>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d004      	beq.n	8004fb0 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	69fa      	ldr	r2, [r7, #28]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004fba:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004fbe:	687a      	ldr	r2, [r7, #4]
 8004fc0:	6812      	ldr	r2, [r2, #0]
 8004fc2:	69f9      	ldr	r1, [r7, #28]
 8004fc4:	430b      	orrs	r3, r1
 8004fc6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	f023 010f 	bic.w	r1, r3, #15
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a97      	ldr	r2, [pc, #604]	; (8005240 <UART_SetConfig+0x2f8>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d120      	bne.n	800502a <UART_SetConfig+0xe2>
 8004fe8:	4b96      	ldr	r3, [pc, #600]	; (8005244 <UART_SetConfig+0x2fc>)
 8004fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fee:	f003 0303 	and.w	r3, r3, #3
 8004ff2:	2b03      	cmp	r3, #3
 8004ff4:	d816      	bhi.n	8005024 <UART_SetConfig+0xdc>
 8004ff6:	a201      	add	r2, pc, #4	; (adr r2, 8004ffc <UART_SetConfig+0xb4>)
 8004ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ffc:	0800500d 	.word	0x0800500d
 8005000:	08005019 	.word	0x08005019
 8005004:	08005013 	.word	0x08005013
 8005008:	0800501f 	.word	0x0800501f
 800500c:	2301      	movs	r3, #1
 800500e:	76fb      	strb	r3, [r7, #27]
 8005010:	e0e7      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005012:	2302      	movs	r3, #2
 8005014:	76fb      	strb	r3, [r7, #27]
 8005016:	e0e4      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005018:	2304      	movs	r3, #4
 800501a:	76fb      	strb	r3, [r7, #27]
 800501c:	e0e1      	b.n	80051e2 <UART_SetConfig+0x29a>
 800501e:	2308      	movs	r3, #8
 8005020:	76fb      	strb	r3, [r7, #27]
 8005022:	e0de      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005024:	2310      	movs	r3, #16
 8005026:	76fb      	strb	r3, [r7, #27]
 8005028:	e0db      	b.n	80051e2 <UART_SetConfig+0x29a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a86      	ldr	r2, [pc, #536]	; (8005248 <UART_SetConfig+0x300>)
 8005030:	4293      	cmp	r3, r2
 8005032:	d132      	bne.n	800509a <UART_SetConfig+0x152>
 8005034:	4b83      	ldr	r3, [pc, #524]	; (8005244 <UART_SetConfig+0x2fc>)
 8005036:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800503a:	f003 030c 	and.w	r3, r3, #12
 800503e:	2b0c      	cmp	r3, #12
 8005040:	d828      	bhi.n	8005094 <UART_SetConfig+0x14c>
 8005042:	a201      	add	r2, pc, #4	; (adr r2, 8005048 <UART_SetConfig+0x100>)
 8005044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005048:	0800507d 	.word	0x0800507d
 800504c:	08005095 	.word	0x08005095
 8005050:	08005095 	.word	0x08005095
 8005054:	08005095 	.word	0x08005095
 8005058:	08005089 	.word	0x08005089
 800505c:	08005095 	.word	0x08005095
 8005060:	08005095 	.word	0x08005095
 8005064:	08005095 	.word	0x08005095
 8005068:	08005083 	.word	0x08005083
 800506c:	08005095 	.word	0x08005095
 8005070:	08005095 	.word	0x08005095
 8005074:	08005095 	.word	0x08005095
 8005078:	0800508f 	.word	0x0800508f
 800507c:	2300      	movs	r3, #0
 800507e:	76fb      	strb	r3, [r7, #27]
 8005080:	e0af      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005082:	2302      	movs	r3, #2
 8005084:	76fb      	strb	r3, [r7, #27]
 8005086:	e0ac      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005088:	2304      	movs	r3, #4
 800508a:	76fb      	strb	r3, [r7, #27]
 800508c:	e0a9      	b.n	80051e2 <UART_SetConfig+0x29a>
 800508e:	2308      	movs	r3, #8
 8005090:	76fb      	strb	r3, [r7, #27]
 8005092:	e0a6      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005094:	2310      	movs	r3, #16
 8005096:	76fb      	strb	r3, [r7, #27]
 8005098:	e0a3      	b.n	80051e2 <UART_SetConfig+0x29a>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a6b      	ldr	r2, [pc, #428]	; (800524c <UART_SetConfig+0x304>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d120      	bne.n	80050e6 <UART_SetConfig+0x19e>
 80050a4:	4b67      	ldr	r3, [pc, #412]	; (8005244 <UART_SetConfig+0x2fc>)
 80050a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80050ae:	2b30      	cmp	r3, #48	; 0x30
 80050b0:	d013      	beq.n	80050da <UART_SetConfig+0x192>
 80050b2:	2b30      	cmp	r3, #48	; 0x30
 80050b4:	d814      	bhi.n	80050e0 <UART_SetConfig+0x198>
 80050b6:	2b20      	cmp	r3, #32
 80050b8:	d009      	beq.n	80050ce <UART_SetConfig+0x186>
 80050ba:	2b20      	cmp	r3, #32
 80050bc:	d810      	bhi.n	80050e0 <UART_SetConfig+0x198>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <UART_SetConfig+0x180>
 80050c2:	2b10      	cmp	r3, #16
 80050c4:	d006      	beq.n	80050d4 <UART_SetConfig+0x18c>
 80050c6:	e00b      	b.n	80050e0 <UART_SetConfig+0x198>
 80050c8:	2300      	movs	r3, #0
 80050ca:	76fb      	strb	r3, [r7, #27]
 80050cc:	e089      	b.n	80051e2 <UART_SetConfig+0x29a>
 80050ce:	2302      	movs	r3, #2
 80050d0:	76fb      	strb	r3, [r7, #27]
 80050d2:	e086      	b.n	80051e2 <UART_SetConfig+0x29a>
 80050d4:	2304      	movs	r3, #4
 80050d6:	76fb      	strb	r3, [r7, #27]
 80050d8:	e083      	b.n	80051e2 <UART_SetConfig+0x29a>
 80050da:	2308      	movs	r3, #8
 80050dc:	76fb      	strb	r3, [r7, #27]
 80050de:	e080      	b.n	80051e2 <UART_SetConfig+0x29a>
 80050e0:	2310      	movs	r3, #16
 80050e2:	76fb      	strb	r3, [r7, #27]
 80050e4:	e07d      	b.n	80051e2 <UART_SetConfig+0x29a>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a59      	ldr	r2, [pc, #356]	; (8005250 <UART_SetConfig+0x308>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d120      	bne.n	8005132 <UART_SetConfig+0x1ea>
 80050f0:	4b54      	ldr	r3, [pc, #336]	; (8005244 <UART_SetConfig+0x2fc>)
 80050f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050f6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80050fa:	2bc0      	cmp	r3, #192	; 0xc0
 80050fc:	d013      	beq.n	8005126 <UART_SetConfig+0x1de>
 80050fe:	2bc0      	cmp	r3, #192	; 0xc0
 8005100:	d814      	bhi.n	800512c <UART_SetConfig+0x1e4>
 8005102:	2b80      	cmp	r3, #128	; 0x80
 8005104:	d009      	beq.n	800511a <UART_SetConfig+0x1d2>
 8005106:	2b80      	cmp	r3, #128	; 0x80
 8005108:	d810      	bhi.n	800512c <UART_SetConfig+0x1e4>
 800510a:	2b00      	cmp	r3, #0
 800510c:	d002      	beq.n	8005114 <UART_SetConfig+0x1cc>
 800510e:	2b40      	cmp	r3, #64	; 0x40
 8005110:	d006      	beq.n	8005120 <UART_SetConfig+0x1d8>
 8005112:	e00b      	b.n	800512c <UART_SetConfig+0x1e4>
 8005114:	2300      	movs	r3, #0
 8005116:	76fb      	strb	r3, [r7, #27]
 8005118:	e063      	b.n	80051e2 <UART_SetConfig+0x29a>
 800511a:	2302      	movs	r3, #2
 800511c:	76fb      	strb	r3, [r7, #27]
 800511e:	e060      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005120:	2304      	movs	r3, #4
 8005122:	76fb      	strb	r3, [r7, #27]
 8005124:	e05d      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005126:	2308      	movs	r3, #8
 8005128:	76fb      	strb	r3, [r7, #27]
 800512a:	e05a      	b.n	80051e2 <UART_SetConfig+0x29a>
 800512c:	2310      	movs	r3, #16
 800512e:	76fb      	strb	r3, [r7, #27]
 8005130:	e057      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4a47      	ldr	r2, [pc, #284]	; (8005254 <UART_SetConfig+0x30c>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d125      	bne.n	8005188 <UART_SetConfig+0x240>
 800513c:	4b41      	ldr	r3, [pc, #260]	; (8005244 <UART_SetConfig+0x2fc>)
 800513e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005142:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005146:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800514a:	d017      	beq.n	800517c <UART_SetConfig+0x234>
 800514c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005150:	d817      	bhi.n	8005182 <UART_SetConfig+0x23a>
 8005152:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005156:	d00b      	beq.n	8005170 <UART_SetConfig+0x228>
 8005158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800515c:	d811      	bhi.n	8005182 <UART_SetConfig+0x23a>
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <UART_SetConfig+0x222>
 8005162:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005166:	d006      	beq.n	8005176 <UART_SetConfig+0x22e>
 8005168:	e00b      	b.n	8005182 <UART_SetConfig+0x23a>
 800516a:	2300      	movs	r3, #0
 800516c:	76fb      	strb	r3, [r7, #27]
 800516e:	e038      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005170:	2302      	movs	r3, #2
 8005172:	76fb      	strb	r3, [r7, #27]
 8005174:	e035      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005176:	2304      	movs	r3, #4
 8005178:	76fb      	strb	r3, [r7, #27]
 800517a:	e032      	b.n	80051e2 <UART_SetConfig+0x29a>
 800517c:	2308      	movs	r3, #8
 800517e:	76fb      	strb	r3, [r7, #27]
 8005180:	e02f      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005182:	2310      	movs	r3, #16
 8005184:	76fb      	strb	r3, [r7, #27]
 8005186:	e02c      	b.n	80051e2 <UART_SetConfig+0x29a>
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a2b      	ldr	r2, [pc, #172]	; (800523c <UART_SetConfig+0x2f4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d125      	bne.n	80051de <UART_SetConfig+0x296>
 8005192:	4b2c      	ldr	r3, [pc, #176]	; (8005244 <UART_SetConfig+0x2fc>)
 8005194:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005198:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800519c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051a0:	d017      	beq.n	80051d2 <UART_SetConfig+0x28a>
 80051a2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80051a6:	d817      	bhi.n	80051d8 <UART_SetConfig+0x290>
 80051a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051ac:	d00b      	beq.n	80051c6 <UART_SetConfig+0x27e>
 80051ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051b2:	d811      	bhi.n	80051d8 <UART_SetConfig+0x290>
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <UART_SetConfig+0x278>
 80051b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051bc:	d006      	beq.n	80051cc <UART_SetConfig+0x284>
 80051be:	e00b      	b.n	80051d8 <UART_SetConfig+0x290>
 80051c0:	2300      	movs	r3, #0
 80051c2:	76fb      	strb	r3, [r7, #27]
 80051c4:	e00d      	b.n	80051e2 <UART_SetConfig+0x29a>
 80051c6:	2302      	movs	r3, #2
 80051c8:	76fb      	strb	r3, [r7, #27]
 80051ca:	e00a      	b.n	80051e2 <UART_SetConfig+0x29a>
 80051cc:	2304      	movs	r3, #4
 80051ce:	76fb      	strb	r3, [r7, #27]
 80051d0:	e007      	b.n	80051e2 <UART_SetConfig+0x29a>
 80051d2:	2308      	movs	r3, #8
 80051d4:	76fb      	strb	r3, [r7, #27]
 80051d6:	e004      	b.n	80051e2 <UART_SetConfig+0x29a>
 80051d8:	2310      	movs	r3, #16
 80051da:	76fb      	strb	r3, [r7, #27]
 80051dc:	e001      	b.n	80051e2 <UART_SetConfig+0x29a>
 80051de:	2310      	movs	r3, #16
 80051e0:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a15      	ldr	r2, [pc, #84]	; (800523c <UART_SetConfig+0x2f4>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	f040 809f 	bne.w	800532c <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051ee:	7efb      	ldrb	r3, [r7, #27]
 80051f0:	2b08      	cmp	r3, #8
 80051f2:	d837      	bhi.n	8005264 <UART_SetConfig+0x31c>
 80051f4:	a201      	add	r2, pc, #4	; (adr r2, 80051fc <UART_SetConfig+0x2b4>)
 80051f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051fa:	bf00      	nop
 80051fc:	08005221 	.word	0x08005221
 8005200:	08005265 	.word	0x08005265
 8005204:	08005229 	.word	0x08005229
 8005208:	08005265 	.word	0x08005265
 800520c:	0800522f 	.word	0x0800522f
 8005210:	08005265 	.word	0x08005265
 8005214:	08005265 	.word	0x08005265
 8005218:	08005265 	.word	0x08005265
 800521c:	0800525d 	.word	0x0800525d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005220:	f7fe fca0 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 8005224:	6178      	str	r0, [r7, #20]
        break;
 8005226:	e022      	b.n	800526e <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005228:	4b0b      	ldr	r3, [pc, #44]	; (8005258 <UART_SetConfig+0x310>)
 800522a:	617b      	str	r3, [r7, #20]
        break;
 800522c:	e01f      	b.n	800526e <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800522e:	f7fe fc01 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 8005232:	6178      	str	r0, [r7, #20]
        break;
 8005234:	e01b      	b.n	800526e <UART_SetConfig+0x326>
 8005236:	bf00      	nop
 8005238:	cfff69f3 	.word	0xcfff69f3
 800523c:	40008000 	.word	0x40008000
 8005240:	40013800 	.word	0x40013800
 8005244:	40021000 	.word	0x40021000
 8005248:	40004400 	.word	0x40004400
 800524c:	40004800 	.word	0x40004800
 8005250:	40004c00 	.word	0x40004c00
 8005254:	40005000 	.word	0x40005000
 8005258:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800525c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005260:	617b      	str	r3, [r7, #20]
        break;
 8005262:	e004      	b.n	800526e <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 8005264:	2300      	movs	r3, #0
 8005266:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005268:	2301      	movs	r3, #1
 800526a:	76bb      	strb	r3, [r7, #26]
        break;
 800526c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2b00      	cmp	r3, #0
 8005272:	f000 811b 	beq.w	80054ac <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527a:	4a96      	ldr	r2, [pc, #600]	; (80054d4 <UART_SetConfig+0x58c>)
 800527c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005280:	461a      	mov	r2, r3
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	fbb3 f3f2 	udiv	r3, r3, r2
 8005288:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	685a      	ldr	r2, [r3, #4]
 800528e:	4613      	mov	r3, r2
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	4413      	add	r3, r2
 8005294:	68ba      	ldr	r2, [r7, #8]
 8005296:	429a      	cmp	r2, r3
 8005298:	d305      	bcc.n	80052a6 <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	429a      	cmp	r2, r3
 80052a4:	d902      	bls.n	80052ac <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	76bb      	strb	r3, [r7, #26]
 80052aa:	e0ff      	b.n	80054ac <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	4618      	mov	r0, r3
 80052b0:	f04f 0100 	mov.w	r1, #0
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b8:	4a86      	ldr	r2, [pc, #536]	; (80054d4 <UART_SetConfig+0x58c>)
 80052ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052be:	b29a      	uxth	r2, r3
 80052c0:	f04f 0300 	mov.w	r3, #0
 80052c4:	f7fb fc88 	bl	8000bd8 <__aeabi_uldivmod>
 80052c8:	4602      	mov	r2, r0
 80052ca:	460b      	mov	r3, r1
 80052cc:	4610      	mov	r0, r2
 80052ce:	4619      	mov	r1, r3
 80052d0:	f04f 0200 	mov.w	r2, #0
 80052d4:	f04f 0300 	mov.w	r3, #0
 80052d8:	020b      	lsls	r3, r1, #8
 80052da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80052de:	0202      	lsls	r2, r0, #8
 80052e0:	6879      	ldr	r1, [r7, #4]
 80052e2:	6849      	ldr	r1, [r1, #4]
 80052e4:	0849      	lsrs	r1, r1, #1
 80052e6:	4608      	mov	r0, r1
 80052e8:	f04f 0100 	mov.w	r1, #0
 80052ec:	1814      	adds	r4, r2, r0
 80052ee:	eb43 0501 	adc.w	r5, r3, r1
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	461a      	mov	r2, r3
 80052f8:	f04f 0300 	mov.w	r3, #0
 80052fc:	4620      	mov	r0, r4
 80052fe:	4629      	mov	r1, r5
 8005300:	f7fb fc6a 	bl	8000bd8 <__aeabi_uldivmod>
 8005304:	4602      	mov	r2, r0
 8005306:	460b      	mov	r3, r1
 8005308:	4613      	mov	r3, r2
 800530a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005312:	d308      	bcc.n	8005326 <UART_SetConfig+0x3de>
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800531a:	d204      	bcs.n	8005326 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	693a      	ldr	r2, [r7, #16]
 8005322:	60da      	str	r2, [r3, #12]
 8005324:	e0c2      	b.n	80054ac <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	76bb      	strb	r3, [r7, #26]
 800532a:	e0bf      	b.n	80054ac <UART_SetConfig+0x564>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	69db      	ldr	r3, [r3, #28]
 8005330:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005334:	d165      	bne.n	8005402 <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 8005336:	7efb      	ldrb	r3, [r7, #27]
 8005338:	2b08      	cmp	r3, #8
 800533a:	d828      	bhi.n	800538e <UART_SetConfig+0x446>
 800533c:	a201      	add	r2, pc, #4	; (adr r2, 8005344 <UART_SetConfig+0x3fc>)
 800533e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005342:	bf00      	nop
 8005344:	08005369 	.word	0x08005369
 8005348:	08005371 	.word	0x08005371
 800534c:	08005379 	.word	0x08005379
 8005350:	0800538f 	.word	0x0800538f
 8005354:	0800537f 	.word	0x0800537f
 8005358:	0800538f 	.word	0x0800538f
 800535c:	0800538f 	.word	0x0800538f
 8005360:	0800538f 	.word	0x0800538f
 8005364:	08005387 	.word	0x08005387
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005368:	f7fe fbfc 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 800536c:	6178      	str	r0, [r7, #20]
        break;
 800536e:	e013      	b.n	8005398 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005370:	f7fe fc0e 	bl	8003b90 <HAL_RCC_GetPCLK2Freq>
 8005374:	6178      	str	r0, [r7, #20]
        break;
 8005376:	e00f      	b.n	8005398 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005378:	4b57      	ldr	r3, [pc, #348]	; (80054d8 <UART_SetConfig+0x590>)
 800537a:	617b      	str	r3, [r7, #20]
        break;
 800537c:	e00c      	b.n	8005398 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800537e:	f7fe fb59 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 8005382:	6178      	str	r0, [r7, #20]
        break;
 8005384:	e008      	b.n	8005398 <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005386:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800538a:	617b      	str	r3, [r7, #20]
        break;
 800538c:	e004      	b.n	8005398 <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 800538e:	2300      	movs	r3, #0
 8005390:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	76bb      	strb	r3, [r7, #26]
        break;
 8005396:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 8086 	beq.w	80054ac <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053a4:	4a4b      	ldr	r2, [pc, #300]	; (80054d4 <UART_SetConfig+0x58c>)
 80053a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053aa:	461a      	mov	r2, r3
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80053b2:	005a      	lsls	r2, r3, #1
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	085b      	lsrs	r3, r3, #1
 80053ba:	441a      	add	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053c4:	b29b      	uxth	r3, r3
 80053c6:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	2b0f      	cmp	r3, #15
 80053cc:	d916      	bls.n	80053fc <UART_SetConfig+0x4b4>
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053d4:	d212      	bcs.n	80053fc <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	b29b      	uxth	r3, r3
 80053da:	f023 030f 	bic.w	r3, r3, #15
 80053de:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	085b      	lsrs	r3, r3, #1
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	b29a      	uxth	r2, r3
 80053ec:	89fb      	ldrh	r3, [r7, #14]
 80053ee:	4313      	orrs	r3, r2
 80053f0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	89fa      	ldrh	r2, [r7, #14]
 80053f8:	60da      	str	r2, [r3, #12]
 80053fa:	e057      	b.n	80054ac <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	76bb      	strb	r3, [r7, #26]
 8005400:	e054      	b.n	80054ac <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005402:	7efb      	ldrb	r3, [r7, #27]
 8005404:	2b08      	cmp	r3, #8
 8005406:	d828      	bhi.n	800545a <UART_SetConfig+0x512>
 8005408:	a201      	add	r2, pc, #4	; (adr r2, 8005410 <UART_SetConfig+0x4c8>)
 800540a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540e:	bf00      	nop
 8005410:	08005435 	.word	0x08005435
 8005414:	0800543d 	.word	0x0800543d
 8005418:	08005445 	.word	0x08005445
 800541c:	0800545b 	.word	0x0800545b
 8005420:	0800544b 	.word	0x0800544b
 8005424:	0800545b 	.word	0x0800545b
 8005428:	0800545b 	.word	0x0800545b
 800542c:	0800545b 	.word	0x0800545b
 8005430:	08005453 	.word	0x08005453
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005434:	f7fe fb96 	bl	8003b64 <HAL_RCC_GetPCLK1Freq>
 8005438:	6178      	str	r0, [r7, #20]
        break;
 800543a:	e013      	b.n	8005464 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800543c:	f7fe fba8 	bl	8003b90 <HAL_RCC_GetPCLK2Freq>
 8005440:	6178      	str	r0, [r7, #20]
        break;
 8005442:	e00f      	b.n	8005464 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005444:	4b24      	ldr	r3, [pc, #144]	; (80054d8 <UART_SetConfig+0x590>)
 8005446:	617b      	str	r3, [r7, #20]
        break;
 8005448:	e00c      	b.n	8005464 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800544a:	f7fe faf3 	bl	8003a34 <HAL_RCC_GetSysClockFreq>
 800544e:	6178      	str	r0, [r7, #20]
        break;
 8005450:	e008      	b.n	8005464 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005452:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005456:	617b      	str	r3, [r7, #20]
        break;
 8005458:	e004      	b.n	8005464 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	76bb      	strb	r3, [r7, #26]
        break;
 8005462:	bf00      	nop
    }

    if (pclk != 0U)
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d020      	beq.n	80054ac <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	4a19      	ldr	r2, [pc, #100]	; (80054d4 <UART_SetConfig+0x58c>)
 8005470:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005474:	461a      	mov	r2, r3
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	fbb3 f2f2 	udiv	r2, r3, r2
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	085b      	lsrs	r3, r3, #1
 8005482:	441a      	add	r2, r3
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	685b      	ldr	r3, [r3, #4]
 8005488:	fbb2 f3f3 	udiv	r3, r2, r3
 800548c:	b29b      	uxth	r3, r3
 800548e:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	2b0f      	cmp	r3, #15
 8005494:	d908      	bls.n	80054a8 <UART_SetConfig+0x560>
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800549c:	d204      	bcs.n	80054a8 <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	60da      	str	r2, [r3, #12]
 80054a6:	e001      	b.n	80054ac <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80054c8:	7ebb      	ldrb	r3, [r7, #26]
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3720      	adds	r7, #32
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bdb0      	pop	{r4, r5, r7, pc}
 80054d2:	bf00      	nop
 80054d4:	080087bc 	.word	0x080087bc
 80054d8:	00f42400 	.word	0x00f42400

080054dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00a      	beq.n	8005506 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	430a      	orrs	r2, r1
 8005504:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00a      	beq.n	8005528 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800552c:	f003 0304 	and.w	r3, r3, #4
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00a      	beq.n	800554a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	430a      	orrs	r2, r1
 8005548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554e:	f003 0308 	and.w	r3, r3, #8
 8005552:	2b00      	cmp	r3, #0
 8005554:	d00a      	beq.n	800556c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005570:	f003 0310 	and.w	r3, r3, #16
 8005574:	2b00      	cmp	r3, #0
 8005576:	d00a      	beq.n	800558e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	430a      	orrs	r2, r1
 800558c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005592:	f003 0320 	and.w	r3, r3, #32
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00a      	beq.n	80055b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	430a      	orrs	r2, r1
 80055ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d01a      	beq.n	80055f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	430a      	orrs	r2, r1
 80055d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80055da:	d10a      	bne.n	80055f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d00a      	beq.n	8005614 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	430a      	orrs	r2, r1
 8005612:	605a      	str	r2, [r3, #4]
  }
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af02      	add	r7, sp, #8
 8005626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005630:	f7fc fad8 	bl	8001be4 <HAL_GetTick>
 8005634:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 0308 	and.w	r3, r3, #8
 8005640:	2b08      	cmp	r3, #8
 8005642:	d10e      	bne.n	8005662 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005644:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f82f 	bl	80056b6 <UART_WaitOnFlagUntilTimeout>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	e025      	b.n	80056ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b04      	cmp	r3, #4
 800566e:	d10e      	bne.n	800568e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005670:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f819 	bl	80056b6 <UART_WaitOnFlagUntilTimeout>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d001      	beq.n	800568e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e00f      	b.n	80056ae <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2220      	movs	r2, #32
 8005692:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2220      	movs	r2, #32
 800569a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80056ac:	2300      	movs	r3, #0
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3710      	adds	r7, #16
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}

080056b6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056b6:	b580      	push	{r7, lr}
 80056b8:	b084      	sub	sp, #16
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	60f8      	str	r0, [r7, #12]
 80056be:	60b9      	str	r1, [r7, #8]
 80056c0:	603b      	str	r3, [r7, #0]
 80056c2:	4613      	mov	r3, r2
 80056c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056c6:	e062      	b.n	800578e <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056ce:	d05e      	beq.n	800578e <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056d0:	f7fc fa88 	bl	8001be4 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	429a      	cmp	r2, r3
 80056de:	d302      	bcc.n	80056e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d11d      	bne.n	8005722 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056f4:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689a      	ldr	r2, [r3, #8]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f022 0201 	bic.w	r2, r2, #1
 8005704:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2220      	movs	r2, #32
 800570a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2220      	movs	r2, #32
 8005712:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	2200      	movs	r2, #0
 800571a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e045      	b.n	80057ae <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0304 	and.w	r3, r3, #4
 800572c:	2b00      	cmp	r3, #0
 800572e:	d02e      	beq.n	800578e <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800573a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800573e:	d126      	bne.n	800578e <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005748:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005758:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689a      	ldr	r2, [r3, #8]
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f022 0201 	bic.w	r2, r2, #1
 8005768:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2220      	movs	r2, #32
 800576e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2220      	movs	r2, #32
 8005776:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2220      	movs	r2, #32
 800577e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e00f      	b.n	80057ae <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69da      	ldr	r2, [r3, #28]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	4013      	ands	r3, r2
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	429a      	cmp	r2, r3
 800579c:	bf0c      	ite	eq
 800579e:	2301      	moveq	r3, #1
 80057a0:	2300      	movne	r3, #0
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	461a      	mov	r2, r3
 80057a6:	79fb      	ldrb	r3, [r7, #7]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d08d      	beq.n	80056c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3710      	adds	r7, #16
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b085      	sub	sp, #20
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d101      	bne.n	80057cc <HAL_UARTEx_DisableFifoMode+0x16>
 80057c8:	2302      	movs	r3, #2
 80057ca:	e027      	b.n	800581c <HAL_UARTEx_DisableFifoMode+0x66>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2224      	movs	r2, #36	; 0x24
 80057d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 0201 	bic.w	r2, r2, #1
 80057f2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80057fa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2200      	movs	r2, #0
 8005800:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68fa      	ldr	r2, [r7, #12]
 8005808:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2220      	movs	r2, #32
 800580e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2200      	movs	r2, #0
 8005816:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800581a:	2300      	movs	r3, #0
}
 800581c:	4618      	mov	r0, r3
 800581e:	3714      	adds	r7, #20
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
 8005830:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005838:	2b01      	cmp	r3, #1
 800583a:	d101      	bne.n	8005840 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800583c:	2302      	movs	r3, #2
 800583e:	e02d      	b.n	800589c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2224      	movs	r2, #36	; 0x24
 800584c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0201 	bic.w	r2, r2, #1
 8005866:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	683a      	ldr	r2, [r7, #0]
 8005878:	430a      	orrs	r2, r1
 800587a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800587c:	6878      	ldr	r0, [r7, #4]
 800587e:	f000 f84f 	bl	8005920 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2220      	movs	r2, #32
 800588e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3710      	adds	r7, #16
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
 80058ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d101      	bne.n	80058bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80058b8:	2302      	movs	r3, #2
 80058ba:	e02d      	b.n	8005918 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2224      	movs	r2, #36	; 0x24
 80058c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f022 0201 	bic.w	r2, r2, #1
 80058e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	683a      	ldr	r2, [r7, #0]
 80058f4:	430a      	orrs	r2, r1
 80058f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f000 f811 	bl	8005920 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2220      	movs	r2, #32
 800590a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3710      	adds	r7, #16
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005920:	b480      	push	{r7}
 8005922:	b085      	sub	sp, #20
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800592c:	2b00      	cmp	r3, #0
 800592e:	d108      	bne.n	8005942 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005940:	e031      	b.n	80059a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005942:	2308      	movs	r3, #8
 8005944:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005946:	2308      	movs	r3, #8
 8005948:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	0e5b      	lsrs	r3, r3, #25
 8005952:	b2db      	uxtb	r3, r3
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	0f5b      	lsrs	r3, r3, #29
 8005962:	b2db      	uxtb	r3, r3
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800596a:	7bbb      	ldrb	r3, [r7, #14]
 800596c:	7b3a      	ldrb	r2, [r7, #12]
 800596e:	4911      	ldr	r1, [pc, #68]	; (80059b4 <UARTEx_SetNbDataToProcess+0x94>)
 8005970:	5c8a      	ldrb	r2, [r1, r2]
 8005972:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005976:	7b3a      	ldrb	r2, [r7, #12]
 8005978:	490f      	ldr	r1, [pc, #60]	; (80059b8 <UARTEx_SetNbDataToProcess+0x98>)
 800597a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800597c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005980:	b29a      	uxth	r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	7b7a      	ldrb	r2, [r7, #13]
 800598c:	4909      	ldr	r1, [pc, #36]	; (80059b4 <UARTEx_SetNbDataToProcess+0x94>)
 800598e:	5c8a      	ldrb	r2, [r1, r2]
 8005990:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005994:	7b7a      	ldrb	r2, [r7, #13]
 8005996:	4908      	ldr	r1, [pc, #32]	; (80059b8 <UARTEx_SetNbDataToProcess+0x98>)
 8005998:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800599a:	fb93 f3f2 	sdiv	r3, r3, r2
 800599e:	b29a      	uxth	r2, r3
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80059a6:	bf00      	nop
 80059a8:	3714      	adds	r7, #20
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
 80059b2:	bf00      	nop
 80059b4:	080087d4 	.word	0x080087d4
 80059b8:	080087dc 	.word	0x080087dc

080059bc <__errno>:
 80059bc:	4b01      	ldr	r3, [pc, #4]	; (80059c4 <__errno+0x8>)
 80059be:	6818      	ldr	r0, [r3, #0]
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	20000018 	.word	0x20000018

080059c8 <__libc_init_array>:
 80059c8:	b570      	push	{r4, r5, r6, lr}
 80059ca:	4d0d      	ldr	r5, [pc, #52]	; (8005a00 <__libc_init_array+0x38>)
 80059cc:	4c0d      	ldr	r4, [pc, #52]	; (8005a04 <__libc_init_array+0x3c>)
 80059ce:	1b64      	subs	r4, r4, r5
 80059d0:	10a4      	asrs	r4, r4, #2
 80059d2:	2600      	movs	r6, #0
 80059d4:	42a6      	cmp	r6, r4
 80059d6:	d109      	bne.n	80059ec <__libc_init_array+0x24>
 80059d8:	4d0b      	ldr	r5, [pc, #44]	; (8005a08 <__libc_init_array+0x40>)
 80059da:	4c0c      	ldr	r4, [pc, #48]	; (8005a0c <__libc_init_array+0x44>)
 80059dc:	f002 feb4 	bl	8008748 <_init>
 80059e0:	1b64      	subs	r4, r4, r5
 80059e2:	10a4      	asrs	r4, r4, #2
 80059e4:	2600      	movs	r6, #0
 80059e6:	42a6      	cmp	r6, r4
 80059e8:	d105      	bne.n	80059f6 <__libc_init_array+0x2e>
 80059ea:	bd70      	pop	{r4, r5, r6, pc}
 80059ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80059f0:	4798      	blx	r3
 80059f2:	3601      	adds	r6, #1
 80059f4:	e7ee      	b.n	80059d4 <__libc_init_array+0xc>
 80059f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80059fa:	4798      	blx	r3
 80059fc:	3601      	adds	r6, #1
 80059fe:	e7f2      	b.n	80059e6 <__libc_init_array+0x1e>
 8005a00:	08008bcc 	.word	0x08008bcc
 8005a04:	08008bcc 	.word	0x08008bcc
 8005a08:	08008bcc 	.word	0x08008bcc
 8005a0c:	08008bd0 	.word	0x08008bd0

08005a10 <memcpy>:
 8005a10:	440a      	add	r2, r1
 8005a12:	4291      	cmp	r1, r2
 8005a14:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005a18:	d100      	bne.n	8005a1c <memcpy+0xc>
 8005a1a:	4770      	bx	lr
 8005a1c:	b510      	push	{r4, lr}
 8005a1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a26:	4291      	cmp	r1, r2
 8005a28:	d1f9      	bne.n	8005a1e <memcpy+0xe>
 8005a2a:	bd10      	pop	{r4, pc}

08005a2c <memset>:
 8005a2c:	4402      	add	r2, r0
 8005a2e:	4603      	mov	r3, r0
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d100      	bne.n	8005a36 <memset+0xa>
 8005a34:	4770      	bx	lr
 8005a36:	f803 1b01 	strb.w	r1, [r3], #1
 8005a3a:	e7f9      	b.n	8005a30 <memset+0x4>

08005a3c <__cvt>:
 8005a3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a40:	ec55 4b10 	vmov	r4, r5, d0
 8005a44:	2d00      	cmp	r5, #0
 8005a46:	460e      	mov	r6, r1
 8005a48:	4619      	mov	r1, r3
 8005a4a:	462b      	mov	r3, r5
 8005a4c:	bfbb      	ittet	lt
 8005a4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005a52:	461d      	movlt	r5, r3
 8005a54:	2300      	movge	r3, #0
 8005a56:	232d      	movlt	r3, #45	; 0x2d
 8005a58:	700b      	strb	r3, [r1, #0]
 8005a5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005a5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005a60:	4691      	mov	r9, r2
 8005a62:	f023 0820 	bic.w	r8, r3, #32
 8005a66:	bfbc      	itt	lt
 8005a68:	4622      	movlt	r2, r4
 8005a6a:	4614      	movlt	r4, r2
 8005a6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005a70:	d005      	beq.n	8005a7e <__cvt+0x42>
 8005a72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005a76:	d100      	bne.n	8005a7a <__cvt+0x3e>
 8005a78:	3601      	adds	r6, #1
 8005a7a:	2102      	movs	r1, #2
 8005a7c:	e000      	b.n	8005a80 <__cvt+0x44>
 8005a7e:	2103      	movs	r1, #3
 8005a80:	ab03      	add	r3, sp, #12
 8005a82:	9301      	str	r3, [sp, #4]
 8005a84:	ab02      	add	r3, sp, #8
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	ec45 4b10 	vmov	d0, r4, r5
 8005a8c:	4653      	mov	r3, sl
 8005a8e:	4632      	mov	r2, r6
 8005a90:	f000 fcea 	bl	8006468 <_dtoa_r>
 8005a94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005a98:	4607      	mov	r7, r0
 8005a9a:	d102      	bne.n	8005aa2 <__cvt+0x66>
 8005a9c:	f019 0f01 	tst.w	r9, #1
 8005aa0:	d022      	beq.n	8005ae8 <__cvt+0xac>
 8005aa2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005aa6:	eb07 0906 	add.w	r9, r7, r6
 8005aaa:	d110      	bne.n	8005ace <__cvt+0x92>
 8005aac:	783b      	ldrb	r3, [r7, #0]
 8005aae:	2b30      	cmp	r3, #48	; 0x30
 8005ab0:	d10a      	bne.n	8005ac8 <__cvt+0x8c>
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	4620      	mov	r0, r4
 8005ab8:	4629      	mov	r1, r5
 8005aba:	f7fb f81d 	bl	8000af8 <__aeabi_dcmpeq>
 8005abe:	b918      	cbnz	r0, 8005ac8 <__cvt+0x8c>
 8005ac0:	f1c6 0601 	rsb	r6, r6, #1
 8005ac4:	f8ca 6000 	str.w	r6, [sl]
 8005ac8:	f8da 3000 	ldr.w	r3, [sl]
 8005acc:	4499      	add	r9, r3
 8005ace:	2200      	movs	r2, #0
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	4629      	mov	r1, r5
 8005ad6:	f7fb f80f 	bl	8000af8 <__aeabi_dcmpeq>
 8005ada:	b108      	cbz	r0, 8005ae0 <__cvt+0xa4>
 8005adc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ae0:	2230      	movs	r2, #48	; 0x30
 8005ae2:	9b03      	ldr	r3, [sp, #12]
 8005ae4:	454b      	cmp	r3, r9
 8005ae6:	d307      	bcc.n	8005af8 <__cvt+0xbc>
 8005ae8:	9b03      	ldr	r3, [sp, #12]
 8005aea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005aec:	1bdb      	subs	r3, r3, r7
 8005aee:	4638      	mov	r0, r7
 8005af0:	6013      	str	r3, [r2, #0]
 8005af2:	b004      	add	sp, #16
 8005af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af8:	1c59      	adds	r1, r3, #1
 8005afa:	9103      	str	r1, [sp, #12]
 8005afc:	701a      	strb	r2, [r3, #0]
 8005afe:	e7f0      	b.n	8005ae2 <__cvt+0xa6>

08005b00 <__exponent>:
 8005b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b02:	4603      	mov	r3, r0
 8005b04:	2900      	cmp	r1, #0
 8005b06:	bfb8      	it	lt
 8005b08:	4249      	neglt	r1, r1
 8005b0a:	f803 2b02 	strb.w	r2, [r3], #2
 8005b0e:	bfb4      	ite	lt
 8005b10:	222d      	movlt	r2, #45	; 0x2d
 8005b12:	222b      	movge	r2, #43	; 0x2b
 8005b14:	2909      	cmp	r1, #9
 8005b16:	7042      	strb	r2, [r0, #1]
 8005b18:	dd2a      	ble.n	8005b70 <__exponent+0x70>
 8005b1a:	f10d 0407 	add.w	r4, sp, #7
 8005b1e:	46a4      	mov	ip, r4
 8005b20:	270a      	movs	r7, #10
 8005b22:	46a6      	mov	lr, r4
 8005b24:	460a      	mov	r2, r1
 8005b26:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b2a:	fb07 1516 	mls	r5, r7, r6, r1
 8005b2e:	3530      	adds	r5, #48	; 0x30
 8005b30:	2a63      	cmp	r2, #99	; 0x63
 8005b32:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005b36:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b3a:	4631      	mov	r1, r6
 8005b3c:	dcf1      	bgt.n	8005b22 <__exponent+0x22>
 8005b3e:	3130      	adds	r1, #48	; 0x30
 8005b40:	f1ae 0502 	sub.w	r5, lr, #2
 8005b44:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b48:	1c44      	adds	r4, r0, #1
 8005b4a:	4629      	mov	r1, r5
 8005b4c:	4561      	cmp	r1, ip
 8005b4e:	d30a      	bcc.n	8005b66 <__exponent+0x66>
 8005b50:	f10d 0209 	add.w	r2, sp, #9
 8005b54:	eba2 020e 	sub.w	r2, r2, lr
 8005b58:	4565      	cmp	r5, ip
 8005b5a:	bf88      	it	hi
 8005b5c:	2200      	movhi	r2, #0
 8005b5e:	4413      	add	r3, r2
 8005b60:	1a18      	subs	r0, r3, r0
 8005b62:	b003      	add	sp, #12
 8005b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b6a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005b6e:	e7ed      	b.n	8005b4c <__exponent+0x4c>
 8005b70:	2330      	movs	r3, #48	; 0x30
 8005b72:	3130      	adds	r1, #48	; 0x30
 8005b74:	7083      	strb	r3, [r0, #2]
 8005b76:	70c1      	strb	r1, [r0, #3]
 8005b78:	1d03      	adds	r3, r0, #4
 8005b7a:	e7f1      	b.n	8005b60 <__exponent+0x60>

08005b7c <_printf_float>:
 8005b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b80:	ed2d 8b02 	vpush	{d8}
 8005b84:	b08d      	sub	sp, #52	; 0x34
 8005b86:	460c      	mov	r4, r1
 8005b88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005b8c:	4616      	mov	r6, r2
 8005b8e:	461f      	mov	r7, r3
 8005b90:	4605      	mov	r5, r0
 8005b92:	f001 fa55 	bl	8007040 <_localeconv_r>
 8005b96:	f8d0 a000 	ldr.w	sl, [r0]
 8005b9a:	4650      	mov	r0, sl
 8005b9c:	f7fa fb30 	bl	8000200 <strlen>
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	930a      	str	r3, [sp, #40]	; 0x28
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	9305      	str	r3, [sp, #20]
 8005ba8:	f8d8 3000 	ldr.w	r3, [r8]
 8005bac:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005bb0:	3307      	adds	r3, #7
 8005bb2:	f023 0307 	bic.w	r3, r3, #7
 8005bb6:	f103 0208 	add.w	r2, r3, #8
 8005bba:	f8c8 2000 	str.w	r2, [r8]
 8005bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005bc6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005bca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005bce:	9307      	str	r3, [sp, #28]
 8005bd0:	f8cd 8018 	str.w	r8, [sp, #24]
 8005bd4:	ee08 0a10 	vmov	s16, r0
 8005bd8:	4b9f      	ldr	r3, [pc, #636]	; (8005e58 <_printf_float+0x2dc>)
 8005bda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005be2:	f7fa ffbb 	bl	8000b5c <__aeabi_dcmpun>
 8005be6:	bb88      	cbnz	r0, 8005c4c <_printf_float+0xd0>
 8005be8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bec:	4b9a      	ldr	r3, [pc, #616]	; (8005e58 <_printf_float+0x2dc>)
 8005bee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005bf2:	f7fa ff95 	bl	8000b20 <__aeabi_dcmple>
 8005bf6:	bb48      	cbnz	r0, 8005c4c <_printf_float+0xd0>
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	4640      	mov	r0, r8
 8005bfe:	4649      	mov	r1, r9
 8005c00:	f7fa ff84 	bl	8000b0c <__aeabi_dcmplt>
 8005c04:	b110      	cbz	r0, 8005c0c <_printf_float+0x90>
 8005c06:	232d      	movs	r3, #45	; 0x2d
 8005c08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c0c:	4b93      	ldr	r3, [pc, #588]	; (8005e5c <_printf_float+0x2e0>)
 8005c0e:	4894      	ldr	r0, [pc, #592]	; (8005e60 <_printf_float+0x2e4>)
 8005c10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005c14:	bf94      	ite	ls
 8005c16:	4698      	movls	r8, r3
 8005c18:	4680      	movhi	r8, r0
 8005c1a:	2303      	movs	r3, #3
 8005c1c:	6123      	str	r3, [r4, #16]
 8005c1e:	9b05      	ldr	r3, [sp, #20]
 8005c20:	f023 0204 	bic.w	r2, r3, #4
 8005c24:	6022      	str	r2, [r4, #0]
 8005c26:	f04f 0900 	mov.w	r9, #0
 8005c2a:	9700      	str	r7, [sp, #0]
 8005c2c:	4633      	mov	r3, r6
 8005c2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005c30:	4621      	mov	r1, r4
 8005c32:	4628      	mov	r0, r5
 8005c34:	f000 f9d8 	bl	8005fe8 <_printf_common>
 8005c38:	3001      	adds	r0, #1
 8005c3a:	f040 8090 	bne.w	8005d5e <_printf_float+0x1e2>
 8005c3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c42:	b00d      	add	sp, #52	; 0x34
 8005c44:	ecbd 8b02 	vpop	{d8}
 8005c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c4c:	4642      	mov	r2, r8
 8005c4e:	464b      	mov	r3, r9
 8005c50:	4640      	mov	r0, r8
 8005c52:	4649      	mov	r1, r9
 8005c54:	f7fa ff82 	bl	8000b5c <__aeabi_dcmpun>
 8005c58:	b140      	cbz	r0, 8005c6c <_printf_float+0xf0>
 8005c5a:	464b      	mov	r3, r9
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	bfbc      	itt	lt
 8005c60:	232d      	movlt	r3, #45	; 0x2d
 8005c62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005c66:	487f      	ldr	r0, [pc, #508]	; (8005e64 <_printf_float+0x2e8>)
 8005c68:	4b7f      	ldr	r3, [pc, #508]	; (8005e68 <_printf_float+0x2ec>)
 8005c6a:	e7d1      	b.n	8005c10 <_printf_float+0x94>
 8005c6c:	6863      	ldr	r3, [r4, #4]
 8005c6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005c72:	9206      	str	r2, [sp, #24]
 8005c74:	1c5a      	adds	r2, r3, #1
 8005c76:	d13f      	bne.n	8005cf8 <_printf_float+0x17c>
 8005c78:	2306      	movs	r3, #6
 8005c7a:	6063      	str	r3, [r4, #4]
 8005c7c:	9b05      	ldr	r3, [sp, #20]
 8005c7e:	6861      	ldr	r1, [r4, #4]
 8005c80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005c84:	2300      	movs	r3, #0
 8005c86:	9303      	str	r3, [sp, #12]
 8005c88:	ab0a      	add	r3, sp, #40	; 0x28
 8005c8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005c8e:	ab09      	add	r3, sp, #36	; 0x24
 8005c90:	ec49 8b10 	vmov	d0, r8, r9
 8005c94:	9300      	str	r3, [sp, #0]
 8005c96:	6022      	str	r2, [r4, #0]
 8005c98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	f7ff fecd 	bl	8005a3c <__cvt>
 8005ca2:	9b06      	ldr	r3, [sp, #24]
 8005ca4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ca6:	2b47      	cmp	r3, #71	; 0x47
 8005ca8:	4680      	mov	r8, r0
 8005caa:	d108      	bne.n	8005cbe <_printf_float+0x142>
 8005cac:	1cc8      	adds	r0, r1, #3
 8005cae:	db02      	blt.n	8005cb6 <_printf_float+0x13a>
 8005cb0:	6863      	ldr	r3, [r4, #4]
 8005cb2:	4299      	cmp	r1, r3
 8005cb4:	dd41      	ble.n	8005d3a <_printf_float+0x1be>
 8005cb6:	f1ab 0b02 	sub.w	fp, fp, #2
 8005cba:	fa5f fb8b 	uxtb.w	fp, fp
 8005cbe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005cc2:	d820      	bhi.n	8005d06 <_printf_float+0x18a>
 8005cc4:	3901      	subs	r1, #1
 8005cc6:	465a      	mov	r2, fp
 8005cc8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ccc:	9109      	str	r1, [sp, #36]	; 0x24
 8005cce:	f7ff ff17 	bl	8005b00 <__exponent>
 8005cd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cd4:	1813      	adds	r3, r2, r0
 8005cd6:	2a01      	cmp	r2, #1
 8005cd8:	4681      	mov	r9, r0
 8005cda:	6123      	str	r3, [r4, #16]
 8005cdc:	dc02      	bgt.n	8005ce4 <_printf_float+0x168>
 8005cde:	6822      	ldr	r2, [r4, #0]
 8005ce0:	07d2      	lsls	r2, r2, #31
 8005ce2:	d501      	bpl.n	8005ce8 <_printf_float+0x16c>
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	6123      	str	r3, [r4, #16]
 8005ce8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d09c      	beq.n	8005c2a <_printf_float+0xae>
 8005cf0:	232d      	movs	r3, #45	; 0x2d
 8005cf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cf6:	e798      	b.n	8005c2a <_printf_float+0xae>
 8005cf8:	9a06      	ldr	r2, [sp, #24]
 8005cfa:	2a47      	cmp	r2, #71	; 0x47
 8005cfc:	d1be      	bne.n	8005c7c <_printf_float+0x100>
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1bc      	bne.n	8005c7c <_printf_float+0x100>
 8005d02:	2301      	movs	r3, #1
 8005d04:	e7b9      	b.n	8005c7a <_printf_float+0xfe>
 8005d06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005d0a:	d118      	bne.n	8005d3e <_printf_float+0x1c2>
 8005d0c:	2900      	cmp	r1, #0
 8005d0e:	6863      	ldr	r3, [r4, #4]
 8005d10:	dd0b      	ble.n	8005d2a <_printf_float+0x1ae>
 8005d12:	6121      	str	r1, [r4, #16]
 8005d14:	b913      	cbnz	r3, 8005d1c <_printf_float+0x1a0>
 8005d16:	6822      	ldr	r2, [r4, #0]
 8005d18:	07d0      	lsls	r0, r2, #31
 8005d1a:	d502      	bpl.n	8005d22 <_printf_float+0x1a6>
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	440b      	add	r3, r1
 8005d20:	6123      	str	r3, [r4, #16]
 8005d22:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d24:	f04f 0900 	mov.w	r9, #0
 8005d28:	e7de      	b.n	8005ce8 <_printf_float+0x16c>
 8005d2a:	b913      	cbnz	r3, 8005d32 <_printf_float+0x1b6>
 8005d2c:	6822      	ldr	r2, [r4, #0]
 8005d2e:	07d2      	lsls	r2, r2, #31
 8005d30:	d501      	bpl.n	8005d36 <_printf_float+0x1ba>
 8005d32:	3302      	adds	r3, #2
 8005d34:	e7f4      	b.n	8005d20 <_printf_float+0x1a4>
 8005d36:	2301      	movs	r3, #1
 8005d38:	e7f2      	b.n	8005d20 <_printf_float+0x1a4>
 8005d3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005d3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d40:	4299      	cmp	r1, r3
 8005d42:	db05      	blt.n	8005d50 <_printf_float+0x1d4>
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	6121      	str	r1, [r4, #16]
 8005d48:	07d8      	lsls	r0, r3, #31
 8005d4a:	d5ea      	bpl.n	8005d22 <_printf_float+0x1a6>
 8005d4c:	1c4b      	adds	r3, r1, #1
 8005d4e:	e7e7      	b.n	8005d20 <_printf_float+0x1a4>
 8005d50:	2900      	cmp	r1, #0
 8005d52:	bfd4      	ite	le
 8005d54:	f1c1 0202 	rsble	r2, r1, #2
 8005d58:	2201      	movgt	r2, #1
 8005d5a:	4413      	add	r3, r2
 8005d5c:	e7e0      	b.n	8005d20 <_printf_float+0x1a4>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	055a      	lsls	r2, r3, #21
 8005d62:	d407      	bmi.n	8005d74 <_printf_float+0x1f8>
 8005d64:	6923      	ldr	r3, [r4, #16]
 8005d66:	4642      	mov	r2, r8
 8005d68:	4631      	mov	r1, r6
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	47b8      	blx	r7
 8005d6e:	3001      	adds	r0, #1
 8005d70:	d12c      	bne.n	8005dcc <_printf_float+0x250>
 8005d72:	e764      	b.n	8005c3e <_printf_float+0xc2>
 8005d74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d78:	f240 80e0 	bls.w	8005f3c <_printf_float+0x3c0>
 8005d7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d80:	2200      	movs	r2, #0
 8005d82:	2300      	movs	r3, #0
 8005d84:	f7fa feb8 	bl	8000af8 <__aeabi_dcmpeq>
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	d034      	beq.n	8005df6 <_printf_float+0x27a>
 8005d8c:	4a37      	ldr	r2, [pc, #220]	; (8005e6c <_printf_float+0x2f0>)
 8005d8e:	2301      	movs	r3, #1
 8005d90:	4631      	mov	r1, r6
 8005d92:	4628      	mov	r0, r5
 8005d94:	47b8      	blx	r7
 8005d96:	3001      	adds	r0, #1
 8005d98:	f43f af51 	beq.w	8005c3e <_printf_float+0xc2>
 8005d9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005da0:	429a      	cmp	r2, r3
 8005da2:	db02      	blt.n	8005daa <_printf_float+0x22e>
 8005da4:	6823      	ldr	r3, [r4, #0]
 8005da6:	07d8      	lsls	r0, r3, #31
 8005da8:	d510      	bpl.n	8005dcc <_printf_float+0x250>
 8005daa:	ee18 3a10 	vmov	r3, s16
 8005dae:	4652      	mov	r2, sl
 8005db0:	4631      	mov	r1, r6
 8005db2:	4628      	mov	r0, r5
 8005db4:	47b8      	blx	r7
 8005db6:	3001      	adds	r0, #1
 8005db8:	f43f af41 	beq.w	8005c3e <_printf_float+0xc2>
 8005dbc:	f04f 0800 	mov.w	r8, #0
 8005dc0:	f104 091a 	add.w	r9, r4, #26
 8005dc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	4543      	cmp	r3, r8
 8005dca:	dc09      	bgt.n	8005de0 <_printf_float+0x264>
 8005dcc:	6823      	ldr	r3, [r4, #0]
 8005dce:	079b      	lsls	r3, r3, #30
 8005dd0:	f100 8105 	bmi.w	8005fde <_printf_float+0x462>
 8005dd4:	68e0      	ldr	r0, [r4, #12]
 8005dd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dd8:	4298      	cmp	r0, r3
 8005dda:	bfb8      	it	lt
 8005ddc:	4618      	movlt	r0, r3
 8005dde:	e730      	b.n	8005c42 <_printf_float+0xc6>
 8005de0:	2301      	movs	r3, #1
 8005de2:	464a      	mov	r2, r9
 8005de4:	4631      	mov	r1, r6
 8005de6:	4628      	mov	r0, r5
 8005de8:	47b8      	blx	r7
 8005dea:	3001      	adds	r0, #1
 8005dec:	f43f af27 	beq.w	8005c3e <_printf_float+0xc2>
 8005df0:	f108 0801 	add.w	r8, r8, #1
 8005df4:	e7e6      	b.n	8005dc4 <_printf_float+0x248>
 8005df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	dc39      	bgt.n	8005e70 <_printf_float+0x2f4>
 8005dfc:	4a1b      	ldr	r2, [pc, #108]	; (8005e6c <_printf_float+0x2f0>)
 8005dfe:	2301      	movs	r3, #1
 8005e00:	4631      	mov	r1, r6
 8005e02:	4628      	mov	r0, r5
 8005e04:	47b8      	blx	r7
 8005e06:	3001      	adds	r0, #1
 8005e08:	f43f af19 	beq.w	8005c3e <_printf_float+0xc2>
 8005e0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e10:	4313      	orrs	r3, r2
 8005e12:	d102      	bne.n	8005e1a <_printf_float+0x29e>
 8005e14:	6823      	ldr	r3, [r4, #0]
 8005e16:	07d9      	lsls	r1, r3, #31
 8005e18:	d5d8      	bpl.n	8005dcc <_printf_float+0x250>
 8005e1a:	ee18 3a10 	vmov	r3, s16
 8005e1e:	4652      	mov	r2, sl
 8005e20:	4631      	mov	r1, r6
 8005e22:	4628      	mov	r0, r5
 8005e24:	47b8      	blx	r7
 8005e26:	3001      	adds	r0, #1
 8005e28:	f43f af09 	beq.w	8005c3e <_printf_float+0xc2>
 8005e2c:	f04f 0900 	mov.w	r9, #0
 8005e30:	f104 0a1a 	add.w	sl, r4, #26
 8005e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e36:	425b      	negs	r3, r3
 8005e38:	454b      	cmp	r3, r9
 8005e3a:	dc01      	bgt.n	8005e40 <_printf_float+0x2c4>
 8005e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e3e:	e792      	b.n	8005d66 <_printf_float+0x1ea>
 8005e40:	2301      	movs	r3, #1
 8005e42:	4652      	mov	r2, sl
 8005e44:	4631      	mov	r1, r6
 8005e46:	4628      	mov	r0, r5
 8005e48:	47b8      	blx	r7
 8005e4a:	3001      	adds	r0, #1
 8005e4c:	f43f aef7 	beq.w	8005c3e <_printf_float+0xc2>
 8005e50:	f109 0901 	add.w	r9, r9, #1
 8005e54:	e7ee      	b.n	8005e34 <_printf_float+0x2b8>
 8005e56:	bf00      	nop
 8005e58:	7fefffff 	.word	0x7fefffff
 8005e5c:	080087e8 	.word	0x080087e8
 8005e60:	080087ec 	.word	0x080087ec
 8005e64:	080087f4 	.word	0x080087f4
 8005e68:	080087f0 	.word	0x080087f0
 8005e6c:	080087f8 	.word	0x080087f8
 8005e70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e74:	429a      	cmp	r2, r3
 8005e76:	bfa8      	it	ge
 8005e78:	461a      	movge	r2, r3
 8005e7a:	2a00      	cmp	r2, #0
 8005e7c:	4691      	mov	r9, r2
 8005e7e:	dc37      	bgt.n	8005ef0 <_printf_float+0x374>
 8005e80:	f04f 0b00 	mov.w	fp, #0
 8005e84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e88:	f104 021a 	add.w	r2, r4, #26
 8005e8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005e8e:	9305      	str	r3, [sp, #20]
 8005e90:	eba3 0309 	sub.w	r3, r3, r9
 8005e94:	455b      	cmp	r3, fp
 8005e96:	dc33      	bgt.n	8005f00 <_printf_float+0x384>
 8005e98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	db3b      	blt.n	8005f18 <_printf_float+0x39c>
 8005ea0:	6823      	ldr	r3, [r4, #0]
 8005ea2:	07da      	lsls	r2, r3, #31
 8005ea4:	d438      	bmi.n	8005f18 <_printf_float+0x39c>
 8005ea6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ea8:	9b05      	ldr	r3, [sp, #20]
 8005eaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	eba2 0901 	sub.w	r9, r2, r1
 8005eb2:	4599      	cmp	r9, r3
 8005eb4:	bfa8      	it	ge
 8005eb6:	4699      	movge	r9, r3
 8005eb8:	f1b9 0f00 	cmp.w	r9, #0
 8005ebc:	dc35      	bgt.n	8005f2a <_printf_float+0x3ae>
 8005ebe:	f04f 0800 	mov.w	r8, #0
 8005ec2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ec6:	f104 0a1a 	add.w	sl, r4, #26
 8005eca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ece:	1a9b      	subs	r3, r3, r2
 8005ed0:	eba3 0309 	sub.w	r3, r3, r9
 8005ed4:	4543      	cmp	r3, r8
 8005ed6:	f77f af79 	ble.w	8005dcc <_printf_float+0x250>
 8005eda:	2301      	movs	r3, #1
 8005edc:	4652      	mov	r2, sl
 8005ede:	4631      	mov	r1, r6
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	47b8      	blx	r7
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	f43f aeaa 	beq.w	8005c3e <_printf_float+0xc2>
 8005eea:	f108 0801 	add.w	r8, r8, #1
 8005eee:	e7ec      	b.n	8005eca <_printf_float+0x34e>
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	4631      	mov	r1, r6
 8005ef4:	4642      	mov	r2, r8
 8005ef6:	4628      	mov	r0, r5
 8005ef8:	47b8      	blx	r7
 8005efa:	3001      	adds	r0, #1
 8005efc:	d1c0      	bne.n	8005e80 <_printf_float+0x304>
 8005efe:	e69e      	b.n	8005c3e <_printf_float+0xc2>
 8005f00:	2301      	movs	r3, #1
 8005f02:	4631      	mov	r1, r6
 8005f04:	4628      	mov	r0, r5
 8005f06:	9205      	str	r2, [sp, #20]
 8005f08:	47b8      	blx	r7
 8005f0a:	3001      	adds	r0, #1
 8005f0c:	f43f ae97 	beq.w	8005c3e <_printf_float+0xc2>
 8005f10:	9a05      	ldr	r2, [sp, #20]
 8005f12:	f10b 0b01 	add.w	fp, fp, #1
 8005f16:	e7b9      	b.n	8005e8c <_printf_float+0x310>
 8005f18:	ee18 3a10 	vmov	r3, s16
 8005f1c:	4652      	mov	r2, sl
 8005f1e:	4631      	mov	r1, r6
 8005f20:	4628      	mov	r0, r5
 8005f22:	47b8      	blx	r7
 8005f24:	3001      	adds	r0, #1
 8005f26:	d1be      	bne.n	8005ea6 <_printf_float+0x32a>
 8005f28:	e689      	b.n	8005c3e <_printf_float+0xc2>
 8005f2a:	9a05      	ldr	r2, [sp, #20]
 8005f2c:	464b      	mov	r3, r9
 8005f2e:	4442      	add	r2, r8
 8005f30:	4631      	mov	r1, r6
 8005f32:	4628      	mov	r0, r5
 8005f34:	47b8      	blx	r7
 8005f36:	3001      	adds	r0, #1
 8005f38:	d1c1      	bne.n	8005ebe <_printf_float+0x342>
 8005f3a:	e680      	b.n	8005c3e <_printf_float+0xc2>
 8005f3c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f3e:	2a01      	cmp	r2, #1
 8005f40:	dc01      	bgt.n	8005f46 <_printf_float+0x3ca>
 8005f42:	07db      	lsls	r3, r3, #31
 8005f44:	d538      	bpl.n	8005fb8 <_printf_float+0x43c>
 8005f46:	2301      	movs	r3, #1
 8005f48:	4642      	mov	r2, r8
 8005f4a:	4631      	mov	r1, r6
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	47b8      	blx	r7
 8005f50:	3001      	adds	r0, #1
 8005f52:	f43f ae74 	beq.w	8005c3e <_printf_float+0xc2>
 8005f56:	ee18 3a10 	vmov	r3, s16
 8005f5a:	4652      	mov	r2, sl
 8005f5c:	4631      	mov	r1, r6
 8005f5e:	4628      	mov	r0, r5
 8005f60:	47b8      	blx	r7
 8005f62:	3001      	adds	r0, #1
 8005f64:	f43f ae6b 	beq.w	8005c3e <_printf_float+0xc2>
 8005f68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	2300      	movs	r3, #0
 8005f70:	f7fa fdc2 	bl	8000af8 <__aeabi_dcmpeq>
 8005f74:	b9d8      	cbnz	r0, 8005fae <_printf_float+0x432>
 8005f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f78:	f108 0201 	add.w	r2, r8, #1
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	4631      	mov	r1, r6
 8005f80:	4628      	mov	r0, r5
 8005f82:	47b8      	blx	r7
 8005f84:	3001      	adds	r0, #1
 8005f86:	d10e      	bne.n	8005fa6 <_printf_float+0x42a>
 8005f88:	e659      	b.n	8005c3e <_printf_float+0xc2>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	4652      	mov	r2, sl
 8005f8e:	4631      	mov	r1, r6
 8005f90:	4628      	mov	r0, r5
 8005f92:	47b8      	blx	r7
 8005f94:	3001      	adds	r0, #1
 8005f96:	f43f ae52 	beq.w	8005c3e <_printf_float+0xc2>
 8005f9a:	f108 0801 	add.w	r8, r8, #1
 8005f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	4543      	cmp	r3, r8
 8005fa4:	dcf1      	bgt.n	8005f8a <_printf_float+0x40e>
 8005fa6:	464b      	mov	r3, r9
 8005fa8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005fac:	e6dc      	b.n	8005d68 <_printf_float+0x1ec>
 8005fae:	f04f 0800 	mov.w	r8, #0
 8005fb2:	f104 0a1a 	add.w	sl, r4, #26
 8005fb6:	e7f2      	b.n	8005f9e <_printf_float+0x422>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	4642      	mov	r2, r8
 8005fbc:	e7df      	b.n	8005f7e <_printf_float+0x402>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	464a      	mov	r2, r9
 8005fc2:	4631      	mov	r1, r6
 8005fc4:	4628      	mov	r0, r5
 8005fc6:	47b8      	blx	r7
 8005fc8:	3001      	adds	r0, #1
 8005fca:	f43f ae38 	beq.w	8005c3e <_printf_float+0xc2>
 8005fce:	f108 0801 	add.w	r8, r8, #1
 8005fd2:	68e3      	ldr	r3, [r4, #12]
 8005fd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fd6:	1a5b      	subs	r3, r3, r1
 8005fd8:	4543      	cmp	r3, r8
 8005fda:	dcf0      	bgt.n	8005fbe <_printf_float+0x442>
 8005fdc:	e6fa      	b.n	8005dd4 <_printf_float+0x258>
 8005fde:	f04f 0800 	mov.w	r8, #0
 8005fe2:	f104 0919 	add.w	r9, r4, #25
 8005fe6:	e7f4      	b.n	8005fd2 <_printf_float+0x456>

08005fe8 <_printf_common>:
 8005fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fec:	4616      	mov	r6, r2
 8005fee:	4699      	mov	r9, r3
 8005ff0:	688a      	ldr	r2, [r1, #8]
 8005ff2:	690b      	ldr	r3, [r1, #16]
 8005ff4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	bfb8      	it	lt
 8005ffc:	4613      	movlt	r3, r2
 8005ffe:	6033      	str	r3, [r6, #0]
 8006000:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006004:	4607      	mov	r7, r0
 8006006:	460c      	mov	r4, r1
 8006008:	b10a      	cbz	r2, 800600e <_printf_common+0x26>
 800600a:	3301      	adds	r3, #1
 800600c:	6033      	str	r3, [r6, #0]
 800600e:	6823      	ldr	r3, [r4, #0]
 8006010:	0699      	lsls	r1, r3, #26
 8006012:	bf42      	ittt	mi
 8006014:	6833      	ldrmi	r3, [r6, #0]
 8006016:	3302      	addmi	r3, #2
 8006018:	6033      	strmi	r3, [r6, #0]
 800601a:	6825      	ldr	r5, [r4, #0]
 800601c:	f015 0506 	ands.w	r5, r5, #6
 8006020:	d106      	bne.n	8006030 <_printf_common+0x48>
 8006022:	f104 0a19 	add.w	sl, r4, #25
 8006026:	68e3      	ldr	r3, [r4, #12]
 8006028:	6832      	ldr	r2, [r6, #0]
 800602a:	1a9b      	subs	r3, r3, r2
 800602c:	42ab      	cmp	r3, r5
 800602e:	dc26      	bgt.n	800607e <_printf_common+0x96>
 8006030:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006034:	1e13      	subs	r3, r2, #0
 8006036:	6822      	ldr	r2, [r4, #0]
 8006038:	bf18      	it	ne
 800603a:	2301      	movne	r3, #1
 800603c:	0692      	lsls	r2, r2, #26
 800603e:	d42b      	bmi.n	8006098 <_printf_common+0xb0>
 8006040:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006044:	4649      	mov	r1, r9
 8006046:	4638      	mov	r0, r7
 8006048:	47c0      	blx	r8
 800604a:	3001      	adds	r0, #1
 800604c:	d01e      	beq.n	800608c <_printf_common+0xa4>
 800604e:	6823      	ldr	r3, [r4, #0]
 8006050:	68e5      	ldr	r5, [r4, #12]
 8006052:	6832      	ldr	r2, [r6, #0]
 8006054:	f003 0306 	and.w	r3, r3, #6
 8006058:	2b04      	cmp	r3, #4
 800605a:	bf08      	it	eq
 800605c:	1aad      	subeq	r5, r5, r2
 800605e:	68a3      	ldr	r3, [r4, #8]
 8006060:	6922      	ldr	r2, [r4, #16]
 8006062:	bf0c      	ite	eq
 8006064:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006068:	2500      	movne	r5, #0
 800606a:	4293      	cmp	r3, r2
 800606c:	bfc4      	itt	gt
 800606e:	1a9b      	subgt	r3, r3, r2
 8006070:	18ed      	addgt	r5, r5, r3
 8006072:	2600      	movs	r6, #0
 8006074:	341a      	adds	r4, #26
 8006076:	42b5      	cmp	r5, r6
 8006078:	d11a      	bne.n	80060b0 <_printf_common+0xc8>
 800607a:	2000      	movs	r0, #0
 800607c:	e008      	b.n	8006090 <_printf_common+0xa8>
 800607e:	2301      	movs	r3, #1
 8006080:	4652      	mov	r2, sl
 8006082:	4649      	mov	r1, r9
 8006084:	4638      	mov	r0, r7
 8006086:	47c0      	blx	r8
 8006088:	3001      	adds	r0, #1
 800608a:	d103      	bne.n	8006094 <_printf_common+0xac>
 800608c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006094:	3501      	adds	r5, #1
 8006096:	e7c6      	b.n	8006026 <_printf_common+0x3e>
 8006098:	18e1      	adds	r1, r4, r3
 800609a:	1c5a      	adds	r2, r3, #1
 800609c:	2030      	movs	r0, #48	; 0x30
 800609e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060a2:	4422      	add	r2, r4
 80060a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060ac:	3302      	adds	r3, #2
 80060ae:	e7c7      	b.n	8006040 <_printf_common+0x58>
 80060b0:	2301      	movs	r3, #1
 80060b2:	4622      	mov	r2, r4
 80060b4:	4649      	mov	r1, r9
 80060b6:	4638      	mov	r0, r7
 80060b8:	47c0      	blx	r8
 80060ba:	3001      	adds	r0, #1
 80060bc:	d0e6      	beq.n	800608c <_printf_common+0xa4>
 80060be:	3601      	adds	r6, #1
 80060c0:	e7d9      	b.n	8006076 <_printf_common+0x8e>
	...

080060c4 <_printf_i>:
 80060c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060c8:	460c      	mov	r4, r1
 80060ca:	4691      	mov	r9, r2
 80060cc:	7e27      	ldrb	r7, [r4, #24]
 80060ce:	990c      	ldr	r1, [sp, #48]	; 0x30
 80060d0:	2f78      	cmp	r7, #120	; 0x78
 80060d2:	4680      	mov	r8, r0
 80060d4:	469a      	mov	sl, r3
 80060d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80060da:	d807      	bhi.n	80060ec <_printf_i+0x28>
 80060dc:	2f62      	cmp	r7, #98	; 0x62
 80060de:	d80a      	bhi.n	80060f6 <_printf_i+0x32>
 80060e0:	2f00      	cmp	r7, #0
 80060e2:	f000 80d8 	beq.w	8006296 <_printf_i+0x1d2>
 80060e6:	2f58      	cmp	r7, #88	; 0x58
 80060e8:	f000 80a3 	beq.w	8006232 <_printf_i+0x16e>
 80060ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80060f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80060f4:	e03a      	b.n	800616c <_printf_i+0xa8>
 80060f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80060fa:	2b15      	cmp	r3, #21
 80060fc:	d8f6      	bhi.n	80060ec <_printf_i+0x28>
 80060fe:	a001      	add	r0, pc, #4	; (adr r0, 8006104 <_printf_i+0x40>)
 8006100:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006104:	0800615d 	.word	0x0800615d
 8006108:	08006171 	.word	0x08006171
 800610c:	080060ed 	.word	0x080060ed
 8006110:	080060ed 	.word	0x080060ed
 8006114:	080060ed 	.word	0x080060ed
 8006118:	080060ed 	.word	0x080060ed
 800611c:	08006171 	.word	0x08006171
 8006120:	080060ed 	.word	0x080060ed
 8006124:	080060ed 	.word	0x080060ed
 8006128:	080060ed 	.word	0x080060ed
 800612c:	080060ed 	.word	0x080060ed
 8006130:	0800627d 	.word	0x0800627d
 8006134:	080061a1 	.word	0x080061a1
 8006138:	0800625f 	.word	0x0800625f
 800613c:	080060ed 	.word	0x080060ed
 8006140:	080060ed 	.word	0x080060ed
 8006144:	0800629f 	.word	0x0800629f
 8006148:	080060ed 	.word	0x080060ed
 800614c:	080061a1 	.word	0x080061a1
 8006150:	080060ed 	.word	0x080060ed
 8006154:	080060ed 	.word	0x080060ed
 8006158:	08006267 	.word	0x08006267
 800615c:	680b      	ldr	r3, [r1, #0]
 800615e:	1d1a      	adds	r2, r3, #4
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	600a      	str	r2, [r1, #0]
 8006164:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006168:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800616c:	2301      	movs	r3, #1
 800616e:	e0a3      	b.n	80062b8 <_printf_i+0x1f4>
 8006170:	6825      	ldr	r5, [r4, #0]
 8006172:	6808      	ldr	r0, [r1, #0]
 8006174:	062e      	lsls	r6, r5, #24
 8006176:	f100 0304 	add.w	r3, r0, #4
 800617a:	d50a      	bpl.n	8006192 <_printf_i+0xce>
 800617c:	6805      	ldr	r5, [r0, #0]
 800617e:	600b      	str	r3, [r1, #0]
 8006180:	2d00      	cmp	r5, #0
 8006182:	da03      	bge.n	800618c <_printf_i+0xc8>
 8006184:	232d      	movs	r3, #45	; 0x2d
 8006186:	426d      	negs	r5, r5
 8006188:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800618c:	485e      	ldr	r0, [pc, #376]	; (8006308 <_printf_i+0x244>)
 800618e:	230a      	movs	r3, #10
 8006190:	e019      	b.n	80061c6 <_printf_i+0x102>
 8006192:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006196:	6805      	ldr	r5, [r0, #0]
 8006198:	600b      	str	r3, [r1, #0]
 800619a:	bf18      	it	ne
 800619c:	b22d      	sxthne	r5, r5
 800619e:	e7ef      	b.n	8006180 <_printf_i+0xbc>
 80061a0:	680b      	ldr	r3, [r1, #0]
 80061a2:	6825      	ldr	r5, [r4, #0]
 80061a4:	1d18      	adds	r0, r3, #4
 80061a6:	6008      	str	r0, [r1, #0]
 80061a8:	0628      	lsls	r0, r5, #24
 80061aa:	d501      	bpl.n	80061b0 <_printf_i+0xec>
 80061ac:	681d      	ldr	r5, [r3, #0]
 80061ae:	e002      	b.n	80061b6 <_printf_i+0xf2>
 80061b0:	0669      	lsls	r1, r5, #25
 80061b2:	d5fb      	bpl.n	80061ac <_printf_i+0xe8>
 80061b4:	881d      	ldrh	r5, [r3, #0]
 80061b6:	4854      	ldr	r0, [pc, #336]	; (8006308 <_printf_i+0x244>)
 80061b8:	2f6f      	cmp	r7, #111	; 0x6f
 80061ba:	bf0c      	ite	eq
 80061bc:	2308      	moveq	r3, #8
 80061be:	230a      	movne	r3, #10
 80061c0:	2100      	movs	r1, #0
 80061c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80061c6:	6866      	ldr	r6, [r4, #4]
 80061c8:	60a6      	str	r6, [r4, #8]
 80061ca:	2e00      	cmp	r6, #0
 80061cc:	bfa2      	ittt	ge
 80061ce:	6821      	ldrge	r1, [r4, #0]
 80061d0:	f021 0104 	bicge.w	r1, r1, #4
 80061d4:	6021      	strge	r1, [r4, #0]
 80061d6:	b90d      	cbnz	r5, 80061dc <_printf_i+0x118>
 80061d8:	2e00      	cmp	r6, #0
 80061da:	d04d      	beq.n	8006278 <_printf_i+0x1b4>
 80061dc:	4616      	mov	r6, r2
 80061de:	fbb5 f1f3 	udiv	r1, r5, r3
 80061e2:	fb03 5711 	mls	r7, r3, r1, r5
 80061e6:	5dc7      	ldrb	r7, [r0, r7]
 80061e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80061ec:	462f      	mov	r7, r5
 80061ee:	42bb      	cmp	r3, r7
 80061f0:	460d      	mov	r5, r1
 80061f2:	d9f4      	bls.n	80061de <_printf_i+0x11a>
 80061f4:	2b08      	cmp	r3, #8
 80061f6:	d10b      	bne.n	8006210 <_printf_i+0x14c>
 80061f8:	6823      	ldr	r3, [r4, #0]
 80061fa:	07df      	lsls	r7, r3, #31
 80061fc:	d508      	bpl.n	8006210 <_printf_i+0x14c>
 80061fe:	6923      	ldr	r3, [r4, #16]
 8006200:	6861      	ldr	r1, [r4, #4]
 8006202:	4299      	cmp	r1, r3
 8006204:	bfde      	ittt	le
 8006206:	2330      	movle	r3, #48	; 0x30
 8006208:	f806 3c01 	strble.w	r3, [r6, #-1]
 800620c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006210:	1b92      	subs	r2, r2, r6
 8006212:	6122      	str	r2, [r4, #16]
 8006214:	f8cd a000 	str.w	sl, [sp]
 8006218:	464b      	mov	r3, r9
 800621a:	aa03      	add	r2, sp, #12
 800621c:	4621      	mov	r1, r4
 800621e:	4640      	mov	r0, r8
 8006220:	f7ff fee2 	bl	8005fe8 <_printf_common>
 8006224:	3001      	adds	r0, #1
 8006226:	d14c      	bne.n	80062c2 <_printf_i+0x1fe>
 8006228:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800622c:	b004      	add	sp, #16
 800622e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006232:	4835      	ldr	r0, [pc, #212]	; (8006308 <_printf_i+0x244>)
 8006234:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006238:	6823      	ldr	r3, [r4, #0]
 800623a:	680e      	ldr	r6, [r1, #0]
 800623c:	061f      	lsls	r7, r3, #24
 800623e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006242:	600e      	str	r6, [r1, #0]
 8006244:	d514      	bpl.n	8006270 <_printf_i+0x1ac>
 8006246:	07d9      	lsls	r1, r3, #31
 8006248:	bf44      	itt	mi
 800624a:	f043 0320 	orrmi.w	r3, r3, #32
 800624e:	6023      	strmi	r3, [r4, #0]
 8006250:	b91d      	cbnz	r5, 800625a <_printf_i+0x196>
 8006252:	6823      	ldr	r3, [r4, #0]
 8006254:	f023 0320 	bic.w	r3, r3, #32
 8006258:	6023      	str	r3, [r4, #0]
 800625a:	2310      	movs	r3, #16
 800625c:	e7b0      	b.n	80061c0 <_printf_i+0xfc>
 800625e:	6823      	ldr	r3, [r4, #0]
 8006260:	f043 0320 	orr.w	r3, r3, #32
 8006264:	6023      	str	r3, [r4, #0]
 8006266:	2378      	movs	r3, #120	; 0x78
 8006268:	4828      	ldr	r0, [pc, #160]	; (800630c <_printf_i+0x248>)
 800626a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800626e:	e7e3      	b.n	8006238 <_printf_i+0x174>
 8006270:	065e      	lsls	r6, r3, #25
 8006272:	bf48      	it	mi
 8006274:	b2ad      	uxthmi	r5, r5
 8006276:	e7e6      	b.n	8006246 <_printf_i+0x182>
 8006278:	4616      	mov	r6, r2
 800627a:	e7bb      	b.n	80061f4 <_printf_i+0x130>
 800627c:	680b      	ldr	r3, [r1, #0]
 800627e:	6826      	ldr	r6, [r4, #0]
 8006280:	6960      	ldr	r0, [r4, #20]
 8006282:	1d1d      	adds	r5, r3, #4
 8006284:	600d      	str	r5, [r1, #0]
 8006286:	0635      	lsls	r5, r6, #24
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	d501      	bpl.n	8006290 <_printf_i+0x1cc>
 800628c:	6018      	str	r0, [r3, #0]
 800628e:	e002      	b.n	8006296 <_printf_i+0x1d2>
 8006290:	0671      	lsls	r1, r6, #25
 8006292:	d5fb      	bpl.n	800628c <_printf_i+0x1c8>
 8006294:	8018      	strh	r0, [r3, #0]
 8006296:	2300      	movs	r3, #0
 8006298:	6123      	str	r3, [r4, #16]
 800629a:	4616      	mov	r6, r2
 800629c:	e7ba      	b.n	8006214 <_printf_i+0x150>
 800629e:	680b      	ldr	r3, [r1, #0]
 80062a0:	1d1a      	adds	r2, r3, #4
 80062a2:	600a      	str	r2, [r1, #0]
 80062a4:	681e      	ldr	r6, [r3, #0]
 80062a6:	6862      	ldr	r2, [r4, #4]
 80062a8:	2100      	movs	r1, #0
 80062aa:	4630      	mov	r0, r6
 80062ac:	f7f9 ffb0 	bl	8000210 <memchr>
 80062b0:	b108      	cbz	r0, 80062b6 <_printf_i+0x1f2>
 80062b2:	1b80      	subs	r0, r0, r6
 80062b4:	6060      	str	r0, [r4, #4]
 80062b6:	6863      	ldr	r3, [r4, #4]
 80062b8:	6123      	str	r3, [r4, #16]
 80062ba:	2300      	movs	r3, #0
 80062bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062c0:	e7a8      	b.n	8006214 <_printf_i+0x150>
 80062c2:	6923      	ldr	r3, [r4, #16]
 80062c4:	4632      	mov	r2, r6
 80062c6:	4649      	mov	r1, r9
 80062c8:	4640      	mov	r0, r8
 80062ca:	47d0      	blx	sl
 80062cc:	3001      	adds	r0, #1
 80062ce:	d0ab      	beq.n	8006228 <_printf_i+0x164>
 80062d0:	6823      	ldr	r3, [r4, #0]
 80062d2:	079b      	lsls	r3, r3, #30
 80062d4:	d413      	bmi.n	80062fe <_printf_i+0x23a>
 80062d6:	68e0      	ldr	r0, [r4, #12]
 80062d8:	9b03      	ldr	r3, [sp, #12]
 80062da:	4298      	cmp	r0, r3
 80062dc:	bfb8      	it	lt
 80062de:	4618      	movlt	r0, r3
 80062e0:	e7a4      	b.n	800622c <_printf_i+0x168>
 80062e2:	2301      	movs	r3, #1
 80062e4:	4632      	mov	r2, r6
 80062e6:	4649      	mov	r1, r9
 80062e8:	4640      	mov	r0, r8
 80062ea:	47d0      	blx	sl
 80062ec:	3001      	adds	r0, #1
 80062ee:	d09b      	beq.n	8006228 <_printf_i+0x164>
 80062f0:	3501      	adds	r5, #1
 80062f2:	68e3      	ldr	r3, [r4, #12]
 80062f4:	9903      	ldr	r1, [sp, #12]
 80062f6:	1a5b      	subs	r3, r3, r1
 80062f8:	42ab      	cmp	r3, r5
 80062fa:	dcf2      	bgt.n	80062e2 <_printf_i+0x21e>
 80062fc:	e7eb      	b.n	80062d6 <_printf_i+0x212>
 80062fe:	2500      	movs	r5, #0
 8006300:	f104 0619 	add.w	r6, r4, #25
 8006304:	e7f5      	b.n	80062f2 <_printf_i+0x22e>
 8006306:	bf00      	nop
 8006308:	080087fa 	.word	0x080087fa
 800630c:	0800880b 	.word	0x0800880b

08006310 <siprintf>:
 8006310:	b40e      	push	{r1, r2, r3}
 8006312:	b500      	push	{lr}
 8006314:	b09c      	sub	sp, #112	; 0x70
 8006316:	ab1d      	add	r3, sp, #116	; 0x74
 8006318:	9002      	str	r0, [sp, #8]
 800631a:	9006      	str	r0, [sp, #24]
 800631c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006320:	4809      	ldr	r0, [pc, #36]	; (8006348 <siprintf+0x38>)
 8006322:	9107      	str	r1, [sp, #28]
 8006324:	9104      	str	r1, [sp, #16]
 8006326:	4909      	ldr	r1, [pc, #36]	; (800634c <siprintf+0x3c>)
 8006328:	f853 2b04 	ldr.w	r2, [r3], #4
 800632c:	9105      	str	r1, [sp, #20]
 800632e:	6800      	ldr	r0, [r0, #0]
 8006330:	9301      	str	r3, [sp, #4]
 8006332:	a902      	add	r1, sp, #8
 8006334:	f001 fb24 	bl	8007980 <_svfiprintf_r>
 8006338:	9b02      	ldr	r3, [sp, #8]
 800633a:	2200      	movs	r2, #0
 800633c:	701a      	strb	r2, [r3, #0]
 800633e:	b01c      	add	sp, #112	; 0x70
 8006340:	f85d eb04 	ldr.w	lr, [sp], #4
 8006344:	b003      	add	sp, #12
 8006346:	4770      	bx	lr
 8006348:	20000018 	.word	0x20000018
 800634c:	ffff0208 	.word	0xffff0208

08006350 <quorem>:
 8006350:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006354:	6903      	ldr	r3, [r0, #16]
 8006356:	690c      	ldr	r4, [r1, #16]
 8006358:	42a3      	cmp	r3, r4
 800635a:	4607      	mov	r7, r0
 800635c:	f2c0 8081 	blt.w	8006462 <quorem+0x112>
 8006360:	3c01      	subs	r4, #1
 8006362:	f101 0814 	add.w	r8, r1, #20
 8006366:	f100 0514 	add.w	r5, r0, #20
 800636a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800636e:	9301      	str	r3, [sp, #4]
 8006370:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006374:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006378:	3301      	adds	r3, #1
 800637a:	429a      	cmp	r2, r3
 800637c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006380:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006384:	fbb2 f6f3 	udiv	r6, r2, r3
 8006388:	d331      	bcc.n	80063ee <quorem+0x9e>
 800638a:	f04f 0e00 	mov.w	lr, #0
 800638e:	4640      	mov	r0, r8
 8006390:	46ac      	mov	ip, r5
 8006392:	46f2      	mov	sl, lr
 8006394:	f850 2b04 	ldr.w	r2, [r0], #4
 8006398:	b293      	uxth	r3, r2
 800639a:	fb06 e303 	mla	r3, r6, r3, lr
 800639e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	ebaa 0303 	sub.w	r3, sl, r3
 80063a8:	0c12      	lsrs	r2, r2, #16
 80063aa:	f8dc a000 	ldr.w	sl, [ip]
 80063ae:	fb06 e202 	mla	r2, r6, r2, lr
 80063b2:	fa13 f38a 	uxtah	r3, r3, sl
 80063b6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063ba:	fa1f fa82 	uxth.w	sl, r2
 80063be:	f8dc 2000 	ldr.w	r2, [ip]
 80063c2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80063c6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063d0:	4581      	cmp	r9, r0
 80063d2:	f84c 3b04 	str.w	r3, [ip], #4
 80063d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80063da:	d2db      	bcs.n	8006394 <quorem+0x44>
 80063dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80063e0:	b92b      	cbnz	r3, 80063ee <quorem+0x9e>
 80063e2:	9b01      	ldr	r3, [sp, #4]
 80063e4:	3b04      	subs	r3, #4
 80063e6:	429d      	cmp	r5, r3
 80063e8:	461a      	mov	r2, r3
 80063ea:	d32e      	bcc.n	800644a <quorem+0xfa>
 80063ec:	613c      	str	r4, [r7, #16]
 80063ee:	4638      	mov	r0, r7
 80063f0:	f001 f8b0 	bl	8007554 <__mcmp>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	db24      	blt.n	8006442 <quorem+0xf2>
 80063f8:	3601      	adds	r6, #1
 80063fa:	4628      	mov	r0, r5
 80063fc:	f04f 0c00 	mov.w	ip, #0
 8006400:	f858 2b04 	ldr.w	r2, [r8], #4
 8006404:	f8d0 e000 	ldr.w	lr, [r0]
 8006408:	b293      	uxth	r3, r2
 800640a:	ebac 0303 	sub.w	r3, ip, r3
 800640e:	0c12      	lsrs	r2, r2, #16
 8006410:	fa13 f38e 	uxtah	r3, r3, lr
 8006414:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006418:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800641c:	b29b      	uxth	r3, r3
 800641e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006422:	45c1      	cmp	r9, r8
 8006424:	f840 3b04 	str.w	r3, [r0], #4
 8006428:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800642c:	d2e8      	bcs.n	8006400 <quorem+0xb0>
 800642e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006432:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006436:	b922      	cbnz	r2, 8006442 <quorem+0xf2>
 8006438:	3b04      	subs	r3, #4
 800643a:	429d      	cmp	r5, r3
 800643c:	461a      	mov	r2, r3
 800643e:	d30a      	bcc.n	8006456 <quorem+0x106>
 8006440:	613c      	str	r4, [r7, #16]
 8006442:	4630      	mov	r0, r6
 8006444:	b003      	add	sp, #12
 8006446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800644a:	6812      	ldr	r2, [r2, #0]
 800644c:	3b04      	subs	r3, #4
 800644e:	2a00      	cmp	r2, #0
 8006450:	d1cc      	bne.n	80063ec <quorem+0x9c>
 8006452:	3c01      	subs	r4, #1
 8006454:	e7c7      	b.n	80063e6 <quorem+0x96>
 8006456:	6812      	ldr	r2, [r2, #0]
 8006458:	3b04      	subs	r3, #4
 800645a:	2a00      	cmp	r2, #0
 800645c:	d1f0      	bne.n	8006440 <quorem+0xf0>
 800645e:	3c01      	subs	r4, #1
 8006460:	e7eb      	b.n	800643a <quorem+0xea>
 8006462:	2000      	movs	r0, #0
 8006464:	e7ee      	b.n	8006444 <quorem+0xf4>
	...

08006468 <_dtoa_r>:
 8006468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800646c:	ed2d 8b02 	vpush	{d8}
 8006470:	ec57 6b10 	vmov	r6, r7, d0
 8006474:	b095      	sub	sp, #84	; 0x54
 8006476:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006478:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800647c:	9105      	str	r1, [sp, #20]
 800647e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006482:	4604      	mov	r4, r0
 8006484:	9209      	str	r2, [sp, #36]	; 0x24
 8006486:	930f      	str	r3, [sp, #60]	; 0x3c
 8006488:	b975      	cbnz	r5, 80064a8 <_dtoa_r+0x40>
 800648a:	2010      	movs	r0, #16
 800648c:	f000 fddc 	bl	8007048 <malloc>
 8006490:	4602      	mov	r2, r0
 8006492:	6260      	str	r0, [r4, #36]	; 0x24
 8006494:	b920      	cbnz	r0, 80064a0 <_dtoa_r+0x38>
 8006496:	4bb2      	ldr	r3, [pc, #712]	; (8006760 <_dtoa_r+0x2f8>)
 8006498:	21ea      	movs	r1, #234	; 0xea
 800649a:	48b2      	ldr	r0, [pc, #712]	; (8006764 <_dtoa_r+0x2fc>)
 800649c:	f001 fb80 	bl	8007ba0 <__assert_func>
 80064a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80064a4:	6005      	str	r5, [r0, #0]
 80064a6:	60c5      	str	r5, [r0, #12]
 80064a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064aa:	6819      	ldr	r1, [r3, #0]
 80064ac:	b151      	cbz	r1, 80064c4 <_dtoa_r+0x5c>
 80064ae:	685a      	ldr	r2, [r3, #4]
 80064b0:	604a      	str	r2, [r1, #4]
 80064b2:	2301      	movs	r3, #1
 80064b4:	4093      	lsls	r3, r2
 80064b6:	608b      	str	r3, [r1, #8]
 80064b8:	4620      	mov	r0, r4
 80064ba:	f000 fe0d 	bl	80070d8 <_Bfree>
 80064be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064c0:	2200      	movs	r2, #0
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	1e3b      	subs	r3, r7, #0
 80064c6:	bfb9      	ittee	lt
 80064c8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80064cc:	9303      	strlt	r3, [sp, #12]
 80064ce:	2300      	movge	r3, #0
 80064d0:	f8c8 3000 	strge.w	r3, [r8]
 80064d4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80064d8:	4ba3      	ldr	r3, [pc, #652]	; (8006768 <_dtoa_r+0x300>)
 80064da:	bfbc      	itt	lt
 80064dc:	2201      	movlt	r2, #1
 80064de:	f8c8 2000 	strlt.w	r2, [r8]
 80064e2:	ea33 0309 	bics.w	r3, r3, r9
 80064e6:	d11b      	bne.n	8006520 <_dtoa_r+0xb8>
 80064e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80064ea:	f242 730f 	movw	r3, #9999	; 0x270f
 80064ee:	6013      	str	r3, [r2, #0]
 80064f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80064f4:	4333      	orrs	r3, r6
 80064f6:	f000 857a 	beq.w	8006fee <_dtoa_r+0xb86>
 80064fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064fc:	b963      	cbnz	r3, 8006518 <_dtoa_r+0xb0>
 80064fe:	4b9b      	ldr	r3, [pc, #620]	; (800676c <_dtoa_r+0x304>)
 8006500:	e024      	b.n	800654c <_dtoa_r+0xe4>
 8006502:	4b9b      	ldr	r3, [pc, #620]	; (8006770 <_dtoa_r+0x308>)
 8006504:	9300      	str	r3, [sp, #0]
 8006506:	3308      	adds	r3, #8
 8006508:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	9800      	ldr	r0, [sp, #0]
 800650e:	b015      	add	sp, #84	; 0x54
 8006510:	ecbd 8b02 	vpop	{d8}
 8006514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006518:	4b94      	ldr	r3, [pc, #592]	; (800676c <_dtoa_r+0x304>)
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	3303      	adds	r3, #3
 800651e:	e7f3      	b.n	8006508 <_dtoa_r+0xa0>
 8006520:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006524:	2200      	movs	r2, #0
 8006526:	ec51 0b17 	vmov	r0, r1, d7
 800652a:	2300      	movs	r3, #0
 800652c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006530:	f7fa fae2 	bl	8000af8 <__aeabi_dcmpeq>
 8006534:	4680      	mov	r8, r0
 8006536:	b158      	cbz	r0, 8006550 <_dtoa_r+0xe8>
 8006538:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800653a:	2301      	movs	r3, #1
 800653c:	6013      	str	r3, [r2, #0]
 800653e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006540:	2b00      	cmp	r3, #0
 8006542:	f000 8551 	beq.w	8006fe8 <_dtoa_r+0xb80>
 8006546:	488b      	ldr	r0, [pc, #556]	; (8006774 <_dtoa_r+0x30c>)
 8006548:	6018      	str	r0, [r3, #0]
 800654a:	1e43      	subs	r3, r0, #1
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	e7dd      	b.n	800650c <_dtoa_r+0xa4>
 8006550:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006554:	aa12      	add	r2, sp, #72	; 0x48
 8006556:	a913      	add	r1, sp, #76	; 0x4c
 8006558:	4620      	mov	r0, r4
 800655a:	f001 f89f 	bl	800769c <__d2b>
 800655e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006562:	4683      	mov	fp, r0
 8006564:	2d00      	cmp	r5, #0
 8006566:	d07c      	beq.n	8006662 <_dtoa_r+0x1fa>
 8006568:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800656a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800656e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006572:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006576:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800657a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800657e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006582:	4b7d      	ldr	r3, [pc, #500]	; (8006778 <_dtoa_r+0x310>)
 8006584:	2200      	movs	r2, #0
 8006586:	4630      	mov	r0, r6
 8006588:	4639      	mov	r1, r7
 800658a:	f7f9 fe95 	bl	80002b8 <__aeabi_dsub>
 800658e:	a36e      	add	r3, pc, #440	; (adr r3, 8006748 <_dtoa_r+0x2e0>)
 8006590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006594:	f7fa f848 	bl	8000628 <__aeabi_dmul>
 8006598:	a36d      	add	r3, pc, #436	; (adr r3, 8006750 <_dtoa_r+0x2e8>)
 800659a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659e:	f7f9 fe8d 	bl	80002bc <__adddf3>
 80065a2:	4606      	mov	r6, r0
 80065a4:	4628      	mov	r0, r5
 80065a6:	460f      	mov	r7, r1
 80065a8:	f7f9 ffd4 	bl	8000554 <__aeabi_i2d>
 80065ac:	a36a      	add	r3, pc, #424	; (adr r3, 8006758 <_dtoa_r+0x2f0>)
 80065ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065b2:	f7fa f839 	bl	8000628 <__aeabi_dmul>
 80065b6:	4602      	mov	r2, r0
 80065b8:	460b      	mov	r3, r1
 80065ba:	4630      	mov	r0, r6
 80065bc:	4639      	mov	r1, r7
 80065be:	f7f9 fe7d 	bl	80002bc <__adddf3>
 80065c2:	4606      	mov	r6, r0
 80065c4:	460f      	mov	r7, r1
 80065c6:	f7fa fadf 	bl	8000b88 <__aeabi_d2iz>
 80065ca:	2200      	movs	r2, #0
 80065cc:	4682      	mov	sl, r0
 80065ce:	2300      	movs	r3, #0
 80065d0:	4630      	mov	r0, r6
 80065d2:	4639      	mov	r1, r7
 80065d4:	f7fa fa9a 	bl	8000b0c <__aeabi_dcmplt>
 80065d8:	b148      	cbz	r0, 80065ee <_dtoa_r+0x186>
 80065da:	4650      	mov	r0, sl
 80065dc:	f7f9 ffba 	bl	8000554 <__aeabi_i2d>
 80065e0:	4632      	mov	r2, r6
 80065e2:	463b      	mov	r3, r7
 80065e4:	f7fa fa88 	bl	8000af8 <__aeabi_dcmpeq>
 80065e8:	b908      	cbnz	r0, 80065ee <_dtoa_r+0x186>
 80065ea:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80065ee:	f1ba 0f16 	cmp.w	sl, #22
 80065f2:	d854      	bhi.n	800669e <_dtoa_r+0x236>
 80065f4:	4b61      	ldr	r3, [pc, #388]	; (800677c <_dtoa_r+0x314>)
 80065f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80065fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006602:	f7fa fa83 	bl	8000b0c <__aeabi_dcmplt>
 8006606:	2800      	cmp	r0, #0
 8006608:	d04b      	beq.n	80066a2 <_dtoa_r+0x23a>
 800660a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800660e:	2300      	movs	r3, #0
 8006610:	930e      	str	r3, [sp, #56]	; 0x38
 8006612:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006614:	1b5d      	subs	r5, r3, r5
 8006616:	1e6b      	subs	r3, r5, #1
 8006618:	9304      	str	r3, [sp, #16]
 800661a:	bf43      	ittte	mi
 800661c:	2300      	movmi	r3, #0
 800661e:	f1c5 0801 	rsbmi	r8, r5, #1
 8006622:	9304      	strmi	r3, [sp, #16]
 8006624:	f04f 0800 	movpl.w	r8, #0
 8006628:	f1ba 0f00 	cmp.w	sl, #0
 800662c:	db3b      	blt.n	80066a6 <_dtoa_r+0x23e>
 800662e:	9b04      	ldr	r3, [sp, #16]
 8006630:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006634:	4453      	add	r3, sl
 8006636:	9304      	str	r3, [sp, #16]
 8006638:	2300      	movs	r3, #0
 800663a:	9306      	str	r3, [sp, #24]
 800663c:	9b05      	ldr	r3, [sp, #20]
 800663e:	2b09      	cmp	r3, #9
 8006640:	d869      	bhi.n	8006716 <_dtoa_r+0x2ae>
 8006642:	2b05      	cmp	r3, #5
 8006644:	bfc4      	itt	gt
 8006646:	3b04      	subgt	r3, #4
 8006648:	9305      	strgt	r3, [sp, #20]
 800664a:	9b05      	ldr	r3, [sp, #20]
 800664c:	f1a3 0302 	sub.w	r3, r3, #2
 8006650:	bfcc      	ite	gt
 8006652:	2500      	movgt	r5, #0
 8006654:	2501      	movle	r5, #1
 8006656:	2b03      	cmp	r3, #3
 8006658:	d869      	bhi.n	800672e <_dtoa_r+0x2c6>
 800665a:	e8df f003 	tbb	[pc, r3]
 800665e:	4e2c      	.short	0x4e2c
 8006660:	5a4c      	.short	0x5a4c
 8006662:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8006666:	441d      	add	r5, r3
 8006668:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800666c:	2b20      	cmp	r3, #32
 800666e:	bfc1      	itttt	gt
 8006670:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006674:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006678:	fa09 f303 	lslgt.w	r3, r9, r3
 800667c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006680:	bfda      	itte	le
 8006682:	f1c3 0320 	rsble	r3, r3, #32
 8006686:	fa06 f003 	lslle.w	r0, r6, r3
 800668a:	4318      	orrgt	r0, r3
 800668c:	f7f9 ff52 	bl	8000534 <__aeabi_ui2d>
 8006690:	2301      	movs	r3, #1
 8006692:	4606      	mov	r6, r0
 8006694:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006698:	3d01      	subs	r5, #1
 800669a:	9310      	str	r3, [sp, #64]	; 0x40
 800669c:	e771      	b.n	8006582 <_dtoa_r+0x11a>
 800669e:	2301      	movs	r3, #1
 80066a0:	e7b6      	b.n	8006610 <_dtoa_r+0x1a8>
 80066a2:	900e      	str	r0, [sp, #56]	; 0x38
 80066a4:	e7b5      	b.n	8006612 <_dtoa_r+0x1aa>
 80066a6:	f1ca 0300 	rsb	r3, sl, #0
 80066aa:	9306      	str	r3, [sp, #24]
 80066ac:	2300      	movs	r3, #0
 80066ae:	eba8 080a 	sub.w	r8, r8, sl
 80066b2:	930d      	str	r3, [sp, #52]	; 0x34
 80066b4:	e7c2      	b.n	800663c <_dtoa_r+0x1d4>
 80066b6:	2300      	movs	r3, #0
 80066b8:	9308      	str	r3, [sp, #32]
 80066ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066bc:	2b00      	cmp	r3, #0
 80066be:	dc39      	bgt.n	8006734 <_dtoa_r+0x2cc>
 80066c0:	f04f 0901 	mov.w	r9, #1
 80066c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80066c8:	464b      	mov	r3, r9
 80066ca:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80066ce:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80066d0:	2200      	movs	r2, #0
 80066d2:	6042      	str	r2, [r0, #4]
 80066d4:	2204      	movs	r2, #4
 80066d6:	f102 0614 	add.w	r6, r2, #20
 80066da:	429e      	cmp	r6, r3
 80066dc:	6841      	ldr	r1, [r0, #4]
 80066de:	d92f      	bls.n	8006740 <_dtoa_r+0x2d8>
 80066e0:	4620      	mov	r0, r4
 80066e2:	f000 fcb9 	bl	8007058 <_Balloc>
 80066e6:	9000      	str	r0, [sp, #0]
 80066e8:	2800      	cmp	r0, #0
 80066ea:	d14b      	bne.n	8006784 <_dtoa_r+0x31c>
 80066ec:	4b24      	ldr	r3, [pc, #144]	; (8006780 <_dtoa_r+0x318>)
 80066ee:	4602      	mov	r2, r0
 80066f0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80066f4:	e6d1      	b.n	800649a <_dtoa_r+0x32>
 80066f6:	2301      	movs	r3, #1
 80066f8:	e7de      	b.n	80066b8 <_dtoa_r+0x250>
 80066fa:	2300      	movs	r3, #0
 80066fc:	9308      	str	r3, [sp, #32]
 80066fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006700:	eb0a 0903 	add.w	r9, sl, r3
 8006704:	f109 0301 	add.w	r3, r9, #1
 8006708:	2b01      	cmp	r3, #1
 800670a:	9301      	str	r3, [sp, #4]
 800670c:	bfb8      	it	lt
 800670e:	2301      	movlt	r3, #1
 8006710:	e7dd      	b.n	80066ce <_dtoa_r+0x266>
 8006712:	2301      	movs	r3, #1
 8006714:	e7f2      	b.n	80066fc <_dtoa_r+0x294>
 8006716:	2501      	movs	r5, #1
 8006718:	2300      	movs	r3, #0
 800671a:	9305      	str	r3, [sp, #20]
 800671c:	9508      	str	r5, [sp, #32]
 800671e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8006722:	2200      	movs	r2, #0
 8006724:	f8cd 9004 	str.w	r9, [sp, #4]
 8006728:	2312      	movs	r3, #18
 800672a:	9209      	str	r2, [sp, #36]	; 0x24
 800672c:	e7cf      	b.n	80066ce <_dtoa_r+0x266>
 800672e:	2301      	movs	r3, #1
 8006730:	9308      	str	r3, [sp, #32]
 8006732:	e7f4      	b.n	800671e <_dtoa_r+0x2b6>
 8006734:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006738:	f8cd 9004 	str.w	r9, [sp, #4]
 800673c:	464b      	mov	r3, r9
 800673e:	e7c6      	b.n	80066ce <_dtoa_r+0x266>
 8006740:	3101      	adds	r1, #1
 8006742:	6041      	str	r1, [r0, #4]
 8006744:	0052      	lsls	r2, r2, #1
 8006746:	e7c6      	b.n	80066d6 <_dtoa_r+0x26e>
 8006748:	636f4361 	.word	0x636f4361
 800674c:	3fd287a7 	.word	0x3fd287a7
 8006750:	8b60c8b3 	.word	0x8b60c8b3
 8006754:	3fc68a28 	.word	0x3fc68a28
 8006758:	509f79fb 	.word	0x509f79fb
 800675c:	3fd34413 	.word	0x3fd34413
 8006760:	08008829 	.word	0x08008829
 8006764:	08008840 	.word	0x08008840
 8006768:	7ff00000 	.word	0x7ff00000
 800676c:	08008825 	.word	0x08008825
 8006770:	0800881c 	.word	0x0800881c
 8006774:	080087f9 	.word	0x080087f9
 8006778:	3ff80000 	.word	0x3ff80000
 800677c:	08008938 	.word	0x08008938
 8006780:	0800889f 	.word	0x0800889f
 8006784:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006786:	9a00      	ldr	r2, [sp, #0]
 8006788:	601a      	str	r2, [r3, #0]
 800678a:	9b01      	ldr	r3, [sp, #4]
 800678c:	2b0e      	cmp	r3, #14
 800678e:	f200 80ad 	bhi.w	80068ec <_dtoa_r+0x484>
 8006792:	2d00      	cmp	r5, #0
 8006794:	f000 80aa 	beq.w	80068ec <_dtoa_r+0x484>
 8006798:	f1ba 0f00 	cmp.w	sl, #0
 800679c:	dd36      	ble.n	800680c <_dtoa_r+0x3a4>
 800679e:	4ac3      	ldr	r2, [pc, #780]	; (8006aac <_dtoa_r+0x644>)
 80067a0:	f00a 030f 	and.w	r3, sl, #15
 80067a4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80067a8:	ed93 7b00 	vldr	d7, [r3]
 80067ac:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80067b0:	ea4f 172a 	mov.w	r7, sl, asr #4
 80067b4:	eeb0 8a47 	vmov.f32	s16, s14
 80067b8:	eef0 8a67 	vmov.f32	s17, s15
 80067bc:	d016      	beq.n	80067ec <_dtoa_r+0x384>
 80067be:	4bbc      	ldr	r3, [pc, #752]	; (8006ab0 <_dtoa_r+0x648>)
 80067c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80067c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80067c8:	f7fa f858 	bl	800087c <__aeabi_ddiv>
 80067cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067d0:	f007 070f 	and.w	r7, r7, #15
 80067d4:	2503      	movs	r5, #3
 80067d6:	4eb6      	ldr	r6, [pc, #728]	; (8006ab0 <_dtoa_r+0x648>)
 80067d8:	b957      	cbnz	r7, 80067f0 <_dtoa_r+0x388>
 80067da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067de:	ec53 2b18 	vmov	r2, r3, d8
 80067e2:	f7fa f84b 	bl	800087c <__aeabi_ddiv>
 80067e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067ea:	e029      	b.n	8006840 <_dtoa_r+0x3d8>
 80067ec:	2502      	movs	r5, #2
 80067ee:	e7f2      	b.n	80067d6 <_dtoa_r+0x36e>
 80067f0:	07f9      	lsls	r1, r7, #31
 80067f2:	d508      	bpl.n	8006806 <_dtoa_r+0x39e>
 80067f4:	ec51 0b18 	vmov	r0, r1, d8
 80067f8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80067fc:	f7f9 ff14 	bl	8000628 <__aeabi_dmul>
 8006800:	ec41 0b18 	vmov	d8, r0, r1
 8006804:	3501      	adds	r5, #1
 8006806:	107f      	asrs	r7, r7, #1
 8006808:	3608      	adds	r6, #8
 800680a:	e7e5      	b.n	80067d8 <_dtoa_r+0x370>
 800680c:	f000 80a6 	beq.w	800695c <_dtoa_r+0x4f4>
 8006810:	f1ca 0600 	rsb	r6, sl, #0
 8006814:	4ba5      	ldr	r3, [pc, #660]	; (8006aac <_dtoa_r+0x644>)
 8006816:	4fa6      	ldr	r7, [pc, #664]	; (8006ab0 <_dtoa_r+0x648>)
 8006818:	f006 020f 	and.w	r2, r6, #15
 800681c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006824:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006828:	f7f9 fefe 	bl	8000628 <__aeabi_dmul>
 800682c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006830:	1136      	asrs	r6, r6, #4
 8006832:	2300      	movs	r3, #0
 8006834:	2502      	movs	r5, #2
 8006836:	2e00      	cmp	r6, #0
 8006838:	f040 8085 	bne.w	8006946 <_dtoa_r+0x4de>
 800683c:	2b00      	cmp	r3, #0
 800683e:	d1d2      	bne.n	80067e6 <_dtoa_r+0x37e>
 8006840:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006842:	2b00      	cmp	r3, #0
 8006844:	f000 808c 	beq.w	8006960 <_dtoa_r+0x4f8>
 8006848:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800684c:	4b99      	ldr	r3, [pc, #612]	; (8006ab4 <_dtoa_r+0x64c>)
 800684e:	2200      	movs	r2, #0
 8006850:	4630      	mov	r0, r6
 8006852:	4639      	mov	r1, r7
 8006854:	f7fa f95a 	bl	8000b0c <__aeabi_dcmplt>
 8006858:	2800      	cmp	r0, #0
 800685a:	f000 8081 	beq.w	8006960 <_dtoa_r+0x4f8>
 800685e:	9b01      	ldr	r3, [sp, #4]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d07d      	beq.n	8006960 <_dtoa_r+0x4f8>
 8006864:	f1b9 0f00 	cmp.w	r9, #0
 8006868:	dd3c      	ble.n	80068e4 <_dtoa_r+0x47c>
 800686a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800686e:	9307      	str	r3, [sp, #28]
 8006870:	2200      	movs	r2, #0
 8006872:	4b91      	ldr	r3, [pc, #580]	; (8006ab8 <_dtoa_r+0x650>)
 8006874:	4630      	mov	r0, r6
 8006876:	4639      	mov	r1, r7
 8006878:	f7f9 fed6 	bl	8000628 <__aeabi_dmul>
 800687c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006880:	3501      	adds	r5, #1
 8006882:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8006886:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800688a:	4628      	mov	r0, r5
 800688c:	f7f9 fe62 	bl	8000554 <__aeabi_i2d>
 8006890:	4632      	mov	r2, r6
 8006892:	463b      	mov	r3, r7
 8006894:	f7f9 fec8 	bl	8000628 <__aeabi_dmul>
 8006898:	4b88      	ldr	r3, [pc, #544]	; (8006abc <_dtoa_r+0x654>)
 800689a:	2200      	movs	r2, #0
 800689c:	f7f9 fd0e 	bl	80002bc <__adddf3>
 80068a0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80068a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068a8:	9303      	str	r3, [sp, #12]
 80068aa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d15c      	bne.n	800696a <_dtoa_r+0x502>
 80068b0:	4b83      	ldr	r3, [pc, #524]	; (8006ac0 <_dtoa_r+0x658>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	4630      	mov	r0, r6
 80068b6:	4639      	mov	r1, r7
 80068b8:	f7f9 fcfe 	bl	80002b8 <__aeabi_dsub>
 80068bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068c0:	4606      	mov	r6, r0
 80068c2:	460f      	mov	r7, r1
 80068c4:	f7fa f940 	bl	8000b48 <__aeabi_dcmpgt>
 80068c8:	2800      	cmp	r0, #0
 80068ca:	f040 8296 	bne.w	8006dfa <_dtoa_r+0x992>
 80068ce:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80068d2:	4630      	mov	r0, r6
 80068d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80068d8:	4639      	mov	r1, r7
 80068da:	f7fa f917 	bl	8000b0c <__aeabi_dcmplt>
 80068de:	2800      	cmp	r0, #0
 80068e0:	f040 8288 	bne.w	8006df4 <_dtoa_r+0x98c>
 80068e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80068e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80068ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f2c0 8158 	blt.w	8006ba4 <_dtoa_r+0x73c>
 80068f4:	f1ba 0f0e 	cmp.w	sl, #14
 80068f8:	f300 8154 	bgt.w	8006ba4 <_dtoa_r+0x73c>
 80068fc:	4b6b      	ldr	r3, [pc, #428]	; (8006aac <_dtoa_r+0x644>)
 80068fe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006902:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006908:	2b00      	cmp	r3, #0
 800690a:	f280 80e3 	bge.w	8006ad4 <_dtoa_r+0x66c>
 800690e:	9b01      	ldr	r3, [sp, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	f300 80df 	bgt.w	8006ad4 <_dtoa_r+0x66c>
 8006916:	f040 826d 	bne.w	8006df4 <_dtoa_r+0x98c>
 800691a:	4b69      	ldr	r3, [pc, #420]	; (8006ac0 <_dtoa_r+0x658>)
 800691c:	2200      	movs	r2, #0
 800691e:	4640      	mov	r0, r8
 8006920:	4649      	mov	r1, r9
 8006922:	f7f9 fe81 	bl	8000628 <__aeabi_dmul>
 8006926:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800692a:	f7fa f903 	bl	8000b34 <__aeabi_dcmpge>
 800692e:	9e01      	ldr	r6, [sp, #4]
 8006930:	4637      	mov	r7, r6
 8006932:	2800      	cmp	r0, #0
 8006934:	f040 8243 	bne.w	8006dbe <_dtoa_r+0x956>
 8006938:	9d00      	ldr	r5, [sp, #0]
 800693a:	2331      	movs	r3, #49	; 0x31
 800693c:	f805 3b01 	strb.w	r3, [r5], #1
 8006940:	f10a 0a01 	add.w	sl, sl, #1
 8006944:	e23f      	b.n	8006dc6 <_dtoa_r+0x95e>
 8006946:	07f2      	lsls	r2, r6, #31
 8006948:	d505      	bpl.n	8006956 <_dtoa_r+0x4ee>
 800694a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800694e:	f7f9 fe6b 	bl	8000628 <__aeabi_dmul>
 8006952:	3501      	adds	r5, #1
 8006954:	2301      	movs	r3, #1
 8006956:	1076      	asrs	r6, r6, #1
 8006958:	3708      	adds	r7, #8
 800695a:	e76c      	b.n	8006836 <_dtoa_r+0x3ce>
 800695c:	2502      	movs	r5, #2
 800695e:	e76f      	b.n	8006840 <_dtoa_r+0x3d8>
 8006960:	9b01      	ldr	r3, [sp, #4]
 8006962:	f8cd a01c 	str.w	sl, [sp, #28]
 8006966:	930c      	str	r3, [sp, #48]	; 0x30
 8006968:	e78d      	b.n	8006886 <_dtoa_r+0x41e>
 800696a:	9900      	ldr	r1, [sp, #0]
 800696c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800696e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006970:	4b4e      	ldr	r3, [pc, #312]	; (8006aac <_dtoa_r+0x644>)
 8006972:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006976:	4401      	add	r1, r0
 8006978:	9102      	str	r1, [sp, #8]
 800697a:	9908      	ldr	r1, [sp, #32]
 800697c:	eeb0 8a47 	vmov.f32	s16, s14
 8006980:	eef0 8a67 	vmov.f32	s17, s15
 8006984:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006988:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800698c:	2900      	cmp	r1, #0
 800698e:	d045      	beq.n	8006a1c <_dtoa_r+0x5b4>
 8006990:	494c      	ldr	r1, [pc, #304]	; (8006ac4 <_dtoa_r+0x65c>)
 8006992:	2000      	movs	r0, #0
 8006994:	f7f9 ff72 	bl	800087c <__aeabi_ddiv>
 8006998:	ec53 2b18 	vmov	r2, r3, d8
 800699c:	f7f9 fc8c 	bl	80002b8 <__aeabi_dsub>
 80069a0:	9d00      	ldr	r5, [sp, #0]
 80069a2:	ec41 0b18 	vmov	d8, r0, r1
 80069a6:	4639      	mov	r1, r7
 80069a8:	4630      	mov	r0, r6
 80069aa:	f7fa f8ed 	bl	8000b88 <__aeabi_d2iz>
 80069ae:	900c      	str	r0, [sp, #48]	; 0x30
 80069b0:	f7f9 fdd0 	bl	8000554 <__aeabi_i2d>
 80069b4:	4602      	mov	r2, r0
 80069b6:	460b      	mov	r3, r1
 80069b8:	4630      	mov	r0, r6
 80069ba:	4639      	mov	r1, r7
 80069bc:	f7f9 fc7c 	bl	80002b8 <__aeabi_dsub>
 80069c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069c2:	3330      	adds	r3, #48	; 0x30
 80069c4:	f805 3b01 	strb.w	r3, [r5], #1
 80069c8:	ec53 2b18 	vmov	r2, r3, d8
 80069cc:	4606      	mov	r6, r0
 80069ce:	460f      	mov	r7, r1
 80069d0:	f7fa f89c 	bl	8000b0c <__aeabi_dcmplt>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	d165      	bne.n	8006aa4 <_dtoa_r+0x63c>
 80069d8:	4632      	mov	r2, r6
 80069da:	463b      	mov	r3, r7
 80069dc:	4935      	ldr	r1, [pc, #212]	; (8006ab4 <_dtoa_r+0x64c>)
 80069de:	2000      	movs	r0, #0
 80069e0:	f7f9 fc6a 	bl	80002b8 <__aeabi_dsub>
 80069e4:	ec53 2b18 	vmov	r2, r3, d8
 80069e8:	f7fa f890 	bl	8000b0c <__aeabi_dcmplt>
 80069ec:	2800      	cmp	r0, #0
 80069ee:	f040 80b9 	bne.w	8006b64 <_dtoa_r+0x6fc>
 80069f2:	9b02      	ldr	r3, [sp, #8]
 80069f4:	429d      	cmp	r5, r3
 80069f6:	f43f af75 	beq.w	80068e4 <_dtoa_r+0x47c>
 80069fa:	4b2f      	ldr	r3, [pc, #188]	; (8006ab8 <_dtoa_r+0x650>)
 80069fc:	ec51 0b18 	vmov	r0, r1, d8
 8006a00:	2200      	movs	r2, #0
 8006a02:	f7f9 fe11 	bl	8000628 <__aeabi_dmul>
 8006a06:	4b2c      	ldr	r3, [pc, #176]	; (8006ab8 <_dtoa_r+0x650>)
 8006a08:	ec41 0b18 	vmov	d8, r0, r1
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	4630      	mov	r0, r6
 8006a10:	4639      	mov	r1, r7
 8006a12:	f7f9 fe09 	bl	8000628 <__aeabi_dmul>
 8006a16:	4606      	mov	r6, r0
 8006a18:	460f      	mov	r7, r1
 8006a1a:	e7c4      	b.n	80069a6 <_dtoa_r+0x53e>
 8006a1c:	ec51 0b17 	vmov	r0, r1, d7
 8006a20:	f7f9 fe02 	bl	8000628 <__aeabi_dmul>
 8006a24:	9b02      	ldr	r3, [sp, #8]
 8006a26:	9d00      	ldr	r5, [sp, #0]
 8006a28:	930c      	str	r3, [sp, #48]	; 0x30
 8006a2a:	ec41 0b18 	vmov	d8, r0, r1
 8006a2e:	4639      	mov	r1, r7
 8006a30:	4630      	mov	r0, r6
 8006a32:	f7fa f8a9 	bl	8000b88 <__aeabi_d2iz>
 8006a36:	9011      	str	r0, [sp, #68]	; 0x44
 8006a38:	f7f9 fd8c 	bl	8000554 <__aeabi_i2d>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	4630      	mov	r0, r6
 8006a42:	4639      	mov	r1, r7
 8006a44:	f7f9 fc38 	bl	80002b8 <__aeabi_dsub>
 8006a48:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a4a:	3330      	adds	r3, #48	; 0x30
 8006a4c:	f805 3b01 	strb.w	r3, [r5], #1
 8006a50:	9b02      	ldr	r3, [sp, #8]
 8006a52:	429d      	cmp	r5, r3
 8006a54:	4606      	mov	r6, r0
 8006a56:	460f      	mov	r7, r1
 8006a58:	f04f 0200 	mov.w	r2, #0
 8006a5c:	d134      	bne.n	8006ac8 <_dtoa_r+0x660>
 8006a5e:	4b19      	ldr	r3, [pc, #100]	; (8006ac4 <_dtoa_r+0x65c>)
 8006a60:	ec51 0b18 	vmov	r0, r1, d8
 8006a64:	f7f9 fc2a 	bl	80002bc <__adddf3>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4630      	mov	r0, r6
 8006a6e:	4639      	mov	r1, r7
 8006a70:	f7fa f86a 	bl	8000b48 <__aeabi_dcmpgt>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	d175      	bne.n	8006b64 <_dtoa_r+0x6fc>
 8006a78:	ec53 2b18 	vmov	r2, r3, d8
 8006a7c:	4911      	ldr	r1, [pc, #68]	; (8006ac4 <_dtoa_r+0x65c>)
 8006a7e:	2000      	movs	r0, #0
 8006a80:	f7f9 fc1a 	bl	80002b8 <__aeabi_dsub>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	4630      	mov	r0, r6
 8006a8a:	4639      	mov	r1, r7
 8006a8c:	f7fa f83e 	bl	8000b0c <__aeabi_dcmplt>
 8006a90:	2800      	cmp	r0, #0
 8006a92:	f43f af27 	beq.w	80068e4 <_dtoa_r+0x47c>
 8006a96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006a98:	1e6b      	subs	r3, r5, #1
 8006a9a:	930c      	str	r3, [sp, #48]	; 0x30
 8006a9c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006aa0:	2b30      	cmp	r3, #48	; 0x30
 8006aa2:	d0f8      	beq.n	8006a96 <_dtoa_r+0x62e>
 8006aa4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006aa8:	e04a      	b.n	8006b40 <_dtoa_r+0x6d8>
 8006aaa:	bf00      	nop
 8006aac:	08008938 	.word	0x08008938
 8006ab0:	08008910 	.word	0x08008910
 8006ab4:	3ff00000 	.word	0x3ff00000
 8006ab8:	40240000 	.word	0x40240000
 8006abc:	401c0000 	.word	0x401c0000
 8006ac0:	40140000 	.word	0x40140000
 8006ac4:	3fe00000 	.word	0x3fe00000
 8006ac8:	4baf      	ldr	r3, [pc, #700]	; (8006d88 <_dtoa_r+0x920>)
 8006aca:	f7f9 fdad 	bl	8000628 <__aeabi_dmul>
 8006ace:	4606      	mov	r6, r0
 8006ad0:	460f      	mov	r7, r1
 8006ad2:	e7ac      	b.n	8006a2e <_dtoa_r+0x5c6>
 8006ad4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006ad8:	9d00      	ldr	r5, [sp, #0]
 8006ada:	4642      	mov	r2, r8
 8006adc:	464b      	mov	r3, r9
 8006ade:	4630      	mov	r0, r6
 8006ae0:	4639      	mov	r1, r7
 8006ae2:	f7f9 fecb 	bl	800087c <__aeabi_ddiv>
 8006ae6:	f7fa f84f 	bl	8000b88 <__aeabi_d2iz>
 8006aea:	9002      	str	r0, [sp, #8]
 8006aec:	f7f9 fd32 	bl	8000554 <__aeabi_i2d>
 8006af0:	4642      	mov	r2, r8
 8006af2:	464b      	mov	r3, r9
 8006af4:	f7f9 fd98 	bl	8000628 <__aeabi_dmul>
 8006af8:	4602      	mov	r2, r0
 8006afa:	460b      	mov	r3, r1
 8006afc:	4630      	mov	r0, r6
 8006afe:	4639      	mov	r1, r7
 8006b00:	f7f9 fbda 	bl	80002b8 <__aeabi_dsub>
 8006b04:	9e02      	ldr	r6, [sp, #8]
 8006b06:	9f01      	ldr	r7, [sp, #4]
 8006b08:	3630      	adds	r6, #48	; 0x30
 8006b0a:	f805 6b01 	strb.w	r6, [r5], #1
 8006b0e:	9e00      	ldr	r6, [sp, #0]
 8006b10:	1bae      	subs	r6, r5, r6
 8006b12:	42b7      	cmp	r7, r6
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	d137      	bne.n	8006b8a <_dtoa_r+0x722>
 8006b1a:	f7f9 fbcf 	bl	80002bc <__adddf3>
 8006b1e:	4642      	mov	r2, r8
 8006b20:	464b      	mov	r3, r9
 8006b22:	4606      	mov	r6, r0
 8006b24:	460f      	mov	r7, r1
 8006b26:	f7fa f80f 	bl	8000b48 <__aeabi_dcmpgt>
 8006b2a:	b9c8      	cbnz	r0, 8006b60 <_dtoa_r+0x6f8>
 8006b2c:	4642      	mov	r2, r8
 8006b2e:	464b      	mov	r3, r9
 8006b30:	4630      	mov	r0, r6
 8006b32:	4639      	mov	r1, r7
 8006b34:	f7f9 ffe0 	bl	8000af8 <__aeabi_dcmpeq>
 8006b38:	b110      	cbz	r0, 8006b40 <_dtoa_r+0x6d8>
 8006b3a:	9b02      	ldr	r3, [sp, #8]
 8006b3c:	07d9      	lsls	r1, r3, #31
 8006b3e:	d40f      	bmi.n	8006b60 <_dtoa_r+0x6f8>
 8006b40:	4620      	mov	r0, r4
 8006b42:	4659      	mov	r1, fp
 8006b44:	f000 fac8 	bl	80070d8 <_Bfree>
 8006b48:	2300      	movs	r3, #0
 8006b4a:	702b      	strb	r3, [r5, #0]
 8006b4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b4e:	f10a 0001 	add.w	r0, sl, #1
 8006b52:	6018      	str	r0, [r3, #0]
 8006b54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f43f acd8 	beq.w	800650c <_dtoa_r+0xa4>
 8006b5c:	601d      	str	r5, [r3, #0]
 8006b5e:	e4d5      	b.n	800650c <_dtoa_r+0xa4>
 8006b60:	f8cd a01c 	str.w	sl, [sp, #28]
 8006b64:	462b      	mov	r3, r5
 8006b66:	461d      	mov	r5, r3
 8006b68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b6c:	2a39      	cmp	r2, #57	; 0x39
 8006b6e:	d108      	bne.n	8006b82 <_dtoa_r+0x71a>
 8006b70:	9a00      	ldr	r2, [sp, #0]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d1f7      	bne.n	8006b66 <_dtoa_r+0x6fe>
 8006b76:	9a07      	ldr	r2, [sp, #28]
 8006b78:	9900      	ldr	r1, [sp, #0]
 8006b7a:	3201      	adds	r2, #1
 8006b7c:	9207      	str	r2, [sp, #28]
 8006b7e:	2230      	movs	r2, #48	; 0x30
 8006b80:	700a      	strb	r2, [r1, #0]
 8006b82:	781a      	ldrb	r2, [r3, #0]
 8006b84:	3201      	adds	r2, #1
 8006b86:	701a      	strb	r2, [r3, #0]
 8006b88:	e78c      	b.n	8006aa4 <_dtoa_r+0x63c>
 8006b8a:	4b7f      	ldr	r3, [pc, #508]	; (8006d88 <_dtoa_r+0x920>)
 8006b8c:	2200      	movs	r2, #0
 8006b8e:	f7f9 fd4b 	bl	8000628 <__aeabi_dmul>
 8006b92:	2200      	movs	r2, #0
 8006b94:	2300      	movs	r3, #0
 8006b96:	4606      	mov	r6, r0
 8006b98:	460f      	mov	r7, r1
 8006b9a:	f7f9 ffad 	bl	8000af8 <__aeabi_dcmpeq>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d09b      	beq.n	8006ada <_dtoa_r+0x672>
 8006ba2:	e7cd      	b.n	8006b40 <_dtoa_r+0x6d8>
 8006ba4:	9a08      	ldr	r2, [sp, #32]
 8006ba6:	2a00      	cmp	r2, #0
 8006ba8:	f000 80c4 	beq.w	8006d34 <_dtoa_r+0x8cc>
 8006bac:	9a05      	ldr	r2, [sp, #20]
 8006bae:	2a01      	cmp	r2, #1
 8006bb0:	f300 80a8 	bgt.w	8006d04 <_dtoa_r+0x89c>
 8006bb4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006bb6:	2a00      	cmp	r2, #0
 8006bb8:	f000 80a0 	beq.w	8006cfc <_dtoa_r+0x894>
 8006bbc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006bc0:	9e06      	ldr	r6, [sp, #24]
 8006bc2:	4645      	mov	r5, r8
 8006bc4:	9a04      	ldr	r2, [sp, #16]
 8006bc6:	2101      	movs	r1, #1
 8006bc8:	441a      	add	r2, r3
 8006bca:	4620      	mov	r0, r4
 8006bcc:	4498      	add	r8, r3
 8006bce:	9204      	str	r2, [sp, #16]
 8006bd0:	f000 fb3e 	bl	8007250 <__i2b>
 8006bd4:	4607      	mov	r7, r0
 8006bd6:	2d00      	cmp	r5, #0
 8006bd8:	dd0b      	ble.n	8006bf2 <_dtoa_r+0x78a>
 8006bda:	9b04      	ldr	r3, [sp, #16]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	dd08      	ble.n	8006bf2 <_dtoa_r+0x78a>
 8006be0:	42ab      	cmp	r3, r5
 8006be2:	9a04      	ldr	r2, [sp, #16]
 8006be4:	bfa8      	it	ge
 8006be6:	462b      	movge	r3, r5
 8006be8:	eba8 0803 	sub.w	r8, r8, r3
 8006bec:	1aed      	subs	r5, r5, r3
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	9304      	str	r3, [sp, #16]
 8006bf2:	9b06      	ldr	r3, [sp, #24]
 8006bf4:	b1fb      	cbz	r3, 8006c36 <_dtoa_r+0x7ce>
 8006bf6:	9b08      	ldr	r3, [sp, #32]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 809f 	beq.w	8006d3c <_dtoa_r+0x8d4>
 8006bfe:	2e00      	cmp	r6, #0
 8006c00:	dd11      	ble.n	8006c26 <_dtoa_r+0x7be>
 8006c02:	4639      	mov	r1, r7
 8006c04:	4632      	mov	r2, r6
 8006c06:	4620      	mov	r0, r4
 8006c08:	f000 fbde 	bl	80073c8 <__pow5mult>
 8006c0c:	465a      	mov	r2, fp
 8006c0e:	4601      	mov	r1, r0
 8006c10:	4607      	mov	r7, r0
 8006c12:	4620      	mov	r0, r4
 8006c14:	f000 fb32 	bl	800727c <__multiply>
 8006c18:	4659      	mov	r1, fp
 8006c1a:	9007      	str	r0, [sp, #28]
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f000 fa5b 	bl	80070d8 <_Bfree>
 8006c22:	9b07      	ldr	r3, [sp, #28]
 8006c24:	469b      	mov	fp, r3
 8006c26:	9b06      	ldr	r3, [sp, #24]
 8006c28:	1b9a      	subs	r2, r3, r6
 8006c2a:	d004      	beq.n	8006c36 <_dtoa_r+0x7ce>
 8006c2c:	4659      	mov	r1, fp
 8006c2e:	4620      	mov	r0, r4
 8006c30:	f000 fbca 	bl	80073c8 <__pow5mult>
 8006c34:	4683      	mov	fp, r0
 8006c36:	2101      	movs	r1, #1
 8006c38:	4620      	mov	r0, r4
 8006c3a:	f000 fb09 	bl	8007250 <__i2b>
 8006c3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	4606      	mov	r6, r0
 8006c44:	dd7c      	ble.n	8006d40 <_dtoa_r+0x8d8>
 8006c46:	461a      	mov	r2, r3
 8006c48:	4601      	mov	r1, r0
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	f000 fbbc 	bl	80073c8 <__pow5mult>
 8006c50:	9b05      	ldr	r3, [sp, #20]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	4606      	mov	r6, r0
 8006c56:	dd76      	ble.n	8006d46 <_dtoa_r+0x8de>
 8006c58:	2300      	movs	r3, #0
 8006c5a:	9306      	str	r3, [sp, #24]
 8006c5c:	6933      	ldr	r3, [r6, #16]
 8006c5e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006c62:	6918      	ldr	r0, [r3, #16]
 8006c64:	f000 faa4 	bl	80071b0 <__hi0bits>
 8006c68:	f1c0 0020 	rsb	r0, r0, #32
 8006c6c:	9b04      	ldr	r3, [sp, #16]
 8006c6e:	4418      	add	r0, r3
 8006c70:	f010 001f 	ands.w	r0, r0, #31
 8006c74:	f000 8086 	beq.w	8006d84 <_dtoa_r+0x91c>
 8006c78:	f1c0 0320 	rsb	r3, r0, #32
 8006c7c:	2b04      	cmp	r3, #4
 8006c7e:	dd7f      	ble.n	8006d80 <_dtoa_r+0x918>
 8006c80:	f1c0 001c 	rsb	r0, r0, #28
 8006c84:	9b04      	ldr	r3, [sp, #16]
 8006c86:	4403      	add	r3, r0
 8006c88:	4480      	add	r8, r0
 8006c8a:	4405      	add	r5, r0
 8006c8c:	9304      	str	r3, [sp, #16]
 8006c8e:	f1b8 0f00 	cmp.w	r8, #0
 8006c92:	dd05      	ble.n	8006ca0 <_dtoa_r+0x838>
 8006c94:	4659      	mov	r1, fp
 8006c96:	4642      	mov	r2, r8
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f000 fbef 	bl	800747c <__lshift>
 8006c9e:	4683      	mov	fp, r0
 8006ca0:	9b04      	ldr	r3, [sp, #16]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	dd05      	ble.n	8006cb2 <_dtoa_r+0x84a>
 8006ca6:	4631      	mov	r1, r6
 8006ca8:	461a      	mov	r2, r3
 8006caa:	4620      	mov	r0, r4
 8006cac:	f000 fbe6 	bl	800747c <__lshift>
 8006cb0:	4606      	mov	r6, r0
 8006cb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d069      	beq.n	8006d8c <_dtoa_r+0x924>
 8006cb8:	4631      	mov	r1, r6
 8006cba:	4658      	mov	r0, fp
 8006cbc:	f000 fc4a 	bl	8007554 <__mcmp>
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	da63      	bge.n	8006d8c <_dtoa_r+0x924>
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	4659      	mov	r1, fp
 8006cc8:	220a      	movs	r2, #10
 8006cca:	4620      	mov	r0, r4
 8006ccc:	f000 fa26 	bl	800711c <__multadd>
 8006cd0:	9b08      	ldr	r3, [sp, #32]
 8006cd2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006cd6:	4683      	mov	fp, r0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	f000 818f 	beq.w	8006ffc <_dtoa_r+0xb94>
 8006cde:	4639      	mov	r1, r7
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	220a      	movs	r2, #10
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 fa19 	bl	800711c <__multadd>
 8006cea:	f1b9 0f00 	cmp.w	r9, #0
 8006cee:	4607      	mov	r7, r0
 8006cf0:	f300 808e 	bgt.w	8006e10 <_dtoa_r+0x9a8>
 8006cf4:	9b05      	ldr	r3, [sp, #20]
 8006cf6:	2b02      	cmp	r3, #2
 8006cf8:	dc50      	bgt.n	8006d9c <_dtoa_r+0x934>
 8006cfa:	e089      	b.n	8006e10 <_dtoa_r+0x9a8>
 8006cfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cfe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d02:	e75d      	b.n	8006bc0 <_dtoa_r+0x758>
 8006d04:	9b01      	ldr	r3, [sp, #4]
 8006d06:	1e5e      	subs	r6, r3, #1
 8006d08:	9b06      	ldr	r3, [sp, #24]
 8006d0a:	42b3      	cmp	r3, r6
 8006d0c:	bfbf      	itttt	lt
 8006d0e:	9b06      	ldrlt	r3, [sp, #24]
 8006d10:	9606      	strlt	r6, [sp, #24]
 8006d12:	1af2      	sublt	r2, r6, r3
 8006d14:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006d16:	bfb6      	itet	lt
 8006d18:	189b      	addlt	r3, r3, r2
 8006d1a:	1b9e      	subge	r6, r3, r6
 8006d1c:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006d1e:	9b01      	ldr	r3, [sp, #4]
 8006d20:	bfb8      	it	lt
 8006d22:	2600      	movlt	r6, #0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	bfb5      	itete	lt
 8006d28:	eba8 0503 	sublt.w	r5, r8, r3
 8006d2c:	9b01      	ldrge	r3, [sp, #4]
 8006d2e:	2300      	movlt	r3, #0
 8006d30:	4645      	movge	r5, r8
 8006d32:	e747      	b.n	8006bc4 <_dtoa_r+0x75c>
 8006d34:	9e06      	ldr	r6, [sp, #24]
 8006d36:	9f08      	ldr	r7, [sp, #32]
 8006d38:	4645      	mov	r5, r8
 8006d3a:	e74c      	b.n	8006bd6 <_dtoa_r+0x76e>
 8006d3c:	9a06      	ldr	r2, [sp, #24]
 8006d3e:	e775      	b.n	8006c2c <_dtoa_r+0x7c4>
 8006d40:	9b05      	ldr	r3, [sp, #20]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	dc18      	bgt.n	8006d78 <_dtoa_r+0x910>
 8006d46:	9b02      	ldr	r3, [sp, #8]
 8006d48:	b9b3      	cbnz	r3, 8006d78 <_dtoa_r+0x910>
 8006d4a:	9b03      	ldr	r3, [sp, #12]
 8006d4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d50:	b9a3      	cbnz	r3, 8006d7c <_dtoa_r+0x914>
 8006d52:	9b03      	ldr	r3, [sp, #12]
 8006d54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d58:	0d1b      	lsrs	r3, r3, #20
 8006d5a:	051b      	lsls	r3, r3, #20
 8006d5c:	b12b      	cbz	r3, 8006d6a <_dtoa_r+0x902>
 8006d5e:	9b04      	ldr	r3, [sp, #16]
 8006d60:	3301      	adds	r3, #1
 8006d62:	9304      	str	r3, [sp, #16]
 8006d64:	f108 0801 	add.w	r8, r8, #1
 8006d68:	2301      	movs	r3, #1
 8006d6a:	9306      	str	r3, [sp, #24]
 8006d6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	f47f af74 	bne.w	8006c5c <_dtoa_r+0x7f4>
 8006d74:	2001      	movs	r0, #1
 8006d76:	e779      	b.n	8006c6c <_dtoa_r+0x804>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	e7f6      	b.n	8006d6a <_dtoa_r+0x902>
 8006d7c:	9b02      	ldr	r3, [sp, #8]
 8006d7e:	e7f4      	b.n	8006d6a <_dtoa_r+0x902>
 8006d80:	d085      	beq.n	8006c8e <_dtoa_r+0x826>
 8006d82:	4618      	mov	r0, r3
 8006d84:	301c      	adds	r0, #28
 8006d86:	e77d      	b.n	8006c84 <_dtoa_r+0x81c>
 8006d88:	40240000 	.word	0x40240000
 8006d8c:	9b01      	ldr	r3, [sp, #4]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	dc38      	bgt.n	8006e04 <_dtoa_r+0x99c>
 8006d92:	9b05      	ldr	r3, [sp, #20]
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	dd35      	ble.n	8006e04 <_dtoa_r+0x99c>
 8006d98:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006d9c:	f1b9 0f00 	cmp.w	r9, #0
 8006da0:	d10d      	bne.n	8006dbe <_dtoa_r+0x956>
 8006da2:	4631      	mov	r1, r6
 8006da4:	464b      	mov	r3, r9
 8006da6:	2205      	movs	r2, #5
 8006da8:	4620      	mov	r0, r4
 8006daa:	f000 f9b7 	bl	800711c <__multadd>
 8006dae:	4601      	mov	r1, r0
 8006db0:	4606      	mov	r6, r0
 8006db2:	4658      	mov	r0, fp
 8006db4:	f000 fbce 	bl	8007554 <__mcmp>
 8006db8:	2800      	cmp	r0, #0
 8006dba:	f73f adbd 	bgt.w	8006938 <_dtoa_r+0x4d0>
 8006dbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dc0:	9d00      	ldr	r5, [sp, #0]
 8006dc2:	ea6f 0a03 	mvn.w	sl, r3
 8006dc6:	f04f 0800 	mov.w	r8, #0
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4620      	mov	r0, r4
 8006dce:	f000 f983 	bl	80070d8 <_Bfree>
 8006dd2:	2f00      	cmp	r7, #0
 8006dd4:	f43f aeb4 	beq.w	8006b40 <_dtoa_r+0x6d8>
 8006dd8:	f1b8 0f00 	cmp.w	r8, #0
 8006ddc:	d005      	beq.n	8006dea <_dtoa_r+0x982>
 8006dde:	45b8      	cmp	r8, r7
 8006de0:	d003      	beq.n	8006dea <_dtoa_r+0x982>
 8006de2:	4641      	mov	r1, r8
 8006de4:	4620      	mov	r0, r4
 8006de6:	f000 f977 	bl	80070d8 <_Bfree>
 8006dea:	4639      	mov	r1, r7
 8006dec:	4620      	mov	r0, r4
 8006dee:	f000 f973 	bl	80070d8 <_Bfree>
 8006df2:	e6a5      	b.n	8006b40 <_dtoa_r+0x6d8>
 8006df4:	2600      	movs	r6, #0
 8006df6:	4637      	mov	r7, r6
 8006df8:	e7e1      	b.n	8006dbe <_dtoa_r+0x956>
 8006dfa:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006dfc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006e00:	4637      	mov	r7, r6
 8006e02:	e599      	b.n	8006938 <_dtoa_r+0x4d0>
 8006e04:	9b08      	ldr	r3, [sp, #32]
 8006e06:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 80fd 	beq.w	800700a <_dtoa_r+0xba2>
 8006e10:	2d00      	cmp	r5, #0
 8006e12:	dd05      	ble.n	8006e20 <_dtoa_r+0x9b8>
 8006e14:	4639      	mov	r1, r7
 8006e16:	462a      	mov	r2, r5
 8006e18:	4620      	mov	r0, r4
 8006e1a:	f000 fb2f 	bl	800747c <__lshift>
 8006e1e:	4607      	mov	r7, r0
 8006e20:	9b06      	ldr	r3, [sp, #24]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d05c      	beq.n	8006ee0 <_dtoa_r+0xa78>
 8006e26:	6879      	ldr	r1, [r7, #4]
 8006e28:	4620      	mov	r0, r4
 8006e2a:	f000 f915 	bl	8007058 <_Balloc>
 8006e2e:	4605      	mov	r5, r0
 8006e30:	b928      	cbnz	r0, 8006e3e <_dtoa_r+0x9d6>
 8006e32:	4b80      	ldr	r3, [pc, #512]	; (8007034 <_dtoa_r+0xbcc>)
 8006e34:	4602      	mov	r2, r0
 8006e36:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006e3a:	f7ff bb2e 	b.w	800649a <_dtoa_r+0x32>
 8006e3e:	693a      	ldr	r2, [r7, #16]
 8006e40:	3202      	adds	r2, #2
 8006e42:	0092      	lsls	r2, r2, #2
 8006e44:	f107 010c 	add.w	r1, r7, #12
 8006e48:	300c      	adds	r0, #12
 8006e4a:	f7fe fde1 	bl	8005a10 <memcpy>
 8006e4e:	2201      	movs	r2, #1
 8006e50:	4629      	mov	r1, r5
 8006e52:	4620      	mov	r0, r4
 8006e54:	f000 fb12 	bl	800747c <__lshift>
 8006e58:	9b00      	ldr	r3, [sp, #0]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	9301      	str	r3, [sp, #4]
 8006e5e:	9b00      	ldr	r3, [sp, #0]
 8006e60:	444b      	add	r3, r9
 8006e62:	9307      	str	r3, [sp, #28]
 8006e64:	9b02      	ldr	r3, [sp, #8]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	46b8      	mov	r8, r7
 8006e6c:	9306      	str	r3, [sp, #24]
 8006e6e:	4607      	mov	r7, r0
 8006e70:	9b01      	ldr	r3, [sp, #4]
 8006e72:	4631      	mov	r1, r6
 8006e74:	3b01      	subs	r3, #1
 8006e76:	4658      	mov	r0, fp
 8006e78:	9302      	str	r3, [sp, #8]
 8006e7a:	f7ff fa69 	bl	8006350 <quorem>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	3330      	adds	r3, #48	; 0x30
 8006e82:	9004      	str	r0, [sp, #16]
 8006e84:	4641      	mov	r1, r8
 8006e86:	4658      	mov	r0, fp
 8006e88:	9308      	str	r3, [sp, #32]
 8006e8a:	f000 fb63 	bl	8007554 <__mcmp>
 8006e8e:	463a      	mov	r2, r7
 8006e90:	4681      	mov	r9, r0
 8006e92:	4631      	mov	r1, r6
 8006e94:	4620      	mov	r0, r4
 8006e96:	f000 fb79 	bl	800758c <__mdiff>
 8006e9a:	68c2      	ldr	r2, [r0, #12]
 8006e9c:	9b08      	ldr	r3, [sp, #32]
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	bb02      	cbnz	r2, 8006ee4 <_dtoa_r+0xa7c>
 8006ea2:	4601      	mov	r1, r0
 8006ea4:	4658      	mov	r0, fp
 8006ea6:	f000 fb55 	bl	8007554 <__mcmp>
 8006eaa:	9b08      	ldr	r3, [sp, #32]
 8006eac:	4602      	mov	r2, r0
 8006eae:	4629      	mov	r1, r5
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006eb6:	f000 f90f 	bl	80070d8 <_Bfree>
 8006eba:	9b05      	ldr	r3, [sp, #20]
 8006ebc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ebe:	9d01      	ldr	r5, [sp, #4]
 8006ec0:	ea43 0102 	orr.w	r1, r3, r2
 8006ec4:	9b06      	ldr	r3, [sp, #24]
 8006ec6:	430b      	orrs	r3, r1
 8006ec8:	9b08      	ldr	r3, [sp, #32]
 8006eca:	d10d      	bne.n	8006ee8 <_dtoa_r+0xa80>
 8006ecc:	2b39      	cmp	r3, #57	; 0x39
 8006ece:	d029      	beq.n	8006f24 <_dtoa_r+0xabc>
 8006ed0:	f1b9 0f00 	cmp.w	r9, #0
 8006ed4:	dd01      	ble.n	8006eda <_dtoa_r+0xa72>
 8006ed6:	9b04      	ldr	r3, [sp, #16]
 8006ed8:	3331      	adds	r3, #49	; 0x31
 8006eda:	9a02      	ldr	r2, [sp, #8]
 8006edc:	7013      	strb	r3, [r2, #0]
 8006ede:	e774      	b.n	8006dca <_dtoa_r+0x962>
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	e7b9      	b.n	8006e58 <_dtoa_r+0x9f0>
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	e7e2      	b.n	8006eae <_dtoa_r+0xa46>
 8006ee8:	f1b9 0f00 	cmp.w	r9, #0
 8006eec:	db06      	blt.n	8006efc <_dtoa_r+0xa94>
 8006eee:	9905      	ldr	r1, [sp, #20]
 8006ef0:	ea41 0909 	orr.w	r9, r1, r9
 8006ef4:	9906      	ldr	r1, [sp, #24]
 8006ef6:	ea59 0101 	orrs.w	r1, r9, r1
 8006efa:	d120      	bne.n	8006f3e <_dtoa_r+0xad6>
 8006efc:	2a00      	cmp	r2, #0
 8006efe:	ddec      	ble.n	8006eda <_dtoa_r+0xa72>
 8006f00:	4659      	mov	r1, fp
 8006f02:	2201      	movs	r2, #1
 8006f04:	4620      	mov	r0, r4
 8006f06:	9301      	str	r3, [sp, #4]
 8006f08:	f000 fab8 	bl	800747c <__lshift>
 8006f0c:	4631      	mov	r1, r6
 8006f0e:	4683      	mov	fp, r0
 8006f10:	f000 fb20 	bl	8007554 <__mcmp>
 8006f14:	2800      	cmp	r0, #0
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	dc02      	bgt.n	8006f20 <_dtoa_r+0xab8>
 8006f1a:	d1de      	bne.n	8006eda <_dtoa_r+0xa72>
 8006f1c:	07da      	lsls	r2, r3, #31
 8006f1e:	d5dc      	bpl.n	8006eda <_dtoa_r+0xa72>
 8006f20:	2b39      	cmp	r3, #57	; 0x39
 8006f22:	d1d8      	bne.n	8006ed6 <_dtoa_r+0xa6e>
 8006f24:	9a02      	ldr	r2, [sp, #8]
 8006f26:	2339      	movs	r3, #57	; 0x39
 8006f28:	7013      	strb	r3, [r2, #0]
 8006f2a:	462b      	mov	r3, r5
 8006f2c:	461d      	mov	r5, r3
 8006f2e:	3b01      	subs	r3, #1
 8006f30:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006f34:	2a39      	cmp	r2, #57	; 0x39
 8006f36:	d050      	beq.n	8006fda <_dtoa_r+0xb72>
 8006f38:	3201      	adds	r2, #1
 8006f3a:	701a      	strb	r2, [r3, #0]
 8006f3c:	e745      	b.n	8006dca <_dtoa_r+0x962>
 8006f3e:	2a00      	cmp	r2, #0
 8006f40:	dd03      	ble.n	8006f4a <_dtoa_r+0xae2>
 8006f42:	2b39      	cmp	r3, #57	; 0x39
 8006f44:	d0ee      	beq.n	8006f24 <_dtoa_r+0xabc>
 8006f46:	3301      	adds	r3, #1
 8006f48:	e7c7      	b.n	8006eda <_dtoa_r+0xa72>
 8006f4a:	9a01      	ldr	r2, [sp, #4]
 8006f4c:	9907      	ldr	r1, [sp, #28]
 8006f4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f52:	428a      	cmp	r2, r1
 8006f54:	d02a      	beq.n	8006fac <_dtoa_r+0xb44>
 8006f56:	4659      	mov	r1, fp
 8006f58:	2300      	movs	r3, #0
 8006f5a:	220a      	movs	r2, #10
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	f000 f8dd 	bl	800711c <__multadd>
 8006f62:	45b8      	cmp	r8, r7
 8006f64:	4683      	mov	fp, r0
 8006f66:	f04f 0300 	mov.w	r3, #0
 8006f6a:	f04f 020a 	mov.w	r2, #10
 8006f6e:	4641      	mov	r1, r8
 8006f70:	4620      	mov	r0, r4
 8006f72:	d107      	bne.n	8006f84 <_dtoa_r+0xb1c>
 8006f74:	f000 f8d2 	bl	800711c <__multadd>
 8006f78:	4680      	mov	r8, r0
 8006f7a:	4607      	mov	r7, r0
 8006f7c:	9b01      	ldr	r3, [sp, #4]
 8006f7e:	3301      	adds	r3, #1
 8006f80:	9301      	str	r3, [sp, #4]
 8006f82:	e775      	b.n	8006e70 <_dtoa_r+0xa08>
 8006f84:	f000 f8ca 	bl	800711c <__multadd>
 8006f88:	4639      	mov	r1, r7
 8006f8a:	4680      	mov	r8, r0
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	220a      	movs	r2, #10
 8006f90:	4620      	mov	r0, r4
 8006f92:	f000 f8c3 	bl	800711c <__multadd>
 8006f96:	4607      	mov	r7, r0
 8006f98:	e7f0      	b.n	8006f7c <_dtoa_r+0xb14>
 8006f9a:	f1b9 0f00 	cmp.w	r9, #0
 8006f9e:	9a00      	ldr	r2, [sp, #0]
 8006fa0:	bfcc      	ite	gt
 8006fa2:	464d      	movgt	r5, r9
 8006fa4:	2501      	movle	r5, #1
 8006fa6:	4415      	add	r5, r2
 8006fa8:	f04f 0800 	mov.w	r8, #0
 8006fac:	4659      	mov	r1, fp
 8006fae:	2201      	movs	r2, #1
 8006fb0:	4620      	mov	r0, r4
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	f000 fa62 	bl	800747c <__lshift>
 8006fb8:	4631      	mov	r1, r6
 8006fba:	4683      	mov	fp, r0
 8006fbc:	f000 faca 	bl	8007554 <__mcmp>
 8006fc0:	2800      	cmp	r0, #0
 8006fc2:	dcb2      	bgt.n	8006f2a <_dtoa_r+0xac2>
 8006fc4:	d102      	bne.n	8006fcc <_dtoa_r+0xb64>
 8006fc6:	9b01      	ldr	r3, [sp, #4]
 8006fc8:	07db      	lsls	r3, r3, #31
 8006fca:	d4ae      	bmi.n	8006f2a <_dtoa_r+0xac2>
 8006fcc:	462b      	mov	r3, r5
 8006fce:	461d      	mov	r5, r3
 8006fd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006fd4:	2a30      	cmp	r2, #48	; 0x30
 8006fd6:	d0fa      	beq.n	8006fce <_dtoa_r+0xb66>
 8006fd8:	e6f7      	b.n	8006dca <_dtoa_r+0x962>
 8006fda:	9a00      	ldr	r2, [sp, #0]
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d1a5      	bne.n	8006f2c <_dtoa_r+0xac4>
 8006fe0:	f10a 0a01 	add.w	sl, sl, #1
 8006fe4:	2331      	movs	r3, #49	; 0x31
 8006fe6:	e779      	b.n	8006edc <_dtoa_r+0xa74>
 8006fe8:	4b13      	ldr	r3, [pc, #76]	; (8007038 <_dtoa_r+0xbd0>)
 8006fea:	f7ff baaf 	b.w	800654c <_dtoa_r+0xe4>
 8006fee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	f47f aa86 	bne.w	8006502 <_dtoa_r+0x9a>
 8006ff6:	4b11      	ldr	r3, [pc, #68]	; (800703c <_dtoa_r+0xbd4>)
 8006ff8:	f7ff baa8 	b.w	800654c <_dtoa_r+0xe4>
 8006ffc:	f1b9 0f00 	cmp.w	r9, #0
 8007000:	dc03      	bgt.n	800700a <_dtoa_r+0xba2>
 8007002:	9b05      	ldr	r3, [sp, #20]
 8007004:	2b02      	cmp	r3, #2
 8007006:	f73f aec9 	bgt.w	8006d9c <_dtoa_r+0x934>
 800700a:	9d00      	ldr	r5, [sp, #0]
 800700c:	4631      	mov	r1, r6
 800700e:	4658      	mov	r0, fp
 8007010:	f7ff f99e 	bl	8006350 <quorem>
 8007014:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007018:	f805 3b01 	strb.w	r3, [r5], #1
 800701c:	9a00      	ldr	r2, [sp, #0]
 800701e:	1aaa      	subs	r2, r5, r2
 8007020:	4591      	cmp	r9, r2
 8007022:	ddba      	ble.n	8006f9a <_dtoa_r+0xb32>
 8007024:	4659      	mov	r1, fp
 8007026:	2300      	movs	r3, #0
 8007028:	220a      	movs	r2, #10
 800702a:	4620      	mov	r0, r4
 800702c:	f000 f876 	bl	800711c <__multadd>
 8007030:	4683      	mov	fp, r0
 8007032:	e7eb      	b.n	800700c <_dtoa_r+0xba4>
 8007034:	0800889f 	.word	0x0800889f
 8007038:	080087f8 	.word	0x080087f8
 800703c:	0800881c 	.word	0x0800881c

08007040 <_localeconv_r>:
 8007040:	4800      	ldr	r0, [pc, #0]	; (8007044 <_localeconv_r+0x4>)
 8007042:	4770      	bx	lr
 8007044:	2000016c 	.word	0x2000016c

08007048 <malloc>:
 8007048:	4b02      	ldr	r3, [pc, #8]	; (8007054 <malloc+0xc>)
 800704a:	4601      	mov	r1, r0
 800704c:	6818      	ldr	r0, [r3, #0]
 800704e:	f000 bbe1 	b.w	8007814 <_malloc_r>
 8007052:	bf00      	nop
 8007054:	20000018 	.word	0x20000018

08007058 <_Balloc>:
 8007058:	b570      	push	{r4, r5, r6, lr}
 800705a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800705c:	4604      	mov	r4, r0
 800705e:	460d      	mov	r5, r1
 8007060:	b976      	cbnz	r6, 8007080 <_Balloc+0x28>
 8007062:	2010      	movs	r0, #16
 8007064:	f7ff fff0 	bl	8007048 <malloc>
 8007068:	4602      	mov	r2, r0
 800706a:	6260      	str	r0, [r4, #36]	; 0x24
 800706c:	b920      	cbnz	r0, 8007078 <_Balloc+0x20>
 800706e:	4b18      	ldr	r3, [pc, #96]	; (80070d0 <_Balloc+0x78>)
 8007070:	4818      	ldr	r0, [pc, #96]	; (80070d4 <_Balloc+0x7c>)
 8007072:	2166      	movs	r1, #102	; 0x66
 8007074:	f000 fd94 	bl	8007ba0 <__assert_func>
 8007078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800707c:	6006      	str	r6, [r0, #0]
 800707e:	60c6      	str	r6, [r0, #12]
 8007080:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007082:	68f3      	ldr	r3, [r6, #12]
 8007084:	b183      	cbz	r3, 80070a8 <_Balloc+0x50>
 8007086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800708e:	b9b8      	cbnz	r0, 80070c0 <_Balloc+0x68>
 8007090:	2101      	movs	r1, #1
 8007092:	fa01 f605 	lsl.w	r6, r1, r5
 8007096:	1d72      	adds	r2, r6, #5
 8007098:	0092      	lsls	r2, r2, #2
 800709a:	4620      	mov	r0, r4
 800709c:	f000 fb5a 	bl	8007754 <_calloc_r>
 80070a0:	b160      	cbz	r0, 80070bc <_Balloc+0x64>
 80070a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80070a6:	e00e      	b.n	80070c6 <_Balloc+0x6e>
 80070a8:	2221      	movs	r2, #33	; 0x21
 80070aa:	2104      	movs	r1, #4
 80070ac:	4620      	mov	r0, r4
 80070ae:	f000 fb51 	bl	8007754 <_calloc_r>
 80070b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80070b4:	60f0      	str	r0, [r6, #12]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d1e4      	bne.n	8007086 <_Balloc+0x2e>
 80070bc:	2000      	movs	r0, #0
 80070be:	bd70      	pop	{r4, r5, r6, pc}
 80070c0:	6802      	ldr	r2, [r0, #0]
 80070c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80070c6:	2300      	movs	r3, #0
 80070c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80070cc:	e7f7      	b.n	80070be <_Balloc+0x66>
 80070ce:	bf00      	nop
 80070d0:	08008829 	.word	0x08008829
 80070d4:	080088b0 	.word	0x080088b0

080070d8 <_Bfree>:
 80070d8:	b570      	push	{r4, r5, r6, lr}
 80070da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80070dc:	4605      	mov	r5, r0
 80070de:	460c      	mov	r4, r1
 80070e0:	b976      	cbnz	r6, 8007100 <_Bfree+0x28>
 80070e2:	2010      	movs	r0, #16
 80070e4:	f7ff ffb0 	bl	8007048 <malloc>
 80070e8:	4602      	mov	r2, r0
 80070ea:	6268      	str	r0, [r5, #36]	; 0x24
 80070ec:	b920      	cbnz	r0, 80070f8 <_Bfree+0x20>
 80070ee:	4b09      	ldr	r3, [pc, #36]	; (8007114 <_Bfree+0x3c>)
 80070f0:	4809      	ldr	r0, [pc, #36]	; (8007118 <_Bfree+0x40>)
 80070f2:	218a      	movs	r1, #138	; 0x8a
 80070f4:	f000 fd54 	bl	8007ba0 <__assert_func>
 80070f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80070fc:	6006      	str	r6, [r0, #0]
 80070fe:	60c6      	str	r6, [r0, #12]
 8007100:	b13c      	cbz	r4, 8007112 <_Bfree+0x3a>
 8007102:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007104:	6862      	ldr	r2, [r4, #4]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800710c:	6021      	str	r1, [r4, #0]
 800710e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007112:	bd70      	pop	{r4, r5, r6, pc}
 8007114:	08008829 	.word	0x08008829
 8007118:	080088b0 	.word	0x080088b0

0800711c <__multadd>:
 800711c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007120:	690e      	ldr	r6, [r1, #16]
 8007122:	4607      	mov	r7, r0
 8007124:	4698      	mov	r8, r3
 8007126:	460c      	mov	r4, r1
 8007128:	f101 0014 	add.w	r0, r1, #20
 800712c:	2300      	movs	r3, #0
 800712e:	6805      	ldr	r5, [r0, #0]
 8007130:	b2a9      	uxth	r1, r5
 8007132:	fb02 8101 	mla	r1, r2, r1, r8
 8007136:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800713a:	0c2d      	lsrs	r5, r5, #16
 800713c:	fb02 c505 	mla	r5, r2, r5, ip
 8007140:	b289      	uxth	r1, r1
 8007142:	3301      	adds	r3, #1
 8007144:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007148:	429e      	cmp	r6, r3
 800714a:	f840 1b04 	str.w	r1, [r0], #4
 800714e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007152:	dcec      	bgt.n	800712e <__multadd+0x12>
 8007154:	f1b8 0f00 	cmp.w	r8, #0
 8007158:	d022      	beq.n	80071a0 <__multadd+0x84>
 800715a:	68a3      	ldr	r3, [r4, #8]
 800715c:	42b3      	cmp	r3, r6
 800715e:	dc19      	bgt.n	8007194 <__multadd+0x78>
 8007160:	6861      	ldr	r1, [r4, #4]
 8007162:	4638      	mov	r0, r7
 8007164:	3101      	adds	r1, #1
 8007166:	f7ff ff77 	bl	8007058 <_Balloc>
 800716a:	4605      	mov	r5, r0
 800716c:	b928      	cbnz	r0, 800717a <__multadd+0x5e>
 800716e:	4602      	mov	r2, r0
 8007170:	4b0d      	ldr	r3, [pc, #52]	; (80071a8 <__multadd+0x8c>)
 8007172:	480e      	ldr	r0, [pc, #56]	; (80071ac <__multadd+0x90>)
 8007174:	21b5      	movs	r1, #181	; 0xb5
 8007176:	f000 fd13 	bl	8007ba0 <__assert_func>
 800717a:	6922      	ldr	r2, [r4, #16]
 800717c:	3202      	adds	r2, #2
 800717e:	f104 010c 	add.w	r1, r4, #12
 8007182:	0092      	lsls	r2, r2, #2
 8007184:	300c      	adds	r0, #12
 8007186:	f7fe fc43 	bl	8005a10 <memcpy>
 800718a:	4621      	mov	r1, r4
 800718c:	4638      	mov	r0, r7
 800718e:	f7ff ffa3 	bl	80070d8 <_Bfree>
 8007192:	462c      	mov	r4, r5
 8007194:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007198:	3601      	adds	r6, #1
 800719a:	f8c3 8014 	str.w	r8, [r3, #20]
 800719e:	6126      	str	r6, [r4, #16]
 80071a0:	4620      	mov	r0, r4
 80071a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071a6:	bf00      	nop
 80071a8:	0800889f 	.word	0x0800889f
 80071ac:	080088b0 	.word	0x080088b0

080071b0 <__hi0bits>:
 80071b0:	0c03      	lsrs	r3, r0, #16
 80071b2:	041b      	lsls	r3, r3, #16
 80071b4:	b9d3      	cbnz	r3, 80071ec <__hi0bits+0x3c>
 80071b6:	0400      	lsls	r0, r0, #16
 80071b8:	2310      	movs	r3, #16
 80071ba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80071be:	bf04      	itt	eq
 80071c0:	0200      	lsleq	r0, r0, #8
 80071c2:	3308      	addeq	r3, #8
 80071c4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80071c8:	bf04      	itt	eq
 80071ca:	0100      	lsleq	r0, r0, #4
 80071cc:	3304      	addeq	r3, #4
 80071ce:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80071d2:	bf04      	itt	eq
 80071d4:	0080      	lsleq	r0, r0, #2
 80071d6:	3302      	addeq	r3, #2
 80071d8:	2800      	cmp	r0, #0
 80071da:	db05      	blt.n	80071e8 <__hi0bits+0x38>
 80071dc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80071e0:	f103 0301 	add.w	r3, r3, #1
 80071e4:	bf08      	it	eq
 80071e6:	2320      	moveq	r3, #32
 80071e8:	4618      	mov	r0, r3
 80071ea:	4770      	bx	lr
 80071ec:	2300      	movs	r3, #0
 80071ee:	e7e4      	b.n	80071ba <__hi0bits+0xa>

080071f0 <__lo0bits>:
 80071f0:	6803      	ldr	r3, [r0, #0]
 80071f2:	f013 0207 	ands.w	r2, r3, #7
 80071f6:	4601      	mov	r1, r0
 80071f8:	d00b      	beq.n	8007212 <__lo0bits+0x22>
 80071fa:	07da      	lsls	r2, r3, #31
 80071fc:	d424      	bmi.n	8007248 <__lo0bits+0x58>
 80071fe:	0798      	lsls	r0, r3, #30
 8007200:	bf49      	itett	mi
 8007202:	085b      	lsrmi	r3, r3, #1
 8007204:	089b      	lsrpl	r3, r3, #2
 8007206:	2001      	movmi	r0, #1
 8007208:	600b      	strmi	r3, [r1, #0]
 800720a:	bf5c      	itt	pl
 800720c:	600b      	strpl	r3, [r1, #0]
 800720e:	2002      	movpl	r0, #2
 8007210:	4770      	bx	lr
 8007212:	b298      	uxth	r0, r3
 8007214:	b9b0      	cbnz	r0, 8007244 <__lo0bits+0x54>
 8007216:	0c1b      	lsrs	r3, r3, #16
 8007218:	2010      	movs	r0, #16
 800721a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800721e:	bf04      	itt	eq
 8007220:	0a1b      	lsreq	r3, r3, #8
 8007222:	3008      	addeq	r0, #8
 8007224:	071a      	lsls	r2, r3, #28
 8007226:	bf04      	itt	eq
 8007228:	091b      	lsreq	r3, r3, #4
 800722a:	3004      	addeq	r0, #4
 800722c:	079a      	lsls	r2, r3, #30
 800722e:	bf04      	itt	eq
 8007230:	089b      	lsreq	r3, r3, #2
 8007232:	3002      	addeq	r0, #2
 8007234:	07da      	lsls	r2, r3, #31
 8007236:	d403      	bmi.n	8007240 <__lo0bits+0x50>
 8007238:	085b      	lsrs	r3, r3, #1
 800723a:	f100 0001 	add.w	r0, r0, #1
 800723e:	d005      	beq.n	800724c <__lo0bits+0x5c>
 8007240:	600b      	str	r3, [r1, #0]
 8007242:	4770      	bx	lr
 8007244:	4610      	mov	r0, r2
 8007246:	e7e8      	b.n	800721a <__lo0bits+0x2a>
 8007248:	2000      	movs	r0, #0
 800724a:	4770      	bx	lr
 800724c:	2020      	movs	r0, #32
 800724e:	4770      	bx	lr

08007250 <__i2b>:
 8007250:	b510      	push	{r4, lr}
 8007252:	460c      	mov	r4, r1
 8007254:	2101      	movs	r1, #1
 8007256:	f7ff feff 	bl	8007058 <_Balloc>
 800725a:	4602      	mov	r2, r0
 800725c:	b928      	cbnz	r0, 800726a <__i2b+0x1a>
 800725e:	4b05      	ldr	r3, [pc, #20]	; (8007274 <__i2b+0x24>)
 8007260:	4805      	ldr	r0, [pc, #20]	; (8007278 <__i2b+0x28>)
 8007262:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007266:	f000 fc9b 	bl	8007ba0 <__assert_func>
 800726a:	2301      	movs	r3, #1
 800726c:	6144      	str	r4, [r0, #20]
 800726e:	6103      	str	r3, [r0, #16]
 8007270:	bd10      	pop	{r4, pc}
 8007272:	bf00      	nop
 8007274:	0800889f 	.word	0x0800889f
 8007278:	080088b0 	.word	0x080088b0

0800727c <__multiply>:
 800727c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007280:	4614      	mov	r4, r2
 8007282:	690a      	ldr	r2, [r1, #16]
 8007284:	6923      	ldr	r3, [r4, #16]
 8007286:	429a      	cmp	r2, r3
 8007288:	bfb8      	it	lt
 800728a:	460b      	movlt	r3, r1
 800728c:	460d      	mov	r5, r1
 800728e:	bfbc      	itt	lt
 8007290:	4625      	movlt	r5, r4
 8007292:	461c      	movlt	r4, r3
 8007294:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8007298:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800729c:	68ab      	ldr	r3, [r5, #8]
 800729e:	6869      	ldr	r1, [r5, #4]
 80072a0:	eb0a 0709 	add.w	r7, sl, r9
 80072a4:	42bb      	cmp	r3, r7
 80072a6:	b085      	sub	sp, #20
 80072a8:	bfb8      	it	lt
 80072aa:	3101      	addlt	r1, #1
 80072ac:	f7ff fed4 	bl	8007058 <_Balloc>
 80072b0:	b930      	cbnz	r0, 80072c0 <__multiply+0x44>
 80072b2:	4602      	mov	r2, r0
 80072b4:	4b42      	ldr	r3, [pc, #264]	; (80073c0 <__multiply+0x144>)
 80072b6:	4843      	ldr	r0, [pc, #268]	; (80073c4 <__multiply+0x148>)
 80072b8:	f240 115d 	movw	r1, #349	; 0x15d
 80072bc:	f000 fc70 	bl	8007ba0 <__assert_func>
 80072c0:	f100 0614 	add.w	r6, r0, #20
 80072c4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80072c8:	4633      	mov	r3, r6
 80072ca:	2200      	movs	r2, #0
 80072cc:	4543      	cmp	r3, r8
 80072ce:	d31e      	bcc.n	800730e <__multiply+0x92>
 80072d0:	f105 0c14 	add.w	ip, r5, #20
 80072d4:	f104 0314 	add.w	r3, r4, #20
 80072d8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80072dc:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80072e0:	9202      	str	r2, [sp, #8]
 80072e2:	ebac 0205 	sub.w	r2, ip, r5
 80072e6:	3a15      	subs	r2, #21
 80072e8:	f022 0203 	bic.w	r2, r2, #3
 80072ec:	3204      	adds	r2, #4
 80072ee:	f105 0115 	add.w	r1, r5, #21
 80072f2:	458c      	cmp	ip, r1
 80072f4:	bf38      	it	cc
 80072f6:	2204      	movcc	r2, #4
 80072f8:	9201      	str	r2, [sp, #4]
 80072fa:	9a02      	ldr	r2, [sp, #8]
 80072fc:	9303      	str	r3, [sp, #12]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d808      	bhi.n	8007314 <__multiply+0x98>
 8007302:	2f00      	cmp	r7, #0
 8007304:	dc55      	bgt.n	80073b2 <__multiply+0x136>
 8007306:	6107      	str	r7, [r0, #16]
 8007308:	b005      	add	sp, #20
 800730a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800730e:	f843 2b04 	str.w	r2, [r3], #4
 8007312:	e7db      	b.n	80072cc <__multiply+0x50>
 8007314:	f8b3 a000 	ldrh.w	sl, [r3]
 8007318:	f1ba 0f00 	cmp.w	sl, #0
 800731c:	d020      	beq.n	8007360 <__multiply+0xe4>
 800731e:	f105 0e14 	add.w	lr, r5, #20
 8007322:	46b1      	mov	r9, r6
 8007324:	2200      	movs	r2, #0
 8007326:	f85e 4b04 	ldr.w	r4, [lr], #4
 800732a:	f8d9 b000 	ldr.w	fp, [r9]
 800732e:	b2a1      	uxth	r1, r4
 8007330:	fa1f fb8b 	uxth.w	fp, fp
 8007334:	fb0a b101 	mla	r1, sl, r1, fp
 8007338:	4411      	add	r1, r2
 800733a:	f8d9 2000 	ldr.w	r2, [r9]
 800733e:	0c24      	lsrs	r4, r4, #16
 8007340:	0c12      	lsrs	r2, r2, #16
 8007342:	fb0a 2404 	mla	r4, sl, r4, r2
 8007346:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800734a:	b289      	uxth	r1, r1
 800734c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007350:	45f4      	cmp	ip, lr
 8007352:	f849 1b04 	str.w	r1, [r9], #4
 8007356:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800735a:	d8e4      	bhi.n	8007326 <__multiply+0xaa>
 800735c:	9901      	ldr	r1, [sp, #4]
 800735e:	5072      	str	r2, [r6, r1]
 8007360:	9a03      	ldr	r2, [sp, #12]
 8007362:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007366:	3304      	adds	r3, #4
 8007368:	f1b9 0f00 	cmp.w	r9, #0
 800736c:	d01f      	beq.n	80073ae <__multiply+0x132>
 800736e:	6834      	ldr	r4, [r6, #0]
 8007370:	f105 0114 	add.w	r1, r5, #20
 8007374:	46b6      	mov	lr, r6
 8007376:	f04f 0a00 	mov.w	sl, #0
 800737a:	880a      	ldrh	r2, [r1, #0]
 800737c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007380:	fb09 b202 	mla	r2, r9, r2, fp
 8007384:	4492      	add	sl, r2
 8007386:	b2a4      	uxth	r4, r4
 8007388:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800738c:	f84e 4b04 	str.w	r4, [lr], #4
 8007390:	f851 4b04 	ldr.w	r4, [r1], #4
 8007394:	f8be 2000 	ldrh.w	r2, [lr]
 8007398:	0c24      	lsrs	r4, r4, #16
 800739a:	fb09 2404 	mla	r4, r9, r4, r2
 800739e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80073a2:	458c      	cmp	ip, r1
 80073a4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80073a8:	d8e7      	bhi.n	800737a <__multiply+0xfe>
 80073aa:	9a01      	ldr	r2, [sp, #4]
 80073ac:	50b4      	str	r4, [r6, r2]
 80073ae:	3604      	adds	r6, #4
 80073b0:	e7a3      	b.n	80072fa <__multiply+0x7e>
 80073b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1a5      	bne.n	8007306 <__multiply+0x8a>
 80073ba:	3f01      	subs	r7, #1
 80073bc:	e7a1      	b.n	8007302 <__multiply+0x86>
 80073be:	bf00      	nop
 80073c0:	0800889f 	.word	0x0800889f
 80073c4:	080088b0 	.word	0x080088b0

080073c8 <__pow5mult>:
 80073c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073cc:	4615      	mov	r5, r2
 80073ce:	f012 0203 	ands.w	r2, r2, #3
 80073d2:	4606      	mov	r6, r0
 80073d4:	460f      	mov	r7, r1
 80073d6:	d007      	beq.n	80073e8 <__pow5mult+0x20>
 80073d8:	4c25      	ldr	r4, [pc, #148]	; (8007470 <__pow5mult+0xa8>)
 80073da:	3a01      	subs	r2, #1
 80073dc:	2300      	movs	r3, #0
 80073de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80073e2:	f7ff fe9b 	bl	800711c <__multadd>
 80073e6:	4607      	mov	r7, r0
 80073e8:	10ad      	asrs	r5, r5, #2
 80073ea:	d03d      	beq.n	8007468 <__pow5mult+0xa0>
 80073ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80073ee:	b97c      	cbnz	r4, 8007410 <__pow5mult+0x48>
 80073f0:	2010      	movs	r0, #16
 80073f2:	f7ff fe29 	bl	8007048 <malloc>
 80073f6:	4602      	mov	r2, r0
 80073f8:	6270      	str	r0, [r6, #36]	; 0x24
 80073fa:	b928      	cbnz	r0, 8007408 <__pow5mult+0x40>
 80073fc:	4b1d      	ldr	r3, [pc, #116]	; (8007474 <__pow5mult+0xac>)
 80073fe:	481e      	ldr	r0, [pc, #120]	; (8007478 <__pow5mult+0xb0>)
 8007400:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007404:	f000 fbcc 	bl	8007ba0 <__assert_func>
 8007408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800740c:	6004      	str	r4, [r0, #0]
 800740e:	60c4      	str	r4, [r0, #12]
 8007410:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007418:	b94c      	cbnz	r4, 800742e <__pow5mult+0x66>
 800741a:	f240 2171 	movw	r1, #625	; 0x271
 800741e:	4630      	mov	r0, r6
 8007420:	f7ff ff16 	bl	8007250 <__i2b>
 8007424:	2300      	movs	r3, #0
 8007426:	f8c8 0008 	str.w	r0, [r8, #8]
 800742a:	4604      	mov	r4, r0
 800742c:	6003      	str	r3, [r0, #0]
 800742e:	f04f 0900 	mov.w	r9, #0
 8007432:	07eb      	lsls	r3, r5, #31
 8007434:	d50a      	bpl.n	800744c <__pow5mult+0x84>
 8007436:	4639      	mov	r1, r7
 8007438:	4622      	mov	r2, r4
 800743a:	4630      	mov	r0, r6
 800743c:	f7ff ff1e 	bl	800727c <__multiply>
 8007440:	4639      	mov	r1, r7
 8007442:	4680      	mov	r8, r0
 8007444:	4630      	mov	r0, r6
 8007446:	f7ff fe47 	bl	80070d8 <_Bfree>
 800744a:	4647      	mov	r7, r8
 800744c:	106d      	asrs	r5, r5, #1
 800744e:	d00b      	beq.n	8007468 <__pow5mult+0xa0>
 8007450:	6820      	ldr	r0, [r4, #0]
 8007452:	b938      	cbnz	r0, 8007464 <__pow5mult+0x9c>
 8007454:	4622      	mov	r2, r4
 8007456:	4621      	mov	r1, r4
 8007458:	4630      	mov	r0, r6
 800745a:	f7ff ff0f 	bl	800727c <__multiply>
 800745e:	6020      	str	r0, [r4, #0]
 8007460:	f8c0 9000 	str.w	r9, [r0]
 8007464:	4604      	mov	r4, r0
 8007466:	e7e4      	b.n	8007432 <__pow5mult+0x6a>
 8007468:	4638      	mov	r0, r7
 800746a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800746e:	bf00      	nop
 8007470:	08008a00 	.word	0x08008a00
 8007474:	08008829 	.word	0x08008829
 8007478:	080088b0 	.word	0x080088b0

0800747c <__lshift>:
 800747c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007480:	460c      	mov	r4, r1
 8007482:	6849      	ldr	r1, [r1, #4]
 8007484:	6923      	ldr	r3, [r4, #16]
 8007486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800748a:	68a3      	ldr	r3, [r4, #8]
 800748c:	4607      	mov	r7, r0
 800748e:	4691      	mov	r9, r2
 8007490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007494:	f108 0601 	add.w	r6, r8, #1
 8007498:	42b3      	cmp	r3, r6
 800749a:	db0b      	blt.n	80074b4 <__lshift+0x38>
 800749c:	4638      	mov	r0, r7
 800749e:	f7ff fddb 	bl	8007058 <_Balloc>
 80074a2:	4605      	mov	r5, r0
 80074a4:	b948      	cbnz	r0, 80074ba <__lshift+0x3e>
 80074a6:	4602      	mov	r2, r0
 80074a8:	4b28      	ldr	r3, [pc, #160]	; (800754c <__lshift+0xd0>)
 80074aa:	4829      	ldr	r0, [pc, #164]	; (8007550 <__lshift+0xd4>)
 80074ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 80074b0:	f000 fb76 	bl	8007ba0 <__assert_func>
 80074b4:	3101      	adds	r1, #1
 80074b6:	005b      	lsls	r3, r3, #1
 80074b8:	e7ee      	b.n	8007498 <__lshift+0x1c>
 80074ba:	2300      	movs	r3, #0
 80074bc:	f100 0114 	add.w	r1, r0, #20
 80074c0:	f100 0210 	add.w	r2, r0, #16
 80074c4:	4618      	mov	r0, r3
 80074c6:	4553      	cmp	r3, sl
 80074c8:	db33      	blt.n	8007532 <__lshift+0xb6>
 80074ca:	6920      	ldr	r0, [r4, #16]
 80074cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80074d0:	f104 0314 	add.w	r3, r4, #20
 80074d4:	f019 091f 	ands.w	r9, r9, #31
 80074d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80074dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80074e0:	d02b      	beq.n	800753a <__lshift+0xbe>
 80074e2:	f1c9 0e20 	rsb	lr, r9, #32
 80074e6:	468a      	mov	sl, r1
 80074e8:	2200      	movs	r2, #0
 80074ea:	6818      	ldr	r0, [r3, #0]
 80074ec:	fa00 f009 	lsl.w	r0, r0, r9
 80074f0:	4302      	orrs	r2, r0
 80074f2:	f84a 2b04 	str.w	r2, [sl], #4
 80074f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80074fa:	459c      	cmp	ip, r3
 80074fc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007500:	d8f3      	bhi.n	80074ea <__lshift+0x6e>
 8007502:	ebac 0304 	sub.w	r3, ip, r4
 8007506:	3b15      	subs	r3, #21
 8007508:	f023 0303 	bic.w	r3, r3, #3
 800750c:	3304      	adds	r3, #4
 800750e:	f104 0015 	add.w	r0, r4, #21
 8007512:	4584      	cmp	ip, r0
 8007514:	bf38      	it	cc
 8007516:	2304      	movcc	r3, #4
 8007518:	50ca      	str	r2, [r1, r3]
 800751a:	b10a      	cbz	r2, 8007520 <__lshift+0xa4>
 800751c:	f108 0602 	add.w	r6, r8, #2
 8007520:	3e01      	subs	r6, #1
 8007522:	4638      	mov	r0, r7
 8007524:	612e      	str	r6, [r5, #16]
 8007526:	4621      	mov	r1, r4
 8007528:	f7ff fdd6 	bl	80070d8 <_Bfree>
 800752c:	4628      	mov	r0, r5
 800752e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007532:	f842 0f04 	str.w	r0, [r2, #4]!
 8007536:	3301      	adds	r3, #1
 8007538:	e7c5      	b.n	80074c6 <__lshift+0x4a>
 800753a:	3904      	subs	r1, #4
 800753c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007540:	f841 2f04 	str.w	r2, [r1, #4]!
 8007544:	459c      	cmp	ip, r3
 8007546:	d8f9      	bhi.n	800753c <__lshift+0xc0>
 8007548:	e7ea      	b.n	8007520 <__lshift+0xa4>
 800754a:	bf00      	nop
 800754c:	0800889f 	.word	0x0800889f
 8007550:	080088b0 	.word	0x080088b0

08007554 <__mcmp>:
 8007554:	b530      	push	{r4, r5, lr}
 8007556:	6902      	ldr	r2, [r0, #16]
 8007558:	690c      	ldr	r4, [r1, #16]
 800755a:	1b12      	subs	r2, r2, r4
 800755c:	d10e      	bne.n	800757c <__mcmp+0x28>
 800755e:	f100 0314 	add.w	r3, r0, #20
 8007562:	3114      	adds	r1, #20
 8007564:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007568:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800756c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007570:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007574:	42a5      	cmp	r5, r4
 8007576:	d003      	beq.n	8007580 <__mcmp+0x2c>
 8007578:	d305      	bcc.n	8007586 <__mcmp+0x32>
 800757a:	2201      	movs	r2, #1
 800757c:	4610      	mov	r0, r2
 800757e:	bd30      	pop	{r4, r5, pc}
 8007580:	4283      	cmp	r3, r0
 8007582:	d3f3      	bcc.n	800756c <__mcmp+0x18>
 8007584:	e7fa      	b.n	800757c <__mcmp+0x28>
 8007586:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800758a:	e7f7      	b.n	800757c <__mcmp+0x28>

0800758c <__mdiff>:
 800758c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007590:	460c      	mov	r4, r1
 8007592:	4606      	mov	r6, r0
 8007594:	4611      	mov	r1, r2
 8007596:	4620      	mov	r0, r4
 8007598:	4617      	mov	r7, r2
 800759a:	f7ff ffdb 	bl	8007554 <__mcmp>
 800759e:	1e05      	subs	r5, r0, #0
 80075a0:	d110      	bne.n	80075c4 <__mdiff+0x38>
 80075a2:	4629      	mov	r1, r5
 80075a4:	4630      	mov	r0, r6
 80075a6:	f7ff fd57 	bl	8007058 <_Balloc>
 80075aa:	b930      	cbnz	r0, 80075ba <__mdiff+0x2e>
 80075ac:	4b39      	ldr	r3, [pc, #228]	; (8007694 <__mdiff+0x108>)
 80075ae:	4602      	mov	r2, r0
 80075b0:	f240 2132 	movw	r1, #562	; 0x232
 80075b4:	4838      	ldr	r0, [pc, #224]	; (8007698 <__mdiff+0x10c>)
 80075b6:	f000 faf3 	bl	8007ba0 <__assert_func>
 80075ba:	2301      	movs	r3, #1
 80075bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80075c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075c4:	bfa4      	itt	ge
 80075c6:	463b      	movge	r3, r7
 80075c8:	4627      	movge	r7, r4
 80075ca:	4630      	mov	r0, r6
 80075cc:	6879      	ldr	r1, [r7, #4]
 80075ce:	bfa6      	itte	ge
 80075d0:	461c      	movge	r4, r3
 80075d2:	2500      	movge	r5, #0
 80075d4:	2501      	movlt	r5, #1
 80075d6:	f7ff fd3f 	bl	8007058 <_Balloc>
 80075da:	b920      	cbnz	r0, 80075e6 <__mdiff+0x5a>
 80075dc:	4b2d      	ldr	r3, [pc, #180]	; (8007694 <__mdiff+0x108>)
 80075de:	4602      	mov	r2, r0
 80075e0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80075e4:	e7e6      	b.n	80075b4 <__mdiff+0x28>
 80075e6:	693e      	ldr	r6, [r7, #16]
 80075e8:	60c5      	str	r5, [r0, #12]
 80075ea:	6925      	ldr	r5, [r4, #16]
 80075ec:	f107 0114 	add.w	r1, r7, #20
 80075f0:	f104 0914 	add.w	r9, r4, #20
 80075f4:	f100 0e14 	add.w	lr, r0, #20
 80075f8:	f107 0210 	add.w	r2, r7, #16
 80075fc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007600:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007604:	46f2      	mov	sl, lr
 8007606:	2700      	movs	r7, #0
 8007608:	f859 3b04 	ldr.w	r3, [r9], #4
 800760c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007610:	fa1f f883 	uxth.w	r8, r3
 8007614:	fa17 f78b 	uxtah	r7, r7, fp
 8007618:	0c1b      	lsrs	r3, r3, #16
 800761a:	eba7 0808 	sub.w	r8, r7, r8
 800761e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007622:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007626:	fa1f f888 	uxth.w	r8, r8
 800762a:	141f      	asrs	r7, r3, #16
 800762c:	454d      	cmp	r5, r9
 800762e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007632:	f84a 3b04 	str.w	r3, [sl], #4
 8007636:	d8e7      	bhi.n	8007608 <__mdiff+0x7c>
 8007638:	1b2b      	subs	r3, r5, r4
 800763a:	3b15      	subs	r3, #21
 800763c:	f023 0303 	bic.w	r3, r3, #3
 8007640:	3304      	adds	r3, #4
 8007642:	3415      	adds	r4, #21
 8007644:	42a5      	cmp	r5, r4
 8007646:	bf38      	it	cc
 8007648:	2304      	movcc	r3, #4
 800764a:	4419      	add	r1, r3
 800764c:	4473      	add	r3, lr
 800764e:	469e      	mov	lr, r3
 8007650:	460d      	mov	r5, r1
 8007652:	4565      	cmp	r5, ip
 8007654:	d30e      	bcc.n	8007674 <__mdiff+0xe8>
 8007656:	f10c 0203 	add.w	r2, ip, #3
 800765a:	1a52      	subs	r2, r2, r1
 800765c:	f022 0203 	bic.w	r2, r2, #3
 8007660:	3903      	subs	r1, #3
 8007662:	458c      	cmp	ip, r1
 8007664:	bf38      	it	cc
 8007666:	2200      	movcc	r2, #0
 8007668:	441a      	add	r2, r3
 800766a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800766e:	b17b      	cbz	r3, 8007690 <__mdiff+0x104>
 8007670:	6106      	str	r6, [r0, #16]
 8007672:	e7a5      	b.n	80075c0 <__mdiff+0x34>
 8007674:	f855 8b04 	ldr.w	r8, [r5], #4
 8007678:	fa17 f488 	uxtah	r4, r7, r8
 800767c:	1422      	asrs	r2, r4, #16
 800767e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8007682:	b2a4      	uxth	r4, r4
 8007684:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8007688:	f84e 4b04 	str.w	r4, [lr], #4
 800768c:	1417      	asrs	r7, r2, #16
 800768e:	e7e0      	b.n	8007652 <__mdiff+0xc6>
 8007690:	3e01      	subs	r6, #1
 8007692:	e7ea      	b.n	800766a <__mdiff+0xde>
 8007694:	0800889f 	.word	0x0800889f
 8007698:	080088b0 	.word	0x080088b0

0800769c <__d2b>:
 800769c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80076a0:	4689      	mov	r9, r1
 80076a2:	2101      	movs	r1, #1
 80076a4:	ec57 6b10 	vmov	r6, r7, d0
 80076a8:	4690      	mov	r8, r2
 80076aa:	f7ff fcd5 	bl	8007058 <_Balloc>
 80076ae:	4604      	mov	r4, r0
 80076b0:	b930      	cbnz	r0, 80076c0 <__d2b+0x24>
 80076b2:	4602      	mov	r2, r0
 80076b4:	4b25      	ldr	r3, [pc, #148]	; (800774c <__d2b+0xb0>)
 80076b6:	4826      	ldr	r0, [pc, #152]	; (8007750 <__d2b+0xb4>)
 80076b8:	f240 310a 	movw	r1, #778	; 0x30a
 80076bc:	f000 fa70 	bl	8007ba0 <__assert_func>
 80076c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80076c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80076c8:	bb35      	cbnz	r5, 8007718 <__d2b+0x7c>
 80076ca:	2e00      	cmp	r6, #0
 80076cc:	9301      	str	r3, [sp, #4]
 80076ce:	d028      	beq.n	8007722 <__d2b+0x86>
 80076d0:	4668      	mov	r0, sp
 80076d2:	9600      	str	r6, [sp, #0]
 80076d4:	f7ff fd8c 	bl	80071f0 <__lo0bits>
 80076d8:	9900      	ldr	r1, [sp, #0]
 80076da:	b300      	cbz	r0, 800771e <__d2b+0x82>
 80076dc:	9a01      	ldr	r2, [sp, #4]
 80076de:	f1c0 0320 	rsb	r3, r0, #32
 80076e2:	fa02 f303 	lsl.w	r3, r2, r3
 80076e6:	430b      	orrs	r3, r1
 80076e8:	40c2      	lsrs	r2, r0
 80076ea:	6163      	str	r3, [r4, #20]
 80076ec:	9201      	str	r2, [sp, #4]
 80076ee:	9b01      	ldr	r3, [sp, #4]
 80076f0:	61a3      	str	r3, [r4, #24]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	bf14      	ite	ne
 80076f6:	2202      	movne	r2, #2
 80076f8:	2201      	moveq	r2, #1
 80076fa:	6122      	str	r2, [r4, #16]
 80076fc:	b1d5      	cbz	r5, 8007734 <__d2b+0x98>
 80076fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007702:	4405      	add	r5, r0
 8007704:	f8c9 5000 	str.w	r5, [r9]
 8007708:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800770c:	f8c8 0000 	str.w	r0, [r8]
 8007710:	4620      	mov	r0, r4
 8007712:	b003      	add	sp, #12
 8007714:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800771c:	e7d5      	b.n	80076ca <__d2b+0x2e>
 800771e:	6161      	str	r1, [r4, #20]
 8007720:	e7e5      	b.n	80076ee <__d2b+0x52>
 8007722:	a801      	add	r0, sp, #4
 8007724:	f7ff fd64 	bl	80071f0 <__lo0bits>
 8007728:	9b01      	ldr	r3, [sp, #4]
 800772a:	6163      	str	r3, [r4, #20]
 800772c:	2201      	movs	r2, #1
 800772e:	6122      	str	r2, [r4, #16]
 8007730:	3020      	adds	r0, #32
 8007732:	e7e3      	b.n	80076fc <__d2b+0x60>
 8007734:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007738:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800773c:	f8c9 0000 	str.w	r0, [r9]
 8007740:	6918      	ldr	r0, [r3, #16]
 8007742:	f7ff fd35 	bl	80071b0 <__hi0bits>
 8007746:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800774a:	e7df      	b.n	800770c <__d2b+0x70>
 800774c:	0800889f 	.word	0x0800889f
 8007750:	080088b0 	.word	0x080088b0

08007754 <_calloc_r>:
 8007754:	b513      	push	{r0, r1, r4, lr}
 8007756:	434a      	muls	r2, r1
 8007758:	4611      	mov	r1, r2
 800775a:	9201      	str	r2, [sp, #4]
 800775c:	f000 f85a 	bl	8007814 <_malloc_r>
 8007760:	4604      	mov	r4, r0
 8007762:	b118      	cbz	r0, 800776c <_calloc_r+0x18>
 8007764:	9a01      	ldr	r2, [sp, #4]
 8007766:	2100      	movs	r1, #0
 8007768:	f7fe f960 	bl	8005a2c <memset>
 800776c:	4620      	mov	r0, r4
 800776e:	b002      	add	sp, #8
 8007770:	bd10      	pop	{r4, pc}
	...

08007774 <_free_r>:
 8007774:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007776:	2900      	cmp	r1, #0
 8007778:	d048      	beq.n	800780c <_free_r+0x98>
 800777a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800777e:	9001      	str	r0, [sp, #4]
 8007780:	2b00      	cmp	r3, #0
 8007782:	f1a1 0404 	sub.w	r4, r1, #4
 8007786:	bfb8      	it	lt
 8007788:	18e4      	addlt	r4, r4, r3
 800778a:	f000 fa65 	bl	8007c58 <__malloc_lock>
 800778e:	4a20      	ldr	r2, [pc, #128]	; (8007810 <_free_r+0x9c>)
 8007790:	9801      	ldr	r0, [sp, #4]
 8007792:	6813      	ldr	r3, [r2, #0]
 8007794:	4615      	mov	r5, r2
 8007796:	b933      	cbnz	r3, 80077a6 <_free_r+0x32>
 8007798:	6063      	str	r3, [r4, #4]
 800779a:	6014      	str	r4, [r2, #0]
 800779c:	b003      	add	sp, #12
 800779e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077a2:	f000 ba5f 	b.w	8007c64 <__malloc_unlock>
 80077a6:	42a3      	cmp	r3, r4
 80077a8:	d90b      	bls.n	80077c2 <_free_r+0x4e>
 80077aa:	6821      	ldr	r1, [r4, #0]
 80077ac:	1862      	adds	r2, r4, r1
 80077ae:	4293      	cmp	r3, r2
 80077b0:	bf04      	itt	eq
 80077b2:	681a      	ldreq	r2, [r3, #0]
 80077b4:	685b      	ldreq	r3, [r3, #4]
 80077b6:	6063      	str	r3, [r4, #4]
 80077b8:	bf04      	itt	eq
 80077ba:	1852      	addeq	r2, r2, r1
 80077bc:	6022      	streq	r2, [r4, #0]
 80077be:	602c      	str	r4, [r5, #0]
 80077c0:	e7ec      	b.n	800779c <_free_r+0x28>
 80077c2:	461a      	mov	r2, r3
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	b10b      	cbz	r3, 80077cc <_free_r+0x58>
 80077c8:	42a3      	cmp	r3, r4
 80077ca:	d9fa      	bls.n	80077c2 <_free_r+0x4e>
 80077cc:	6811      	ldr	r1, [r2, #0]
 80077ce:	1855      	adds	r5, r2, r1
 80077d0:	42a5      	cmp	r5, r4
 80077d2:	d10b      	bne.n	80077ec <_free_r+0x78>
 80077d4:	6824      	ldr	r4, [r4, #0]
 80077d6:	4421      	add	r1, r4
 80077d8:	1854      	adds	r4, r2, r1
 80077da:	42a3      	cmp	r3, r4
 80077dc:	6011      	str	r1, [r2, #0]
 80077de:	d1dd      	bne.n	800779c <_free_r+0x28>
 80077e0:	681c      	ldr	r4, [r3, #0]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	6053      	str	r3, [r2, #4]
 80077e6:	4421      	add	r1, r4
 80077e8:	6011      	str	r1, [r2, #0]
 80077ea:	e7d7      	b.n	800779c <_free_r+0x28>
 80077ec:	d902      	bls.n	80077f4 <_free_r+0x80>
 80077ee:	230c      	movs	r3, #12
 80077f0:	6003      	str	r3, [r0, #0]
 80077f2:	e7d3      	b.n	800779c <_free_r+0x28>
 80077f4:	6825      	ldr	r5, [r4, #0]
 80077f6:	1961      	adds	r1, r4, r5
 80077f8:	428b      	cmp	r3, r1
 80077fa:	bf04      	itt	eq
 80077fc:	6819      	ldreq	r1, [r3, #0]
 80077fe:	685b      	ldreq	r3, [r3, #4]
 8007800:	6063      	str	r3, [r4, #4]
 8007802:	bf04      	itt	eq
 8007804:	1949      	addeq	r1, r1, r5
 8007806:	6021      	streq	r1, [r4, #0]
 8007808:	6054      	str	r4, [r2, #4]
 800780a:	e7c7      	b.n	800779c <_free_r+0x28>
 800780c:	b003      	add	sp, #12
 800780e:	bd30      	pop	{r4, r5, pc}
 8007810:	2000020c 	.word	0x2000020c

08007814 <_malloc_r>:
 8007814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007816:	1ccd      	adds	r5, r1, #3
 8007818:	f025 0503 	bic.w	r5, r5, #3
 800781c:	3508      	adds	r5, #8
 800781e:	2d0c      	cmp	r5, #12
 8007820:	bf38      	it	cc
 8007822:	250c      	movcc	r5, #12
 8007824:	2d00      	cmp	r5, #0
 8007826:	4606      	mov	r6, r0
 8007828:	db01      	blt.n	800782e <_malloc_r+0x1a>
 800782a:	42a9      	cmp	r1, r5
 800782c:	d903      	bls.n	8007836 <_malloc_r+0x22>
 800782e:	230c      	movs	r3, #12
 8007830:	6033      	str	r3, [r6, #0]
 8007832:	2000      	movs	r0, #0
 8007834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007836:	f000 fa0f 	bl	8007c58 <__malloc_lock>
 800783a:	4921      	ldr	r1, [pc, #132]	; (80078c0 <_malloc_r+0xac>)
 800783c:	680a      	ldr	r2, [r1, #0]
 800783e:	4614      	mov	r4, r2
 8007840:	b99c      	cbnz	r4, 800786a <_malloc_r+0x56>
 8007842:	4f20      	ldr	r7, [pc, #128]	; (80078c4 <_malloc_r+0xb0>)
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	b923      	cbnz	r3, 8007852 <_malloc_r+0x3e>
 8007848:	4621      	mov	r1, r4
 800784a:	4630      	mov	r0, r6
 800784c:	f000 f998 	bl	8007b80 <_sbrk_r>
 8007850:	6038      	str	r0, [r7, #0]
 8007852:	4629      	mov	r1, r5
 8007854:	4630      	mov	r0, r6
 8007856:	f000 f993 	bl	8007b80 <_sbrk_r>
 800785a:	1c43      	adds	r3, r0, #1
 800785c:	d123      	bne.n	80078a6 <_malloc_r+0x92>
 800785e:	230c      	movs	r3, #12
 8007860:	6033      	str	r3, [r6, #0]
 8007862:	4630      	mov	r0, r6
 8007864:	f000 f9fe 	bl	8007c64 <__malloc_unlock>
 8007868:	e7e3      	b.n	8007832 <_malloc_r+0x1e>
 800786a:	6823      	ldr	r3, [r4, #0]
 800786c:	1b5b      	subs	r3, r3, r5
 800786e:	d417      	bmi.n	80078a0 <_malloc_r+0x8c>
 8007870:	2b0b      	cmp	r3, #11
 8007872:	d903      	bls.n	800787c <_malloc_r+0x68>
 8007874:	6023      	str	r3, [r4, #0]
 8007876:	441c      	add	r4, r3
 8007878:	6025      	str	r5, [r4, #0]
 800787a:	e004      	b.n	8007886 <_malloc_r+0x72>
 800787c:	6863      	ldr	r3, [r4, #4]
 800787e:	42a2      	cmp	r2, r4
 8007880:	bf0c      	ite	eq
 8007882:	600b      	streq	r3, [r1, #0]
 8007884:	6053      	strne	r3, [r2, #4]
 8007886:	4630      	mov	r0, r6
 8007888:	f000 f9ec 	bl	8007c64 <__malloc_unlock>
 800788c:	f104 000b 	add.w	r0, r4, #11
 8007890:	1d23      	adds	r3, r4, #4
 8007892:	f020 0007 	bic.w	r0, r0, #7
 8007896:	1ac2      	subs	r2, r0, r3
 8007898:	d0cc      	beq.n	8007834 <_malloc_r+0x20>
 800789a:	1a1b      	subs	r3, r3, r0
 800789c:	50a3      	str	r3, [r4, r2]
 800789e:	e7c9      	b.n	8007834 <_malloc_r+0x20>
 80078a0:	4622      	mov	r2, r4
 80078a2:	6864      	ldr	r4, [r4, #4]
 80078a4:	e7cc      	b.n	8007840 <_malloc_r+0x2c>
 80078a6:	1cc4      	adds	r4, r0, #3
 80078a8:	f024 0403 	bic.w	r4, r4, #3
 80078ac:	42a0      	cmp	r0, r4
 80078ae:	d0e3      	beq.n	8007878 <_malloc_r+0x64>
 80078b0:	1a21      	subs	r1, r4, r0
 80078b2:	4630      	mov	r0, r6
 80078b4:	f000 f964 	bl	8007b80 <_sbrk_r>
 80078b8:	3001      	adds	r0, #1
 80078ba:	d1dd      	bne.n	8007878 <_malloc_r+0x64>
 80078bc:	e7cf      	b.n	800785e <_malloc_r+0x4a>
 80078be:	bf00      	nop
 80078c0:	2000020c 	.word	0x2000020c
 80078c4:	20000210 	.word	0x20000210

080078c8 <__ssputs_r>:
 80078c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078cc:	688e      	ldr	r6, [r1, #8]
 80078ce:	429e      	cmp	r6, r3
 80078d0:	4682      	mov	sl, r0
 80078d2:	460c      	mov	r4, r1
 80078d4:	4690      	mov	r8, r2
 80078d6:	461f      	mov	r7, r3
 80078d8:	d838      	bhi.n	800794c <__ssputs_r+0x84>
 80078da:	898a      	ldrh	r2, [r1, #12]
 80078dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80078e0:	d032      	beq.n	8007948 <__ssputs_r+0x80>
 80078e2:	6825      	ldr	r5, [r4, #0]
 80078e4:	6909      	ldr	r1, [r1, #16]
 80078e6:	eba5 0901 	sub.w	r9, r5, r1
 80078ea:	6965      	ldr	r5, [r4, #20]
 80078ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80078f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80078f4:	3301      	adds	r3, #1
 80078f6:	444b      	add	r3, r9
 80078f8:	106d      	asrs	r5, r5, #1
 80078fa:	429d      	cmp	r5, r3
 80078fc:	bf38      	it	cc
 80078fe:	461d      	movcc	r5, r3
 8007900:	0553      	lsls	r3, r2, #21
 8007902:	d531      	bpl.n	8007968 <__ssputs_r+0xa0>
 8007904:	4629      	mov	r1, r5
 8007906:	f7ff ff85 	bl	8007814 <_malloc_r>
 800790a:	4606      	mov	r6, r0
 800790c:	b950      	cbnz	r0, 8007924 <__ssputs_r+0x5c>
 800790e:	230c      	movs	r3, #12
 8007910:	f8ca 3000 	str.w	r3, [sl]
 8007914:	89a3      	ldrh	r3, [r4, #12]
 8007916:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800791a:	81a3      	strh	r3, [r4, #12]
 800791c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007924:	6921      	ldr	r1, [r4, #16]
 8007926:	464a      	mov	r2, r9
 8007928:	f7fe f872 	bl	8005a10 <memcpy>
 800792c:	89a3      	ldrh	r3, [r4, #12]
 800792e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007932:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007936:	81a3      	strh	r3, [r4, #12]
 8007938:	6126      	str	r6, [r4, #16]
 800793a:	6165      	str	r5, [r4, #20]
 800793c:	444e      	add	r6, r9
 800793e:	eba5 0509 	sub.w	r5, r5, r9
 8007942:	6026      	str	r6, [r4, #0]
 8007944:	60a5      	str	r5, [r4, #8]
 8007946:	463e      	mov	r6, r7
 8007948:	42be      	cmp	r6, r7
 800794a:	d900      	bls.n	800794e <__ssputs_r+0x86>
 800794c:	463e      	mov	r6, r7
 800794e:	4632      	mov	r2, r6
 8007950:	6820      	ldr	r0, [r4, #0]
 8007952:	4641      	mov	r1, r8
 8007954:	f000 f966 	bl	8007c24 <memmove>
 8007958:	68a3      	ldr	r3, [r4, #8]
 800795a:	6822      	ldr	r2, [r4, #0]
 800795c:	1b9b      	subs	r3, r3, r6
 800795e:	4432      	add	r2, r6
 8007960:	60a3      	str	r3, [r4, #8]
 8007962:	6022      	str	r2, [r4, #0]
 8007964:	2000      	movs	r0, #0
 8007966:	e7db      	b.n	8007920 <__ssputs_r+0x58>
 8007968:	462a      	mov	r2, r5
 800796a:	f000 f981 	bl	8007c70 <_realloc_r>
 800796e:	4606      	mov	r6, r0
 8007970:	2800      	cmp	r0, #0
 8007972:	d1e1      	bne.n	8007938 <__ssputs_r+0x70>
 8007974:	6921      	ldr	r1, [r4, #16]
 8007976:	4650      	mov	r0, sl
 8007978:	f7ff fefc 	bl	8007774 <_free_r>
 800797c:	e7c7      	b.n	800790e <__ssputs_r+0x46>
	...

08007980 <_svfiprintf_r>:
 8007980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007984:	4698      	mov	r8, r3
 8007986:	898b      	ldrh	r3, [r1, #12]
 8007988:	061b      	lsls	r3, r3, #24
 800798a:	b09d      	sub	sp, #116	; 0x74
 800798c:	4607      	mov	r7, r0
 800798e:	460d      	mov	r5, r1
 8007990:	4614      	mov	r4, r2
 8007992:	d50e      	bpl.n	80079b2 <_svfiprintf_r+0x32>
 8007994:	690b      	ldr	r3, [r1, #16]
 8007996:	b963      	cbnz	r3, 80079b2 <_svfiprintf_r+0x32>
 8007998:	2140      	movs	r1, #64	; 0x40
 800799a:	f7ff ff3b 	bl	8007814 <_malloc_r>
 800799e:	6028      	str	r0, [r5, #0]
 80079a0:	6128      	str	r0, [r5, #16]
 80079a2:	b920      	cbnz	r0, 80079ae <_svfiprintf_r+0x2e>
 80079a4:	230c      	movs	r3, #12
 80079a6:	603b      	str	r3, [r7, #0]
 80079a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079ac:	e0d1      	b.n	8007b52 <_svfiprintf_r+0x1d2>
 80079ae:	2340      	movs	r3, #64	; 0x40
 80079b0:	616b      	str	r3, [r5, #20]
 80079b2:	2300      	movs	r3, #0
 80079b4:	9309      	str	r3, [sp, #36]	; 0x24
 80079b6:	2320      	movs	r3, #32
 80079b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80079bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80079c0:	2330      	movs	r3, #48	; 0x30
 80079c2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007b6c <_svfiprintf_r+0x1ec>
 80079c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80079ca:	f04f 0901 	mov.w	r9, #1
 80079ce:	4623      	mov	r3, r4
 80079d0:	469a      	mov	sl, r3
 80079d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80079d6:	b10a      	cbz	r2, 80079dc <_svfiprintf_r+0x5c>
 80079d8:	2a25      	cmp	r2, #37	; 0x25
 80079da:	d1f9      	bne.n	80079d0 <_svfiprintf_r+0x50>
 80079dc:	ebba 0b04 	subs.w	fp, sl, r4
 80079e0:	d00b      	beq.n	80079fa <_svfiprintf_r+0x7a>
 80079e2:	465b      	mov	r3, fp
 80079e4:	4622      	mov	r2, r4
 80079e6:	4629      	mov	r1, r5
 80079e8:	4638      	mov	r0, r7
 80079ea:	f7ff ff6d 	bl	80078c8 <__ssputs_r>
 80079ee:	3001      	adds	r0, #1
 80079f0:	f000 80aa 	beq.w	8007b48 <_svfiprintf_r+0x1c8>
 80079f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80079f6:	445a      	add	r2, fp
 80079f8:	9209      	str	r2, [sp, #36]	; 0x24
 80079fa:	f89a 3000 	ldrb.w	r3, [sl]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	f000 80a2 	beq.w	8007b48 <_svfiprintf_r+0x1c8>
 8007a04:	2300      	movs	r3, #0
 8007a06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a0e:	f10a 0a01 	add.w	sl, sl, #1
 8007a12:	9304      	str	r3, [sp, #16]
 8007a14:	9307      	str	r3, [sp, #28]
 8007a16:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a1a:	931a      	str	r3, [sp, #104]	; 0x68
 8007a1c:	4654      	mov	r4, sl
 8007a1e:	2205      	movs	r2, #5
 8007a20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a24:	4851      	ldr	r0, [pc, #324]	; (8007b6c <_svfiprintf_r+0x1ec>)
 8007a26:	f7f8 fbf3 	bl	8000210 <memchr>
 8007a2a:	9a04      	ldr	r2, [sp, #16]
 8007a2c:	b9d8      	cbnz	r0, 8007a66 <_svfiprintf_r+0xe6>
 8007a2e:	06d0      	lsls	r0, r2, #27
 8007a30:	bf44      	itt	mi
 8007a32:	2320      	movmi	r3, #32
 8007a34:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a38:	0711      	lsls	r1, r2, #28
 8007a3a:	bf44      	itt	mi
 8007a3c:	232b      	movmi	r3, #43	; 0x2b
 8007a3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a42:	f89a 3000 	ldrb.w	r3, [sl]
 8007a46:	2b2a      	cmp	r3, #42	; 0x2a
 8007a48:	d015      	beq.n	8007a76 <_svfiprintf_r+0xf6>
 8007a4a:	9a07      	ldr	r2, [sp, #28]
 8007a4c:	4654      	mov	r4, sl
 8007a4e:	2000      	movs	r0, #0
 8007a50:	f04f 0c0a 	mov.w	ip, #10
 8007a54:	4621      	mov	r1, r4
 8007a56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a5a:	3b30      	subs	r3, #48	; 0x30
 8007a5c:	2b09      	cmp	r3, #9
 8007a5e:	d94e      	bls.n	8007afe <_svfiprintf_r+0x17e>
 8007a60:	b1b0      	cbz	r0, 8007a90 <_svfiprintf_r+0x110>
 8007a62:	9207      	str	r2, [sp, #28]
 8007a64:	e014      	b.n	8007a90 <_svfiprintf_r+0x110>
 8007a66:	eba0 0308 	sub.w	r3, r0, r8
 8007a6a:	fa09 f303 	lsl.w	r3, r9, r3
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	9304      	str	r3, [sp, #16]
 8007a72:	46a2      	mov	sl, r4
 8007a74:	e7d2      	b.n	8007a1c <_svfiprintf_r+0x9c>
 8007a76:	9b03      	ldr	r3, [sp, #12]
 8007a78:	1d19      	adds	r1, r3, #4
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	9103      	str	r1, [sp, #12]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	bfbb      	ittet	lt
 8007a82:	425b      	neglt	r3, r3
 8007a84:	f042 0202 	orrlt.w	r2, r2, #2
 8007a88:	9307      	strge	r3, [sp, #28]
 8007a8a:	9307      	strlt	r3, [sp, #28]
 8007a8c:	bfb8      	it	lt
 8007a8e:	9204      	strlt	r2, [sp, #16]
 8007a90:	7823      	ldrb	r3, [r4, #0]
 8007a92:	2b2e      	cmp	r3, #46	; 0x2e
 8007a94:	d10c      	bne.n	8007ab0 <_svfiprintf_r+0x130>
 8007a96:	7863      	ldrb	r3, [r4, #1]
 8007a98:	2b2a      	cmp	r3, #42	; 0x2a
 8007a9a:	d135      	bne.n	8007b08 <_svfiprintf_r+0x188>
 8007a9c:	9b03      	ldr	r3, [sp, #12]
 8007a9e:	1d1a      	adds	r2, r3, #4
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	9203      	str	r2, [sp, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	bfb8      	it	lt
 8007aa8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007aac:	3402      	adds	r4, #2
 8007aae:	9305      	str	r3, [sp, #20]
 8007ab0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007b7c <_svfiprintf_r+0x1fc>
 8007ab4:	7821      	ldrb	r1, [r4, #0]
 8007ab6:	2203      	movs	r2, #3
 8007ab8:	4650      	mov	r0, sl
 8007aba:	f7f8 fba9 	bl	8000210 <memchr>
 8007abe:	b140      	cbz	r0, 8007ad2 <_svfiprintf_r+0x152>
 8007ac0:	2340      	movs	r3, #64	; 0x40
 8007ac2:	eba0 000a 	sub.w	r0, r0, sl
 8007ac6:	fa03 f000 	lsl.w	r0, r3, r0
 8007aca:	9b04      	ldr	r3, [sp, #16]
 8007acc:	4303      	orrs	r3, r0
 8007ace:	3401      	adds	r4, #1
 8007ad0:	9304      	str	r3, [sp, #16]
 8007ad2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ad6:	4826      	ldr	r0, [pc, #152]	; (8007b70 <_svfiprintf_r+0x1f0>)
 8007ad8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007adc:	2206      	movs	r2, #6
 8007ade:	f7f8 fb97 	bl	8000210 <memchr>
 8007ae2:	2800      	cmp	r0, #0
 8007ae4:	d038      	beq.n	8007b58 <_svfiprintf_r+0x1d8>
 8007ae6:	4b23      	ldr	r3, [pc, #140]	; (8007b74 <_svfiprintf_r+0x1f4>)
 8007ae8:	bb1b      	cbnz	r3, 8007b32 <_svfiprintf_r+0x1b2>
 8007aea:	9b03      	ldr	r3, [sp, #12]
 8007aec:	3307      	adds	r3, #7
 8007aee:	f023 0307 	bic.w	r3, r3, #7
 8007af2:	3308      	adds	r3, #8
 8007af4:	9303      	str	r3, [sp, #12]
 8007af6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007af8:	4433      	add	r3, r6
 8007afa:	9309      	str	r3, [sp, #36]	; 0x24
 8007afc:	e767      	b.n	80079ce <_svfiprintf_r+0x4e>
 8007afe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b02:	460c      	mov	r4, r1
 8007b04:	2001      	movs	r0, #1
 8007b06:	e7a5      	b.n	8007a54 <_svfiprintf_r+0xd4>
 8007b08:	2300      	movs	r3, #0
 8007b0a:	3401      	adds	r4, #1
 8007b0c:	9305      	str	r3, [sp, #20]
 8007b0e:	4619      	mov	r1, r3
 8007b10:	f04f 0c0a 	mov.w	ip, #10
 8007b14:	4620      	mov	r0, r4
 8007b16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b1a:	3a30      	subs	r2, #48	; 0x30
 8007b1c:	2a09      	cmp	r2, #9
 8007b1e:	d903      	bls.n	8007b28 <_svfiprintf_r+0x1a8>
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d0c5      	beq.n	8007ab0 <_svfiprintf_r+0x130>
 8007b24:	9105      	str	r1, [sp, #20]
 8007b26:	e7c3      	b.n	8007ab0 <_svfiprintf_r+0x130>
 8007b28:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b2c:	4604      	mov	r4, r0
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e7f0      	b.n	8007b14 <_svfiprintf_r+0x194>
 8007b32:	ab03      	add	r3, sp, #12
 8007b34:	9300      	str	r3, [sp, #0]
 8007b36:	462a      	mov	r2, r5
 8007b38:	4b0f      	ldr	r3, [pc, #60]	; (8007b78 <_svfiprintf_r+0x1f8>)
 8007b3a:	a904      	add	r1, sp, #16
 8007b3c:	4638      	mov	r0, r7
 8007b3e:	f7fe f81d 	bl	8005b7c <_printf_float>
 8007b42:	1c42      	adds	r2, r0, #1
 8007b44:	4606      	mov	r6, r0
 8007b46:	d1d6      	bne.n	8007af6 <_svfiprintf_r+0x176>
 8007b48:	89ab      	ldrh	r3, [r5, #12]
 8007b4a:	065b      	lsls	r3, r3, #25
 8007b4c:	f53f af2c 	bmi.w	80079a8 <_svfiprintf_r+0x28>
 8007b50:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b52:	b01d      	add	sp, #116	; 0x74
 8007b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b58:	ab03      	add	r3, sp, #12
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	462a      	mov	r2, r5
 8007b5e:	4b06      	ldr	r3, [pc, #24]	; (8007b78 <_svfiprintf_r+0x1f8>)
 8007b60:	a904      	add	r1, sp, #16
 8007b62:	4638      	mov	r0, r7
 8007b64:	f7fe faae 	bl	80060c4 <_printf_i>
 8007b68:	e7eb      	b.n	8007b42 <_svfiprintf_r+0x1c2>
 8007b6a:	bf00      	nop
 8007b6c:	08008a0c 	.word	0x08008a0c
 8007b70:	08008a16 	.word	0x08008a16
 8007b74:	08005b7d 	.word	0x08005b7d
 8007b78:	080078c9 	.word	0x080078c9
 8007b7c:	08008a12 	.word	0x08008a12

08007b80 <_sbrk_r>:
 8007b80:	b538      	push	{r3, r4, r5, lr}
 8007b82:	4d06      	ldr	r5, [pc, #24]	; (8007b9c <_sbrk_r+0x1c>)
 8007b84:	2300      	movs	r3, #0
 8007b86:	4604      	mov	r4, r0
 8007b88:	4608      	mov	r0, r1
 8007b8a:	602b      	str	r3, [r5, #0]
 8007b8c:	f7f9 ff6c 	bl	8001a68 <_sbrk>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	d102      	bne.n	8007b9a <_sbrk_r+0x1a>
 8007b94:	682b      	ldr	r3, [r5, #0]
 8007b96:	b103      	cbz	r3, 8007b9a <_sbrk_r+0x1a>
 8007b98:	6023      	str	r3, [r4, #0]
 8007b9a:	bd38      	pop	{r3, r4, r5, pc}
 8007b9c:	2000041c 	.word	0x2000041c

08007ba0 <__assert_func>:
 8007ba0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ba2:	4614      	mov	r4, r2
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	4b09      	ldr	r3, [pc, #36]	; (8007bcc <__assert_func+0x2c>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	4605      	mov	r5, r0
 8007bac:	68d8      	ldr	r0, [r3, #12]
 8007bae:	b14c      	cbz	r4, 8007bc4 <__assert_func+0x24>
 8007bb0:	4b07      	ldr	r3, [pc, #28]	; (8007bd0 <__assert_func+0x30>)
 8007bb2:	9100      	str	r1, [sp, #0]
 8007bb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bb8:	4906      	ldr	r1, [pc, #24]	; (8007bd4 <__assert_func+0x34>)
 8007bba:	462b      	mov	r3, r5
 8007bbc:	f000 f80e 	bl	8007bdc <fiprintf>
 8007bc0:	f000 faa4 	bl	800810c <abort>
 8007bc4:	4b04      	ldr	r3, [pc, #16]	; (8007bd8 <__assert_func+0x38>)
 8007bc6:	461c      	mov	r4, r3
 8007bc8:	e7f3      	b.n	8007bb2 <__assert_func+0x12>
 8007bca:	bf00      	nop
 8007bcc:	20000018 	.word	0x20000018
 8007bd0:	08008a1d 	.word	0x08008a1d
 8007bd4:	08008a2a 	.word	0x08008a2a
 8007bd8:	08008a58 	.word	0x08008a58

08007bdc <fiprintf>:
 8007bdc:	b40e      	push	{r1, r2, r3}
 8007bde:	b503      	push	{r0, r1, lr}
 8007be0:	4601      	mov	r1, r0
 8007be2:	ab03      	add	r3, sp, #12
 8007be4:	4805      	ldr	r0, [pc, #20]	; (8007bfc <fiprintf+0x20>)
 8007be6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bea:	6800      	ldr	r0, [r0, #0]
 8007bec:	9301      	str	r3, [sp, #4]
 8007bee:	f000 f88f 	bl	8007d10 <_vfiprintf_r>
 8007bf2:	b002      	add	sp, #8
 8007bf4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bf8:	b003      	add	sp, #12
 8007bfa:	4770      	bx	lr
 8007bfc:	20000018 	.word	0x20000018

08007c00 <__ascii_mbtowc>:
 8007c00:	b082      	sub	sp, #8
 8007c02:	b901      	cbnz	r1, 8007c06 <__ascii_mbtowc+0x6>
 8007c04:	a901      	add	r1, sp, #4
 8007c06:	b142      	cbz	r2, 8007c1a <__ascii_mbtowc+0x1a>
 8007c08:	b14b      	cbz	r3, 8007c1e <__ascii_mbtowc+0x1e>
 8007c0a:	7813      	ldrb	r3, [r2, #0]
 8007c0c:	600b      	str	r3, [r1, #0]
 8007c0e:	7812      	ldrb	r2, [r2, #0]
 8007c10:	1e10      	subs	r0, r2, #0
 8007c12:	bf18      	it	ne
 8007c14:	2001      	movne	r0, #1
 8007c16:	b002      	add	sp, #8
 8007c18:	4770      	bx	lr
 8007c1a:	4610      	mov	r0, r2
 8007c1c:	e7fb      	b.n	8007c16 <__ascii_mbtowc+0x16>
 8007c1e:	f06f 0001 	mvn.w	r0, #1
 8007c22:	e7f8      	b.n	8007c16 <__ascii_mbtowc+0x16>

08007c24 <memmove>:
 8007c24:	4288      	cmp	r0, r1
 8007c26:	b510      	push	{r4, lr}
 8007c28:	eb01 0402 	add.w	r4, r1, r2
 8007c2c:	d902      	bls.n	8007c34 <memmove+0x10>
 8007c2e:	4284      	cmp	r4, r0
 8007c30:	4623      	mov	r3, r4
 8007c32:	d807      	bhi.n	8007c44 <memmove+0x20>
 8007c34:	1e43      	subs	r3, r0, #1
 8007c36:	42a1      	cmp	r1, r4
 8007c38:	d008      	beq.n	8007c4c <memmove+0x28>
 8007c3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c42:	e7f8      	b.n	8007c36 <memmove+0x12>
 8007c44:	4402      	add	r2, r0
 8007c46:	4601      	mov	r1, r0
 8007c48:	428a      	cmp	r2, r1
 8007c4a:	d100      	bne.n	8007c4e <memmove+0x2a>
 8007c4c:	bd10      	pop	{r4, pc}
 8007c4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c56:	e7f7      	b.n	8007c48 <memmove+0x24>

08007c58 <__malloc_lock>:
 8007c58:	4801      	ldr	r0, [pc, #4]	; (8007c60 <__malloc_lock+0x8>)
 8007c5a:	f000 bc17 	b.w	800848c <__retarget_lock_acquire_recursive>
 8007c5e:	bf00      	nop
 8007c60:	20000424 	.word	0x20000424

08007c64 <__malloc_unlock>:
 8007c64:	4801      	ldr	r0, [pc, #4]	; (8007c6c <__malloc_unlock+0x8>)
 8007c66:	f000 bc12 	b.w	800848e <__retarget_lock_release_recursive>
 8007c6a:	bf00      	nop
 8007c6c:	20000424 	.word	0x20000424

08007c70 <_realloc_r>:
 8007c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c72:	4607      	mov	r7, r0
 8007c74:	4614      	mov	r4, r2
 8007c76:	460e      	mov	r6, r1
 8007c78:	b921      	cbnz	r1, 8007c84 <_realloc_r+0x14>
 8007c7a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007c7e:	4611      	mov	r1, r2
 8007c80:	f7ff bdc8 	b.w	8007814 <_malloc_r>
 8007c84:	b922      	cbnz	r2, 8007c90 <_realloc_r+0x20>
 8007c86:	f7ff fd75 	bl	8007774 <_free_r>
 8007c8a:	4625      	mov	r5, r4
 8007c8c:	4628      	mov	r0, r5
 8007c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c90:	f000 fc62 	bl	8008558 <_malloc_usable_size_r>
 8007c94:	42a0      	cmp	r0, r4
 8007c96:	d20f      	bcs.n	8007cb8 <_realloc_r+0x48>
 8007c98:	4621      	mov	r1, r4
 8007c9a:	4638      	mov	r0, r7
 8007c9c:	f7ff fdba 	bl	8007814 <_malloc_r>
 8007ca0:	4605      	mov	r5, r0
 8007ca2:	2800      	cmp	r0, #0
 8007ca4:	d0f2      	beq.n	8007c8c <_realloc_r+0x1c>
 8007ca6:	4631      	mov	r1, r6
 8007ca8:	4622      	mov	r2, r4
 8007caa:	f7fd feb1 	bl	8005a10 <memcpy>
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4638      	mov	r0, r7
 8007cb2:	f7ff fd5f 	bl	8007774 <_free_r>
 8007cb6:	e7e9      	b.n	8007c8c <_realloc_r+0x1c>
 8007cb8:	4635      	mov	r5, r6
 8007cba:	e7e7      	b.n	8007c8c <_realloc_r+0x1c>

08007cbc <__sfputc_r>:
 8007cbc:	6893      	ldr	r3, [r2, #8]
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	b410      	push	{r4}
 8007cc4:	6093      	str	r3, [r2, #8]
 8007cc6:	da08      	bge.n	8007cda <__sfputc_r+0x1e>
 8007cc8:	6994      	ldr	r4, [r2, #24]
 8007cca:	42a3      	cmp	r3, r4
 8007ccc:	db01      	blt.n	8007cd2 <__sfputc_r+0x16>
 8007cce:	290a      	cmp	r1, #10
 8007cd0:	d103      	bne.n	8007cda <__sfputc_r+0x1e>
 8007cd2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007cd6:	f000 b94b 	b.w	8007f70 <__swbuf_r>
 8007cda:	6813      	ldr	r3, [r2, #0]
 8007cdc:	1c58      	adds	r0, r3, #1
 8007cde:	6010      	str	r0, [r2, #0]
 8007ce0:	7019      	strb	r1, [r3, #0]
 8007ce2:	4608      	mov	r0, r1
 8007ce4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ce8:	4770      	bx	lr

08007cea <__sfputs_r>:
 8007cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cec:	4606      	mov	r6, r0
 8007cee:	460f      	mov	r7, r1
 8007cf0:	4614      	mov	r4, r2
 8007cf2:	18d5      	adds	r5, r2, r3
 8007cf4:	42ac      	cmp	r4, r5
 8007cf6:	d101      	bne.n	8007cfc <__sfputs_r+0x12>
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	e007      	b.n	8007d0c <__sfputs_r+0x22>
 8007cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d00:	463a      	mov	r2, r7
 8007d02:	4630      	mov	r0, r6
 8007d04:	f7ff ffda 	bl	8007cbc <__sfputc_r>
 8007d08:	1c43      	adds	r3, r0, #1
 8007d0a:	d1f3      	bne.n	8007cf4 <__sfputs_r+0xa>
 8007d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007d10 <_vfiprintf_r>:
 8007d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d14:	460d      	mov	r5, r1
 8007d16:	b09d      	sub	sp, #116	; 0x74
 8007d18:	4614      	mov	r4, r2
 8007d1a:	4698      	mov	r8, r3
 8007d1c:	4606      	mov	r6, r0
 8007d1e:	b118      	cbz	r0, 8007d28 <_vfiprintf_r+0x18>
 8007d20:	6983      	ldr	r3, [r0, #24]
 8007d22:	b90b      	cbnz	r3, 8007d28 <_vfiprintf_r+0x18>
 8007d24:	f000 fb14 	bl	8008350 <__sinit>
 8007d28:	4b89      	ldr	r3, [pc, #548]	; (8007f50 <_vfiprintf_r+0x240>)
 8007d2a:	429d      	cmp	r5, r3
 8007d2c:	d11b      	bne.n	8007d66 <_vfiprintf_r+0x56>
 8007d2e:	6875      	ldr	r5, [r6, #4]
 8007d30:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d32:	07d9      	lsls	r1, r3, #31
 8007d34:	d405      	bmi.n	8007d42 <_vfiprintf_r+0x32>
 8007d36:	89ab      	ldrh	r3, [r5, #12]
 8007d38:	059a      	lsls	r2, r3, #22
 8007d3a:	d402      	bmi.n	8007d42 <_vfiprintf_r+0x32>
 8007d3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d3e:	f000 fba5 	bl	800848c <__retarget_lock_acquire_recursive>
 8007d42:	89ab      	ldrh	r3, [r5, #12]
 8007d44:	071b      	lsls	r3, r3, #28
 8007d46:	d501      	bpl.n	8007d4c <_vfiprintf_r+0x3c>
 8007d48:	692b      	ldr	r3, [r5, #16]
 8007d4a:	b9eb      	cbnz	r3, 8007d88 <_vfiprintf_r+0x78>
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f000 f96e 	bl	8008030 <__swsetup_r>
 8007d54:	b1c0      	cbz	r0, 8007d88 <_vfiprintf_r+0x78>
 8007d56:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d58:	07dc      	lsls	r4, r3, #31
 8007d5a:	d50e      	bpl.n	8007d7a <_vfiprintf_r+0x6a>
 8007d5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d60:	b01d      	add	sp, #116	; 0x74
 8007d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d66:	4b7b      	ldr	r3, [pc, #492]	; (8007f54 <_vfiprintf_r+0x244>)
 8007d68:	429d      	cmp	r5, r3
 8007d6a:	d101      	bne.n	8007d70 <_vfiprintf_r+0x60>
 8007d6c:	68b5      	ldr	r5, [r6, #8]
 8007d6e:	e7df      	b.n	8007d30 <_vfiprintf_r+0x20>
 8007d70:	4b79      	ldr	r3, [pc, #484]	; (8007f58 <_vfiprintf_r+0x248>)
 8007d72:	429d      	cmp	r5, r3
 8007d74:	bf08      	it	eq
 8007d76:	68f5      	ldreq	r5, [r6, #12]
 8007d78:	e7da      	b.n	8007d30 <_vfiprintf_r+0x20>
 8007d7a:	89ab      	ldrh	r3, [r5, #12]
 8007d7c:	0598      	lsls	r0, r3, #22
 8007d7e:	d4ed      	bmi.n	8007d5c <_vfiprintf_r+0x4c>
 8007d80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007d82:	f000 fb84 	bl	800848e <__retarget_lock_release_recursive>
 8007d86:	e7e9      	b.n	8007d5c <_vfiprintf_r+0x4c>
 8007d88:	2300      	movs	r3, #0
 8007d8a:	9309      	str	r3, [sp, #36]	; 0x24
 8007d8c:	2320      	movs	r3, #32
 8007d8e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007d92:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d96:	2330      	movs	r3, #48	; 0x30
 8007d98:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007f5c <_vfiprintf_r+0x24c>
 8007d9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007da0:	f04f 0901 	mov.w	r9, #1
 8007da4:	4623      	mov	r3, r4
 8007da6:	469a      	mov	sl, r3
 8007da8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dac:	b10a      	cbz	r2, 8007db2 <_vfiprintf_r+0xa2>
 8007dae:	2a25      	cmp	r2, #37	; 0x25
 8007db0:	d1f9      	bne.n	8007da6 <_vfiprintf_r+0x96>
 8007db2:	ebba 0b04 	subs.w	fp, sl, r4
 8007db6:	d00b      	beq.n	8007dd0 <_vfiprintf_r+0xc0>
 8007db8:	465b      	mov	r3, fp
 8007dba:	4622      	mov	r2, r4
 8007dbc:	4629      	mov	r1, r5
 8007dbe:	4630      	mov	r0, r6
 8007dc0:	f7ff ff93 	bl	8007cea <__sfputs_r>
 8007dc4:	3001      	adds	r0, #1
 8007dc6:	f000 80aa 	beq.w	8007f1e <_vfiprintf_r+0x20e>
 8007dca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dcc:	445a      	add	r2, fp
 8007dce:	9209      	str	r2, [sp, #36]	; 0x24
 8007dd0:	f89a 3000 	ldrb.w	r3, [sl]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	f000 80a2 	beq.w	8007f1e <_vfiprintf_r+0x20e>
 8007dda:	2300      	movs	r3, #0
 8007ddc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007de0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007de4:	f10a 0a01 	add.w	sl, sl, #1
 8007de8:	9304      	str	r3, [sp, #16]
 8007dea:	9307      	str	r3, [sp, #28]
 8007dec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007df0:	931a      	str	r3, [sp, #104]	; 0x68
 8007df2:	4654      	mov	r4, sl
 8007df4:	2205      	movs	r2, #5
 8007df6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dfa:	4858      	ldr	r0, [pc, #352]	; (8007f5c <_vfiprintf_r+0x24c>)
 8007dfc:	f7f8 fa08 	bl	8000210 <memchr>
 8007e00:	9a04      	ldr	r2, [sp, #16]
 8007e02:	b9d8      	cbnz	r0, 8007e3c <_vfiprintf_r+0x12c>
 8007e04:	06d1      	lsls	r1, r2, #27
 8007e06:	bf44      	itt	mi
 8007e08:	2320      	movmi	r3, #32
 8007e0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e0e:	0713      	lsls	r3, r2, #28
 8007e10:	bf44      	itt	mi
 8007e12:	232b      	movmi	r3, #43	; 0x2b
 8007e14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007e18:	f89a 3000 	ldrb.w	r3, [sl]
 8007e1c:	2b2a      	cmp	r3, #42	; 0x2a
 8007e1e:	d015      	beq.n	8007e4c <_vfiprintf_r+0x13c>
 8007e20:	9a07      	ldr	r2, [sp, #28]
 8007e22:	4654      	mov	r4, sl
 8007e24:	2000      	movs	r0, #0
 8007e26:	f04f 0c0a 	mov.w	ip, #10
 8007e2a:	4621      	mov	r1, r4
 8007e2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e30:	3b30      	subs	r3, #48	; 0x30
 8007e32:	2b09      	cmp	r3, #9
 8007e34:	d94e      	bls.n	8007ed4 <_vfiprintf_r+0x1c4>
 8007e36:	b1b0      	cbz	r0, 8007e66 <_vfiprintf_r+0x156>
 8007e38:	9207      	str	r2, [sp, #28]
 8007e3a:	e014      	b.n	8007e66 <_vfiprintf_r+0x156>
 8007e3c:	eba0 0308 	sub.w	r3, r0, r8
 8007e40:	fa09 f303 	lsl.w	r3, r9, r3
 8007e44:	4313      	orrs	r3, r2
 8007e46:	9304      	str	r3, [sp, #16]
 8007e48:	46a2      	mov	sl, r4
 8007e4a:	e7d2      	b.n	8007df2 <_vfiprintf_r+0xe2>
 8007e4c:	9b03      	ldr	r3, [sp, #12]
 8007e4e:	1d19      	adds	r1, r3, #4
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	9103      	str	r1, [sp, #12]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	bfbb      	ittet	lt
 8007e58:	425b      	neglt	r3, r3
 8007e5a:	f042 0202 	orrlt.w	r2, r2, #2
 8007e5e:	9307      	strge	r3, [sp, #28]
 8007e60:	9307      	strlt	r3, [sp, #28]
 8007e62:	bfb8      	it	lt
 8007e64:	9204      	strlt	r2, [sp, #16]
 8007e66:	7823      	ldrb	r3, [r4, #0]
 8007e68:	2b2e      	cmp	r3, #46	; 0x2e
 8007e6a:	d10c      	bne.n	8007e86 <_vfiprintf_r+0x176>
 8007e6c:	7863      	ldrb	r3, [r4, #1]
 8007e6e:	2b2a      	cmp	r3, #42	; 0x2a
 8007e70:	d135      	bne.n	8007ede <_vfiprintf_r+0x1ce>
 8007e72:	9b03      	ldr	r3, [sp, #12]
 8007e74:	1d1a      	adds	r2, r3, #4
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	9203      	str	r2, [sp, #12]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	bfb8      	it	lt
 8007e7e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007e82:	3402      	adds	r4, #2
 8007e84:	9305      	str	r3, [sp, #20]
 8007e86:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007f6c <_vfiprintf_r+0x25c>
 8007e8a:	7821      	ldrb	r1, [r4, #0]
 8007e8c:	2203      	movs	r2, #3
 8007e8e:	4650      	mov	r0, sl
 8007e90:	f7f8 f9be 	bl	8000210 <memchr>
 8007e94:	b140      	cbz	r0, 8007ea8 <_vfiprintf_r+0x198>
 8007e96:	2340      	movs	r3, #64	; 0x40
 8007e98:	eba0 000a 	sub.w	r0, r0, sl
 8007e9c:	fa03 f000 	lsl.w	r0, r3, r0
 8007ea0:	9b04      	ldr	r3, [sp, #16]
 8007ea2:	4303      	orrs	r3, r0
 8007ea4:	3401      	adds	r4, #1
 8007ea6:	9304      	str	r3, [sp, #16]
 8007ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eac:	482c      	ldr	r0, [pc, #176]	; (8007f60 <_vfiprintf_r+0x250>)
 8007eae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007eb2:	2206      	movs	r2, #6
 8007eb4:	f7f8 f9ac 	bl	8000210 <memchr>
 8007eb8:	2800      	cmp	r0, #0
 8007eba:	d03f      	beq.n	8007f3c <_vfiprintf_r+0x22c>
 8007ebc:	4b29      	ldr	r3, [pc, #164]	; (8007f64 <_vfiprintf_r+0x254>)
 8007ebe:	bb1b      	cbnz	r3, 8007f08 <_vfiprintf_r+0x1f8>
 8007ec0:	9b03      	ldr	r3, [sp, #12]
 8007ec2:	3307      	adds	r3, #7
 8007ec4:	f023 0307 	bic.w	r3, r3, #7
 8007ec8:	3308      	adds	r3, #8
 8007eca:	9303      	str	r3, [sp, #12]
 8007ecc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ece:	443b      	add	r3, r7
 8007ed0:	9309      	str	r3, [sp, #36]	; 0x24
 8007ed2:	e767      	b.n	8007da4 <_vfiprintf_r+0x94>
 8007ed4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ed8:	460c      	mov	r4, r1
 8007eda:	2001      	movs	r0, #1
 8007edc:	e7a5      	b.n	8007e2a <_vfiprintf_r+0x11a>
 8007ede:	2300      	movs	r3, #0
 8007ee0:	3401      	adds	r4, #1
 8007ee2:	9305      	str	r3, [sp, #20]
 8007ee4:	4619      	mov	r1, r3
 8007ee6:	f04f 0c0a 	mov.w	ip, #10
 8007eea:	4620      	mov	r0, r4
 8007eec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ef0:	3a30      	subs	r2, #48	; 0x30
 8007ef2:	2a09      	cmp	r2, #9
 8007ef4:	d903      	bls.n	8007efe <_vfiprintf_r+0x1ee>
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d0c5      	beq.n	8007e86 <_vfiprintf_r+0x176>
 8007efa:	9105      	str	r1, [sp, #20]
 8007efc:	e7c3      	b.n	8007e86 <_vfiprintf_r+0x176>
 8007efe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f02:	4604      	mov	r4, r0
 8007f04:	2301      	movs	r3, #1
 8007f06:	e7f0      	b.n	8007eea <_vfiprintf_r+0x1da>
 8007f08:	ab03      	add	r3, sp, #12
 8007f0a:	9300      	str	r3, [sp, #0]
 8007f0c:	462a      	mov	r2, r5
 8007f0e:	4b16      	ldr	r3, [pc, #88]	; (8007f68 <_vfiprintf_r+0x258>)
 8007f10:	a904      	add	r1, sp, #16
 8007f12:	4630      	mov	r0, r6
 8007f14:	f7fd fe32 	bl	8005b7c <_printf_float>
 8007f18:	4607      	mov	r7, r0
 8007f1a:	1c78      	adds	r0, r7, #1
 8007f1c:	d1d6      	bne.n	8007ecc <_vfiprintf_r+0x1bc>
 8007f1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007f20:	07d9      	lsls	r1, r3, #31
 8007f22:	d405      	bmi.n	8007f30 <_vfiprintf_r+0x220>
 8007f24:	89ab      	ldrh	r3, [r5, #12]
 8007f26:	059a      	lsls	r2, r3, #22
 8007f28:	d402      	bmi.n	8007f30 <_vfiprintf_r+0x220>
 8007f2a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007f2c:	f000 faaf 	bl	800848e <__retarget_lock_release_recursive>
 8007f30:	89ab      	ldrh	r3, [r5, #12]
 8007f32:	065b      	lsls	r3, r3, #25
 8007f34:	f53f af12 	bmi.w	8007d5c <_vfiprintf_r+0x4c>
 8007f38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f3a:	e711      	b.n	8007d60 <_vfiprintf_r+0x50>
 8007f3c:	ab03      	add	r3, sp, #12
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	462a      	mov	r2, r5
 8007f42:	4b09      	ldr	r3, [pc, #36]	; (8007f68 <_vfiprintf_r+0x258>)
 8007f44:	a904      	add	r1, sp, #16
 8007f46:	4630      	mov	r0, r6
 8007f48:	f7fe f8bc 	bl	80060c4 <_printf_i>
 8007f4c:	e7e4      	b.n	8007f18 <_vfiprintf_r+0x208>
 8007f4e:	bf00      	nop
 8007f50:	08008b84 	.word	0x08008b84
 8007f54:	08008ba4 	.word	0x08008ba4
 8007f58:	08008b64 	.word	0x08008b64
 8007f5c:	08008a0c 	.word	0x08008a0c
 8007f60:	08008a16 	.word	0x08008a16
 8007f64:	08005b7d 	.word	0x08005b7d
 8007f68:	08007ceb 	.word	0x08007ceb
 8007f6c:	08008a12 	.word	0x08008a12

08007f70 <__swbuf_r>:
 8007f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f72:	460e      	mov	r6, r1
 8007f74:	4614      	mov	r4, r2
 8007f76:	4605      	mov	r5, r0
 8007f78:	b118      	cbz	r0, 8007f82 <__swbuf_r+0x12>
 8007f7a:	6983      	ldr	r3, [r0, #24]
 8007f7c:	b90b      	cbnz	r3, 8007f82 <__swbuf_r+0x12>
 8007f7e:	f000 f9e7 	bl	8008350 <__sinit>
 8007f82:	4b21      	ldr	r3, [pc, #132]	; (8008008 <__swbuf_r+0x98>)
 8007f84:	429c      	cmp	r4, r3
 8007f86:	d12b      	bne.n	8007fe0 <__swbuf_r+0x70>
 8007f88:	686c      	ldr	r4, [r5, #4]
 8007f8a:	69a3      	ldr	r3, [r4, #24]
 8007f8c:	60a3      	str	r3, [r4, #8]
 8007f8e:	89a3      	ldrh	r3, [r4, #12]
 8007f90:	071a      	lsls	r2, r3, #28
 8007f92:	d52f      	bpl.n	8007ff4 <__swbuf_r+0x84>
 8007f94:	6923      	ldr	r3, [r4, #16]
 8007f96:	b36b      	cbz	r3, 8007ff4 <__swbuf_r+0x84>
 8007f98:	6923      	ldr	r3, [r4, #16]
 8007f9a:	6820      	ldr	r0, [r4, #0]
 8007f9c:	1ac0      	subs	r0, r0, r3
 8007f9e:	6963      	ldr	r3, [r4, #20]
 8007fa0:	b2f6      	uxtb	r6, r6
 8007fa2:	4283      	cmp	r3, r0
 8007fa4:	4637      	mov	r7, r6
 8007fa6:	dc04      	bgt.n	8007fb2 <__swbuf_r+0x42>
 8007fa8:	4621      	mov	r1, r4
 8007faa:	4628      	mov	r0, r5
 8007fac:	f000 f93c 	bl	8008228 <_fflush_r>
 8007fb0:	bb30      	cbnz	r0, 8008000 <__swbuf_r+0x90>
 8007fb2:	68a3      	ldr	r3, [r4, #8]
 8007fb4:	3b01      	subs	r3, #1
 8007fb6:	60a3      	str	r3, [r4, #8]
 8007fb8:	6823      	ldr	r3, [r4, #0]
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	6022      	str	r2, [r4, #0]
 8007fbe:	701e      	strb	r6, [r3, #0]
 8007fc0:	6963      	ldr	r3, [r4, #20]
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	4283      	cmp	r3, r0
 8007fc6:	d004      	beq.n	8007fd2 <__swbuf_r+0x62>
 8007fc8:	89a3      	ldrh	r3, [r4, #12]
 8007fca:	07db      	lsls	r3, r3, #31
 8007fcc:	d506      	bpl.n	8007fdc <__swbuf_r+0x6c>
 8007fce:	2e0a      	cmp	r6, #10
 8007fd0:	d104      	bne.n	8007fdc <__swbuf_r+0x6c>
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	4628      	mov	r0, r5
 8007fd6:	f000 f927 	bl	8008228 <_fflush_r>
 8007fda:	b988      	cbnz	r0, 8008000 <__swbuf_r+0x90>
 8007fdc:	4638      	mov	r0, r7
 8007fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fe0:	4b0a      	ldr	r3, [pc, #40]	; (800800c <__swbuf_r+0x9c>)
 8007fe2:	429c      	cmp	r4, r3
 8007fe4:	d101      	bne.n	8007fea <__swbuf_r+0x7a>
 8007fe6:	68ac      	ldr	r4, [r5, #8]
 8007fe8:	e7cf      	b.n	8007f8a <__swbuf_r+0x1a>
 8007fea:	4b09      	ldr	r3, [pc, #36]	; (8008010 <__swbuf_r+0xa0>)
 8007fec:	429c      	cmp	r4, r3
 8007fee:	bf08      	it	eq
 8007ff0:	68ec      	ldreq	r4, [r5, #12]
 8007ff2:	e7ca      	b.n	8007f8a <__swbuf_r+0x1a>
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4628      	mov	r0, r5
 8007ff8:	f000 f81a 	bl	8008030 <__swsetup_r>
 8007ffc:	2800      	cmp	r0, #0
 8007ffe:	d0cb      	beq.n	8007f98 <__swbuf_r+0x28>
 8008000:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008004:	e7ea      	b.n	8007fdc <__swbuf_r+0x6c>
 8008006:	bf00      	nop
 8008008:	08008b84 	.word	0x08008b84
 800800c:	08008ba4 	.word	0x08008ba4
 8008010:	08008b64 	.word	0x08008b64

08008014 <__ascii_wctomb>:
 8008014:	b149      	cbz	r1, 800802a <__ascii_wctomb+0x16>
 8008016:	2aff      	cmp	r2, #255	; 0xff
 8008018:	bf85      	ittet	hi
 800801a:	238a      	movhi	r3, #138	; 0x8a
 800801c:	6003      	strhi	r3, [r0, #0]
 800801e:	700a      	strbls	r2, [r1, #0]
 8008020:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008024:	bf98      	it	ls
 8008026:	2001      	movls	r0, #1
 8008028:	4770      	bx	lr
 800802a:	4608      	mov	r0, r1
 800802c:	4770      	bx	lr
	...

08008030 <__swsetup_r>:
 8008030:	4b32      	ldr	r3, [pc, #200]	; (80080fc <__swsetup_r+0xcc>)
 8008032:	b570      	push	{r4, r5, r6, lr}
 8008034:	681d      	ldr	r5, [r3, #0]
 8008036:	4606      	mov	r6, r0
 8008038:	460c      	mov	r4, r1
 800803a:	b125      	cbz	r5, 8008046 <__swsetup_r+0x16>
 800803c:	69ab      	ldr	r3, [r5, #24]
 800803e:	b913      	cbnz	r3, 8008046 <__swsetup_r+0x16>
 8008040:	4628      	mov	r0, r5
 8008042:	f000 f985 	bl	8008350 <__sinit>
 8008046:	4b2e      	ldr	r3, [pc, #184]	; (8008100 <__swsetup_r+0xd0>)
 8008048:	429c      	cmp	r4, r3
 800804a:	d10f      	bne.n	800806c <__swsetup_r+0x3c>
 800804c:	686c      	ldr	r4, [r5, #4]
 800804e:	89a3      	ldrh	r3, [r4, #12]
 8008050:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008054:	0719      	lsls	r1, r3, #28
 8008056:	d42c      	bmi.n	80080b2 <__swsetup_r+0x82>
 8008058:	06dd      	lsls	r5, r3, #27
 800805a:	d411      	bmi.n	8008080 <__swsetup_r+0x50>
 800805c:	2309      	movs	r3, #9
 800805e:	6033      	str	r3, [r6, #0]
 8008060:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008064:	81a3      	strh	r3, [r4, #12]
 8008066:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800806a:	e03e      	b.n	80080ea <__swsetup_r+0xba>
 800806c:	4b25      	ldr	r3, [pc, #148]	; (8008104 <__swsetup_r+0xd4>)
 800806e:	429c      	cmp	r4, r3
 8008070:	d101      	bne.n	8008076 <__swsetup_r+0x46>
 8008072:	68ac      	ldr	r4, [r5, #8]
 8008074:	e7eb      	b.n	800804e <__swsetup_r+0x1e>
 8008076:	4b24      	ldr	r3, [pc, #144]	; (8008108 <__swsetup_r+0xd8>)
 8008078:	429c      	cmp	r4, r3
 800807a:	bf08      	it	eq
 800807c:	68ec      	ldreq	r4, [r5, #12]
 800807e:	e7e6      	b.n	800804e <__swsetup_r+0x1e>
 8008080:	0758      	lsls	r0, r3, #29
 8008082:	d512      	bpl.n	80080aa <__swsetup_r+0x7a>
 8008084:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008086:	b141      	cbz	r1, 800809a <__swsetup_r+0x6a>
 8008088:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800808c:	4299      	cmp	r1, r3
 800808e:	d002      	beq.n	8008096 <__swsetup_r+0x66>
 8008090:	4630      	mov	r0, r6
 8008092:	f7ff fb6f 	bl	8007774 <_free_r>
 8008096:	2300      	movs	r3, #0
 8008098:	6363      	str	r3, [r4, #52]	; 0x34
 800809a:	89a3      	ldrh	r3, [r4, #12]
 800809c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080a0:	81a3      	strh	r3, [r4, #12]
 80080a2:	2300      	movs	r3, #0
 80080a4:	6063      	str	r3, [r4, #4]
 80080a6:	6923      	ldr	r3, [r4, #16]
 80080a8:	6023      	str	r3, [r4, #0]
 80080aa:	89a3      	ldrh	r3, [r4, #12]
 80080ac:	f043 0308 	orr.w	r3, r3, #8
 80080b0:	81a3      	strh	r3, [r4, #12]
 80080b2:	6923      	ldr	r3, [r4, #16]
 80080b4:	b94b      	cbnz	r3, 80080ca <__swsetup_r+0x9a>
 80080b6:	89a3      	ldrh	r3, [r4, #12]
 80080b8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80080bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080c0:	d003      	beq.n	80080ca <__swsetup_r+0x9a>
 80080c2:	4621      	mov	r1, r4
 80080c4:	4630      	mov	r0, r6
 80080c6:	f000 fa07 	bl	80084d8 <__smakebuf_r>
 80080ca:	89a0      	ldrh	r0, [r4, #12]
 80080cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080d0:	f010 0301 	ands.w	r3, r0, #1
 80080d4:	d00a      	beq.n	80080ec <__swsetup_r+0xbc>
 80080d6:	2300      	movs	r3, #0
 80080d8:	60a3      	str	r3, [r4, #8]
 80080da:	6963      	ldr	r3, [r4, #20]
 80080dc:	425b      	negs	r3, r3
 80080de:	61a3      	str	r3, [r4, #24]
 80080e0:	6923      	ldr	r3, [r4, #16]
 80080e2:	b943      	cbnz	r3, 80080f6 <__swsetup_r+0xc6>
 80080e4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80080e8:	d1ba      	bne.n	8008060 <__swsetup_r+0x30>
 80080ea:	bd70      	pop	{r4, r5, r6, pc}
 80080ec:	0781      	lsls	r1, r0, #30
 80080ee:	bf58      	it	pl
 80080f0:	6963      	ldrpl	r3, [r4, #20]
 80080f2:	60a3      	str	r3, [r4, #8]
 80080f4:	e7f4      	b.n	80080e0 <__swsetup_r+0xb0>
 80080f6:	2000      	movs	r0, #0
 80080f8:	e7f7      	b.n	80080ea <__swsetup_r+0xba>
 80080fa:	bf00      	nop
 80080fc:	20000018 	.word	0x20000018
 8008100:	08008b84 	.word	0x08008b84
 8008104:	08008ba4 	.word	0x08008ba4
 8008108:	08008b64 	.word	0x08008b64

0800810c <abort>:
 800810c:	b508      	push	{r3, lr}
 800810e:	2006      	movs	r0, #6
 8008110:	f000 fa52 	bl	80085b8 <raise>
 8008114:	2001      	movs	r0, #1
 8008116:	f7f9 fc2f 	bl	8001978 <_exit>
	...

0800811c <__sflush_r>:
 800811c:	898a      	ldrh	r2, [r1, #12]
 800811e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008122:	4605      	mov	r5, r0
 8008124:	0710      	lsls	r0, r2, #28
 8008126:	460c      	mov	r4, r1
 8008128:	d458      	bmi.n	80081dc <__sflush_r+0xc0>
 800812a:	684b      	ldr	r3, [r1, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	dc05      	bgt.n	800813c <__sflush_r+0x20>
 8008130:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008132:	2b00      	cmp	r3, #0
 8008134:	dc02      	bgt.n	800813c <__sflush_r+0x20>
 8008136:	2000      	movs	r0, #0
 8008138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800813c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800813e:	2e00      	cmp	r6, #0
 8008140:	d0f9      	beq.n	8008136 <__sflush_r+0x1a>
 8008142:	2300      	movs	r3, #0
 8008144:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008148:	682f      	ldr	r7, [r5, #0]
 800814a:	602b      	str	r3, [r5, #0]
 800814c:	d032      	beq.n	80081b4 <__sflush_r+0x98>
 800814e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	075a      	lsls	r2, r3, #29
 8008154:	d505      	bpl.n	8008162 <__sflush_r+0x46>
 8008156:	6863      	ldr	r3, [r4, #4]
 8008158:	1ac0      	subs	r0, r0, r3
 800815a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800815c:	b10b      	cbz	r3, 8008162 <__sflush_r+0x46>
 800815e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008160:	1ac0      	subs	r0, r0, r3
 8008162:	2300      	movs	r3, #0
 8008164:	4602      	mov	r2, r0
 8008166:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008168:	6a21      	ldr	r1, [r4, #32]
 800816a:	4628      	mov	r0, r5
 800816c:	47b0      	blx	r6
 800816e:	1c43      	adds	r3, r0, #1
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	d106      	bne.n	8008182 <__sflush_r+0x66>
 8008174:	6829      	ldr	r1, [r5, #0]
 8008176:	291d      	cmp	r1, #29
 8008178:	d82c      	bhi.n	80081d4 <__sflush_r+0xb8>
 800817a:	4a2a      	ldr	r2, [pc, #168]	; (8008224 <__sflush_r+0x108>)
 800817c:	40ca      	lsrs	r2, r1
 800817e:	07d6      	lsls	r6, r2, #31
 8008180:	d528      	bpl.n	80081d4 <__sflush_r+0xb8>
 8008182:	2200      	movs	r2, #0
 8008184:	6062      	str	r2, [r4, #4]
 8008186:	04d9      	lsls	r1, r3, #19
 8008188:	6922      	ldr	r2, [r4, #16]
 800818a:	6022      	str	r2, [r4, #0]
 800818c:	d504      	bpl.n	8008198 <__sflush_r+0x7c>
 800818e:	1c42      	adds	r2, r0, #1
 8008190:	d101      	bne.n	8008196 <__sflush_r+0x7a>
 8008192:	682b      	ldr	r3, [r5, #0]
 8008194:	b903      	cbnz	r3, 8008198 <__sflush_r+0x7c>
 8008196:	6560      	str	r0, [r4, #84]	; 0x54
 8008198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800819a:	602f      	str	r7, [r5, #0]
 800819c:	2900      	cmp	r1, #0
 800819e:	d0ca      	beq.n	8008136 <__sflush_r+0x1a>
 80081a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081a4:	4299      	cmp	r1, r3
 80081a6:	d002      	beq.n	80081ae <__sflush_r+0x92>
 80081a8:	4628      	mov	r0, r5
 80081aa:	f7ff fae3 	bl	8007774 <_free_r>
 80081ae:	2000      	movs	r0, #0
 80081b0:	6360      	str	r0, [r4, #52]	; 0x34
 80081b2:	e7c1      	b.n	8008138 <__sflush_r+0x1c>
 80081b4:	6a21      	ldr	r1, [r4, #32]
 80081b6:	2301      	movs	r3, #1
 80081b8:	4628      	mov	r0, r5
 80081ba:	47b0      	blx	r6
 80081bc:	1c41      	adds	r1, r0, #1
 80081be:	d1c7      	bne.n	8008150 <__sflush_r+0x34>
 80081c0:	682b      	ldr	r3, [r5, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d0c4      	beq.n	8008150 <__sflush_r+0x34>
 80081c6:	2b1d      	cmp	r3, #29
 80081c8:	d001      	beq.n	80081ce <__sflush_r+0xb2>
 80081ca:	2b16      	cmp	r3, #22
 80081cc:	d101      	bne.n	80081d2 <__sflush_r+0xb6>
 80081ce:	602f      	str	r7, [r5, #0]
 80081d0:	e7b1      	b.n	8008136 <__sflush_r+0x1a>
 80081d2:	89a3      	ldrh	r3, [r4, #12]
 80081d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081d8:	81a3      	strh	r3, [r4, #12]
 80081da:	e7ad      	b.n	8008138 <__sflush_r+0x1c>
 80081dc:	690f      	ldr	r7, [r1, #16]
 80081de:	2f00      	cmp	r7, #0
 80081e0:	d0a9      	beq.n	8008136 <__sflush_r+0x1a>
 80081e2:	0793      	lsls	r3, r2, #30
 80081e4:	680e      	ldr	r6, [r1, #0]
 80081e6:	bf08      	it	eq
 80081e8:	694b      	ldreq	r3, [r1, #20]
 80081ea:	600f      	str	r7, [r1, #0]
 80081ec:	bf18      	it	ne
 80081ee:	2300      	movne	r3, #0
 80081f0:	eba6 0807 	sub.w	r8, r6, r7
 80081f4:	608b      	str	r3, [r1, #8]
 80081f6:	f1b8 0f00 	cmp.w	r8, #0
 80081fa:	dd9c      	ble.n	8008136 <__sflush_r+0x1a>
 80081fc:	6a21      	ldr	r1, [r4, #32]
 80081fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008200:	4643      	mov	r3, r8
 8008202:	463a      	mov	r2, r7
 8008204:	4628      	mov	r0, r5
 8008206:	47b0      	blx	r6
 8008208:	2800      	cmp	r0, #0
 800820a:	dc06      	bgt.n	800821a <__sflush_r+0xfe>
 800820c:	89a3      	ldrh	r3, [r4, #12]
 800820e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008212:	81a3      	strh	r3, [r4, #12]
 8008214:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008218:	e78e      	b.n	8008138 <__sflush_r+0x1c>
 800821a:	4407      	add	r7, r0
 800821c:	eba8 0800 	sub.w	r8, r8, r0
 8008220:	e7e9      	b.n	80081f6 <__sflush_r+0xda>
 8008222:	bf00      	nop
 8008224:	20400001 	.word	0x20400001

08008228 <_fflush_r>:
 8008228:	b538      	push	{r3, r4, r5, lr}
 800822a:	690b      	ldr	r3, [r1, #16]
 800822c:	4605      	mov	r5, r0
 800822e:	460c      	mov	r4, r1
 8008230:	b913      	cbnz	r3, 8008238 <_fflush_r+0x10>
 8008232:	2500      	movs	r5, #0
 8008234:	4628      	mov	r0, r5
 8008236:	bd38      	pop	{r3, r4, r5, pc}
 8008238:	b118      	cbz	r0, 8008242 <_fflush_r+0x1a>
 800823a:	6983      	ldr	r3, [r0, #24]
 800823c:	b90b      	cbnz	r3, 8008242 <_fflush_r+0x1a>
 800823e:	f000 f887 	bl	8008350 <__sinit>
 8008242:	4b14      	ldr	r3, [pc, #80]	; (8008294 <_fflush_r+0x6c>)
 8008244:	429c      	cmp	r4, r3
 8008246:	d11b      	bne.n	8008280 <_fflush_r+0x58>
 8008248:	686c      	ldr	r4, [r5, #4]
 800824a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d0ef      	beq.n	8008232 <_fflush_r+0xa>
 8008252:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008254:	07d0      	lsls	r0, r2, #31
 8008256:	d404      	bmi.n	8008262 <_fflush_r+0x3a>
 8008258:	0599      	lsls	r1, r3, #22
 800825a:	d402      	bmi.n	8008262 <_fflush_r+0x3a>
 800825c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800825e:	f000 f915 	bl	800848c <__retarget_lock_acquire_recursive>
 8008262:	4628      	mov	r0, r5
 8008264:	4621      	mov	r1, r4
 8008266:	f7ff ff59 	bl	800811c <__sflush_r>
 800826a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800826c:	07da      	lsls	r2, r3, #31
 800826e:	4605      	mov	r5, r0
 8008270:	d4e0      	bmi.n	8008234 <_fflush_r+0xc>
 8008272:	89a3      	ldrh	r3, [r4, #12]
 8008274:	059b      	lsls	r3, r3, #22
 8008276:	d4dd      	bmi.n	8008234 <_fflush_r+0xc>
 8008278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800827a:	f000 f908 	bl	800848e <__retarget_lock_release_recursive>
 800827e:	e7d9      	b.n	8008234 <_fflush_r+0xc>
 8008280:	4b05      	ldr	r3, [pc, #20]	; (8008298 <_fflush_r+0x70>)
 8008282:	429c      	cmp	r4, r3
 8008284:	d101      	bne.n	800828a <_fflush_r+0x62>
 8008286:	68ac      	ldr	r4, [r5, #8]
 8008288:	e7df      	b.n	800824a <_fflush_r+0x22>
 800828a:	4b04      	ldr	r3, [pc, #16]	; (800829c <_fflush_r+0x74>)
 800828c:	429c      	cmp	r4, r3
 800828e:	bf08      	it	eq
 8008290:	68ec      	ldreq	r4, [r5, #12]
 8008292:	e7da      	b.n	800824a <_fflush_r+0x22>
 8008294:	08008b84 	.word	0x08008b84
 8008298:	08008ba4 	.word	0x08008ba4
 800829c:	08008b64 	.word	0x08008b64

080082a0 <std>:
 80082a0:	2300      	movs	r3, #0
 80082a2:	b510      	push	{r4, lr}
 80082a4:	4604      	mov	r4, r0
 80082a6:	e9c0 3300 	strd	r3, r3, [r0]
 80082aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80082ae:	6083      	str	r3, [r0, #8]
 80082b0:	8181      	strh	r1, [r0, #12]
 80082b2:	6643      	str	r3, [r0, #100]	; 0x64
 80082b4:	81c2      	strh	r2, [r0, #14]
 80082b6:	6183      	str	r3, [r0, #24]
 80082b8:	4619      	mov	r1, r3
 80082ba:	2208      	movs	r2, #8
 80082bc:	305c      	adds	r0, #92	; 0x5c
 80082be:	f7fd fbb5 	bl	8005a2c <memset>
 80082c2:	4b05      	ldr	r3, [pc, #20]	; (80082d8 <std+0x38>)
 80082c4:	6263      	str	r3, [r4, #36]	; 0x24
 80082c6:	4b05      	ldr	r3, [pc, #20]	; (80082dc <std+0x3c>)
 80082c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80082ca:	4b05      	ldr	r3, [pc, #20]	; (80082e0 <std+0x40>)
 80082cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082ce:	4b05      	ldr	r3, [pc, #20]	; (80082e4 <std+0x44>)
 80082d0:	6224      	str	r4, [r4, #32]
 80082d2:	6323      	str	r3, [r4, #48]	; 0x30
 80082d4:	bd10      	pop	{r4, pc}
 80082d6:	bf00      	nop
 80082d8:	080085f1 	.word	0x080085f1
 80082dc:	08008613 	.word	0x08008613
 80082e0:	0800864b 	.word	0x0800864b
 80082e4:	0800866f 	.word	0x0800866f

080082e8 <_cleanup_r>:
 80082e8:	4901      	ldr	r1, [pc, #4]	; (80082f0 <_cleanup_r+0x8>)
 80082ea:	f000 b8af 	b.w	800844c <_fwalk_reent>
 80082ee:	bf00      	nop
 80082f0:	08008229 	.word	0x08008229

080082f4 <__sfmoreglue>:
 80082f4:	b570      	push	{r4, r5, r6, lr}
 80082f6:	1e4a      	subs	r2, r1, #1
 80082f8:	2568      	movs	r5, #104	; 0x68
 80082fa:	4355      	muls	r5, r2
 80082fc:	460e      	mov	r6, r1
 80082fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008302:	f7ff fa87 	bl	8007814 <_malloc_r>
 8008306:	4604      	mov	r4, r0
 8008308:	b140      	cbz	r0, 800831c <__sfmoreglue+0x28>
 800830a:	2100      	movs	r1, #0
 800830c:	e9c0 1600 	strd	r1, r6, [r0]
 8008310:	300c      	adds	r0, #12
 8008312:	60a0      	str	r0, [r4, #8]
 8008314:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008318:	f7fd fb88 	bl	8005a2c <memset>
 800831c:	4620      	mov	r0, r4
 800831e:	bd70      	pop	{r4, r5, r6, pc}

08008320 <__sfp_lock_acquire>:
 8008320:	4801      	ldr	r0, [pc, #4]	; (8008328 <__sfp_lock_acquire+0x8>)
 8008322:	f000 b8b3 	b.w	800848c <__retarget_lock_acquire_recursive>
 8008326:	bf00      	nop
 8008328:	20000428 	.word	0x20000428

0800832c <__sfp_lock_release>:
 800832c:	4801      	ldr	r0, [pc, #4]	; (8008334 <__sfp_lock_release+0x8>)
 800832e:	f000 b8ae 	b.w	800848e <__retarget_lock_release_recursive>
 8008332:	bf00      	nop
 8008334:	20000428 	.word	0x20000428

08008338 <__sinit_lock_acquire>:
 8008338:	4801      	ldr	r0, [pc, #4]	; (8008340 <__sinit_lock_acquire+0x8>)
 800833a:	f000 b8a7 	b.w	800848c <__retarget_lock_acquire_recursive>
 800833e:	bf00      	nop
 8008340:	20000423 	.word	0x20000423

08008344 <__sinit_lock_release>:
 8008344:	4801      	ldr	r0, [pc, #4]	; (800834c <__sinit_lock_release+0x8>)
 8008346:	f000 b8a2 	b.w	800848e <__retarget_lock_release_recursive>
 800834a:	bf00      	nop
 800834c:	20000423 	.word	0x20000423

08008350 <__sinit>:
 8008350:	b510      	push	{r4, lr}
 8008352:	4604      	mov	r4, r0
 8008354:	f7ff fff0 	bl	8008338 <__sinit_lock_acquire>
 8008358:	69a3      	ldr	r3, [r4, #24]
 800835a:	b11b      	cbz	r3, 8008364 <__sinit+0x14>
 800835c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008360:	f7ff bff0 	b.w	8008344 <__sinit_lock_release>
 8008364:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008368:	6523      	str	r3, [r4, #80]	; 0x50
 800836a:	4b13      	ldr	r3, [pc, #76]	; (80083b8 <__sinit+0x68>)
 800836c:	4a13      	ldr	r2, [pc, #76]	; (80083bc <__sinit+0x6c>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	62a2      	str	r2, [r4, #40]	; 0x28
 8008372:	42a3      	cmp	r3, r4
 8008374:	bf04      	itt	eq
 8008376:	2301      	moveq	r3, #1
 8008378:	61a3      	streq	r3, [r4, #24]
 800837a:	4620      	mov	r0, r4
 800837c:	f000 f820 	bl	80083c0 <__sfp>
 8008380:	6060      	str	r0, [r4, #4]
 8008382:	4620      	mov	r0, r4
 8008384:	f000 f81c 	bl	80083c0 <__sfp>
 8008388:	60a0      	str	r0, [r4, #8]
 800838a:	4620      	mov	r0, r4
 800838c:	f000 f818 	bl	80083c0 <__sfp>
 8008390:	2200      	movs	r2, #0
 8008392:	60e0      	str	r0, [r4, #12]
 8008394:	2104      	movs	r1, #4
 8008396:	6860      	ldr	r0, [r4, #4]
 8008398:	f7ff ff82 	bl	80082a0 <std>
 800839c:	68a0      	ldr	r0, [r4, #8]
 800839e:	2201      	movs	r2, #1
 80083a0:	2109      	movs	r1, #9
 80083a2:	f7ff ff7d 	bl	80082a0 <std>
 80083a6:	68e0      	ldr	r0, [r4, #12]
 80083a8:	2202      	movs	r2, #2
 80083aa:	2112      	movs	r1, #18
 80083ac:	f7ff ff78 	bl	80082a0 <std>
 80083b0:	2301      	movs	r3, #1
 80083b2:	61a3      	str	r3, [r4, #24]
 80083b4:	e7d2      	b.n	800835c <__sinit+0xc>
 80083b6:	bf00      	nop
 80083b8:	080087e4 	.word	0x080087e4
 80083bc:	080082e9 	.word	0x080082e9

080083c0 <__sfp>:
 80083c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c2:	4607      	mov	r7, r0
 80083c4:	f7ff ffac 	bl	8008320 <__sfp_lock_acquire>
 80083c8:	4b1e      	ldr	r3, [pc, #120]	; (8008444 <__sfp+0x84>)
 80083ca:	681e      	ldr	r6, [r3, #0]
 80083cc:	69b3      	ldr	r3, [r6, #24]
 80083ce:	b913      	cbnz	r3, 80083d6 <__sfp+0x16>
 80083d0:	4630      	mov	r0, r6
 80083d2:	f7ff ffbd 	bl	8008350 <__sinit>
 80083d6:	3648      	adds	r6, #72	; 0x48
 80083d8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80083dc:	3b01      	subs	r3, #1
 80083de:	d503      	bpl.n	80083e8 <__sfp+0x28>
 80083e0:	6833      	ldr	r3, [r6, #0]
 80083e2:	b30b      	cbz	r3, 8008428 <__sfp+0x68>
 80083e4:	6836      	ldr	r6, [r6, #0]
 80083e6:	e7f7      	b.n	80083d8 <__sfp+0x18>
 80083e8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80083ec:	b9d5      	cbnz	r5, 8008424 <__sfp+0x64>
 80083ee:	4b16      	ldr	r3, [pc, #88]	; (8008448 <__sfp+0x88>)
 80083f0:	60e3      	str	r3, [r4, #12]
 80083f2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083f6:	6665      	str	r5, [r4, #100]	; 0x64
 80083f8:	f000 f847 	bl	800848a <__retarget_lock_init_recursive>
 80083fc:	f7ff ff96 	bl	800832c <__sfp_lock_release>
 8008400:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008404:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008408:	6025      	str	r5, [r4, #0]
 800840a:	61a5      	str	r5, [r4, #24]
 800840c:	2208      	movs	r2, #8
 800840e:	4629      	mov	r1, r5
 8008410:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008414:	f7fd fb0a 	bl	8005a2c <memset>
 8008418:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800841c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008420:	4620      	mov	r0, r4
 8008422:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008424:	3468      	adds	r4, #104	; 0x68
 8008426:	e7d9      	b.n	80083dc <__sfp+0x1c>
 8008428:	2104      	movs	r1, #4
 800842a:	4638      	mov	r0, r7
 800842c:	f7ff ff62 	bl	80082f4 <__sfmoreglue>
 8008430:	4604      	mov	r4, r0
 8008432:	6030      	str	r0, [r6, #0]
 8008434:	2800      	cmp	r0, #0
 8008436:	d1d5      	bne.n	80083e4 <__sfp+0x24>
 8008438:	f7ff ff78 	bl	800832c <__sfp_lock_release>
 800843c:	230c      	movs	r3, #12
 800843e:	603b      	str	r3, [r7, #0]
 8008440:	e7ee      	b.n	8008420 <__sfp+0x60>
 8008442:	bf00      	nop
 8008444:	080087e4 	.word	0x080087e4
 8008448:	ffff0001 	.word	0xffff0001

0800844c <_fwalk_reent>:
 800844c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008450:	4606      	mov	r6, r0
 8008452:	4688      	mov	r8, r1
 8008454:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008458:	2700      	movs	r7, #0
 800845a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800845e:	f1b9 0901 	subs.w	r9, r9, #1
 8008462:	d505      	bpl.n	8008470 <_fwalk_reent+0x24>
 8008464:	6824      	ldr	r4, [r4, #0]
 8008466:	2c00      	cmp	r4, #0
 8008468:	d1f7      	bne.n	800845a <_fwalk_reent+0xe>
 800846a:	4638      	mov	r0, r7
 800846c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008470:	89ab      	ldrh	r3, [r5, #12]
 8008472:	2b01      	cmp	r3, #1
 8008474:	d907      	bls.n	8008486 <_fwalk_reent+0x3a>
 8008476:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800847a:	3301      	adds	r3, #1
 800847c:	d003      	beq.n	8008486 <_fwalk_reent+0x3a>
 800847e:	4629      	mov	r1, r5
 8008480:	4630      	mov	r0, r6
 8008482:	47c0      	blx	r8
 8008484:	4307      	orrs	r7, r0
 8008486:	3568      	adds	r5, #104	; 0x68
 8008488:	e7e9      	b.n	800845e <_fwalk_reent+0x12>

0800848a <__retarget_lock_init_recursive>:
 800848a:	4770      	bx	lr

0800848c <__retarget_lock_acquire_recursive>:
 800848c:	4770      	bx	lr

0800848e <__retarget_lock_release_recursive>:
 800848e:	4770      	bx	lr

08008490 <__swhatbuf_r>:
 8008490:	b570      	push	{r4, r5, r6, lr}
 8008492:	460e      	mov	r6, r1
 8008494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008498:	2900      	cmp	r1, #0
 800849a:	b096      	sub	sp, #88	; 0x58
 800849c:	4614      	mov	r4, r2
 800849e:	461d      	mov	r5, r3
 80084a0:	da07      	bge.n	80084b2 <__swhatbuf_r+0x22>
 80084a2:	2300      	movs	r3, #0
 80084a4:	602b      	str	r3, [r5, #0]
 80084a6:	89b3      	ldrh	r3, [r6, #12]
 80084a8:	061a      	lsls	r2, r3, #24
 80084aa:	d410      	bmi.n	80084ce <__swhatbuf_r+0x3e>
 80084ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084b0:	e00e      	b.n	80084d0 <__swhatbuf_r+0x40>
 80084b2:	466a      	mov	r2, sp
 80084b4:	f000 f902 	bl	80086bc <_fstat_r>
 80084b8:	2800      	cmp	r0, #0
 80084ba:	dbf2      	blt.n	80084a2 <__swhatbuf_r+0x12>
 80084bc:	9a01      	ldr	r2, [sp, #4]
 80084be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80084c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80084c6:	425a      	negs	r2, r3
 80084c8:	415a      	adcs	r2, r3
 80084ca:	602a      	str	r2, [r5, #0]
 80084cc:	e7ee      	b.n	80084ac <__swhatbuf_r+0x1c>
 80084ce:	2340      	movs	r3, #64	; 0x40
 80084d0:	2000      	movs	r0, #0
 80084d2:	6023      	str	r3, [r4, #0]
 80084d4:	b016      	add	sp, #88	; 0x58
 80084d6:	bd70      	pop	{r4, r5, r6, pc}

080084d8 <__smakebuf_r>:
 80084d8:	898b      	ldrh	r3, [r1, #12]
 80084da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084dc:	079d      	lsls	r5, r3, #30
 80084de:	4606      	mov	r6, r0
 80084e0:	460c      	mov	r4, r1
 80084e2:	d507      	bpl.n	80084f4 <__smakebuf_r+0x1c>
 80084e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	6123      	str	r3, [r4, #16]
 80084ec:	2301      	movs	r3, #1
 80084ee:	6163      	str	r3, [r4, #20]
 80084f0:	b002      	add	sp, #8
 80084f2:	bd70      	pop	{r4, r5, r6, pc}
 80084f4:	ab01      	add	r3, sp, #4
 80084f6:	466a      	mov	r2, sp
 80084f8:	f7ff ffca 	bl	8008490 <__swhatbuf_r>
 80084fc:	9900      	ldr	r1, [sp, #0]
 80084fe:	4605      	mov	r5, r0
 8008500:	4630      	mov	r0, r6
 8008502:	f7ff f987 	bl	8007814 <_malloc_r>
 8008506:	b948      	cbnz	r0, 800851c <__smakebuf_r+0x44>
 8008508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800850c:	059a      	lsls	r2, r3, #22
 800850e:	d4ef      	bmi.n	80084f0 <__smakebuf_r+0x18>
 8008510:	f023 0303 	bic.w	r3, r3, #3
 8008514:	f043 0302 	orr.w	r3, r3, #2
 8008518:	81a3      	strh	r3, [r4, #12]
 800851a:	e7e3      	b.n	80084e4 <__smakebuf_r+0xc>
 800851c:	4b0d      	ldr	r3, [pc, #52]	; (8008554 <__smakebuf_r+0x7c>)
 800851e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008520:	89a3      	ldrh	r3, [r4, #12]
 8008522:	6020      	str	r0, [r4, #0]
 8008524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008528:	81a3      	strh	r3, [r4, #12]
 800852a:	9b00      	ldr	r3, [sp, #0]
 800852c:	6163      	str	r3, [r4, #20]
 800852e:	9b01      	ldr	r3, [sp, #4]
 8008530:	6120      	str	r0, [r4, #16]
 8008532:	b15b      	cbz	r3, 800854c <__smakebuf_r+0x74>
 8008534:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008538:	4630      	mov	r0, r6
 800853a:	f000 f8d1 	bl	80086e0 <_isatty_r>
 800853e:	b128      	cbz	r0, 800854c <__smakebuf_r+0x74>
 8008540:	89a3      	ldrh	r3, [r4, #12]
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	f043 0301 	orr.w	r3, r3, #1
 800854a:	81a3      	strh	r3, [r4, #12]
 800854c:	89a0      	ldrh	r0, [r4, #12]
 800854e:	4305      	orrs	r5, r0
 8008550:	81a5      	strh	r5, [r4, #12]
 8008552:	e7cd      	b.n	80084f0 <__smakebuf_r+0x18>
 8008554:	080082e9 	.word	0x080082e9

08008558 <_malloc_usable_size_r>:
 8008558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800855c:	1f18      	subs	r0, r3, #4
 800855e:	2b00      	cmp	r3, #0
 8008560:	bfbc      	itt	lt
 8008562:	580b      	ldrlt	r3, [r1, r0]
 8008564:	18c0      	addlt	r0, r0, r3
 8008566:	4770      	bx	lr

08008568 <_raise_r>:
 8008568:	291f      	cmp	r1, #31
 800856a:	b538      	push	{r3, r4, r5, lr}
 800856c:	4604      	mov	r4, r0
 800856e:	460d      	mov	r5, r1
 8008570:	d904      	bls.n	800857c <_raise_r+0x14>
 8008572:	2316      	movs	r3, #22
 8008574:	6003      	str	r3, [r0, #0]
 8008576:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800857a:	bd38      	pop	{r3, r4, r5, pc}
 800857c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800857e:	b112      	cbz	r2, 8008586 <_raise_r+0x1e>
 8008580:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008584:	b94b      	cbnz	r3, 800859a <_raise_r+0x32>
 8008586:	4620      	mov	r0, r4
 8008588:	f000 f830 	bl	80085ec <_getpid_r>
 800858c:	462a      	mov	r2, r5
 800858e:	4601      	mov	r1, r0
 8008590:	4620      	mov	r0, r4
 8008592:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008596:	f000 b817 	b.w	80085c8 <_kill_r>
 800859a:	2b01      	cmp	r3, #1
 800859c:	d00a      	beq.n	80085b4 <_raise_r+0x4c>
 800859e:	1c59      	adds	r1, r3, #1
 80085a0:	d103      	bne.n	80085aa <_raise_r+0x42>
 80085a2:	2316      	movs	r3, #22
 80085a4:	6003      	str	r3, [r0, #0]
 80085a6:	2001      	movs	r0, #1
 80085a8:	e7e7      	b.n	800857a <_raise_r+0x12>
 80085aa:	2400      	movs	r4, #0
 80085ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085b0:	4628      	mov	r0, r5
 80085b2:	4798      	blx	r3
 80085b4:	2000      	movs	r0, #0
 80085b6:	e7e0      	b.n	800857a <_raise_r+0x12>

080085b8 <raise>:
 80085b8:	4b02      	ldr	r3, [pc, #8]	; (80085c4 <raise+0xc>)
 80085ba:	4601      	mov	r1, r0
 80085bc:	6818      	ldr	r0, [r3, #0]
 80085be:	f7ff bfd3 	b.w	8008568 <_raise_r>
 80085c2:	bf00      	nop
 80085c4:	20000018 	.word	0x20000018

080085c8 <_kill_r>:
 80085c8:	b538      	push	{r3, r4, r5, lr}
 80085ca:	4d07      	ldr	r5, [pc, #28]	; (80085e8 <_kill_r+0x20>)
 80085cc:	2300      	movs	r3, #0
 80085ce:	4604      	mov	r4, r0
 80085d0:	4608      	mov	r0, r1
 80085d2:	4611      	mov	r1, r2
 80085d4:	602b      	str	r3, [r5, #0]
 80085d6:	f7f9 f9bf 	bl	8001958 <_kill>
 80085da:	1c43      	adds	r3, r0, #1
 80085dc:	d102      	bne.n	80085e4 <_kill_r+0x1c>
 80085de:	682b      	ldr	r3, [r5, #0]
 80085e0:	b103      	cbz	r3, 80085e4 <_kill_r+0x1c>
 80085e2:	6023      	str	r3, [r4, #0]
 80085e4:	bd38      	pop	{r3, r4, r5, pc}
 80085e6:	bf00      	nop
 80085e8:	2000041c 	.word	0x2000041c

080085ec <_getpid_r>:
 80085ec:	f7f9 b9ac 	b.w	8001948 <_getpid>

080085f0 <__sread>:
 80085f0:	b510      	push	{r4, lr}
 80085f2:	460c      	mov	r4, r1
 80085f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f8:	f000 f894 	bl	8008724 <_read_r>
 80085fc:	2800      	cmp	r0, #0
 80085fe:	bfab      	itete	ge
 8008600:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008602:	89a3      	ldrhlt	r3, [r4, #12]
 8008604:	181b      	addge	r3, r3, r0
 8008606:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800860a:	bfac      	ite	ge
 800860c:	6563      	strge	r3, [r4, #84]	; 0x54
 800860e:	81a3      	strhlt	r3, [r4, #12]
 8008610:	bd10      	pop	{r4, pc}

08008612 <__swrite>:
 8008612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008616:	461f      	mov	r7, r3
 8008618:	898b      	ldrh	r3, [r1, #12]
 800861a:	05db      	lsls	r3, r3, #23
 800861c:	4605      	mov	r5, r0
 800861e:	460c      	mov	r4, r1
 8008620:	4616      	mov	r6, r2
 8008622:	d505      	bpl.n	8008630 <__swrite+0x1e>
 8008624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008628:	2302      	movs	r3, #2
 800862a:	2200      	movs	r2, #0
 800862c:	f000 f868 	bl	8008700 <_lseek_r>
 8008630:	89a3      	ldrh	r3, [r4, #12]
 8008632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008636:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800863a:	81a3      	strh	r3, [r4, #12]
 800863c:	4632      	mov	r2, r6
 800863e:	463b      	mov	r3, r7
 8008640:	4628      	mov	r0, r5
 8008642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008646:	f000 b817 	b.w	8008678 <_write_r>

0800864a <__sseek>:
 800864a:	b510      	push	{r4, lr}
 800864c:	460c      	mov	r4, r1
 800864e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008652:	f000 f855 	bl	8008700 <_lseek_r>
 8008656:	1c43      	adds	r3, r0, #1
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	bf15      	itete	ne
 800865c:	6560      	strne	r0, [r4, #84]	; 0x54
 800865e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008662:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008666:	81a3      	strheq	r3, [r4, #12]
 8008668:	bf18      	it	ne
 800866a:	81a3      	strhne	r3, [r4, #12]
 800866c:	bd10      	pop	{r4, pc}

0800866e <__sclose>:
 800866e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008672:	f000 b813 	b.w	800869c <_close_r>
	...

08008678 <_write_r>:
 8008678:	b538      	push	{r3, r4, r5, lr}
 800867a:	4d07      	ldr	r5, [pc, #28]	; (8008698 <_write_r+0x20>)
 800867c:	4604      	mov	r4, r0
 800867e:	4608      	mov	r0, r1
 8008680:	4611      	mov	r1, r2
 8008682:	2200      	movs	r2, #0
 8008684:	602a      	str	r2, [r5, #0]
 8008686:	461a      	mov	r2, r3
 8008688:	f7f9 f99d 	bl	80019c6 <_write>
 800868c:	1c43      	adds	r3, r0, #1
 800868e:	d102      	bne.n	8008696 <_write_r+0x1e>
 8008690:	682b      	ldr	r3, [r5, #0]
 8008692:	b103      	cbz	r3, 8008696 <_write_r+0x1e>
 8008694:	6023      	str	r3, [r4, #0]
 8008696:	bd38      	pop	{r3, r4, r5, pc}
 8008698:	2000041c 	.word	0x2000041c

0800869c <_close_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4d06      	ldr	r5, [pc, #24]	; (80086b8 <_close_r+0x1c>)
 80086a0:	2300      	movs	r3, #0
 80086a2:	4604      	mov	r4, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	602b      	str	r3, [r5, #0]
 80086a8:	f7f9 f9a9 	bl	80019fe <_close>
 80086ac:	1c43      	adds	r3, r0, #1
 80086ae:	d102      	bne.n	80086b6 <_close_r+0x1a>
 80086b0:	682b      	ldr	r3, [r5, #0]
 80086b2:	b103      	cbz	r3, 80086b6 <_close_r+0x1a>
 80086b4:	6023      	str	r3, [r4, #0]
 80086b6:	bd38      	pop	{r3, r4, r5, pc}
 80086b8:	2000041c 	.word	0x2000041c

080086bc <_fstat_r>:
 80086bc:	b538      	push	{r3, r4, r5, lr}
 80086be:	4d07      	ldr	r5, [pc, #28]	; (80086dc <_fstat_r+0x20>)
 80086c0:	2300      	movs	r3, #0
 80086c2:	4604      	mov	r4, r0
 80086c4:	4608      	mov	r0, r1
 80086c6:	4611      	mov	r1, r2
 80086c8:	602b      	str	r3, [r5, #0]
 80086ca:	f7f9 f9a4 	bl	8001a16 <_fstat>
 80086ce:	1c43      	adds	r3, r0, #1
 80086d0:	d102      	bne.n	80086d8 <_fstat_r+0x1c>
 80086d2:	682b      	ldr	r3, [r5, #0]
 80086d4:	b103      	cbz	r3, 80086d8 <_fstat_r+0x1c>
 80086d6:	6023      	str	r3, [r4, #0]
 80086d8:	bd38      	pop	{r3, r4, r5, pc}
 80086da:	bf00      	nop
 80086dc:	2000041c 	.word	0x2000041c

080086e0 <_isatty_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4d06      	ldr	r5, [pc, #24]	; (80086fc <_isatty_r+0x1c>)
 80086e4:	2300      	movs	r3, #0
 80086e6:	4604      	mov	r4, r0
 80086e8:	4608      	mov	r0, r1
 80086ea:	602b      	str	r3, [r5, #0]
 80086ec:	f7f9 f9a3 	bl	8001a36 <_isatty>
 80086f0:	1c43      	adds	r3, r0, #1
 80086f2:	d102      	bne.n	80086fa <_isatty_r+0x1a>
 80086f4:	682b      	ldr	r3, [r5, #0]
 80086f6:	b103      	cbz	r3, 80086fa <_isatty_r+0x1a>
 80086f8:	6023      	str	r3, [r4, #0]
 80086fa:	bd38      	pop	{r3, r4, r5, pc}
 80086fc:	2000041c 	.word	0x2000041c

08008700 <_lseek_r>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	4d07      	ldr	r5, [pc, #28]	; (8008720 <_lseek_r+0x20>)
 8008704:	4604      	mov	r4, r0
 8008706:	4608      	mov	r0, r1
 8008708:	4611      	mov	r1, r2
 800870a:	2200      	movs	r2, #0
 800870c:	602a      	str	r2, [r5, #0]
 800870e:	461a      	mov	r2, r3
 8008710:	f7f9 f99c 	bl	8001a4c <_lseek>
 8008714:	1c43      	adds	r3, r0, #1
 8008716:	d102      	bne.n	800871e <_lseek_r+0x1e>
 8008718:	682b      	ldr	r3, [r5, #0]
 800871a:	b103      	cbz	r3, 800871e <_lseek_r+0x1e>
 800871c:	6023      	str	r3, [r4, #0]
 800871e:	bd38      	pop	{r3, r4, r5, pc}
 8008720:	2000041c 	.word	0x2000041c

08008724 <_read_r>:
 8008724:	b538      	push	{r3, r4, r5, lr}
 8008726:	4d07      	ldr	r5, [pc, #28]	; (8008744 <_read_r+0x20>)
 8008728:	4604      	mov	r4, r0
 800872a:	4608      	mov	r0, r1
 800872c:	4611      	mov	r1, r2
 800872e:	2200      	movs	r2, #0
 8008730:	602a      	str	r2, [r5, #0]
 8008732:	461a      	mov	r2, r3
 8008734:	f7f9 f92a 	bl	800198c <_read>
 8008738:	1c43      	adds	r3, r0, #1
 800873a:	d102      	bne.n	8008742 <_read_r+0x1e>
 800873c:	682b      	ldr	r3, [r5, #0]
 800873e:	b103      	cbz	r3, 8008742 <_read_r+0x1e>
 8008740:	6023      	str	r3, [r4, #0]
 8008742:	bd38      	pop	{r3, r4, r5, pc}
 8008744:	2000041c 	.word	0x2000041c

08008748 <_init>:
 8008748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800874a:	bf00      	nop
 800874c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800874e:	bc08      	pop	{r3}
 8008750:	469e      	mov	lr, r3
 8008752:	4770      	bx	lr

08008754 <_fini>:
 8008754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008756:	bf00      	nop
 8008758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800875a:	bc08      	pop	{r3}
 800875c:	469e      	mov	lr, r3
 800875e:	4770      	bx	lr
