// Seed: 1314020876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  wire id_7;
endmodule
module module_1 (
    input tri id_0
    , id_13,
    input wand id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    output wor id_5,
    input wand id_6,
    output supply1 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri id_11
);
  wire id_14;
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14
  );
  wire id_15;
endmodule
