Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot SHA3_384_TB_behav xil_defaultlib.SHA3_384_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BUFFER(READ_DATA_WIDTH=832,DEPTH...
Compiling module xil_defaultlib.PADDER(DATA_WIDTH=832)
Compiling module xil_defaultlib.PADDING_CTRL_UNIT(IN_OUT_RATIO=2...
Compiling module xil_defaultlib.PADDING_MODULE(READ_DATA_WIDTH=8...
Compiling module xil_defaultlib.THETA_column
Compiling module xil_defaultlib.THETA_default
Compiling module xil_defaultlib.RHO
Compiling module xil_defaultlib.PI
Compiling module xil_defaultlib.CHI_row
Compiling module xil_defaultlib.CHI_default
Compiling module xil_defaultlib.IOTA
Compiling module xil_defaultlib.RND
Compiling module xil_defaultlib.ROUND_CONSTANT_COUNTER
Compiling module xil_defaultlib.PERMUTATION_CTRL_UNIT
Compiling module xil_defaultlib.PERMUTATION_MODULE(R_BLOCK_SIZE=...
Compiling module xil_defaultlib.SHA3_384_IN_32W_default
Compiling module xil_defaultlib.SHA3_384_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SHA3_384_TB_behav
