===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.0620 seconds

  ----Wall Time----  ----Name----
    3.7624 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1023 (  9.4%)    Parse modules
    0.6235 (  1.9%)    Verify circuit
   17.4109 ( 52.7%)  'firrtl.circuit' Pipeline
    1.3184 (  4.0%)    'firrtl.module' Pipeline
    1.2282 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0902 (  0.3%)      LowerCHIRRTLPass
    0.1088 (  0.3%)    InferWidths
    0.7886 (  2.4%)    InferResets
    0.0509 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0803 (  0.2%)    WireDFT
    0.0842 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7014 (  2.1%)    LowerFIRRTLTypes
    7.1867 ( 21.7%)    'firrtl.module' Pipeline
    0.7658 (  2.3%)      ExpandWhens
    0.0208 (  0.1%)      RemoveInvalid
    5.9930 ( 18.1%)      Canonicalizer
    0.4070 (  1.2%)      InferReadWrite
    0.5324 (  1.6%)    Inliner
    1.0734 (  3.2%)    IMConstProp
    0.0630 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0595 (  0.2%)    BlackBoxReader
    0.0595 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.5320 ( 13.7%)    'firrtl.module' Pipeline
    4.5320 ( 13.7%)      Canonicalizer
    0.4127 (  1.2%)    RemoveUnusedPorts
    0.0582 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3928 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4488 ( 10.4%)  LowerFIRRTLToHW
    0.0606 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.8861 ( 11.8%)  'hw.module' Pipeline
    0.8426 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4106 (  7.3%)    Canonicalizer
    0.6329 (  1.9%)    HWCleanup
    0.7738 (  2.3%)  'hw.module' Pipeline
    0.0732 (  0.2%)    HWLegalizeModules
    0.7006 (  2.1%)    PrettifyVerilog
    3.5811 ( 10.8%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   33.0620 (100.0%)  Total

{
  totalTime: 33.085,
  maxMemory: 740626432
}
