// Seed: 121100381
module module_0;
  bit  id_1 = id_1;
  wire id_2;
  ;
  id_3 :
  assert property (@(1'd0) -1)
  else begin : LABEL_0
    if (1)
      assert (1);
      else begin : LABEL_1
        id_1 = id_3;
      end
    $clog2(65);
    ;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout uwire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  assign id_8 = id_8 & (-1);
endmodule
