{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1454707843203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1454707843204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  5 16:30:43 2016 " "Processing started: Fri Feb  5 16:30:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1454707843204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707843204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tmc_firmware -c tmc_firmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off tmc_firmware -c tmc_firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707843204 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1454707843688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/tmc_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/tmc_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2 " "Found entity 1: tmc_nios2" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/tmc_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/tmc_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2 " "Found entity 1: tmc_nios2" {  } { { "tmc_nios2/synthesis/tmc_nios2.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/tmc_nios2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "tmc_nios2/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_irq_mapper " "Found entity 1: tmc_nios2_irq_mapper" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0 " "Found entity 1: tmc_nios2_mm_interconnect_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: tmc_nios2_mm_interconnect_0_avalon_st_adapter" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854112 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_mux_001" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_mux " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_mux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_demux_003 " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_demux_003" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_rsp_demux " "Found entity 1: tmc_nios2_mm_interconnect_0_rsp_demux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_mux_003" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_mux " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_mux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_demux_001" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_cmd_demux " "Found entity 1: tmc_nios2_mm_interconnect_0_cmd_demux" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_005_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_005_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854120 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router_005 " "Found entity 2: tmc_nios2_mm_interconnect_0_router_005" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_002_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_002_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854121 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router_002 " "Found entity 2: tmc_nios2_mm_interconnect_0_router_002" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_001_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_001_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854122 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router_001 " "Found entity 2: tmc_nios2_mm_interconnect_0_router_001" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel tmc_nios2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel tmc_nios2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at tmc_nios2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1454707854122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_mm_interconnect_0_router_default_decode " "Found entity 1: tmc_nios2_mm_interconnect_0_router_default_decode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854123 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_mm_interconnect_0_router " "Found entity 2: tmc_nios2_mm_interconnect_0_router" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_uart_0_tx " "Found entity 1: tmc_nios2_uart_0_tx" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854134 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_uart_0_rx_stimulus_source " "Found entity 2: tmc_nios2_uart_0_rx_stimulus_source" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854134 ""} { "Info" "ISGN_ENTITY_NAME" "3 tmc_nios2_uart_0_rx " "Found entity 3: tmc_nios2_uart_0_rx" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854134 ""} { "Info" "ISGN_ENTITY_NAME" "4 tmc_nios2_uart_0_regs " "Found entity 4: tmc_nios2_uart_0_regs" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854134 ""} { "Info" "ISGN_ENTITY_NAME" "5 tmc_nios2_uart_0 " "Found entity 5: tmc_nios2_uart_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_uart_0.v" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_sysid_qsys_0 " "Found entity 1: tmc_nios2_sysid_qsys_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_spi_0 " "Found entity 1: tmc_nios2_spi_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_pio_1 " "Found entity 1: tmc_nios2_pio_1" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_pio_0 " "Found entity 1: tmc_nios2_pio_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_onchip_memory2_0 " "Found entity 1: tmc_nios2_onchip_memory2_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v 5 5 " "Found 5 design units, including 5 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854139 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854139 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_convert_address " "Found entity 3: altera_onchip_flash_convert_address" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854139 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_convert_sector " "Found entity 4: altera_onchip_flash_convert_sector" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854139 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_counter " "Found entity 5: altera_onchip_flash_counter" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_util.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0 " "Found entity 1: tmc_nios2_nios2_gen2_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: tmc_nios2_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "3 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "4 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "5 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "6 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "7 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "8 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "9 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "10 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "11 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "12 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "13 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "14 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "15 tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: tmc_nios2_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "16 tmc_nios2_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: tmc_nios2_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "17 tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: tmc_nios2_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "18 tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: tmc_nios2_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "19 tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: tmc_nios2_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "20 tmc_nios2_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: tmc_nios2_nios2_gen2_0_cpu_nios2_oci" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""} { "Info" "ISGN_ENTITY_NAME" "21 tmc_nios2_nios2_gen2_0_cpu " "Found entity 21: tmc_nios2_nios2_gen2_0_cpu" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_test_bench " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_test_bench" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_nios2_jtag_uart_0_sim_scfifo_w " "Found entity 1: tmc_nios2_jtag_uart_0_sim_scfifo_w" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854193 ""} { "Info" "ISGN_ENTITY_NAME" "2 tmc_nios2_jtag_uart_0_scfifo_w " "Found entity 2: tmc_nios2_jtag_uart_0_scfifo_w" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854193 ""} { "Info" "ISGN_ENTITY_NAME" "3 tmc_nios2_jtag_uart_0_sim_scfifo_r " "Found entity 3: tmc_nios2_jtag_uart_0_sim_scfifo_r" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854193 ""} { "Info" "ISGN_ENTITY_NAME" "4 tmc_nios2_jtag_uart_0_scfifo_r " "Found entity 4: tmc_nios2_jtag_uart_0_scfifo_r" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854193 ""} { "Info" "ISGN_ENTITY_NAME" "5 tmc_nios2_jtag_uart_0 " "Found entity 5: tmc_nios2_jtag_uart_0" {  } { { "tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_nios2/synthesis/submodules/tmc_nios2_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_firmware_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_firmware_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_firmware_top " "Found entity 1: tmc_firmware_top" {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_ind.v 1 1 " "Found 1 design units, including 1 entities, in source file config_ind.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_ind " "Found entity 1: config_ind" {  } { { "config_ind.v" "" { Text "/home/tyler/epds/tmc_firmware/config_ind.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmc_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file tmc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmc_pll " "Found entity 1: tmc_pll" {  } { { "tmc_pll.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1454707854195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854195 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ena tmc_firmware_top.v(105) " "Verilog HDL error at tmc_firmware_top.v(105): object \"ena\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 105 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1454707854238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ena tmc_firmware_top.v(106) " "Verilog HDL error at tmc_firmware_top.v(106): object \"ena\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 106 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1454707854238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ena tmc_firmware_top.v(107) " "Verilog HDL error at tmc_firmware_top.v(107): object \"ena\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 107 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1454707854238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ena tmc_firmware_top.v(108) " "Verilog HDL error at tmc_firmware_top.v(108): object \"ena\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 108 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1454707854238 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ena tmc_firmware_top.v(109) " "Verilog HDL error at tmc_firmware_top.v(109): object \"ena\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tmc_firmware_top.v" "" { Text "/home/tyler/epds/tmc_firmware/tmc_firmware_top.v" 109 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1454707854238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tyler/epds/tmc_firmware/output_files/tmc_firmware.map.smsg " "Generated suppressed messages file /home/tyler/epds/tmc_firmware/output_files/tmc_firmware.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707854269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1122 " "Peak virtual memory: 1122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1454707855818 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb  5 16:30:55 2016 " "Processing ended: Fri Feb  5 16:30:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1454707855818 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1454707855818 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1454707855818 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707855818 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1454707855919 ""}
