
---------- Begin Simulation Statistics ----------
final_tick                               1050304720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58910                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701616                       # Number of bytes of host memory used
host_op_rate                                    59104                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18772.55                       # Real time elapsed on the host
host_tick_rate                               55948949                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105899538                       # Number of instructions simulated
sim_ops                                    1109524907                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.050305                       # Number of seconds simulated
sim_ticks                                1050304720000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.409316                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139736182                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159864175                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10938221                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        217729035                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18480423                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18580293                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           99870                       # Number of indirect misses.
system.cpu0.branchPred.lookups              278073277                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863857                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811479                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7578904                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260699870                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29874078                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62309625                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050815531                       # Number of instructions committed
system.cpu0.commit.committedOps            1052629525                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1938784801                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542933                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.305167                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1422767167     73.38%     73.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    314697200     16.23%     89.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     70929400      3.66%     93.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     67484450      3.48%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19834357      1.02%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7316836      0.38%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2463248      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3418065      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29874078      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1938784801                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858022                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016003382                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326230832                       # Number of loads committed
system.cpu0.commit.membars                    3625351                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625357      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583955638     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328042303     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127164785     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052629525                       # Class of committed instruction
system.cpu0.commit.refs                     455207112                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050815531                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052629525                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.993836                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.993836                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            362728307                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3367576                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138692926                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1133362737                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               792696794                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                782828813                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7590833                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              6950849                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5377806                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  278073277                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                196250610                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1153566522                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5177961                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1147050678                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               21900300                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132722                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         786705750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         158216605                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.547478                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1951222553                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.588793                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880785                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1133531624     58.09%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               605891173     31.05%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127142892      6.52%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                68157131      3.49%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7873265      0.40%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4689498      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  201356      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816521      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1919093      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1951222553                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      43                       # number of floating regfile writes
system.cpu0.idleCycles                      143931146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7687337                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267049992                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.525519                       # Inst execution rate
system.cpu0.iew.exec_refs                   483683331                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133971453                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              287572676                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            350762100                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816225                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3443049                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           136782623                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1114919204                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349711878                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8026202                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1101043802                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1417043                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6881939                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7590833                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10385081                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       142350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16319241                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46284                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13582                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4311120                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24531268                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7806343                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13582                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1163667                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6523670                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                455722419                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1090904187                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.884616                       # average fanout of values written-back
system.cpu0.iew.wb_producers                403139183                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.520680                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1091002071                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1345058487                       # number of integer regfile reads
system.cpu0.int_regfile_writes              697994172                       # number of integer regfile writes
system.cpu0.ipc                              0.501546                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.501546                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626881      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            607293653     54.76%     55.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035595      0.72%     55.81% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811559      0.16%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           354498529     31.96%     87.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          133803713     12.06%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             37      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1109070005                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     77                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                152                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               218                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2385928                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002151                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 468262     19.63%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1699372     71.22%     90.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               218292      9.15%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1107828975                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4171897289                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1090904120                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1177221260                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1109477428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1109070005                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5441776                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62289675                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           148951                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           379                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26741239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1951222553                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568397                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801708                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1145735272     58.72%     58.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          561491825     28.78%     87.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          200559202     10.28%     97.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33008356      1.69%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6633328      0.34%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2444482      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             942058      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             237602      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             170428      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1951222553                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.529350                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18073418                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3044206                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           350762100                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          136782623                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2095153699                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5456646                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              311886712                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670654836                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13063607                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               802151909                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18885341                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                47976                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1377798383                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1126002759                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          721599845                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                777463831                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              19715512                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7590833                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51990266                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                50945001                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1377798343                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        139002                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4718                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27168386                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4714                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3023830815                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2242334466                       # The number of ROB writes
system.cpu0.timesIdled                       25808687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.195172                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9959377                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10462061                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1953862                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19383147                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            313330                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         465137                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          151807                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21067020                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4809                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811199                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1143897                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203828                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1323970                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434264                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22966975                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55084007                       # Number of instructions committed
system.cpu1.commit.committedOps              56895382                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    336021986                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169320                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817841                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    312824733     93.10%     93.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11399788      3.39%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3700632      1.10%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3648703      1.09%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       999886      0.30%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       296629      0.09%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1719743      0.51%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       107902      0.03%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1323970      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    336021986                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502696                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52981099                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127031                       # Number of loads committed
system.cpu1.commit.membars                    3622520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622520      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32016144     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938230     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318347      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56895382                       # Class of committed instruction
system.cpu1.commit.refs                      21256589                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55084007                       # Number of Instructions Simulated
system.cpu1.committedOps                     56895382                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.170115                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.170115                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            293332231                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               816092                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8941597                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              88035098                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12287314                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28227756                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1144481                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1174791                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4643811                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21067020                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12892181                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    323578583                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               121758                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101757083                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3908892                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061985                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14102524                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10272707                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299396                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         339635593                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311317                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.808904                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               280047318     82.46%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31805751      9.36%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16763428      4.94%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6062978      1.79%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3022402      0.89%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1486145      0.44%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  443995      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     108      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3468      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           339635593                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         239046                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1216262                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14853941                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191274                       # Inst execution rate
system.cpu1.iew.exec_refs                    22670801                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5217375                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              248100546                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22670260                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712031                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1753111                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7109413                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79853491                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17453426                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           829953                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65009181                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1554806                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1983702                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1144481                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5552776                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        37459                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          306340                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9198                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          613                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3359                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6543229                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1979855                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           613                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       212907                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1003355                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37113155                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64451709                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.846287                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31408386                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189634                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64468591                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81153619                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42866609                       # number of integer regfile writes
system.cpu1.ipc                              0.162072                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.162072                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39396637     59.84%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19398944     29.46%     94.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3420787      5.20%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65839134                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1997387                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030337                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 349125     17.48%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1453790     72.78%     90.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               194470      9.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64213884                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         473458216                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64451697                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102812106                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71718386                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65839134                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135105                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22958108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           146994                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700841                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15315871                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    339635593                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652408                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          299466471     88.17%     88.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26399039      7.77%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7235987      2.13%     98.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2957897      0.87%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2555861      0.75%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             446144      0.13%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             431791      0.13%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              89704      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              52699      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      339635593                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193716                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16141741                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1941606                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22670260                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7109413                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       339874639                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1760726311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              266795903                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38000140                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10968764                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14718855                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1811650                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                62705                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103569352                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84134077                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56760471                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28581485                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14401040                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1144481                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             28363921                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18760331                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103569340                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30948                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               626                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23654165                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   414560152                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163344510                       # The number of ROB writes
system.cpu1.timesIdled                           2821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6220707                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1289639                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8219638                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              37638                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1725930                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8788032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17543280                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1927090                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        45264                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59183162                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4276015                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    118353597                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4321279                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6189359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2799867                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5955243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              341                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2598003                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2598000                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6189359                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           214                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26330639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26330639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    741582464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               741582464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              523                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8788170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8788170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8788170                       # Request fanout histogram
system.membus.respLayer1.occupancy        45613023141                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30563421785                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       545665100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   597190173.253609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       129000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1388601000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1047576394500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2728325500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    164638884                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       164638884                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    164638884                       # number of overall hits
system.cpu0.icache.overall_hits::total      164638884                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31611726                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31611726                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31611726                       # number of overall misses
system.cpu0.icache.overall_misses::total     31611726                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 415775185997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 415775185997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 415775185997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 415775185997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    196250610                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    196250610                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    196250610                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    196250610                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.161078                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.161078                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.161078                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.161078                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13152.561995                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13152.561995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13152.561995                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13152.561995                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3293                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          187                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.112903                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          187                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29836746                       # number of writebacks
system.cpu0.icache.writebacks::total         29836746                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1774947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1774947                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1774947                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1774947                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29836779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29836779                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29836779                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29836779                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 369370830499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 369370830499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 369370830499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 369370830499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.152034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.152034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.152034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.152034                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12379.715334                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12379.715334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12379.715334                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12379.715334                       # average overall mshr miss latency
system.cpu0.icache.replacements              29836746                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    164638884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      164638884                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31611726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31611726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 415775185997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 415775185997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    196250610                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    196250610                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.161078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.161078                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13152.561995                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13152.561995                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1774947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1774947                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29836779                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29836779                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 369370830499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 369370830499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.152034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.152034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12379.715334                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12379.715334                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          194475426                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29836746                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.517984                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        422337998                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       422337998                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    410159858                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       410159858                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    410159858                       # number of overall hits
system.cpu0.dcache.overall_hits::total      410159858                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     45490301                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      45490301                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     45490301                       # number of overall misses
system.cpu0.dcache.overall_misses::total     45490301                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1239034498654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1239034498654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1239034498654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1239034498654                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    455650159                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    455650159                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    455650159                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    455650159                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099836                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099836                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099836                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099836                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27237.333485                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27237.333485                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27237.333485                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27237.333485                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8282869                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       627972                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           154729                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7593                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.531458                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.704070                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     27599815                       # number of writebacks
system.cpu0.dcache.writebacks::total         27599815                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18641699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18641699                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18641699                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18641699                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26848602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26848602                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26848602                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26848602                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 501161877410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 501161877410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 501161877410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 501161877410                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058924                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058924                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058924                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058924                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18666.218726                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18666.218726                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18666.218726                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18666.218726                       # average overall mshr miss latency
system.cpu0.dcache.replacements              27599815                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    295069084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      295069084                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33419365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33419365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 752487188000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 752487188000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    328488449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    328488449                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101737                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101737                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22516.501675                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22516.501675                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     11547274                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     11547274                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     21872091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     21872091                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 357571491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 357571491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16348.299346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16348.299346                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115090774                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115090774                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12070936                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12070936                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 486547310654                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 486547310654                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127161710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127161710                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.094926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.094926                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40307.339104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40307.339104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7094425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7094425                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4976511                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4976511                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 143590386410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 143590386410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039135                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039135                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28853.625845                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28853.625845                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1794                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1355                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1355                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9265000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9265000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3149                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430295                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6837.638376                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6837.638376                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1342                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1342                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1558000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1558000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004128                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004128                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 119846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 119846.153846                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       671500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       671500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044351                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4901.459854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4901.459854                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       534500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       534500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044351                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044351                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3901.459854                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3901.459854                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050714                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760765                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760765                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65512700500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65512700500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811479                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419969                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419969                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86114.240929                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86114.240929                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760764                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760764                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64751932000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64751932000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419968                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419968                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85114.348208                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85114.348208                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987638                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          438824407                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         27609135                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.894174                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987638                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999614                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        942544919                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       942544919                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29729220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            25204418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 913                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              189062                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55123613                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29729220                       # number of overall hits
system.l2.overall_hits::.cpu0.data           25204418                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                913                       # number of overall hits
system.l2.overall_hits::.cpu1.data             189062                       # number of overall hits
system.l2.overall_hits::total                55123613                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            107555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2394750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1537072                       # number of demand (read+write) misses
system.l2.demand_misses::total                4041397                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           107555                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2394750                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2020                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1537072                       # number of overall misses
system.l2.overall_misses::total               4041397                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8936146998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 243594917467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    185726996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 159965105763                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     412681897224                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8936146998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 243594917467                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    185726996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 159965105763                       # number of overall miss cycles
system.l2.overall_miss_latency::total    412681897224                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29836775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        27599168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2933                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1726134                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             59165010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29836775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       27599168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2933                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1726134                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            59165010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003605                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.086769                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.688715                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890471                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068307                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003605                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.086769                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.688715                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890471                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068307                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83084.440500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101720.395643                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91944.057426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104071.315959                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102113.674362                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83084.440500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101720.395643                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91944.057426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104071.315959                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102113.674362                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             247023                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9265                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.661954                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4703826                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2799866                       # number of writebacks
system.l2.writebacks::total                   2799866                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          67255                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5505                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               72769                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         67255                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5505                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              72769                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       107553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2327495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1531567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3968628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       107553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2327495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1531567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4908698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8877326                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7860541998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 215687337686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    165121496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 144315550272                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 368028551452                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7860541998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 215687337686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    165121496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 144315550272                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 464870912899                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 832899464351                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.686328                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.887282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.686328                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.887282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150044                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73085.288165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92669.302270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82027.568803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94227.382982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92734.454187                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73085.288165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92669.302270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82027.568803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94227.382982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94703.506490                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93823.237352                       # average overall mshr miss latency
system.l2.replacements                       12938606                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7424447                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7424447                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      7424448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7424448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     51622735                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51622735                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51622735                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51622735                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4908698                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4908698                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 464870912899                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 464870912899                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94703.506490                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94703.506490                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 48                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.905660                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1386.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            48                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       516500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       435500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       952000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.880000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.905660                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19865.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19795.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        68000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        68000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 22666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3238.095238                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        97000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       378000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       475000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        48500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        23750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4224367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           108250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4332617                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1521948                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1112485                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2634433                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 151396594046                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113953954927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  265350548973                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5746315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1220735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6967050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.264856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.911324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.378127                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99475.536645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102431.902387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100723.969436                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        34245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2568                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            36813                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1487703                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1109917                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2597620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 133907249651                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102663961932                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 236571211583                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.258897                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.909220                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.372844                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90009.396802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92496.972235                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91072.293708                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29729220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           913                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29730133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       107555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           109575                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8936146998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    185726996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9121873994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29836775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2933                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29839708                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.688715                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83084.440500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91944.057426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83247.766315                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       107553                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       109566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7860541998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    165121496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8025663494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003605                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.686328                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73085.288165                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82027.568803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73249.580107                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     20980051                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        80812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21060863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       872802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       424587                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1297389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  92198323421                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  46011150836                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 138209474257                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     21852853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       505399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22358252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.039940                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.840103                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105634.867268                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108366.838448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106528.939475                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        33010                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2937                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        35947                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       839792                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       421650                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1261442                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  81780088035                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  41651588340                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 123431676375                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.038429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.834291                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97381.361141                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98782.374813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97849.664412                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                30                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          278                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             286                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5392489                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       129998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5522487                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           316                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.914474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.666667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.905063                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19397.442446                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16249.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19309.395105                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           72                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          208                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          214                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4106490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       124499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4230989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.684211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.677215                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19742.740385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20749.833333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19770.976636                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999915                       # Cycle average of tags in use
system.l2.tags.total_refs                   122946561                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12938708                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.502229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.448355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.365031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.773556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.856717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.554860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.616381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.036954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.137087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.196170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 958639436                       # Number of tag accesses
system.l2.tags.data_accesses                958639436                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6883328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     148991296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      98022720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    308364800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          562390976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6883328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7012160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179191488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179191488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         107552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2327989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1531605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4818200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8787359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2799867                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2799867                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6553649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        141855305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           122662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         93327887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    293595558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             535455059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6553649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       122662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6676310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170609048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170609048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170609048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6553649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       141855305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          122662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        93327887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    293595558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            706064107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2714700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    107550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2226146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1510008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4814393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.009117057750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166622                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166622                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15966048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2554180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8787359                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2799867                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8787359                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2799867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 127249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 85167                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            394786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            395112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            462837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1914637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            481018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            542691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            469966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            476742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            505108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            481305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           441940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           417177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           482403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           390447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           387807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           416134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            184878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            208874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            200113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            216349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            218558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           153748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           178953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146234                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 353916936663                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43300550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            516293999163                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40867.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59617.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6381404                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600825                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8787359                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2799867                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2345785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1393693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  608130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  503853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  441186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  383643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  355400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  335139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  312663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  292419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 310304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 501831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 293057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 191331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 158720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 122074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  82139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  26241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 150498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 169178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 169128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 169387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 169314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 170705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 176248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 169751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 169731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 167019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 164995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 164680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 165344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3392540                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.583990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.523739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.535068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2030837     59.86%     59.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       643643     18.97%     78.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       153786      4.53%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        83477      2.46%     85.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62410      1.84%     87.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54355      1.60%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        49226      1.45%     90.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        48155      1.42%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       266651      7.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3392540                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166622                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.974307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.444968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    465.508846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166617    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-188415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166622                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.292374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.272219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.853948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146023     87.64%     87.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2204      1.32%     88.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12207      7.33%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3936      2.36%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1497      0.90%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              436      0.26%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              186      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               88      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166622                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              554247040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8143936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               173738752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               562390976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179191488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       527.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    535.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1050304611000                       # Total gap between requests
system.mem_ctrls.avgGap                      90643.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6883200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    142473344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96640512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    308121152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    173738752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6553526.675572780892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 135649532.261456459761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 122661.545308489149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92011880.133224576712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 293363579.285828590393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165417472.369352012873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       107552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2327989                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1531605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4818200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2799867                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3417080591                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 120047543189                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80964335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  80952832490                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 311795578558                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25086017903480                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31771.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51567.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40220.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52854.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64712.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8959717.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11886650580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6317889435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         25149371940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7227471060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82910018880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     238475210340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     202495782720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       574462394955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.948313                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 523254562264                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35071920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 491978237736                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12336149280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6556799865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36683813460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6943095900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82910018880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     357228916860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102492661440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       605151455685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.167510                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 261725585471                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35071920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 753507214529                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10232683383.720930                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47208942187.173447                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 350759560500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170293949000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 880010771000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12888927                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12888927                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12888927                       # number of overall hits
system.cpu1.icache.overall_hits::total       12888927                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3254                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3254                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3254                       # number of overall misses
system.cpu1.icache.overall_misses::total         3254                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    219601998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    219601998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    219601998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    219601998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12892181                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12892181                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12892181                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12892181                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000252                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000252                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67486.784880                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67486.784880                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67486.784880                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67486.784880                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          205                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    68.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2901                       # number of writebacks
system.cpu1.icache.writebacks::total             2901                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          321                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          321                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          321                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          321                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2933                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2933                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2933                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    200521999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    200521999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    200521999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    200521999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68367.541425                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68367.541425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68367.541425                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68367.541425                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2901                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12888927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12888927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3254                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3254                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    219601998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    219601998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12892181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12892181                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67486.784880                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67486.784880                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          321                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          321                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2933                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    200521999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    200521999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000228                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68367.541425                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68367.541425                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989085                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12786604                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2901                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          4407.653912                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356774500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989085                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999659                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999659                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         25787295                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        25787295                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15908476                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15908476                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15908476                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15908476                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4389014                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4389014                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4389014                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4389014                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 461505013583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 461505013583                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 461505013583                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 461505013583                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20297490                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20297490                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20297490                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20297490                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.216234                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.216234                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.216234                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.216234                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105150.043628                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105150.043628                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105150.043628                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105150.043628                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2040703                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       455214                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            35452                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5394                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.562422                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.392659                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1725845                       # number of writebacks
system.cpu1.dcache.writebacks::total          1725845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3361632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3361632                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3361632                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3361632                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1027382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1027382                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1027382                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1027382                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 104202799182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 104202799182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 104202799182                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 104202799182                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050616                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050616                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050616                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050616                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101425.564378                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101425.564378                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101425.564378                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101425.564378                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1725845                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14379061                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14379061                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2600512                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2600512                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 223679276000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 223679276000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16979573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16979573                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.153155                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.153155                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86013.552716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86013.552716                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2094888                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2094888                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       505624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       505624                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  48004099500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  48004099500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029778                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94940.310389                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94940.310389                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1529415                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1529415                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1788502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1788502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 237825737583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 237825737583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3317917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3317917                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.539044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.539044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 132974.823390                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 132974.823390                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1266744                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1266744                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       521758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       521758                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  56198699682                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  56198699682                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.157255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.157255                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107710.278869                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107710.278869                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7132000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7132000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.364035                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.364035                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42963.855422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42963.855422                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098684                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72588.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72588.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       995000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       995000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.265909                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.265909                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8504.273504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8504.273504                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.265909                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.265909                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7512.820513                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7512.820513                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103008                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708191                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61986557000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61986557000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811199                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391007                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391007                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87528.021395                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87528.021395                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708191                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708191                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61278366000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61278366000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391007                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391007                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86528.021395                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86528.021395                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.177092                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18740354                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1735467                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.798450                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356786000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.177092                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943034                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943034                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45954664                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45954664                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1050304720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52198724                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10224314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51740851                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10138740                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9070811                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           253                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            594                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6985331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6985331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29839712                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22359013                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          316                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          316                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89510299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     82808830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5187771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             177515667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3819105280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3532734592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       373376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    220926592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7573139840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22028986                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180410560                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         81196272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077764                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.270138                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74931566     92.28%     92.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6216872      7.66%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46221      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1613      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           81196272                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       118343693302                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41416664402                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44793197786                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2603740720                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4403991                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1678228242000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135839                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703332                       # Number of bytes of host memory used
host_op_rate                                   136184                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10496.87                       # Real time elapsed on the host
host_tick_rate                               59820060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1425882621                       # Number of instructions simulated
sim_ops                                    1429509433                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.627924                       # Number of seconds simulated
sim_ticks                                627923522000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.887329                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               94403777                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94510263                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3579221                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        103361067                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              5194                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13077                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7883                       # Number of indirect misses.
system.cpu0.branchPred.lookups              104852636                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1851                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           776                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3577493                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  60074115                       # Number of branches committed
system.cpu0.commit.bw_lim_events             13214367                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2920                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      122962005                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           262764405                       # Number of instructions committed
system.cpu0.commit.committedOps             262765061                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1232345530                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.213224                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.125393                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1170046481     94.94%     94.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11379907      0.92%     95.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     20626181      1.67%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2322009      0.19%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1211978      0.10%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       966489      0.08%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       275354      0.02%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12302764      1.00%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     13214367      1.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1232345530                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10519                       # Number of function calls committed.
system.cpu0.commit.int_insts                261523983                       # Number of committed integer instructions.
system.cpu0.commit.loads                     81097578                       # Number of loads committed
system.cpu0.commit.membars                       1026                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1077      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       180393922     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             236      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       81098298     30.86%     99.52% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1270410      0.48%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        262765061                       # Class of committed instruction
system.cpu0.commit.refs                      82368802                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  262764405                       # Number of Instructions Simulated
system.cpu0.committedOps                    262765061                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.765704                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.765704                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1036965479                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1794                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81541476                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             407691926                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                49679588                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                139676924                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3577893                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4005                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             20685210                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  104852636                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 95546743                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1149834971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1032405                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                     466847698                       # Number of instructions fetch has processed
system.cpu0.fetch.SquashCycles                7159242                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.083731                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          97170502                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94408971                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.372805                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1250585094                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.373304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.690394                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               904869698     72.36%     72.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               240741687     19.25%     91.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97220327      7.77%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3385499      0.27%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2343569      0.19%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13388      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2009143      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     434      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1349      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1250585094                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1672253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3699815                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                73279930                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.422236                       # Inst execution rate
system.cpu0.iew.exec_refs                   300266143                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1290722                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              113445258                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            119524318                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2090                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2072918                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1678423                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          382132817                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            298975421                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3137785                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            528748058                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                975764                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            649091600                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3577893                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            650354245                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     19386439                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1252                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          197                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     38426740                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       407199                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           197                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       653339                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3046476                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                278487986                       # num instructions consuming a value
system.cpu0.iew.wb_count                    325431696                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.743034                       # average fanout of values written-back
system.cpu0.iew.wb_producers                206925981                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.259876                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     326345931                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               638311388                       # number of integer regfile reads
system.cpu0.int_regfile_writes              251781943                       # number of integer regfile writes
system.cpu0.ipc                              0.209833                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.209833                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1360      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            229384414     43.13%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1348      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  251      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     43.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           301157696     56.62%     99.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1340454      0.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             531885842                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40266531                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.075705                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2323804      5.77%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              37941815     94.23%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  912      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             572150694                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2361226476                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    325431379                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        501500384                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 382129589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                531885842                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3228                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      119367759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6603804                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           308                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     76164765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1250585094                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.425310                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.160557                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1033937767     82.68%     82.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           95121606      7.61%     90.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           38671937      3.09%     93.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           17986708      1.44%     94.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           34996592      2.80%     97.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           19598738      1.57%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6016036      0.48%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            2661716      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1593994      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1250585094                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.424742                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2478365                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          526682                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           119524318                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1678423                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    606                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      1252257347                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3589697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              772760326                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            201425734                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27157116                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                60228927                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             256440325                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               335027                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            527702304                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             393484498                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          303441166                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                146321100                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1732696                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3577893                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            267602443                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102015440                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       527701992                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         94405                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1221                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                124312070                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1200                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1604854784                       # The number of ROB reads
system.cpu0.rob.rob_writes                  789706436                       # The number of ROB writes
system.cpu0.timesIdled                          17157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  283                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.488548                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16430475                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16514941                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2193544                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28283156                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4307                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          21493                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           17186                       # Number of indirect misses.
system.cpu1.branchPred.lookups               30011685                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          435                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           470                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2193245                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  13128799                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3388828                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2623                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       48826156                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57218678                       # Number of instructions committed
system.cpu1.commit.committedOps              57219465                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190480624                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.300395                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.258229                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    172874570     90.76%     90.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7052810      3.70%     94.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3972770      2.09%     96.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       894658      0.47%     97.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       740800      0.39%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       674622      0.35%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        80755      0.04%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       800811      0.42%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3388828      1.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190480624                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4178                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55979773                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13959685                       # Number of loads committed
system.cpu1.commit.membars                       1137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1137      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41880606     73.19%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13960155     24.40%     97.59% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1377327      2.41%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57219465                       # Class of committed instruction
system.cpu1.commit.refs                      15337482                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57218678                       # Number of Instructions Simulated
system.cpu1.committedOps                     57219465                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.474632                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.474632                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            124943611                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  307                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13971920                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             118658402                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15607262                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52879552                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2202290                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1140                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2933405                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   30011685                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18100809                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    177637766                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               613963                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     139390694                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4405178                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.150954                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          18725765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16434782                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.701112                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         198566120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.701996                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.101549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               115035649     57.93%     57.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                50223986     25.29%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23011144     11.59%     94.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4062196      2.05%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3200080      1.61%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   40055      0.02%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2992412      1.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     537      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198566120                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         247726                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2341648                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18210161                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.443661                       # Inst execution rate
system.cpu1.iew.exec_refs                    25988691                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1538223                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               57268272                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26258615                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1661                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3402447                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2453149                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          105629758                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             24450468                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1864707                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             88206021                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                379370                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             37083073                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2202290                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             37727708                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       658474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          280998                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          926                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         8880                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     12298930                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1075352                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          8880                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1256848                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1084800                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66944127                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81827998                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.726503                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48635086                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.411581                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      82205033                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               113937730                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62460114                       # number of integer regfile writes
system.cpu1.ipc                              0.287800                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.287800                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1351      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63249910     70.22%     70.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                2876      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            25192055     27.97%     98.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1624376      1.80%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90070728                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1068887                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011867                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 242339     22.67%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                826289     77.30%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  259      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91138264                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         380106572                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81827998                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154048903                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 105626797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90070728                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2961                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       48410293                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           330109                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           338                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     32707979                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    198566120                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.453606                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.032331                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          151657430     76.38%     76.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24192453     12.18%     88.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12473810      6.28%     94.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4339414      2.19%     97.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3585890      1.81%     98.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1166114      0.59%     99.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             591298      0.30%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             287193      0.14%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             272518      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198566120                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.453041                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5271092                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          939397                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26258615                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2453149                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu1.numCycles                       198813846                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1056915311                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              101925294                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             42715173                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3436013                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                18255694                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              19104930                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               261431                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            152774472                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             113759674                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           86567416                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52251134                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1750454                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2202290                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             23867482                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                43852243                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       152774472                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         64226                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1325                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11615382                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1318                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   293136754                       # The number of ROB reads
system.cpu1.rob.rob_writes                  220186989                       # The number of ROB writes
system.cpu1.timesIdled                           2478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         36100297                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              5058863                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            44267675                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              58719                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              17572747                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     51763720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     103358462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       384883                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       165649                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25363169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     22414651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50720025                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       22580300                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           51681604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       421337                       # Transaction distribution
system.membus.trans_dist::WritebackClean            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict         51173888                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1712                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            468                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79448                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      51681604                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    155119511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              155119511                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3339673024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3339673024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1392                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          51763232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                51763232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            51763232                       # Request fanout histogram
system.membus.respLayer1.occupancy       266332149934                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        116331516729                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   627923522000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   627923522000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    105579823.529412                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27291924.963566                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        81000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    116916000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   626128665000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1794857000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     95530020                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        95530020                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     95530020                       # number of overall hits
system.cpu0.icache.overall_hits::total       95530020                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16723                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16723                       # number of overall misses
system.cpu0.icache.overall_misses::total        16723                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1289687500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1289687500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1289687500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1289687500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     95546743                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     95546743                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     95546743                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     95546743                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000175                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000175                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000175                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000175                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77120.582431                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77120.582431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77120.582431                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77120.582431                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1044                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.947368                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15347                       # number of writebacks
system.cpu0.icache.writebacks::total            15347                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1376                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1376                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1376                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1376                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15347                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15347                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15347                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1188242500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1188242500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1188242500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1188242500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000161                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000161                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77425.066788                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77425.066788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77425.066788                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77425.066788                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15347                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     95530020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       95530020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1289687500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1289687500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     95546743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     95546743                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000175                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77120.582431                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77120.582431                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1376                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1376                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15347                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1188242500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1188242500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000161                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77425.066788                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77425.066788                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           95545603                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15379                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6212.731842                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        191108833                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       191108833                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65774119                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65774119                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65774119                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65774119                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37730923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37730923                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37730923                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37730923                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3249131073709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3249131073709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3249131073709                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3249131073709                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    103505042                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    103505042                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    103505042                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    103505042                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.364532                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.364532                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.364532                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.364532                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86113.214715                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86113.214715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86113.214715                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86113.214715                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    908347199                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       555532                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         19615698                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7808                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.307157                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.149078                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23267757                       # number of writebacks
system.cpu0.dcache.writebacks::total         23267757                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14461155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14461155                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14461155                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14461155                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23269768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23269768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23269768                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23269768                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 2170688841915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 2170688841915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 2170688841915                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 2170688841915                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.224818                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.224818                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.224818                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.224818                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93283.647775                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93283.647775                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93283.647775                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93283.647775                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23267752                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     65107891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       65107891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37127487                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37127487                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 3201257243000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3201257243000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    102235378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    102235378                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.363157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.363157                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86223.375231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86223.375231                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13902130                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13902130                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23225357                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23225357                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2166340727000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2166340727000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.227175                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.227175                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93274.808521                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93274.808521                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       666228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        666228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       603436                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       603436                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  47873830709                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  47873830709                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1269664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1269664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.475272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.475272                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79335.390512                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79335.390512                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       559025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       559025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        44411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        44411                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4348114915                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4348114915                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034979                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034979                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97906.260048                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97906.260048                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          712                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7557000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7557000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          866                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.177829                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.177829                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49071.428571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49071.428571                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       319000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       319000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        29000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        29000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          545                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          545                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          234                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1223000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1223000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          779                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          779                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.300385                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.300385                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5226.495726                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5226.495726                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       989000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       989000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.300385                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.300385                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4226.495726                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4226.495726                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            654                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          122                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          122                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       531500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       531500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          776                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          776                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.157216                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.157216                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4356.557377                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4356.557377                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           11                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          111                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          111                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       371000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       371000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.143041                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.143041                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3342.342342                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3342.342342                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999300                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           89048420                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23268506                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.826993                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999300                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        230283400                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       230283400                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1110                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2554723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 319                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              250090                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2806242                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1110                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2554723                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                319                       # number of overall hits
system.l2.overall_hits::.cpu1.data             250090                       # number of overall hits
system.l2.overall_hits::total                 2806242                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14237                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          20711030                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1793344                       # number of demand (read+write) misses
system.l2.demand_misses::total               22520944                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14237                       # number of overall misses
system.l2.overall_misses::.cpu0.data         20711030                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2333                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1793344                       # number of overall misses
system.l2.overall_misses::total              22520944                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1151294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 2095147910003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    200556499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 192842382618                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2289342143620                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1151294500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 2095147910003                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    200556499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 192842382618                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2289342143620                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15347                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23265753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2043434                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25327186                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15347                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23265753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2043434                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25327186                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.927673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.890194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.879713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.889200                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.927673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.890194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.879713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.889200                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80866.369319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101160.971231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85965.066009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107532.287513                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101653.915734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80866.369319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101160.971231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85965.066009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107532.287513                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101653.915734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4457850                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    169863                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.243796                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  29557673                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              421336                       # number of writebacks
system.l2.writebacks::total                    421336                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         607578                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9428                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              617043                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        607578                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9428                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             617043                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14221                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     20103452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1783916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21903901                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     20103452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1783916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     29951219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         51855120                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1008372000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1858506117782                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    176095999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 174434423273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2034125009054                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1008372000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1858506117782                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    176095999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 174434423273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2952996053667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4987121062721                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.926631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.864079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.871795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.872999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.926631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.864079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.871795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.872999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.047409                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70907.249842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92447.113947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76166.089533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97781.747164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92865.878505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70907.249842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92447.113947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76166.089533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97781.747164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98593.518136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96174.130206                       # average overall mshr miss latency
system.l2.replacements                       74069298                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       481478                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           481478                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       481479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       481479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24469239                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24469239                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            5                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              5                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24469244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24469244                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            5                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     29951219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       29951219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2952996053667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2952996053667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98593.518136                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98593.518136                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  114                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           646                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           103                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                749                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3611500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       783000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4394500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              863                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.891034                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.746377                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867903                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5590.557276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7601.941748                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5867.156208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          639                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          101                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           740                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12946499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2103500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     15049999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.881379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.731884                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.857474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20260.561815                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20826.732673                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20337.836486                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           35                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       116500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       116500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.972222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.977273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14562.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2709.302326                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           35                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       215500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       692500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       908000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.972222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.931818                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 35916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22146.341463                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1872                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3593                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5465                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          41133                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          38702                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79835                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4228322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4064011499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8292333499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        43005                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        42295                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             85300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.956470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.915049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.935932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102796.343568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105007.790269                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103868.397307                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          204                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          187                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              391                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40929                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        38515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3805817500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3666440999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7472258499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.951727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.910628                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.931348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92985.841335                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95195.144723                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94056.926879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1110                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           319                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14237                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1151294500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    200556499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1351850999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.927673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.879713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80866.369319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85965.066009                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81584.248582                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            37                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14221                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1008372000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    176095999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1184467999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.926631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.871795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918551                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70907.249842                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76166.089533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71642.654025                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2552851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       246497                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2799348                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     20669897                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1754642                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        22424539                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2090919588003                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 188778371119                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2279697959122                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23222748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2001139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25223887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.890071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.876822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.889020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101157.716848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107587.970149                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101660.861752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       607374                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9241                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       616615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     20062523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1745401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     21807924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1854700300282                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 170767982274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2025468282556                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.863917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.872204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864574                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92446.014905                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97838.824588                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92877.629368                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    79529895                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  74069362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.073722                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.872586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.004740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.770888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.018979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.332207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.000599                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.058920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.437509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 476300586                       # Number of tag accesses
system.l2.tags.data_accesses                476300586                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        910144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1287045504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        147968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     114173824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1910429696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3312707136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       910144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1058112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     26965568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26965568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       20110086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1783966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     29850464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            51761049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       421337                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             421337                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1449450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2049685127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           235647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        181827595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3042456014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5275653834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1449450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       235647                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1685097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       42944032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             42944032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       42944032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1449450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2049685127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          235647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       181827595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3042456014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5318597866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    393869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  20047223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1767298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  29839931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037218070250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24256                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24256                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            75117227                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             370985                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    51761049                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     421342                       # Number of write requests accepted
system.mem_ctrls.readBursts                  51761049                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   421342                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  90064                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 27473                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1665306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1572542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1561503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1560244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4619574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           6493064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6173260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5558222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5556241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4785902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3057650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1926007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1878638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1831712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1743123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1687997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             21862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             38575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            21981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22201                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2159338736556                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               258354925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            3128169705306                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41790.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60540.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 43133130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  330732                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              51761049                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               421342                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4923185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6248622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5569480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4194576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3063562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2674165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2421700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2251071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2124368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2044610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2251583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4867679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2503390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1837999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1696500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1446517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1018265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 488418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  39992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  25887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  27078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8600990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.414632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.970655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.668026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2786874     32.40%     32.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1874391     21.79%     54.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       767740      8.93%     63.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       459054      5.34%     68.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       314706      3.66%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       246474      2.87%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       227536      2.65%     77.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       253018      2.94%     80.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1671197     19.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8600990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2130.232685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.902976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  41175.522973                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535        24240     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.6384e+06           16      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24256                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21733     89.60%     89.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              500      2.06%     91.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1199      4.94%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              534      2.20%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              203      0.84%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.28%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24256                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3306943040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5764096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25207616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3312707136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26965888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5266.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5275.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     42.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  627923532500                       # Total gap between requests
system.mem_ctrls.avgGap                      12033.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       910144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1283022272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       147968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    113107072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1909755584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25207616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1449450.399789291434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2043277926.447864532471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 235646.531489546585                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 180128738.671458780766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3041382456.763580322266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 40144404.719401478767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     20110086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2312                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1783966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     29850464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       421342                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    420198555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1022337589788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80045780                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 100392035022                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2004939836161                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15359119149990                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29547.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50837.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34621.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56274.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67166.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36452855.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26965695120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14332610655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        160416307800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          974605320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     49567642800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     279185909940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6018708480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       537461480115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        855.934618                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12764124050                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  20967700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 594191697950                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          34445387760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18308146395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        208514525100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1081390860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     49567642800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     283121595780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2704446720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       597743135415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        951.936206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4468682428                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  20967700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 602487139572                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                328                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          165                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3203131400                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6536093683.111047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          165    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  16611083000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            165                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    99406841000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 528516681000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18098009                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18098009                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18098009                       # number of overall hits
system.cpu1.icache.overall_hits::total       18098009                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2800                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2800                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2800                       # number of overall misses
system.cpu1.icache.overall_misses::total         2800                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    220236000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    220236000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    220236000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    220236000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18100809                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18100809                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18100809                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18100809                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000155                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000155                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000155                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000155                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78655.714286                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78655.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78655.714286                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78655.714286                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           25                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2652                       # number of writebacks
system.cpu1.icache.writebacks::total             2652                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          148                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          148                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2652                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2652                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2652                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    208735000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    208735000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    208735000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    208735000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000147                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000147                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000147                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000147                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78708.521870                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78708.521870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78708.521870                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78708.521870                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2652                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18098009                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18098009                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2800                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2800                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    220236000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    220236000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18100809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18100809                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000155                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000155                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78655.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78655.714286                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          148                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2652                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2652                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    208735000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    208735000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78708.521870                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78708.521870                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18205917                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2684                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6783.128539                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36204270                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36204270                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15597513                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15597513                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15597513                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15597513                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5320645                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5320645                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5320645                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5320645                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 430419811274                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 430419811274                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 430419811274                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 430419811274                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20918158                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20918158                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20918158                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20918158                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.254355                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.254355                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.254355                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.254355                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80896.171662                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80896.171662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80896.171662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80896.171662                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     42085369                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        62487                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           695381                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            871                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.521310                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.741676                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2044301                       # number of writebacks
system.cpu1.dcache.writebacks::total          2044301                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3274371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3274371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3274371                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3274371                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2046274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2046274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2046274                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2046274                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 200135781827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 200135781827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 200135781827                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 200135781827                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.097823                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.097823                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.097823                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.097823                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97804.977157                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97804.977157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97804.977157                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97804.977157                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2044299                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14819837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14819837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4721796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4721796                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 382704048500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 382704048500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19541633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19541633                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.241628                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.241628                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81050.525796                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81050.525796                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2717961                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2717961                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2003835                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2003835                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 195943137500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 195943137500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.102542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.102542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97784.067800                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97784.067800                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       777676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        777676                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       598849                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       598849                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  47715762774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  47715762774                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1376525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1376525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.435044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.435044                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79679.122406                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79679.122406                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       556410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       556410                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        42439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        42439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4192644327                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4192644327                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.030831                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030831                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98792.250689                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98792.250689                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          691                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          691                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     14407000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     14407000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          878                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.212984                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.212984                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 77042.780749                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 77042.780749                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7723000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7723000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103645                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103645                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84868.131868                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84868.131868                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          556                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          556                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          238                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          238                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1946500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1946500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          794                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.299748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.299748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8178.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8178.571429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          238                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          238                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1711500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1711500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.299748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.299748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7191.176471                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7191.176471                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       100500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       100500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        97500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          301                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            301                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          169                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          169                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1023500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1023500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          470                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          470                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.359574                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.359574                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6056.213018                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6056.213018                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          169                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          169                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       854500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       854500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.359574                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.359574                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5056.213018                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5056.213018                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.992384                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17653454                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2046166                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.627577                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.992384                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43886739                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43886739                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 627923522000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25247086                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       902815                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     24848577                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        73647963                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         53995286                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1827                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           469                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2296                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            85530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           85530                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17999                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25229087                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     69804372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6134696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75993065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1964416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2978144704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       339456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    261614976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3242063552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       128071408                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27313280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        153424100                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.150777                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360836                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              130456980     85.03%     85.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22801471     14.86%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 165649      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          153424100                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50716833363                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       34906464656                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23028484                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3071841879                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3989976                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
