dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_10,../../../ipstatic/dist_mem_gen_v8_0_10/sources_1/ip/dist_mem_gen_0/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v,
dist_mem_gen_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sigmoid_0_2/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,
saturationLogic.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sigmoid_0_2/sources_1/new/saturationLogic.v,
dataConv.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sigmoid_0_2/sources_1/new/dataConv.v,
addrConv.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sigmoid_0_2/sources_1/new/addrConv.v,
sigmoid.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sigmoid_0_2/sources_1/new/sigmoid.v,
sigmoid_0.v,verilog,xil_defaultlib,../../../../project_1.srcs/sources_1/ip/sigmoid_0_2/sim/sigmoid_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
