\hypertarget{class_w_d_c65_c02___interface}{}\doxysection{WDC65\+C02\+\_\+\+Interface Entity Reference}
\label{class_w_d_c65_c02___interface}\index{WDC65C02\_Interface@{WDC65C02\_Interface}}
Inheritance diagram for WDC65\+C02\+\_\+\+Interface\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.641510cm]{d9/dde/class_w_d_c65_c02___interface}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_w_d_c65_c02___interface_1_1_behavioral}{Behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_ae4f03c286607f3181e16b9aa12d0c6d4}\label{class_w_d_c65_c02___interface_ae4f03c286607f3181e16b9aa12d0c6d4}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_afd13b50585152f6756d196bf3f1c52ac}\label{class_w_d_c65_c02___interface_afd13b50585152f6756d196bf3f1c52ac}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_afd13b50585152f6756d196bf3f1c52ac}{UNISIM}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_aa4b2b25246a821511120e3149b003563}\label{class_w_d_c65_c02___interface_aa4b2b25246a821511120e3149b003563}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_aa4b2b25246a821511120e3149b003563}{STD\+\_\+\+LOGIC\+\_\+1164}}   
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_adacc07a04f984bf46826252244ff9f7f}\label{class_w_d_c65_c02___interface_adacc07a04f984bf46826252244ff9f7f}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_adacc07a04f984bf46826252244ff9f7f}{W65\+C02\+\_\+\+DEFINITIONS}}   
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a0b4e29910fa9741df9382cff5f62bbdb}\label{class_w_d_c65_c02___interface_a0b4e29910fa9741df9382cff5f62bbdb}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a0b4e29910fa9741df9382cff5f62bbdb}{VComponents}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a0d7b5b5412df0bf7fcbc00468907e554}\label{class_w_d_c65_c02___interface_a0d7b5b5412df0bf7fcbc00468907e554}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a0d7b5b5412df0bf7fcbc00468907e554}{CLOCK}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a81d302aefbb7db133dc340bbb1c477ac}\label{class_w_d_c65_c02___interface_a81d302aefbb7db133dc340bbb1c477ac}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a81d302aefbb7db133dc340bbb1c477ac}{RESET}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a79fc6a2594691db93d5a14c80a902ede}\label{class_w_d_c65_c02___interface_a79fc6a2594691db93d5a14c80a902ede}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a79fc6a2594691db93d5a14c80a902ede}{SINGLESTEP}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_af8e57b27268841c268698ae91820198d}\label{class_w_d_c65_c02___interface_af8e57b27268841c268698ae91820198d}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_af8e57b27268841c268698ae91820198d}{ADDRESS}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a58a8ed9ac75b548880e957fd2a4c5928}\label{class_w_d_c65_c02___interface_a58a8ed9ac75b548880e957fd2a4c5928}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a58a8ed9ac75b548880e957fd2a4c5928}{DATA}}  {\bfseries {\bfseries \textcolor{keywordflow}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a524a720b46cd1446c4f0405808659eef}\label{class_w_d_c65_c02___interface_a524a720b46cd1446c4f0405808659eef}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a524a720b46cd1446c4f0405808659eef}{DATA\+\_\+\+TO\+\_\+\+CPU\+\_\+\+TAP}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a9fdcd5fc8b48cf7e8c1e9a69e8e270bd}\label{class_w_d_c65_c02___interface_a9fdcd5fc8b48cf7e8c1e9a69e8e270bd}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a9fdcd5fc8b48cf7e8c1e9a69e8e270bd}{DATA\+\_\+\+FROM\+\_\+\+CPU\+\_\+\+TAP}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a65d5ed7950876b1089e599653a1311aa}\label{class_w_d_c65_c02___interface_a65d5ed7950876b1089e599653a1311aa}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a65d5ed7950876b1089e599653a1311aa}{IRQB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a10b50b8226bc9a749371456c39608d67}\label{class_w_d_c65_c02___interface_a10b50b8226bc9a749371456c39608d67}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a10b50b8226bc9a749371456c39608d67}{NMIB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_ad6be0c984b8992b9a2cb3e3115e62817}\label{class_w_d_c65_c02___interface_ad6be0c984b8992b9a2cb3e3115e62817}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_ad6be0c984b8992b9a2cb3e3115e62817}{PHI2}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_af93f523d81571afb977973bce65a5a3c}\label{class_w_d_c65_c02___interface_af93f523d81571afb977973bce65a5a3c}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_af93f523d81571afb977973bce65a5a3c}{RDY}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a709d97dc07b4c6441315470fb38f395c}\label{class_w_d_c65_c02___interface_a709d97dc07b4c6441315470fb38f395c}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a709d97dc07b4c6441315470fb38f395c}{RESB}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_af19436da829b946f31661e8e7dc06985}\label{class_w_d_c65_c02___interface_af19436da829b946f31661e8e7dc06985}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_af19436da829b946f31661e8e7dc06985}{RWB}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a820e5293ff91ab0caaa3a040433b471a}\label{class_w_d_c65_c02___interface_a820e5293ff91ab0caaa3a040433b471a}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a820e5293ff91ab0caaa3a040433b471a}{SYNC}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a2fc0b007069b95e66af1d2c1428b140b}\label{class_w_d_c65_c02___interface_a2fc0b007069b95e66af1d2c1428b140b}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a2fc0b007069b95e66af1d2c1428b140b}{PIO\+\_\+\+LED\+\_\+\+OUT}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a6a005bfacd0927d2c8cb3a0397f1598b}\label{class_w_d_c65_c02___interface_a6a005bfacd0927d2c8cb3a0397f1598b}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a6a005bfacd0927d2c8cb3a0397f1598b}{PIO\+\_\+7\+SEG\+\_\+\+COMMON}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{class_w_d_c65_c02___interface_a69c4ebe38dafc8d05cd992296b6df262}\label{class_w_d_c65_c02___interface_a69c4ebe38dafc8d05cd992296b6df262}} 
\mbox{\hyperlink{class_w_d_c65_c02___interface_a69c4ebe38dafc8d05cd992296b6df262}{PIO\+\_\+7\+SEG\+\_\+\+SEGMENTS}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\begin{DoxyAuthor}{Author}
Brian Tabone This is the top level module which interfaces directly with the 65C02 CPU. All input/output signals route through here 
\end{DoxyAuthor}

\begin{DoxyParams}{Parameters}
{\em CLOCK} & The 100mhz inbound clock from the FPGA \\
\hline
{\em RESERT} & The incoming reset signal (from a user button) \\
\hline
{\em SINGLESTEP} & When active, this ties SYNC to RDY to single step the chip \\
\hline
{\em ADDRESS} & 16 bit address line \\
\hline
{\em DATA} & 8 bit in/out data line \\
\hline
\end{DoxyParams}


The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+srcs/sources\+\_\+1/new/65\+C02\+\_\+\+Interface.\+vhd\end{DoxyCompactItemize}
