{
    "name": "Shift Register (CL)", 
    "contributors": [
        {
            "url": "http://www.xilinx.com", 
            "group": "Xilinx"
        }
    ], 
    "launch": [
        {
            "cmd_args": "BUILD/fir.xclbin", 
            "name": "generic launch for all flows"
        }
    ], 
    "platform_type": "pcie", 
    "host": {
        "compiler": {
            "sources": [
                "REPO_DIR/common/includes/xcl2"
            ], 
            "includepaths": [
                "REPO_DIR/common/includes/xcl2"
            ]
        }, 
        "host_exe": "shift_register"
    }, 
    "key_concepts": [
        "Kernel Optimization", 
        "Shift Register", 
        "FIR"
    ], 
    "keywords": [
        "xcl_array_partition", 
        "getprofilingInfo()"
    ], 
    "runtime": [
        "OpenCL"
    ], 
    "os": [
        "Linux"
    ], 
    "containers": [
        {
            "accelerators": [
                {
                    "name": "fir_naive", 
                    "location": "src/fir.cl"
                }, 
                {
                    "name": "fir_shift_register", 
                    "location": "src/fir.cl"
                }
            ], 
            "name": "fir"
        }
    ], 
    "description": [
        "This example demonstrates how to shift values in registers in each clock cycle"
    ]
}