#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' 'RS_dec_tb_t1.v' 'RS_dec.v' 'BM_lamda.v' 'GF_matrix_dec.v' 'GF_matrix_ascending_binary.v' 'input_syndromes.v' 'lamda_roots.v' 'transport_in2out.v' 'DP_RAM.v' 'candidate_RS_dec_tb_t1.v' 'error_correction.v' 'Omega_Phy.v' 'GF_mult_add_syndromes.v' '-o' 'simv' '-R' 2>&1
