
*** Running vivado
    with args -log cntr_test.vds -m64 -mode batch -messageDb vivado.pb -notrace -source cntr_test.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source cntr_test.tcl -notrace
Command: synth_design -top cntr_test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5648 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 297.117 ; gain = 87.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cntr_test' [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/cntr_test.vhd:15]
INFO: [Synth 8-3491] module 'core' declared at 'H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/core.vhd:6' bound to instance 'my_core' of component 'core' [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/cntr_test.vhd:41]
INFO: [Synth 8-638] synthesizing module 'core' [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/core.vhd:21]
INFO: [Synth 8-226] default block is never used [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/core.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'core' (1#1) [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/core.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'cntr_test' (2#1) [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/cntr_test.vhd:15]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[7]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[6]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[5]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[4]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[3]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[2]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[1]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 351.012 ; gain = 141.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 351.012 ; gain = 141.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/constrs_1/new/cntr_test_const.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/constrs_1/new/cntr_test_const.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/constrs_1/new/cntr_test_const.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '--set_property' is not supported in the xdc constraint file. [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/constrs_1/new/cntr_test_const.xdc:39]
CRITICAL WARNING: [Designutils 20-1307] Command '--' is not supported in the xdc constraint file. [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/constrs_1/new/cntr_test_const.xdc:40]
Finished Parsing XDC File [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/constrs_1/new/cntr_test_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/constrs_1/new/cntr_test_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cntr_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cntr_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 651.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:36 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/core.vhd:114]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [H:/EECS_443_project/C8VHDL/Chip8/chip8/cntr_test/cntr_test/cntr_test.srcs/sources_1/new/core.vhd:114]
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_err_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hex_digits[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "current_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_err_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_REG_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hex_digits[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "cpu_STACK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "graphic_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sprite_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "graphic_bufferA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "graphic_bufferB" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BCD_total" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_copy_num" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 23    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	  57 Input     16 Bit        Muxes := 1     
	  56 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  56 Input     12 Bit        Muxes := 3     
	  11 Input     12 Bit        Muxes := 1     
	  56 Input      9 Bit        Muxes := 1     
	  56 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 1     
	  56 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  56 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  56 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	  56 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	  56 Input      1 Bit        Muxes := 38    
	  16 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 23    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	  57 Input     16 Bit        Muxes := 1     
	  56 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  56 Input     12 Bit        Muxes := 3     
	  11 Input     12 Bit        Muxes := 1     
	  56 Input      9 Bit        Muxes := 1     
	  56 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 1     
	  56 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  56 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  56 Input      3 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	  56 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	  56 Input      1 Bit        Muxes := 38    
	  16 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 49    
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "current_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "tmp_err_code" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[7]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[6]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[5]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[4]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[3]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[2]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[1]
WARNING: [Synth 8-3331] design cntr_test has unconnected port memRead[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 651.730 ; gain = 442.527

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|core        | cpu_state  | 64x6          | LUT            | 
|core        | cpu_state  | 64x6          | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------+-----------+----------------------+--------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------+-----------+----------------------+--------------+
|cntr_test   | my_core/cpu_STACK_reg | Implied   | 16 x 12              | RAM32M x 3   | 
+------------+-----------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'my_core/mem_ret_data_reg[1]' (FDE) to 'my_core/mem_ret_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_core/mem_ret_data_reg[2]' (FDE) to 'my_core/mem_ret_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_core/mem_ret_data_reg[3]' (FDE) to 'my_core/mem_ret_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_core/mem_ret_data_reg[0]' (FDE) to 'my_core/mem_ret_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_core/mem_ret_data_reg[4]' (FDE) to 'my_core/mem_ret_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_core/mem_ret_data_reg[5]' (FDE) to 'my_core/mem_ret_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_core/mem_ret_data_reg[6]' (FDE) to 'my_core/mem_ret_data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/mem_ret_data_reg[7] )
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[15][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[14][0]' (FDE) to 'my_core/hex_digits_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[13][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[12][0]' (FDE) to 'my_core/hex_digits_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[11][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[10][0]' (FDE) to 'my_core/hex_digits_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[9][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[8][0]' (FDE) to 'my_core/hex_digits_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[7][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[6][0]' (FDE) to 'my_core/hex_digits_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[5][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[4][0]' (FDE) to 'my_core/hex_digits_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[3][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[2][0]' (FDE) to 'my_core/hex_digits_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[1][0]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[0][0]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[15][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[14][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[13][1]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[12][1]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[11][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[10][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[9][1]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[8][1]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[7][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[6][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[5][1]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[4][1]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[3][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[2][1]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[1][1]' (FDE) to 'my_core/hex_digits_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[0][1]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[15][2]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[14][2]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[13][2]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[12][2]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[11][2]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[10][2]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[9][2]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[8][2]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[7][2]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[6][2]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[5][2]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[4][2]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[3][2]' (FDE) to 'my_core/hex_digits_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[2][2]' (FDE) to 'my_core/hex_digits_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[1][2]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[0][2]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[15][3]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[14][3]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[13][3]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[12][3]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[11][3]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[10][3]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[9][3]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[8][3]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[7][3]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[6][3]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[5][3]' (FDE) to 'my_core/hex_digits_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[4][3]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[3][3]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[2][3]' (FDE) to 'my_core/hex_digits_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[1][3]' (FDE) to 'my_core/hex_digits_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[0][3]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[15][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[14][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[13][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[12][4]' (FDE) to 'my_core/hex_digits_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[11][4]' (FDE) to 'my_core/hex_digits_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[10][4]' (FDE) to 'my_core/hex_digits_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[9][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[8][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[7][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[6][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[5][4]' (FDE) to 'my_core/hex_digits_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[4][4]' (FDE) to 'my_core/hex_digits_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[3][4]' (FDE) to 'my_core/hex_digits_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[2][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[1][4]' (FDE) to 'my_core/hex_digits_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[0][4]' (FDE) to 'my_core/hex_digits_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[15][5]' (FDE) to 'my_core/hex_digits_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[14][5]' (FDE) to 'my_core/hex_digits_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[13][5]' (FDE) to 'my_core/hex_digits_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[12][5]' (FDE) to 'my_core/hex_digits_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[11][5]' (FDE) to 'my_core/hex_digits_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[10][5]' (FDE) to 'my_core/hex_digits_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[9][5]' (FDE) to 'my_core/hex_digits_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[8][5]' (FDE) to 'my_core/hex_digits_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[7][5]' (FDE) to 'my_core/hex_digits_reg[6][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[6][5]' (FDE) to 'my_core/hex_digits_reg[13][6]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[5][5]' (FDE) to 'my_core/hex_digits_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[4][5]' (FDE) to 'my_core/hex_digits_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'my_core/hex_digits_reg[3][5]' (FDE) to 'my_core/hex_digits_reg[0][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\my_core/hex_digits_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/hex_digits_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/graphic_bufferA_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/sprite_buffer_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/instruction_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/instruction_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/graphic_collision_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_core/kk_reg[5] )
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/mem_ret_data_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[15]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[14]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[13]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[12]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[11]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[10]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[9]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[8]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/instruction_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_collision_reg) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferA_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/sprite_buffer_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[15]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[14]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[13]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[12]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[11]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[10]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[9]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[8]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[15]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[14]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[13]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[12]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[11]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[10]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[9]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[8]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[7]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[6]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[5]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[4]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[3]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[2]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[1]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/RAND_reg[0]__0) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_offset_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_offset_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_offset_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/graphic_bufferB_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/BCD_total_reg[0]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[7]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[6]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[5]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[4]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[3]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[2]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[1]) is unused and will be removed from module cntr_test.
WARNING: [Synth 8-3332] Sequential element (my_core/memWrite_reg[0]) is unused and will be removed from module cntr_test.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:43 . Memory (MB): peak = 651.730 ; gain = 442.527

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 651.730 ; gain = 442.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 658.582 ; gain = 449.379

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |    98|
|4     |LUT2   |    88|
|5     |LUT3   |    46|
|6     |LUT4   |   103|
|7     |LUT5   |   111|
|8     |LUT6   |   268|
|9     |MUXF7  |    27|
|10    |RAM32M |     2|
|11    |FDCE   |     6|
|12    |FDRE   |   242|
|13    |FDSE   |     8|
|14    |IBUF   |     3|
|15    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |  1062|
|2     |  my_core |core   |  1043|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 334 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 658.582 ; gain = 138.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 658.582 ; gain = 449.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cntr_test' is not ideal for floorplanning, since the cellview 'core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
253 Infos, 118 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 658.582 ; gain = 443.934
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 658.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Apr 22 15:57:34 2017...
