Vivado Simulator 2016.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 25480 ns.
 A read was performed on address 8007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 25480 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:vga_controller_inst:video_mem:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\:tdp:RAMB36E1_TDP_inst: at simulation time 76560 ns.
 A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 76560 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 90660 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 90660 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[13].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[13].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[5].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[5].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[6].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[6].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB18E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[7].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\:tdp:RAMB18E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address 0400 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[7].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\/tdp/RAMB18E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB18E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::jpeg_testbench:jpeg_decoder:jpeg_buffer:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[8].ram.r\:\prim_noinit.ram\:\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 246020 ns.
 A read was performed on address a007 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle. 
Time: 246020 ns  Iteration: 5  Process: /jpeg_testbench/jpeg_decoder/jpeg_buffer/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[8].ram.r\/\prim_noinit.ram\/\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2016.2/continuous/2016_06_02_1577090/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
