ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM10_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM10_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM10_Init:
  28              	.LFB242:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****  ******************************************************************************
   4:Core/Src/tim.c ****  * @file    tim.c
   5:Core/Src/tim.c ****  * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****  *          of the TIM instances.
   7:Core/Src/tim.c ****  ******************************************************************************
   8:Core/Src/tim.c ****  * @attention
   9:Core/Src/tim.c ****  *
  10:Core/Src/tim.c ****  * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****  * All rights reserved.
  12:Core/Src/tim.c ****  *
  13:Core/Src/tim.c ****  * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****  * in the root directory of this software component.
  15:Core/Src/tim.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****  *
  17:Core/Src/tim.c ****  ******************************************************************************
  18:Core/Src/tim.c ****  */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim10;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim11;
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  47:Core/Src/tim.c **** 
  48:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  49:Core/Src/tim.c ****   htim1.Instance = TIM1;
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  52:Core/Src/tim.c ****   htim1.Init.Period = 2499;
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  72:Core/Src/tim.c ****   {
  73:Core/Src/tim.c ****     Error_Handler();
  74:Core/Src/tim.c ****   }
  75:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****     Error_Handler();
  85:Core/Src/tim.c ****   }
  86:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  87:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 3


  88:Core/Src/tim.c ****     Error_Handler();
  89:Core/Src/tim.c ****   }
  90:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 105:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 112:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c **** }
 115:Core/Src/tim.c **** /* TIM2 init function */
 116:Core/Src/tim.c **** void MX_TIM2_Init(void)
 117:Core/Src/tim.c **** {
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 124:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 125:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 130:Core/Src/tim.c ****   htim2.Instance = TIM2;
 131:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 132:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 133:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 134:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 135:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 136:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 141:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****     Error_Handler();
 144:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 4


 145:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 146:Core/Src/tim.c ****   {
 147:Core/Src/tim.c ****     Error_Handler();
 148:Core/Src/tim.c ****   }
 149:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 150:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 151:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 152:Core/Src/tim.c ****   {
 153:Core/Src/tim.c ****     Error_Handler();
 154:Core/Src/tim.c ****   }
 155:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 156:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 157:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 158:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****     Error_Handler();
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 164:Core/Src/tim.c ****   {
 165:Core/Src/tim.c ****     Error_Handler();
 166:Core/Src/tim.c ****   }
 167:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 168:Core/Src/tim.c **** 
 169:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 170:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c **** }
 173:Core/Src/tim.c **** /* TIM3 init function */
 174:Core/Src/tim.c **** void MX_TIM3_Init(void)
 175:Core/Src/tim.c **** {
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 182:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 183:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 184:Core/Src/tim.c **** 
 185:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 186:Core/Src/tim.c **** 
 187:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 188:Core/Src/tim.c ****   htim3.Instance = TIM3;
 189:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 190:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 191:Core/Src/tim.c ****   htim3.Init.Period = 999;
 192:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 193:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 194:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****     Error_Handler();
 197:Core/Src/tim.c ****   }
 198:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 199:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 200:Core/Src/tim.c ****   {
 201:Core/Src/tim.c ****     Error_Handler();
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 5


 202:Core/Src/tim.c ****   }
 203:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 208:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 209:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 210:Core/Src/tim.c ****   {
 211:Core/Src/tim.c ****     Error_Handler();
 212:Core/Src/tim.c ****   }
 213:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 214:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 215:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 216:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 217:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 218:Core/Src/tim.c ****   {
 219:Core/Src/tim.c ****     Error_Handler();
 220:Core/Src/tim.c ****   }
 221:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 222:Core/Src/tim.c ****   {
 223:Core/Src/tim.c ****     Error_Handler();
 224:Core/Src/tim.c ****   }
 225:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 226:Core/Src/tim.c **** 
 227:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 228:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 229:Core/Src/tim.c **** 
 230:Core/Src/tim.c **** }
 231:Core/Src/tim.c **** /* TIM10 init function */
 232:Core/Src/tim.c **** void MX_TIM10_Init(void)
 233:Core/Src/tim.c **** {
  29              		.loc 1 233 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
 234:Core/Src/tim.c **** 
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 0 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 0 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 1 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 1 */
 242:Core/Src/tim.c ****   htim10.Instance = TIM10;
  38              		.loc 1 242 3 view .LVU1
  39              		.loc 1 242 19 is_stmt 0 view .LVU2
  40 0002 0948     		ldr	r0, .L5
  41 0004 094B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
 243:Core/Src/tim.c ****   htim10.Init.Prescaler = 7999;
  43              		.loc 1 243 3 is_stmt 1 view .LVU3
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 6


  44              		.loc 1 243 25 is_stmt 0 view .LVU4
  45 0008 41F63F73 		movw	r3, #7999
  46 000c 4360     		str	r3, [r0, #4]
 244:Core/Src/tim.c ****   htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
  47              		.loc 1 244 3 is_stmt 1 view .LVU5
  48              		.loc 1 244 27 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
 245:Core/Src/tim.c ****   htim10.Init.Period = 9;
  51              		.loc 1 245 3 is_stmt 1 view .LVU7
  52              		.loc 1 245 22 is_stmt 0 view .LVU8
  53 0012 0922     		movs	r2, #9
  54 0014 C260     		str	r2, [r0, #12]
 246:Core/Src/tim.c ****   htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  55              		.loc 1 246 3 is_stmt 1 view .LVU9
  56              		.loc 1 246 29 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
 247:Core/Src/tim.c ****   htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  58              		.loc 1 247 3 is_stmt 1 view .LVU11
  59              		.loc 1 247 33 is_stmt 0 view .LVU12
  60 0018 8361     		str	r3, [r0, #24]
 248:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
  61              		.loc 1 248 3 is_stmt 1 view .LVU13
  62              		.loc 1 248 7 is_stmt 0 view .LVU14
  63 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
  64              	.LVL0:
  65              		.loc 1 248 6 view .LVU15
  66 001e 00B9     		cbnz	r0, .L4
  67              	.L1:
 249:Core/Src/tim.c ****   {
 250:Core/Src/tim.c ****     Error_Handler();
 251:Core/Src/tim.c ****   }
 252:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_Init 2 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   /* USER CODE END TIM10_Init 2 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c **** }
  68              		.loc 1 256 1 view .LVU16
  69 0020 08BD     		pop	{r3, pc}
  70              	.L4:
 250:Core/Src/tim.c ****   }
  71              		.loc 1 250 5 is_stmt 1 view .LVU17
  72 0022 FFF7FEFF 		bl	Error_Handler
  73              	.LVL1:
  74              		.loc 1 256 1 is_stmt 0 view .LVU18
  75 0026 FBE7     		b	.L1
  76              	.L6:
  77              		.align	2
  78              	.L5:
  79 0028 00000000 		.word	htim10
  80 002c 00440140 		.word	1073824768
  81              		.cfi_endproc
  82              	.LFE242:
  84              		.section	.text.MX_TIM11_Init,"ax",%progbits
  85              		.align	1
  86              		.global	MX_TIM11_Init
  87              		.syntax unified
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 7


  88              		.thumb
  89              		.thumb_func
  91              	MX_TIM11_Init:
  92              	.LFB243:
 257:Core/Src/tim.c **** /* TIM11 init function */
 258:Core/Src/tim.c **** void MX_TIM11_Init(void)
 259:Core/Src/tim.c **** {
  93              		.loc 1 259 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97 0000 08B5     		push	{r3, lr}
  98              	.LCFI1:
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 3, -8
 101              		.cfi_offset 14, -4
 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 0 */
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 0 */
 264:Core/Src/tim.c **** 
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 1 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 1 */
 268:Core/Src/tim.c ****   htim11.Instance = TIM11;
 102              		.loc 1 268 3 view .LVU20
 103              		.loc 1 268 19 is_stmt 0 view .LVU21
 104 0002 0948     		ldr	r0, .L11
 105 0004 094B     		ldr	r3, .L11+4
 106 0006 0360     		str	r3, [r0]
 269:Core/Src/tim.c ****   htim11.Init.Prescaler = 7999;
 107              		.loc 1 269 3 is_stmt 1 view .LVU22
 108              		.loc 1 269 25 is_stmt 0 view .LVU23
 109 0008 41F63F73 		movw	r3, #7999
 110 000c 4360     		str	r3, [r0, #4]
 270:Core/Src/tim.c ****   htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 111              		.loc 1 270 3 is_stmt 1 view .LVU24
 112              		.loc 1 270 27 is_stmt 0 view .LVU25
 113 000e 0023     		movs	r3, #0
 114 0010 8360     		str	r3, [r0, #8]
 271:Core/Src/tim.c ****   htim11.Init.Period = 99;
 115              		.loc 1 271 3 is_stmt 1 view .LVU26
 116              		.loc 1 271 22 is_stmt 0 view .LVU27
 117 0012 6322     		movs	r2, #99
 118 0014 C260     		str	r2, [r0, #12]
 272:Core/Src/tim.c ****   htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 119              		.loc 1 272 3 is_stmt 1 view .LVU28
 120              		.loc 1 272 29 is_stmt 0 view .LVU29
 121 0016 0361     		str	r3, [r0, #16]
 273:Core/Src/tim.c ****   htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 122              		.loc 1 273 3 is_stmt 1 view .LVU30
 123              		.loc 1 273 33 is_stmt 0 view .LVU31
 124 0018 8361     		str	r3, [r0, #24]
 274:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 125              		.loc 1 274 3 is_stmt 1 view .LVU32
 126              		.loc 1 274 7 is_stmt 0 view .LVU33
 127 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 8


 128              	.LVL2:
 129              		.loc 1 274 6 view .LVU34
 130 001e 00B9     		cbnz	r0, .L10
 131              	.L7:
 275:Core/Src/tim.c ****   {
 276:Core/Src/tim.c ****     Error_Handler();
 277:Core/Src/tim.c ****   }
 278:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_Init 2 */
 279:Core/Src/tim.c **** 
 280:Core/Src/tim.c ****   /* USER CODE END TIM11_Init 2 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c **** }
 132              		.loc 1 282 1 view .LVU35
 133 0020 08BD     		pop	{r3, pc}
 134              	.L10:
 276:Core/Src/tim.c ****   }
 135              		.loc 1 276 5 is_stmt 1 view .LVU36
 136 0022 FFF7FEFF 		bl	Error_Handler
 137              	.LVL3:
 138              		.loc 1 282 1 is_stmt 0 view .LVU37
 139 0026 FBE7     		b	.L7
 140              	.L12:
 141              		.align	2
 142              	.L11:
 143 0028 00000000 		.word	htim11
 144 002c 00480140 		.word	1073825792
 145              		.cfi_endproc
 146              	.LFE243:
 148              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 149              		.align	1
 150              		.global	HAL_TIM_Base_MspInit
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	HAL_TIM_Base_MspInit:
 156              	.LVL4:
 157              	.LFB244:
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 285:Core/Src/tim.c **** {
 158              		.loc 1 285 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 24
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		.loc 1 285 1 is_stmt 0 view .LVU39
 163 0000 10B5     		push	{r4, lr}
 164              	.LCFI2:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 4, -8
 167              		.cfi_offset 14, -4
 168 0002 86B0     		sub	sp, sp, #24
 169              	.LCFI3:
 170              		.cfi_def_cfa_offset 32
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 171              		.loc 1 287 3 is_stmt 1 view .LVU40
 172              		.loc 1 287 20 is_stmt 0 view .LVU41
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 9


 173 0004 0368     		ldr	r3, [r0]
 174              		.loc 1 287 5 view .LVU42
 175 0006 384A     		ldr	r2, .L25
 176 0008 9342     		cmp	r3, r2
 177 000a 0DD0     		beq	.L20
 288:Core/Src/tim.c ****   {
 289:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 292:Core/Src/tim.c ****     /* TIM1 clock enable */
 293:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 296:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 297:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 298:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 299:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 300:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 301:Core/Src/tim.c **** 
 302:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 303:Core/Src/tim.c ****   }
 304:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 178              		.loc 1 304 8 is_stmt 1 view .LVU43
 179              		.loc 1 304 10 is_stmt 0 view .LVU44
 180 000c B3F1804F 		cmp	r3, #1073741824
 181 0010 27D0     		beq	.L21
 305:Core/Src/tim.c ****   {
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 307:Core/Src/tim.c **** 
 308:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 309:Core/Src/tim.c ****     /* TIM2 clock enable */
 310:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 311:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 314:Core/Src/tim.c ****   }
 315:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 182              		.loc 1 315 8 is_stmt 1 view .LVU45
 183              		.loc 1 315 10 is_stmt 0 view .LVU46
 184 0012 364A     		ldr	r2, .L25+4
 185 0014 9342     		cmp	r3, r2
 186 0016 31D0     		beq	.L22
 316:Core/Src/tim.c ****   {
 317:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 318:Core/Src/tim.c **** 
 319:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 320:Core/Src/tim.c ****     /* TIM3 clock enable */
 321:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 322:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 325:Core/Src/tim.c ****   }
 326:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 187              		.loc 1 326 8 is_stmt 1 view .LVU47
 188              		.loc 1 326 10 is_stmt 0 view .LVU48
 189 0018 354A     		ldr	r2, .L25+8
 190 001a 9342     		cmp	r3, r2
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 10


 191 001c 3BD0     		beq	.L23
 327:Core/Src/tim.c ****   {
 328:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 0 */
 331:Core/Src/tim.c ****     /* TIM10 clock enable */
 332:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 333:Core/Src/tim.c **** 
 334:Core/Src/tim.c ****     /* TIM10 interrupt Init */
 335:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 336:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 337:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 338:Core/Src/tim.c **** 
 339:Core/Src/tim.c ****   /* USER CODE END TIM10_MspInit 1 */
 340:Core/Src/tim.c ****   }
 341:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 192              		.loc 1 341 8 is_stmt 1 view .LVU49
 193              		.loc 1 341 10 is_stmt 0 view .LVU50
 194 001e 354A     		ldr	r2, .L25+12
 195 0020 9342     		cmp	r3, r2
 196 0022 4CD0     		beq	.L24
 197              	.LVL5:
 198              	.L13:
 342:Core/Src/tim.c ****   {
 343:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 344:Core/Src/tim.c **** 
 345:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 0 */
 346:Core/Src/tim.c ****     /* TIM11 clock enable */
 347:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 348:Core/Src/tim.c **** 
 349:Core/Src/tim.c ****     /* TIM11 interrupt Init */
 350:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 351:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM11_MspInit 1 */
 355:Core/Src/tim.c ****   }
 356:Core/Src/tim.c **** }
 199              		.loc 1 356 1 view .LVU51
 200 0024 06B0     		add	sp, sp, #24
 201              	.LCFI4:
 202              		.cfi_remember_state
 203              		.cfi_def_cfa_offset 8
 204              		@ sp needed
 205 0026 10BD     		pop	{r4, pc}
 206              	.LVL6:
 207              	.L20:
 208              	.LCFI5:
 209              		.cfi_restore_state
 293:Core/Src/tim.c **** 
 210              		.loc 1 293 5 is_stmt 1 view .LVU52
 211              	.LBB2:
 293:Core/Src/tim.c **** 
 212              		.loc 1 293 5 view .LVU53
 213 0028 0024     		movs	r4, #0
 214 002a 0194     		str	r4, [sp, #4]
 293:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 11


 215              		.loc 1 293 5 view .LVU54
 216 002c 324B     		ldr	r3, .L25+16
 217 002e 5A6C     		ldr	r2, [r3, #68]
 218 0030 42F00102 		orr	r2, r2, #1
 219 0034 5A64     		str	r2, [r3, #68]
 293:Core/Src/tim.c **** 
 220              		.loc 1 293 5 view .LVU55
 221 0036 5B6C     		ldr	r3, [r3, #68]
 222 0038 03F00103 		and	r3, r3, #1
 223 003c 0193     		str	r3, [sp, #4]
 293:Core/Src/tim.c **** 
 224              		.loc 1 293 5 view .LVU56
 225 003e 019B     		ldr	r3, [sp, #4]
 226              	.LBE2:
 293:Core/Src/tim.c **** 
 227              		.loc 1 293 5 view .LVU57
 296:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 228              		.loc 1 296 5 view .LVU58
 229 0040 2246     		mov	r2, r4
 230 0042 2146     		mov	r1, r4
 231 0044 1920     		movs	r0, #25
 232              	.LVL7:
 296:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 233              		.loc 1 296 5 is_stmt 0 view .LVU59
 234 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 235              	.LVL8:
 297:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 236              		.loc 1 297 5 is_stmt 1 view .LVU60
 237 004a 1920     		movs	r0, #25
 238 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 239              	.LVL9:
 298:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 240              		.loc 1 298 5 view .LVU61
 241 0050 2246     		mov	r2, r4
 242 0052 2146     		mov	r1, r4
 243 0054 1A20     		movs	r0, #26
 244 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 245              	.LVL10:
 299:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 246              		.loc 1 299 5 view .LVU62
 247 005a 1A20     		movs	r0, #26
 248 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 249              	.LVL11:
 250 0060 E0E7     		b	.L13
 251              	.LVL12:
 252              	.L21:
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 253              		.loc 1 310 5 view .LVU63
 254              	.LBB3:
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 255              		.loc 1 310 5 view .LVU64
 256 0062 0023     		movs	r3, #0
 257 0064 0293     		str	r3, [sp, #8]
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 258              		.loc 1 310 5 view .LVU65
 259 0066 244B     		ldr	r3, .L25+16
 260 0068 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 12


 261 006a 42F00102 		orr	r2, r2, #1
 262 006e 1A64     		str	r2, [r3, #64]
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 263              		.loc 1 310 5 view .LVU66
 264 0070 1B6C     		ldr	r3, [r3, #64]
 265 0072 03F00103 		and	r3, r3, #1
 266 0076 0293     		str	r3, [sp, #8]
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 267              		.loc 1 310 5 view .LVU67
 268 0078 029B     		ldr	r3, [sp, #8]
 269              	.LBE3:
 310:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 270              		.loc 1 310 5 view .LVU68
 271 007a D3E7     		b	.L13
 272              	.L22:
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 273              		.loc 1 321 5 view .LVU69
 274              	.LBB4:
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 275              		.loc 1 321 5 view .LVU70
 276 007c 0023     		movs	r3, #0
 277 007e 0393     		str	r3, [sp, #12]
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 278              		.loc 1 321 5 view .LVU71
 279 0080 1D4B     		ldr	r3, .L25+16
 280 0082 1A6C     		ldr	r2, [r3, #64]
 281 0084 42F00202 		orr	r2, r2, #2
 282 0088 1A64     		str	r2, [r3, #64]
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 283              		.loc 1 321 5 view .LVU72
 284 008a 1B6C     		ldr	r3, [r3, #64]
 285 008c 03F00203 		and	r3, r3, #2
 286 0090 0393     		str	r3, [sp, #12]
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 287              		.loc 1 321 5 view .LVU73
 288 0092 039B     		ldr	r3, [sp, #12]
 289              	.LBE4:
 321:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 290              		.loc 1 321 5 view .LVU74
 291 0094 C6E7     		b	.L13
 292              	.L23:
 332:Core/Src/tim.c **** 
 293              		.loc 1 332 5 view .LVU75
 294              	.LBB5:
 332:Core/Src/tim.c **** 
 295              		.loc 1 332 5 view .LVU76
 296 0096 0021     		movs	r1, #0
 297 0098 0491     		str	r1, [sp, #16]
 332:Core/Src/tim.c **** 
 298              		.loc 1 332 5 view .LVU77
 299 009a 174B     		ldr	r3, .L25+16
 300 009c 5A6C     		ldr	r2, [r3, #68]
 301 009e 42F40032 		orr	r2, r2, #131072
 302 00a2 5A64     		str	r2, [r3, #68]
 332:Core/Src/tim.c **** 
 303              		.loc 1 332 5 view .LVU78
 304 00a4 5B6C     		ldr	r3, [r3, #68]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 13


 305 00a6 03F40033 		and	r3, r3, #131072
 306 00aa 0493     		str	r3, [sp, #16]
 332:Core/Src/tim.c **** 
 307              		.loc 1 332 5 view .LVU79
 308 00ac 049B     		ldr	r3, [sp, #16]
 309              	.LBE5:
 332:Core/Src/tim.c **** 
 310              		.loc 1 332 5 view .LVU80
 335:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 311              		.loc 1 335 5 view .LVU81
 312 00ae 0A46     		mov	r2, r1
 313 00b0 1920     		movs	r0, #25
 314              	.LVL13:
 335:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 315              		.loc 1 335 5 is_stmt 0 view .LVU82
 316 00b2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 317              	.LVL14:
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 318              		.loc 1 336 5 is_stmt 1 view .LVU83
 319 00b6 1920     		movs	r0, #25
 320 00b8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 321              	.LVL15:
 322 00bc B2E7     		b	.L13
 323              	.LVL16:
 324              	.L24:
 347:Core/Src/tim.c **** 
 325              		.loc 1 347 5 view .LVU84
 326              	.LBB6:
 347:Core/Src/tim.c **** 
 327              		.loc 1 347 5 view .LVU85
 328 00be 0021     		movs	r1, #0
 329 00c0 0591     		str	r1, [sp, #20]
 347:Core/Src/tim.c **** 
 330              		.loc 1 347 5 view .LVU86
 331 00c2 0D4B     		ldr	r3, .L25+16
 332 00c4 5A6C     		ldr	r2, [r3, #68]
 333 00c6 42F48022 		orr	r2, r2, #262144
 334 00ca 5A64     		str	r2, [r3, #68]
 347:Core/Src/tim.c **** 
 335              		.loc 1 347 5 view .LVU87
 336 00cc 5B6C     		ldr	r3, [r3, #68]
 337 00ce 03F48023 		and	r3, r3, #262144
 338 00d2 0593     		str	r3, [sp, #20]
 347:Core/Src/tim.c **** 
 339              		.loc 1 347 5 view .LVU88
 340 00d4 059B     		ldr	r3, [sp, #20]
 341              	.LBE6:
 347:Core/Src/tim.c **** 
 342              		.loc 1 347 5 view .LVU89
 350:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 343              		.loc 1 350 5 view .LVU90
 344 00d6 0A46     		mov	r2, r1
 345 00d8 1A20     		movs	r0, #26
 346              	.LVL17:
 350:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 347              		.loc 1 350 5 is_stmt 0 view .LVU91
 348 00da FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 14


 349              	.LVL18:
 351:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 350              		.loc 1 351 5 is_stmt 1 view .LVU92
 351 00de 1A20     		movs	r0, #26
 352 00e0 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 353              	.LVL19:
 354              		.loc 1 356 1 is_stmt 0 view .LVU93
 355 00e4 9EE7     		b	.L13
 356              	.L26:
 357 00e6 00BF     		.align	2
 358              	.L25:
 359 00e8 00000140 		.word	1073807360
 360 00ec 00040040 		.word	1073742848
 361 00f0 00440140 		.word	1073824768
 362 00f4 00480140 		.word	1073825792
 363 00f8 00380240 		.word	1073887232
 364              		.cfi_endproc
 365              	.LFE244:
 367              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_TIM_MspPostInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	HAL_TIM_MspPostInit:
 375              	.LVL20:
 376              	.LFB245:
 357:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 358:Core/Src/tim.c **** {
 377              		.loc 1 358 1 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 32
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		.loc 1 358 1 is_stmt 0 view .LVU95
 382 0000 00B5     		push	{lr}
 383              	.LCFI6:
 384              		.cfi_def_cfa_offset 4
 385              		.cfi_offset 14, -4
 386 0002 89B0     		sub	sp, sp, #36
 387              	.LCFI7:
 388              		.cfi_def_cfa_offset 40
 359:Core/Src/tim.c **** 
 360:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 389              		.loc 1 360 3 is_stmt 1 view .LVU96
 390              		.loc 1 360 20 is_stmt 0 view .LVU97
 391 0004 0023     		movs	r3, #0
 392 0006 0393     		str	r3, [sp, #12]
 393 0008 0493     		str	r3, [sp, #16]
 394 000a 0593     		str	r3, [sp, #20]
 395 000c 0693     		str	r3, [sp, #24]
 396 000e 0793     		str	r3, [sp, #28]
 361:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 397              		.loc 1 361 3 is_stmt 1 view .LVU98
 398              		.loc 1 361 15 is_stmt 0 view .LVU99
 399 0010 0368     		ldr	r3, [r0]
 400              		.loc 1 361 5 view .LVU100
 401 0012 294A     		ldr	r2, .L35
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 15


 402 0014 9342     		cmp	r3, r2
 403 0016 08D0     		beq	.L32
 362:Core/Src/tim.c ****   {
 363:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 366:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 367:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 368:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 369:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 370:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 371:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 372:Core/Src/tim.c ****     */
 373:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LA_MOTOR_Pin|LB_MOTOR_Pin|RA_MOTOR_Pin|RB_MOTOR_Pin;
 374:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 375:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 376:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 377:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 378:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379:Core/Src/tim.c **** 
 380:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 381:Core/Src/tim.c **** 
 382:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 383:Core/Src/tim.c ****   }
 384:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 404              		.loc 1 384 8 is_stmt 1 view .LVU101
 405              		.loc 1 384 10 is_stmt 0 view .LVU102
 406 0018 B3F1804F 		cmp	r3, #1073741824
 407 001c 1DD0     		beq	.L33
 385:Core/Src/tim.c ****   {
 386:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 391:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 392:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 393:Core/Src/tim.c ****     PB9     ------> TIM2_CH2
 394:Core/Src/tim.c ****     */
 395:Core/Src/tim.c ****     GPIO_InitStruct.Pin = BUZZER_Pin|LEDH_Pin;
 396:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 397:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 398:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 399:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 400:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 401:Core/Src/tim.c **** 
 402:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 405:Core/Src/tim.c ****   }
 406:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 408              		.loc 1 406 8 is_stmt 1 view .LVU103
 409              		.loc 1 406 10 is_stmt 0 view .LVU104
 410 001e 274A     		ldr	r2, .L35+4
 411 0020 9342     		cmp	r3, r2
 412 0022 32D0     		beq	.L34
 413              	.LVL21:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 16


 414              	.L27:
 407:Core/Src/tim.c ****   {
 408:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 409:Core/Src/tim.c **** 
 410:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 413:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 414:Core/Src/tim.c ****     PC8     ------> TIM3_CH3
 415:Core/Src/tim.c ****     PC9     ------> TIM3_CH4
 416:Core/Src/tim.c ****     */
 417:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LINE_LED_Pin|FAN_MOTOR_Pin;
 418:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 419:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 422:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 427:Core/Src/tim.c ****   }
 428:Core/Src/tim.c **** 
 429:Core/Src/tim.c **** }
 415              		.loc 1 429 1 view .LVU105
 416 0024 09B0     		add	sp, sp, #36
 417              	.LCFI8:
 418              		.cfi_remember_state
 419              		.cfi_def_cfa_offset 4
 420              		@ sp needed
 421 0026 5DF804FB 		ldr	pc, [sp], #4
 422              	.LVL22:
 423              	.L32:
 424              	.LCFI9:
 425              		.cfi_restore_state
 366:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 426              		.loc 1 366 5 is_stmt 1 view .LVU106
 427              	.LBB7:
 366:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 428              		.loc 1 366 5 view .LVU107
 429 002a 0023     		movs	r3, #0
 430 002c 0093     		str	r3, [sp]
 366:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 431              		.loc 1 366 5 view .LVU108
 432 002e 244B     		ldr	r3, .L35+8
 433 0030 1A6B     		ldr	r2, [r3, #48]
 434 0032 42F00102 		orr	r2, r2, #1
 435 0036 1A63     		str	r2, [r3, #48]
 366:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 436              		.loc 1 366 5 view .LVU109
 437 0038 1B6B     		ldr	r3, [r3, #48]
 438 003a 03F00103 		and	r3, r3, #1
 439 003e 0093     		str	r3, [sp]
 366:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 440              		.loc 1 366 5 view .LVU110
 441 0040 009B     		ldr	r3, [sp]
 442              	.LBE7:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 17


 366:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 443              		.loc 1 366 5 view .LVU111
 373:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444              		.loc 1 373 5 view .LVU112
 373:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 445              		.loc 1 373 25 is_stmt 0 view .LVU113
 446 0042 4FF47063 		mov	r3, #3840
 447 0046 0393     		str	r3, [sp, #12]
 374:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 448              		.loc 1 374 5 is_stmt 1 view .LVU114
 374:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 449              		.loc 1 374 26 is_stmt 0 view .LVU115
 450 0048 0223     		movs	r3, #2
 451 004a 0493     		str	r3, [sp, #16]
 375:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 452              		.loc 1 375 5 is_stmt 1 view .LVU116
 376:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 453              		.loc 1 376 5 view .LVU117
 377:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 454              		.loc 1 377 5 view .LVU118
 377:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 455              		.loc 1 377 31 is_stmt 0 view .LVU119
 456 004c 0123     		movs	r3, #1
 457 004e 0793     		str	r3, [sp, #28]
 378:Core/Src/tim.c **** 
 458              		.loc 1 378 5 is_stmt 1 view .LVU120
 459 0050 03A9     		add	r1, sp, #12
 460 0052 1C48     		ldr	r0, .L35+12
 461              	.LVL23:
 378:Core/Src/tim.c **** 
 462              		.loc 1 378 5 is_stmt 0 view .LVU121
 463 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 464              	.LVL24:
 465 0058 E4E7     		b	.L27
 466              	.LVL25:
 467              	.L33:
 390:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 468              		.loc 1 390 5 is_stmt 1 view .LVU122
 469              	.LBB8:
 390:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 470              		.loc 1 390 5 view .LVU123
 471 005a 0023     		movs	r3, #0
 472 005c 0193     		str	r3, [sp, #4]
 390:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 473              		.loc 1 390 5 view .LVU124
 474 005e 184B     		ldr	r3, .L35+8
 475 0060 1A6B     		ldr	r2, [r3, #48]
 476 0062 42F00202 		orr	r2, r2, #2
 477 0066 1A63     		str	r2, [r3, #48]
 390:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 478              		.loc 1 390 5 view .LVU125
 479 0068 1B6B     		ldr	r3, [r3, #48]
 480 006a 03F00203 		and	r3, r3, #2
 481 006e 0193     		str	r3, [sp, #4]
 390:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 482              		.loc 1 390 5 view .LVU126
 483 0070 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 18


 484              	.LBE8:
 390:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 485              		.loc 1 390 5 view .LVU127
 395:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 486              		.loc 1 395 5 view .LVU128
 395:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 487              		.loc 1 395 25 is_stmt 0 view .LVU129
 488 0072 4FF4C063 		mov	r3, #1536
 489 0076 0393     		str	r3, [sp, #12]
 396:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 490              		.loc 1 396 5 is_stmt 1 view .LVU130
 396:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 491              		.loc 1 396 26 is_stmt 0 view .LVU131
 492 0078 0223     		movs	r3, #2
 493 007a 0493     		str	r3, [sp, #16]
 397:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 494              		.loc 1 397 5 is_stmt 1 view .LVU132
 398:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 495              		.loc 1 398 5 view .LVU133
 399:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 496              		.loc 1 399 5 view .LVU134
 399:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 497              		.loc 1 399 31 is_stmt 0 view .LVU135
 498 007c 0123     		movs	r3, #1
 499 007e 0793     		str	r3, [sp, #28]
 400:Core/Src/tim.c **** 
 500              		.loc 1 400 5 is_stmt 1 view .LVU136
 501 0080 03A9     		add	r1, sp, #12
 502 0082 1148     		ldr	r0, .L35+16
 503              	.LVL26:
 400:Core/Src/tim.c **** 
 504              		.loc 1 400 5 is_stmt 0 view .LVU137
 505 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 506              	.LVL27:
 507 0088 CCE7     		b	.L27
 508              	.LVL28:
 509              	.L34:
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 510              		.loc 1 412 5 is_stmt 1 view .LVU138
 511              	.LBB9:
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 512              		.loc 1 412 5 view .LVU139
 513 008a 0023     		movs	r3, #0
 514 008c 0293     		str	r3, [sp, #8]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 515              		.loc 1 412 5 view .LVU140
 516 008e 0C4B     		ldr	r3, .L35+8
 517 0090 1A6B     		ldr	r2, [r3, #48]
 518 0092 42F00402 		orr	r2, r2, #4
 519 0096 1A63     		str	r2, [r3, #48]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 520              		.loc 1 412 5 view .LVU141
 521 0098 1B6B     		ldr	r3, [r3, #48]
 522 009a 03F00403 		and	r3, r3, #4
 523 009e 0293     		str	r3, [sp, #8]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 524              		.loc 1 412 5 view .LVU142
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 19


 525 00a0 029B     		ldr	r3, [sp, #8]
 526              	.LBE9:
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 527              		.loc 1 412 5 view .LVU143
 417:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 528              		.loc 1 417 5 view .LVU144
 417:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 529              		.loc 1 417 25 is_stmt 0 view .LVU145
 530 00a2 4FF44073 		mov	r3, #768
 531 00a6 0393     		str	r3, [sp, #12]
 418:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 532              		.loc 1 418 5 is_stmt 1 view .LVU146
 418:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 533              		.loc 1 418 26 is_stmt 0 view .LVU147
 534 00a8 0223     		movs	r3, #2
 535 00aa 0493     		str	r3, [sp, #16]
 419:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 536              		.loc 1 419 5 is_stmt 1 view .LVU148
 420:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 537              		.loc 1 420 5 view .LVU149
 421:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 538              		.loc 1 421 5 view .LVU150
 421:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 539              		.loc 1 421 31 is_stmt 0 view .LVU151
 540 00ac 0793     		str	r3, [sp, #28]
 422:Core/Src/tim.c **** 
 541              		.loc 1 422 5 is_stmt 1 view .LVU152
 542 00ae 03A9     		add	r1, sp, #12
 543 00b0 0648     		ldr	r0, .L35+20
 544              	.LVL29:
 422:Core/Src/tim.c **** 
 545              		.loc 1 422 5 is_stmt 0 view .LVU153
 546 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 547              	.LVL30:
 548              		.loc 1 429 1 view .LVU154
 549 00b6 B5E7     		b	.L27
 550              	.L36:
 551              		.align	2
 552              	.L35:
 553 00b8 00000140 		.word	1073807360
 554 00bc 00040040 		.word	1073742848
 555 00c0 00380240 		.word	1073887232
 556 00c4 00000240 		.word	1073872896
 557 00c8 00040240 		.word	1073873920
 558 00cc 00080240 		.word	1073874944
 559              		.cfi_endproc
 560              	.LFE245:
 562              		.section	.text.MX_TIM1_Init,"ax",%progbits
 563              		.align	1
 564              		.global	MX_TIM1_Init
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	MX_TIM1_Init:
 570              	.LFB239:
  35:Core/Src/tim.c **** 
 571              		.loc 1 35 1 is_stmt 1 view -0
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 20


 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 88
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575 0000 10B5     		push	{r4, lr}
 576              	.LCFI10:
 577              		.cfi_def_cfa_offset 8
 578              		.cfi_offset 4, -8
 579              		.cfi_offset 14, -4
 580 0002 96B0     		sub	sp, sp, #88
 581              	.LCFI11:
 582              		.cfi_def_cfa_offset 96
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 583              		.loc 1 41 3 view .LVU156
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 584              		.loc 1 41 26 is_stmt 0 view .LVU157
 585 0004 0024     		movs	r4, #0
 586 0006 1294     		str	r4, [sp, #72]
 587 0008 1394     		str	r4, [sp, #76]
 588 000a 1494     		str	r4, [sp, #80]
 589 000c 1594     		str	r4, [sp, #84]
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 590              		.loc 1 42 3 is_stmt 1 view .LVU158
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 591              		.loc 1 42 27 is_stmt 0 view .LVU159
 592 000e 1094     		str	r4, [sp, #64]
 593 0010 1194     		str	r4, [sp, #68]
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 594              		.loc 1 43 3 is_stmt 1 view .LVU160
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 595              		.loc 1 43 22 is_stmt 0 view .LVU161
 596 0012 0994     		str	r4, [sp, #36]
 597 0014 0A94     		str	r4, [sp, #40]
 598 0016 0B94     		str	r4, [sp, #44]
 599 0018 0C94     		str	r4, [sp, #48]
 600 001a 0D94     		str	r4, [sp, #52]
 601 001c 0E94     		str	r4, [sp, #56]
 602 001e 0F94     		str	r4, [sp, #60]
  44:Core/Src/tim.c **** 
 603              		.loc 1 44 3 is_stmt 1 view .LVU162
  44:Core/Src/tim.c **** 
 604              		.loc 1 44 34 is_stmt 0 view .LVU163
 605 0020 2022     		movs	r2, #32
 606 0022 2146     		mov	r1, r4
 607 0024 01A8     		add	r0, sp, #4
 608 0026 FFF7FEFF 		bl	memset
 609              	.LVL31:
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 610              		.loc 1 49 3 is_stmt 1 view .LVU164
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 611              		.loc 1 49 18 is_stmt 0 view .LVU165
 612 002a 3B48     		ldr	r0, .L57
 613 002c 3B4B     		ldr	r3, .L57+4
 614 002e 0360     		str	r3, [r0]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 615              		.loc 1 50 3 is_stmt 1 view .LVU166
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 616              		.loc 1 50 24 is_stmt 0 view .LVU167
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 21


 617 0030 4460     		str	r4, [r0, #4]
  51:Core/Src/tim.c ****   htim1.Init.Period = 2499;
 618              		.loc 1 51 3 is_stmt 1 view .LVU168
  51:Core/Src/tim.c ****   htim1.Init.Period = 2499;
 619              		.loc 1 51 26 is_stmt 0 view .LVU169
 620 0032 8460     		str	r4, [r0, #8]
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 621              		.loc 1 52 3 is_stmt 1 view .LVU170
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 622              		.loc 1 52 21 is_stmt 0 view .LVU171
 623 0034 40F6C313 		movw	r3, #2499
 624 0038 C360     		str	r3, [r0, #12]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 625              		.loc 1 53 3 is_stmt 1 view .LVU172
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 626              		.loc 1 53 28 is_stmt 0 view .LVU173
 627 003a 0461     		str	r4, [r0, #16]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 628              		.loc 1 54 3 is_stmt 1 view .LVU174
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 629              		.loc 1 54 32 is_stmt 0 view .LVU175
 630 003c 4461     		str	r4, [r0, #20]
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 631              		.loc 1 55 3 is_stmt 1 view .LVU176
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 632              		.loc 1 55 32 is_stmt 0 view .LVU177
 633 003e 8461     		str	r4, [r0, #24]
  56:Core/Src/tim.c ****   {
 634              		.loc 1 56 3 is_stmt 1 view .LVU178
  56:Core/Src/tim.c ****   {
 635              		.loc 1 56 7 is_stmt 0 view .LVU179
 636 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 637              	.LVL32:
  56:Core/Src/tim.c ****   {
 638              		.loc 1 56 6 view .LVU180
 639 0044 0028     		cmp	r0, #0
 640 0046 4BD1     		bne	.L48
 641              	.L38:
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 642              		.loc 1 60 3 is_stmt 1 view .LVU181
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 643              		.loc 1 60 34 is_stmt 0 view .LVU182
 644 0048 4FF48053 		mov	r3, #4096
 645 004c 1293     		str	r3, [sp, #72]
  61:Core/Src/tim.c ****   {
 646              		.loc 1 61 3 is_stmt 1 view .LVU183
  61:Core/Src/tim.c ****   {
 647              		.loc 1 61 7 is_stmt 0 view .LVU184
 648 004e 12A9     		add	r1, sp, #72
 649 0050 3148     		ldr	r0, .L57
 650 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 651              	.LVL33:
  61:Core/Src/tim.c ****   {
 652              		.loc 1 61 6 view .LVU185
 653 0056 0028     		cmp	r0, #0
 654 0058 45D1     		bne	.L49
 655              	.L39:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 22


  65:Core/Src/tim.c ****   {
 656              		.loc 1 65 3 is_stmt 1 view .LVU186
  65:Core/Src/tim.c ****   {
 657              		.loc 1 65 7 is_stmt 0 view .LVU187
 658 005a 2F48     		ldr	r0, .L57
 659 005c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 660              	.LVL34:
  65:Core/Src/tim.c ****   {
 661              		.loc 1 65 6 view .LVU188
 662 0060 0028     		cmp	r0, #0
 663 0062 43D1     		bne	.L50
 664              	.L40:
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 665              		.loc 1 69 3 is_stmt 1 view .LVU189
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 666              		.loc 1 69 37 is_stmt 0 view .LVU190
 667 0064 0023     		movs	r3, #0
 668 0066 1093     		str	r3, [sp, #64]
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 669              		.loc 1 70 3 is_stmt 1 view .LVU191
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 670              		.loc 1 70 33 is_stmt 0 view .LVU192
 671 0068 1193     		str	r3, [sp, #68]
  71:Core/Src/tim.c ****   {
 672              		.loc 1 71 3 is_stmt 1 view .LVU193
  71:Core/Src/tim.c ****   {
 673              		.loc 1 71 7 is_stmt 0 view .LVU194
 674 006a 10A9     		add	r1, sp, #64
 675 006c 2A48     		ldr	r0, .L57
 676 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 677              	.LVL35:
  71:Core/Src/tim.c ****   {
 678              		.loc 1 71 6 view .LVU195
 679 0072 0028     		cmp	r0, #0
 680 0074 3DD1     		bne	.L51
 681              	.L41:
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 682              		.loc 1 75 3 is_stmt 1 view .LVU196
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 683              		.loc 1 75 20 is_stmt 0 view .LVU197
 684 0076 6023     		movs	r3, #96
 685 0078 0993     		str	r3, [sp, #36]
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 686              		.loc 1 76 3 is_stmt 1 view .LVU198
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 687              		.loc 1 76 19 is_stmt 0 view .LVU199
 688 007a 0022     		movs	r2, #0
 689 007c 0A92     		str	r2, [sp, #40]
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 690              		.loc 1 77 3 is_stmt 1 view .LVU200
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 691              		.loc 1 77 24 is_stmt 0 view .LVU201
 692 007e 0B92     		str	r2, [sp, #44]
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 693              		.loc 1 78 3 is_stmt 1 view .LVU202
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 694              		.loc 1 78 25 is_stmt 0 view .LVU203
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 23


 695 0080 0C92     		str	r2, [sp, #48]
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 696              		.loc 1 79 3 is_stmt 1 view .LVU204
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 697              		.loc 1 79 24 is_stmt 0 view .LVU205
 698 0082 0D92     		str	r2, [sp, #52]
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 699              		.loc 1 80 3 is_stmt 1 view .LVU206
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 700              		.loc 1 80 25 is_stmt 0 view .LVU207
 701 0084 0E92     		str	r2, [sp, #56]
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 702              		.loc 1 81 3 is_stmt 1 view .LVU208
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 703              		.loc 1 81 26 is_stmt 0 view .LVU209
 704 0086 0F92     		str	r2, [sp, #60]
  82:Core/Src/tim.c ****   {
 705              		.loc 1 82 3 is_stmt 1 view .LVU210
  82:Core/Src/tim.c ****   {
 706              		.loc 1 82 7 is_stmt 0 view .LVU211
 707 0088 09A9     		add	r1, sp, #36
 708 008a 2348     		ldr	r0, .L57
 709 008c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 710              	.LVL36:
  82:Core/Src/tim.c ****   {
 711              		.loc 1 82 6 view .LVU212
 712 0090 0028     		cmp	r0, #0
 713 0092 31D1     		bne	.L52
 714              	.L42:
  86:Core/Src/tim.c ****   {
 715              		.loc 1 86 3 is_stmt 1 view .LVU213
  86:Core/Src/tim.c ****   {
 716              		.loc 1 86 7 is_stmt 0 view .LVU214
 717 0094 0422     		movs	r2, #4
 718 0096 09A9     		add	r1, sp, #36
 719 0098 1F48     		ldr	r0, .L57
 720 009a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 721              	.LVL37:
  86:Core/Src/tim.c ****   {
 722              		.loc 1 86 6 view .LVU215
 723 009e 70BB     		cbnz	r0, .L53
 724              	.L43:
  90:Core/Src/tim.c ****   {
 725              		.loc 1 90 3 is_stmt 1 view .LVU216
  90:Core/Src/tim.c ****   {
 726              		.loc 1 90 7 is_stmt 0 view .LVU217
 727 00a0 0822     		movs	r2, #8
 728 00a2 09A9     		add	r1, sp, #36
 729 00a4 1C48     		ldr	r0, .L57
 730 00a6 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 731              	.LVL38:
  90:Core/Src/tim.c ****   {
 732              		.loc 1 90 6 view .LVU218
 733 00aa 58BB     		cbnz	r0, .L54
 734              	.L44:
  94:Core/Src/tim.c ****   {
 735              		.loc 1 94 3 is_stmt 1 view .LVU219
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 24


  94:Core/Src/tim.c ****   {
 736              		.loc 1 94 7 is_stmt 0 view .LVU220
 737 00ac 0C22     		movs	r2, #12
 738 00ae 09A9     		add	r1, sp, #36
 739 00b0 1948     		ldr	r0, .L57
 740 00b2 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 741              	.LVL39:
  94:Core/Src/tim.c ****   {
 742              		.loc 1 94 6 view .LVU221
 743 00b6 40BB     		cbnz	r0, .L55
 744              	.L45:
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 745              		.loc 1 98 3 is_stmt 1 view .LVU222
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 746              		.loc 1 98 40 is_stmt 0 view .LVU223
 747 00b8 0023     		movs	r3, #0
 748 00ba 0193     		str	r3, [sp, #4]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 749              		.loc 1 99 3 is_stmt 1 view .LVU224
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 750              		.loc 1 99 41 is_stmt 0 view .LVU225
 751 00bc 0293     		str	r3, [sp, #8]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 752              		.loc 1 100 3 is_stmt 1 view .LVU226
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 753              		.loc 1 100 34 is_stmt 0 view .LVU227
 754 00be 0393     		str	r3, [sp, #12]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 755              		.loc 1 101 3 is_stmt 1 view .LVU228
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 756              		.loc 1 101 33 is_stmt 0 view .LVU229
 757 00c0 0493     		str	r3, [sp, #16]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 758              		.loc 1 102 3 is_stmt 1 view .LVU230
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 759              		.loc 1 102 35 is_stmt 0 view .LVU231
 760 00c2 0593     		str	r3, [sp, #20]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 761              		.loc 1 103 3 is_stmt 1 view .LVU232
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 762              		.loc 1 103 38 is_stmt 0 view .LVU233
 763 00c4 4FF40052 		mov	r2, #8192
 764 00c8 0692     		str	r2, [sp, #24]
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 765              		.loc 1 104 3 is_stmt 1 view .LVU234
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 766              		.loc 1 104 40 is_stmt 0 view .LVU235
 767 00ca 0893     		str	r3, [sp, #32]
 105:Core/Src/tim.c ****   {
 768              		.loc 1 105 3 is_stmt 1 view .LVU236
 105:Core/Src/tim.c ****   {
 769              		.loc 1 105 7 is_stmt 0 view .LVU237
 770 00cc 01A9     		add	r1, sp, #4
 771 00ce 1248     		ldr	r0, .L57
 772 00d0 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 773              	.LVL40:
 105:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 25


 774              		.loc 1 105 6 view .LVU238
 775 00d4 E0B9     		cbnz	r0, .L56
 776              	.L46:
 112:Core/Src/tim.c **** 
 777              		.loc 1 112 3 is_stmt 1 view .LVU239
 778 00d6 1048     		ldr	r0, .L57
 779 00d8 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 780              	.LVL41:
 114:Core/Src/tim.c **** /* TIM2 init function */
 781              		.loc 1 114 1 is_stmt 0 view .LVU240
 782 00dc 16B0     		add	sp, sp, #88
 783              	.LCFI12:
 784              		.cfi_remember_state
 785              		.cfi_def_cfa_offset 8
 786              		@ sp needed
 787 00de 10BD     		pop	{r4, pc}
 788              	.L48:
 789              	.LCFI13:
 790              		.cfi_restore_state
  58:Core/Src/tim.c ****   }
 791              		.loc 1 58 5 is_stmt 1 view .LVU241
 792 00e0 FFF7FEFF 		bl	Error_Handler
 793              	.LVL42:
 794 00e4 B0E7     		b	.L38
 795              	.L49:
  63:Core/Src/tim.c ****   }
 796              		.loc 1 63 5 view .LVU242
 797 00e6 FFF7FEFF 		bl	Error_Handler
 798              	.LVL43:
 799 00ea B6E7     		b	.L39
 800              	.L50:
  67:Core/Src/tim.c ****   }
 801              		.loc 1 67 5 view .LVU243
 802 00ec FFF7FEFF 		bl	Error_Handler
 803              	.LVL44:
 804 00f0 B8E7     		b	.L40
 805              	.L51:
  73:Core/Src/tim.c ****   }
 806              		.loc 1 73 5 view .LVU244
 807 00f2 FFF7FEFF 		bl	Error_Handler
 808              	.LVL45:
 809 00f6 BEE7     		b	.L41
 810              	.L52:
  84:Core/Src/tim.c ****   }
 811              		.loc 1 84 5 view .LVU245
 812 00f8 FFF7FEFF 		bl	Error_Handler
 813              	.LVL46:
 814 00fc CAE7     		b	.L42
 815              	.L53:
  88:Core/Src/tim.c ****   }
 816              		.loc 1 88 5 view .LVU246
 817 00fe FFF7FEFF 		bl	Error_Handler
 818              	.LVL47:
 819 0102 CDE7     		b	.L43
 820              	.L54:
  92:Core/Src/tim.c ****   }
 821              		.loc 1 92 5 view .LVU247
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 26


 822 0104 FFF7FEFF 		bl	Error_Handler
 823              	.LVL48:
 824 0108 D0E7     		b	.L44
 825              	.L55:
  96:Core/Src/tim.c ****   }
 826              		.loc 1 96 5 view .LVU248
 827 010a FFF7FEFF 		bl	Error_Handler
 828              	.LVL49:
 829 010e D3E7     		b	.L45
 830              	.L56:
 107:Core/Src/tim.c ****   }
 831              		.loc 1 107 5 view .LVU249
 832 0110 FFF7FEFF 		bl	Error_Handler
 833              	.LVL50:
 834 0114 DFE7     		b	.L46
 835              	.L58:
 836 0116 00BF     		.align	2
 837              	.L57:
 838 0118 00000000 		.word	htim1
 839 011c 00000140 		.word	1073807360
 840              		.cfi_endproc
 841              	.LFE239:
 843              		.section	.text.MX_TIM2_Init,"ax",%progbits
 844              		.align	1
 845              		.global	MX_TIM2_Init
 846              		.syntax unified
 847              		.thumb
 848              		.thumb_func
 850              	MX_TIM2_Init:
 851              	.LFB240:
 117:Core/Src/tim.c **** 
 852              		.loc 1 117 1 view -0
 853              		.cfi_startproc
 854              		@ args = 0, pretend = 0, frame = 56
 855              		@ frame_needed = 0, uses_anonymous_args = 0
 856 0000 00B5     		push	{lr}
 857              	.LCFI14:
 858              		.cfi_def_cfa_offset 4
 859              		.cfi_offset 14, -4
 860 0002 8FB0     		sub	sp, sp, #60
 861              	.LCFI15:
 862              		.cfi_def_cfa_offset 64
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 863              		.loc 1 123 3 view .LVU251
 123:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 864              		.loc 1 123 26 is_stmt 0 view .LVU252
 865 0004 0023     		movs	r3, #0
 866 0006 0A93     		str	r3, [sp, #40]
 867 0008 0B93     		str	r3, [sp, #44]
 868 000a 0C93     		str	r3, [sp, #48]
 869 000c 0D93     		str	r3, [sp, #52]
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 870              		.loc 1 124 3 is_stmt 1 view .LVU253
 124:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 871              		.loc 1 124 27 is_stmt 0 view .LVU254
 872 000e 0893     		str	r3, [sp, #32]
 873 0010 0993     		str	r3, [sp, #36]
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 27


 125:Core/Src/tim.c **** 
 874              		.loc 1 125 3 is_stmt 1 view .LVU255
 125:Core/Src/tim.c **** 
 875              		.loc 1 125 22 is_stmt 0 view .LVU256
 876 0012 0193     		str	r3, [sp, #4]
 877 0014 0293     		str	r3, [sp, #8]
 878 0016 0393     		str	r3, [sp, #12]
 879 0018 0493     		str	r3, [sp, #16]
 880 001a 0593     		str	r3, [sp, #20]
 881 001c 0693     		str	r3, [sp, #24]
 882 001e 0793     		str	r3, [sp, #28]
 130:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 883              		.loc 1 130 3 is_stmt 1 view .LVU257
 130:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 884              		.loc 1 130 18 is_stmt 0 view .LVU258
 885 0020 2648     		ldr	r0, .L73
 886 0022 4FF08042 		mov	r2, #1073741824
 887 0026 0260     		str	r2, [r0]
 131:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 888              		.loc 1 131 3 is_stmt 1 view .LVU259
 131:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 889              		.loc 1 131 24 is_stmt 0 view .LVU260
 890 0028 0922     		movs	r2, #9
 891 002a 4260     		str	r2, [r0, #4]
 132:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 892              		.loc 1 132 3 is_stmt 1 view .LVU261
 132:Core/Src/tim.c ****   htim2.Init.Period = 9999;
 893              		.loc 1 132 26 is_stmt 0 view .LVU262
 894 002c 8360     		str	r3, [r0, #8]
 133:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 895              		.loc 1 133 3 is_stmt 1 view .LVU263
 133:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 896              		.loc 1 133 21 is_stmt 0 view .LVU264
 897 002e 42F20F72 		movw	r2, #9999
 898 0032 C260     		str	r2, [r0, #12]
 134:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 899              		.loc 1 134 3 is_stmt 1 view .LVU265
 134:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 900              		.loc 1 134 28 is_stmt 0 view .LVU266
 901 0034 0361     		str	r3, [r0, #16]
 135:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 902              		.loc 1 135 3 is_stmt 1 view .LVU267
 135:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 903              		.loc 1 135 32 is_stmt 0 view .LVU268
 904 0036 8361     		str	r3, [r0, #24]
 136:Core/Src/tim.c ****   {
 905              		.loc 1 136 3 is_stmt 1 view .LVU269
 136:Core/Src/tim.c ****   {
 906              		.loc 1 136 7 is_stmt 0 view .LVU270
 907 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 908              	.LVL51:
 136:Core/Src/tim.c ****   {
 909              		.loc 1 136 6 view .LVU271
 910 003c 60BB     		cbnz	r0, .L67
 911              	.L60:
 140:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 912              		.loc 1 140 3 is_stmt 1 view .LVU272
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 28


 140:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 913              		.loc 1 140 34 is_stmt 0 view .LVU273
 914 003e 4FF48053 		mov	r3, #4096
 915 0042 0A93     		str	r3, [sp, #40]
 141:Core/Src/tim.c ****   {
 916              		.loc 1 141 3 is_stmt 1 view .LVU274
 141:Core/Src/tim.c ****   {
 917              		.loc 1 141 7 is_stmt 0 view .LVU275
 918 0044 0AA9     		add	r1, sp, #40
 919 0046 1D48     		ldr	r0, .L73
 920 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 921              	.LVL52:
 141:Core/Src/tim.c ****   {
 922              		.loc 1 141 6 view .LVU276
 923 004c 38BB     		cbnz	r0, .L68
 924              	.L61:
 145:Core/Src/tim.c ****   {
 925              		.loc 1 145 3 is_stmt 1 view .LVU277
 145:Core/Src/tim.c ****   {
 926              		.loc 1 145 7 is_stmt 0 view .LVU278
 927 004e 1B48     		ldr	r0, .L73
 928 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 929              	.LVL53:
 145:Core/Src/tim.c ****   {
 930              		.loc 1 145 6 view .LVU279
 931 0054 30BB     		cbnz	r0, .L69
 932              	.L62:
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 933              		.loc 1 149 3 is_stmt 1 view .LVU280
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 934              		.loc 1 149 37 is_stmt 0 view .LVU281
 935 0056 0023     		movs	r3, #0
 936 0058 0893     		str	r3, [sp, #32]
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 937              		.loc 1 150 3 is_stmt 1 view .LVU282
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 938              		.loc 1 150 33 is_stmt 0 view .LVU283
 939 005a 0993     		str	r3, [sp, #36]
 151:Core/Src/tim.c ****   {
 940              		.loc 1 151 3 is_stmt 1 view .LVU284
 151:Core/Src/tim.c ****   {
 941              		.loc 1 151 7 is_stmt 0 view .LVU285
 942 005c 08A9     		add	r1, sp, #32
 943 005e 1748     		ldr	r0, .L73
 944 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 945              	.LVL54:
 151:Core/Src/tim.c ****   {
 946              		.loc 1 151 6 view .LVU286
 947 0064 08BB     		cbnz	r0, .L70
 948              	.L63:
 155:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 949              		.loc 1 155 3 is_stmt 1 view .LVU287
 155:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 950              		.loc 1 155 20 is_stmt 0 view .LVU288
 951 0066 6023     		movs	r3, #96
 952 0068 0193     		str	r3, [sp, #4]
 156:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 29


 953              		.loc 1 156 3 is_stmt 1 view .LVU289
 156:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 954              		.loc 1 156 19 is_stmt 0 view .LVU290
 955 006a 0023     		movs	r3, #0
 956 006c 0293     		str	r3, [sp, #8]
 157:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 957              		.loc 1 157 3 is_stmt 1 view .LVU291
 157:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 958              		.loc 1 157 24 is_stmt 0 view .LVU292
 959 006e 0393     		str	r3, [sp, #12]
 158:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 960              		.loc 1 158 3 is_stmt 1 view .LVU293
 158:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 961              		.loc 1 158 24 is_stmt 0 view .LVU294
 962 0070 0593     		str	r3, [sp, #20]
 159:Core/Src/tim.c ****   {
 963              		.loc 1 159 3 is_stmt 1 view .LVU295
 159:Core/Src/tim.c ****   {
 964              		.loc 1 159 7 is_stmt 0 view .LVU296
 965 0072 0422     		movs	r2, #4
 966 0074 0DEB0201 		add	r1, sp, r2
 967 0078 1048     		ldr	r0, .L73
 968 007a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 969              	.LVL55:
 159:Core/Src/tim.c ****   {
 970              		.loc 1 159 6 view .LVU297
 971 007e B8B9     		cbnz	r0, .L71
 972              	.L64:
 163:Core/Src/tim.c ****   {
 973              		.loc 1 163 3 is_stmt 1 view .LVU298
 163:Core/Src/tim.c ****   {
 974              		.loc 1 163 7 is_stmt 0 view .LVU299
 975 0080 0822     		movs	r2, #8
 976 0082 01A9     		add	r1, sp, #4
 977 0084 0D48     		ldr	r0, .L73
 978 0086 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 979              	.LVL56:
 163:Core/Src/tim.c ****   {
 980              		.loc 1 163 6 view .LVU300
 981 008a A0B9     		cbnz	r0, .L72
 982              	.L65:
 170:Core/Src/tim.c **** 
 983              		.loc 1 170 3 is_stmt 1 view .LVU301
 984 008c 0B48     		ldr	r0, .L73
 985 008e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 986              	.LVL57:
 172:Core/Src/tim.c **** /* TIM3 init function */
 987              		.loc 1 172 1 is_stmt 0 view .LVU302
 988 0092 0FB0     		add	sp, sp, #60
 989              	.LCFI16:
 990              		.cfi_remember_state
 991              		.cfi_def_cfa_offset 4
 992              		@ sp needed
 993 0094 5DF804FB 		ldr	pc, [sp], #4
 994              	.L67:
 995              	.LCFI17:
 996              		.cfi_restore_state
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 30


 138:Core/Src/tim.c ****   }
 997              		.loc 1 138 5 is_stmt 1 view .LVU303
 998 0098 FFF7FEFF 		bl	Error_Handler
 999              	.LVL58:
 1000 009c CFE7     		b	.L60
 1001              	.L68:
 143:Core/Src/tim.c ****   }
 1002              		.loc 1 143 5 view .LVU304
 1003 009e FFF7FEFF 		bl	Error_Handler
 1004              	.LVL59:
 1005 00a2 D4E7     		b	.L61
 1006              	.L69:
 147:Core/Src/tim.c ****   }
 1007              		.loc 1 147 5 view .LVU305
 1008 00a4 FFF7FEFF 		bl	Error_Handler
 1009              	.LVL60:
 1010 00a8 D5E7     		b	.L62
 1011              	.L70:
 153:Core/Src/tim.c ****   }
 1012              		.loc 1 153 5 view .LVU306
 1013 00aa FFF7FEFF 		bl	Error_Handler
 1014              	.LVL61:
 1015 00ae DAE7     		b	.L63
 1016              	.L71:
 161:Core/Src/tim.c ****   }
 1017              		.loc 1 161 5 view .LVU307
 1018 00b0 FFF7FEFF 		bl	Error_Handler
 1019              	.LVL62:
 1020 00b4 E4E7     		b	.L64
 1021              	.L72:
 165:Core/Src/tim.c ****   }
 1022              		.loc 1 165 5 view .LVU308
 1023 00b6 FFF7FEFF 		bl	Error_Handler
 1024              	.LVL63:
 1025 00ba E7E7     		b	.L65
 1026              	.L74:
 1027              		.align	2
 1028              	.L73:
 1029 00bc 00000000 		.word	htim2
 1030              		.cfi_endproc
 1031              	.LFE240:
 1033              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1034              		.align	1
 1035              		.global	MX_TIM3_Init
 1036              		.syntax unified
 1037              		.thumb
 1038              		.thumb_func
 1040              	MX_TIM3_Init:
 1041              	.LFB241:
 175:Core/Src/tim.c **** 
 1042              		.loc 1 175 1 view -0
 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 56
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 1046 0000 00B5     		push	{lr}
 1047              	.LCFI18:
 1048              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 31


 1049              		.cfi_offset 14, -4
 1050 0002 8FB0     		sub	sp, sp, #60
 1051              	.LCFI19:
 1052              		.cfi_def_cfa_offset 64
 181:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1053              		.loc 1 181 3 view .LVU310
 181:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1054              		.loc 1 181 26 is_stmt 0 view .LVU311
 1055 0004 0023     		movs	r3, #0
 1056 0006 0A93     		str	r3, [sp, #40]
 1057 0008 0B93     		str	r3, [sp, #44]
 1058 000a 0C93     		str	r3, [sp, #48]
 1059 000c 0D93     		str	r3, [sp, #52]
 182:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1060              		.loc 1 182 3 is_stmt 1 view .LVU312
 182:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1061              		.loc 1 182 27 is_stmt 0 view .LVU313
 1062 000e 0893     		str	r3, [sp, #32]
 1063 0010 0993     		str	r3, [sp, #36]
 183:Core/Src/tim.c **** 
 1064              		.loc 1 183 3 is_stmt 1 view .LVU314
 183:Core/Src/tim.c **** 
 1065              		.loc 1 183 22 is_stmt 0 view .LVU315
 1066 0012 0193     		str	r3, [sp, #4]
 1067 0014 0293     		str	r3, [sp, #8]
 1068 0016 0393     		str	r3, [sp, #12]
 1069 0018 0493     		str	r3, [sp, #16]
 1070 001a 0593     		str	r3, [sp, #20]
 1071 001c 0693     		str	r3, [sp, #24]
 1072 001e 0793     		str	r3, [sp, #28]
 188:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1073              		.loc 1 188 3 is_stmt 1 view .LVU316
 188:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 1074              		.loc 1 188 18 is_stmt 0 view .LVU317
 1075 0020 2548     		ldr	r0, .L89
 1076 0022 264A     		ldr	r2, .L89+4
 1077 0024 0260     		str	r2, [r0]
 189:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1078              		.loc 1 189 3 is_stmt 1 view .LVU318
 189:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1079              		.loc 1 189 24 is_stmt 0 view .LVU319
 1080 0026 4360     		str	r3, [r0, #4]
 190:Core/Src/tim.c ****   htim3.Init.Period = 999;
 1081              		.loc 1 190 3 is_stmt 1 view .LVU320
 190:Core/Src/tim.c ****   htim3.Init.Period = 999;
 1082              		.loc 1 190 26 is_stmt 0 view .LVU321
 1083 0028 8360     		str	r3, [r0, #8]
 191:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1084              		.loc 1 191 3 is_stmt 1 view .LVU322
 191:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1085              		.loc 1 191 21 is_stmt 0 view .LVU323
 1086 002a 40F2E732 		movw	r2, #999
 1087 002e C260     		str	r2, [r0, #12]
 192:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1088              		.loc 1 192 3 is_stmt 1 view .LVU324
 192:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1089              		.loc 1 192 28 is_stmt 0 view .LVU325
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 32


 1090 0030 0361     		str	r3, [r0, #16]
 193:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1091              		.loc 1 193 3 is_stmt 1 view .LVU326
 193:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1092              		.loc 1 193 32 is_stmt 0 view .LVU327
 1093 0032 8361     		str	r3, [r0, #24]
 194:Core/Src/tim.c ****   {
 1094              		.loc 1 194 3 is_stmt 1 view .LVU328
 194:Core/Src/tim.c ****   {
 1095              		.loc 1 194 7 is_stmt 0 view .LVU329
 1096 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1097              	.LVL64:
 194:Core/Src/tim.c ****   {
 1098              		.loc 1 194 6 view .LVU330
 1099 0038 58BB     		cbnz	r0, .L83
 1100              	.L76:
 198:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1101              		.loc 1 198 3 is_stmt 1 view .LVU331
 198:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1102              		.loc 1 198 34 is_stmt 0 view .LVU332
 1103 003a 4FF48053 		mov	r3, #4096
 1104 003e 0A93     		str	r3, [sp, #40]
 199:Core/Src/tim.c ****   {
 1105              		.loc 1 199 3 is_stmt 1 view .LVU333
 199:Core/Src/tim.c ****   {
 1106              		.loc 1 199 7 is_stmt 0 view .LVU334
 1107 0040 0AA9     		add	r1, sp, #40
 1108 0042 1D48     		ldr	r0, .L89
 1109 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1110              	.LVL65:
 199:Core/Src/tim.c ****   {
 1111              		.loc 1 199 6 view .LVU335
 1112 0048 30BB     		cbnz	r0, .L84
 1113              	.L77:
 203:Core/Src/tim.c ****   {
 1114              		.loc 1 203 3 is_stmt 1 view .LVU336
 203:Core/Src/tim.c ****   {
 1115              		.loc 1 203 7 is_stmt 0 view .LVU337
 1116 004a 1B48     		ldr	r0, .L89
 1117 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1118              	.LVL66:
 203:Core/Src/tim.c ****   {
 1119              		.loc 1 203 6 view .LVU338
 1120 0050 28BB     		cbnz	r0, .L85
 1121              	.L78:
 207:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1122              		.loc 1 207 3 is_stmt 1 view .LVU339
 207:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1123              		.loc 1 207 37 is_stmt 0 view .LVU340
 1124 0052 0023     		movs	r3, #0
 1125 0054 0893     		str	r3, [sp, #32]
 208:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1126              		.loc 1 208 3 is_stmt 1 view .LVU341
 208:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1127              		.loc 1 208 33 is_stmt 0 view .LVU342
 1128 0056 0993     		str	r3, [sp, #36]
 209:Core/Src/tim.c ****   {
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 33


 1129              		.loc 1 209 3 is_stmt 1 view .LVU343
 209:Core/Src/tim.c ****   {
 1130              		.loc 1 209 7 is_stmt 0 view .LVU344
 1131 0058 08A9     		add	r1, sp, #32
 1132 005a 1748     		ldr	r0, .L89
 1133 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1134              	.LVL67:
 209:Core/Src/tim.c ****   {
 1135              		.loc 1 209 6 view .LVU345
 1136 0060 00BB     		cbnz	r0, .L86
 1137              	.L79:
 213:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1138              		.loc 1 213 3 is_stmt 1 view .LVU346
 213:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1139              		.loc 1 213 20 is_stmt 0 view .LVU347
 1140 0062 6023     		movs	r3, #96
 1141 0064 0193     		str	r3, [sp, #4]
 214:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1142              		.loc 1 214 3 is_stmt 1 view .LVU348
 214:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1143              		.loc 1 214 19 is_stmt 0 view .LVU349
 1144 0066 0023     		movs	r3, #0
 1145 0068 0293     		str	r3, [sp, #8]
 215:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1146              		.loc 1 215 3 is_stmt 1 view .LVU350
 215:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1147              		.loc 1 215 24 is_stmt 0 view .LVU351
 1148 006a 0393     		str	r3, [sp, #12]
 216:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1149              		.loc 1 216 3 is_stmt 1 view .LVU352
 216:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 1150              		.loc 1 216 24 is_stmt 0 view .LVU353
 1151 006c 0593     		str	r3, [sp, #20]
 217:Core/Src/tim.c ****   {
 1152              		.loc 1 217 3 is_stmt 1 view .LVU354
 217:Core/Src/tim.c ****   {
 1153              		.loc 1 217 7 is_stmt 0 view .LVU355
 1154 006e 0822     		movs	r2, #8
 1155 0070 01A9     		add	r1, sp, #4
 1156 0072 1148     		ldr	r0, .L89
 1157 0074 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1158              	.LVL68:
 217:Core/Src/tim.c ****   {
 1159              		.loc 1 217 6 view .LVU356
 1160 0078 B8B9     		cbnz	r0, .L87
 1161              	.L80:
 221:Core/Src/tim.c ****   {
 1162              		.loc 1 221 3 is_stmt 1 view .LVU357
 221:Core/Src/tim.c ****   {
 1163              		.loc 1 221 7 is_stmt 0 view .LVU358
 1164 007a 0C22     		movs	r2, #12
 1165 007c 01A9     		add	r1, sp, #4
 1166 007e 0E48     		ldr	r0, .L89
 1167 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1168              	.LVL69:
 221:Core/Src/tim.c ****   {
 1169              		.loc 1 221 6 view .LVU359
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 34


 1170 0084 A0B9     		cbnz	r0, .L88
 1171              	.L81:
 228:Core/Src/tim.c **** 
 1172              		.loc 1 228 3 is_stmt 1 view .LVU360
 1173 0086 0C48     		ldr	r0, .L89
 1174 0088 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1175              	.LVL70:
 230:Core/Src/tim.c **** /* TIM10 init function */
 1176              		.loc 1 230 1 is_stmt 0 view .LVU361
 1177 008c 0FB0     		add	sp, sp, #60
 1178              	.LCFI20:
 1179              		.cfi_remember_state
 1180              		.cfi_def_cfa_offset 4
 1181              		@ sp needed
 1182 008e 5DF804FB 		ldr	pc, [sp], #4
 1183              	.L83:
 1184              	.LCFI21:
 1185              		.cfi_restore_state
 196:Core/Src/tim.c ****   }
 1186              		.loc 1 196 5 is_stmt 1 view .LVU362
 1187 0092 FFF7FEFF 		bl	Error_Handler
 1188              	.LVL71:
 1189 0096 D0E7     		b	.L76
 1190              	.L84:
 201:Core/Src/tim.c ****   }
 1191              		.loc 1 201 5 view .LVU363
 1192 0098 FFF7FEFF 		bl	Error_Handler
 1193              	.LVL72:
 1194 009c D5E7     		b	.L77
 1195              	.L85:
 205:Core/Src/tim.c ****   }
 1196              		.loc 1 205 5 view .LVU364
 1197 009e FFF7FEFF 		bl	Error_Handler
 1198              	.LVL73:
 1199 00a2 D6E7     		b	.L78
 1200              	.L86:
 211:Core/Src/tim.c ****   }
 1201              		.loc 1 211 5 view .LVU365
 1202 00a4 FFF7FEFF 		bl	Error_Handler
 1203              	.LVL74:
 1204 00a8 DBE7     		b	.L79
 1205              	.L87:
 219:Core/Src/tim.c ****   }
 1206              		.loc 1 219 5 view .LVU366
 1207 00aa FFF7FEFF 		bl	Error_Handler
 1208              	.LVL75:
 1209 00ae E4E7     		b	.L80
 1210              	.L88:
 223:Core/Src/tim.c ****   }
 1211              		.loc 1 223 5 view .LVU367
 1212 00b0 FFF7FEFF 		bl	Error_Handler
 1213              	.LVL76:
 1214 00b4 E7E7     		b	.L81
 1215              	.L90:
 1216 00b6 00BF     		.align	2
 1217              	.L89:
 1218 00b8 00000000 		.word	htim3
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 35


 1219 00bc 00040040 		.word	1073742848
 1220              		.cfi_endproc
 1221              	.LFE241:
 1223              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1224              		.align	1
 1225              		.global	HAL_TIM_Base_MspDeInit
 1226              		.syntax unified
 1227              		.thumb
 1228              		.thumb_func
 1230              	HAL_TIM_Base_MspDeInit:
 1231              	.LVL77:
 1232              	.LFB246:
 430:Core/Src/tim.c **** 
 431:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 432:Core/Src/tim.c **** {
 1233              		.loc 1 432 1 view -0
 1234              		.cfi_startproc
 1235              		@ args = 0, pretend = 0, frame = 0
 1236              		@ frame_needed = 0, uses_anonymous_args = 0
 1237              		@ link register save eliminated.
 433:Core/Src/tim.c **** 
 434:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1238              		.loc 1 434 3 view .LVU369
 1239              		.loc 1 434 20 is_stmt 0 view .LVU370
 1240 0000 0368     		ldr	r3, [r0]
 1241              		.loc 1 434 5 view .LVU371
 1242 0002 194A     		ldr	r2, .L102
 1243 0004 9342     		cmp	r3, r2
 1244 0006 0CD0     		beq	.L97
 435:Core/Src/tim.c ****   {
 436:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 437:Core/Src/tim.c **** 
 438:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 439:Core/Src/tim.c ****     /* Peripheral clock disable */
 440:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 441:Core/Src/tim.c **** 
 442:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 443:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_UP_TIM10_IRQn disable */
 444:Core/Src/tim.c ****     /**
 445:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 446:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 447:Core/Src/tim.c ****     */
 448:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 449:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_UP_TIM10_IRQn disable */
 450:Core/Src/tim.c **** 
 451:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 452:Core/Src/tim.c ****     /**
 453:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM11_IRQn" interrupt
 454:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 455:Core/Src/tim.c ****     */
 456:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn); */
 457:Core/Src/tim.c ****   /* USER CODE END TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 458:Core/Src/tim.c **** 
 459:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 462:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 36


 463:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1245              		.loc 1 463 8 is_stmt 1 view .LVU372
 1246              		.loc 1 463 10 is_stmt 0 view .LVU373
 1247 0008 B3F1804F 		cmp	r3, #1073741824
 1248 000c 10D0     		beq	.L98
 464:Core/Src/tim.c ****   {
 465:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 466:Core/Src/tim.c **** 
 467:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 468:Core/Src/tim.c ****     /* Peripheral clock disable */
 469:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 470:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 471:Core/Src/tim.c **** 
 472:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 473:Core/Src/tim.c ****   }
 474:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM3)
 1249              		.loc 1 474 8 is_stmt 1 view .LVU374
 1250              		.loc 1 474 10 is_stmt 0 view .LVU375
 1251 000e 174A     		ldr	r2, .L102+4
 1252 0010 9342     		cmp	r3, r2
 1253 0012 13D0     		beq	.L99
 475:Core/Src/tim.c ****   {
 476:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 477:Core/Src/tim.c **** 
 478:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 479:Core/Src/tim.c ****     /* Peripheral clock disable */
 480:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 481:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 482:Core/Src/tim.c **** 
 483:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 484:Core/Src/tim.c ****   }
 485:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM10)
 1254              		.loc 1 485 8 is_stmt 1 view .LVU376
 1255              		.loc 1 485 10 is_stmt 0 view .LVU377
 1256 0014 164A     		ldr	r2, .L102+8
 1257 0016 9342     		cmp	r3, r2
 1258 0018 17D0     		beq	.L100
 486:Core/Src/tim.c ****   {
 487:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 488:Core/Src/tim.c **** 
 489:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 490:Core/Src/tim.c ****     /* Peripheral clock disable */
 491:Core/Src/tim.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 492:Core/Src/tim.c **** 
 493:Core/Src/tim.c ****     /* TIM10 interrupt Deinit */
 494:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10:TIM1_UP_TIM10_IRQn disable */
 495:Core/Src/tim.c ****     /**
 496:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 497:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 498:Core/Src/tim.c ****     */
 499:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 500:Core/Src/tim.c ****   /* USER CODE END TIM10:TIM1_UP_TIM10_IRQn disable */
 501:Core/Src/tim.c **** 
 502:Core/Src/tim.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 503:Core/Src/tim.c **** 
 504:Core/Src/tim.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 505:Core/Src/tim.c ****   }
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 37


 506:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM11)
 1259              		.loc 1 506 8 is_stmt 1 view .LVU378
 1260              		.loc 1 506 10 is_stmt 0 view .LVU379
 1261 001a 164A     		ldr	r2, .L102+12
 1262 001c 9342     		cmp	r3, r2
 1263 001e 1BD0     		beq	.L101
 1264              	.L91:
 507:Core/Src/tim.c ****   {
 508:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 509:Core/Src/tim.c **** 
 510:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 511:Core/Src/tim.c ****     /* Peripheral clock disable */
 512:Core/Src/tim.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 513:Core/Src/tim.c **** 
 514:Core/Src/tim.c ****     /* TIM11 interrupt Deinit */
 515:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11:TIM1_TRG_COM_TIM11_IRQn disable */
 516:Core/Src/tim.c ****     /**
 517:Core/Src/tim.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM11_IRQn" interrupt
 518:Core/Src/tim.c ****     * Be aware, disabling shared interrupt may affect other IPs
 519:Core/Src/tim.c ****     */
 520:Core/Src/tim.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn); */
 521:Core/Src/tim.c ****   /* USER CODE END TIM11:TIM1_TRG_COM_TIM11_IRQn disable */
 522:Core/Src/tim.c **** 
 523:Core/Src/tim.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 524:Core/Src/tim.c **** 
 525:Core/Src/tim.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 526:Core/Src/tim.c ****   }
 527:Core/Src/tim.c **** }
 1265              		.loc 1 527 1 view .LVU380
 1266 0020 7047     		bx	lr
 1267              	.L97:
 440:Core/Src/tim.c **** 
 1268              		.loc 1 440 5 is_stmt 1 view .LVU381
 1269 0022 02F59C32 		add	r2, r2, #79872
 1270 0026 536C     		ldr	r3, [r2, #68]
 1271 0028 23F00103 		bic	r3, r3, #1
 1272 002c 5364     		str	r3, [r2, #68]
 1273 002e 7047     		bx	lr
 1274              	.L98:
 469:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1275              		.loc 1 469 5 view .LVU382
 1276 0030 114A     		ldr	r2, .L102+16
 1277 0032 136C     		ldr	r3, [r2, #64]
 1278 0034 23F00103 		bic	r3, r3, #1
 1279 0038 1364     		str	r3, [r2, #64]
 1280 003a 7047     		bx	lr
 1281              	.L99:
 480:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1282              		.loc 1 480 5 view .LVU383
 1283 003c 02F50D32 		add	r2, r2, #144384
 1284 0040 136C     		ldr	r3, [r2, #64]
 1285 0042 23F00203 		bic	r3, r3, #2
 1286 0046 1364     		str	r3, [r2, #64]
 1287 0048 7047     		bx	lr
 1288              	.L100:
 491:Core/Src/tim.c **** 
 1289              		.loc 1 491 5 view .LVU384
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 38


 1290 004a 02F57442 		add	r2, r2, #62464
 1291 004e 536C     		ldr	r3, [r2, #68]
 1292 0050 23F40033 		bic	r3, r3, #131072
 1293 0054 5364     		str	r3, [r2, #68]
 1294 0056 7047     		bx	lr
 1295              	.L101:
 512:Core/Src/tim.c **** 
 1296              		.loc 1 512 5 view .LVU385
 1297 0058 02F57042 		add	r2, r2, #61440
 1298 005c 536C     		ldr	r3, [r2, #68]
 1299 005e 23F48023 		bic	r3, r3, #262144
 1300 0062 5364     		str	r3, [r2, #68]
 1301              		.loc 1 527 1 is_stmt 0 view .LVU386
 1302 0064 DCE7     		b	.L91
 1303              	.L103:
 1304 0066 00BF     		.align	2
 1305              	.L102:
 1306 0068 00000140 		.word	1073807360
 1307 006c 00040040 		.word	1073742848
 1308 0070 00440140 		.word	1073824768
 1309 0074 00480140 		.word	1073825792
 1310 0078 00380240 		.word	1073887232
 1311              		.cfi_endproc
 1312              	.LFE246:
 1314              		.global	htim11
 1315              		.section	.bss.htim11,"aw",%nobits
 1316              		.align	2
 1319              	htim11:
 1320 0000 00000000 		.space	72
 1320      00000000 
 1320      00000000 
 1320      00000000 
 1320      00000000 
 1321              		.global	htim10
 1322              		.section	.bss.htim10,"aw",%nobits
 1323              		.align	2
 1326              	htim10:
 1327 0000 00000000 		.space	72
 1327      00000000 
 1327      00000000 
 1327      00000000 
 1327      00000000 
 1328              		.global	htim3
 1329              		.section	.bss.htim3,"aw",%nobits
 1330              		.align	2
 1333              	htim3:
 1334 0000 00000000 		.space	72
 1334      00000000 
 1334      00000000 
 1334      00000000 
 1334      00000000 
 1335              		.global	htim2
 1336              		.section	.bss.htim2,"aw",%nobits
 1337              		.align	2
 1340              	htim2:
 1341 0000 00000000 		.space	72
 1341      00000000 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 39


 1341      00000000 
 1341      00000000 
 1341      00000000 
 1342              		.global	htim1
 1343              		.section	.bss.htim1,"aw",%nobits
 1344              		.align	2
 1347              	htim1:
 1348 0000 00000000 		.space	72
 1348      00000000 
 1348      00000000 
 1348      00000000 
 1348      00000000 
 1349              		.text
 1350              	.Letext0:
 1351              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1352              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1353              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1354              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1355              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1356              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1357              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1358              		.file 9 "Core/Inc/tim.h"
 1359              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1360              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1361              		.file 12 "Core/Inc/main.h"
 1362              		.file 13 "<built-in>"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:21     .text.MX_TIM10_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:27     .text.MX_TIM10_Init:00000000 MX_TIM10_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:79     .text.MX_TIM10_Init:00000028 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1326   .bss.htim10:00000000 htim10
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:85     .text.MX_TIM11_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:91     .text.MX_TIM11_Init:00000000 MX_TIM11_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:143    .text.MX_TIM11_Init:00000028 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1319   .bss.htim11:00000000 htim11
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:149    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:155    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:359    .text.HAL_TIM_Base_MspInit:000000e8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:368    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:374    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:553    .text.HAL_TIM_MspPostInit:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:563    .text.MX_TIM1_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:569    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:838    .text.MX_TIM1_Init:00000118 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1347   .bss.htim1:00000000 htim1
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:844    .text.MX_TIM2_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:850    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1029   .text.MX_TIM2_Init:000000bc $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1340   .bss.htim2:00000000 htim2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1034   .text.MX_TIM3_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1040   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1218   .text.MX_TIM3_Init:000000b8 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1333   .bss.htim3:00000000 htim3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1224   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1230   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1306   .text.HAL_TIM_Base_MspDeInit:00000068 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1316   .bss.htim11:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1323   .bss.htim10:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1330   .bss.htim3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1337   .bss.htim2:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccmUlbLY.s:1344   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
