// Seed: 1635141794
module module_0 #(
    parameter id_4 = 32'd72,
    parameter id_5 = 32'd8
);
  logic [7:0] id_2;
  assign id_2[1] = 1 & 1;
  assign module_1.type_1 = 0;
  assign id_2 = id_1;
  assign id_2 = id_2[1];
  wire id_3;
  defparam id_4.id_5 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1,
    output logic id_2
);
  initial id_2 = #1 "";
  module_0 modCall_1 ();
endmodule
module module_2;
  logic [7:0] id_1;
  assign id_1[1'b0] = 1;
  wire id_2 = id_1[1];
  wire id_3;
  always @(id_1) release id_2;
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 ();
endmodule
