INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ip/ROM_blk_mem_gen_0_0/sim/ROM_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/ip/ROM_xlconstant_0_0/sim/ROM_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/bd/ROM/hdl/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ROM/ROM.srcs/sources_1/imports/hdl/ROM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ROM/ROM.srcs/sim_1/new/ROM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/ROM/ROM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
