
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/bcd_sumador.sv ../design/debounce.sv ../design/display_mux.sv ../design/hex_to_7seg.sv ../design/keypad_scanner.sv ../design/top.sv ; synth_gowin -top top -json teclado.json' --

1. Executing Verilog-2005 frontend: ../design/bcd_sumador.sv
Parsing SystemVerilog input from `../design/bcd_sumador.sv' to AST representation.
Generating RTLIL representation for module `\bcd_sumador'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/debounce.sv
Parsing SystemVerilog input from `../design/debounce.sv' to AST representation.
Generating RTLIL representation for module `\debounce'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/display_mux.sv
Parsing SystemVerilog input from `../design/display_mux.sv' to AST representation.
Generating RTLIL representation for module `\display_mux'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/hex_to_7seg.sv
Parsing SystemVerilog input from `../design/hex_to_7seg.sv' to AST representation.
Generating RTLIL representation for module `\hex_to_7seg'.
Note: Assuming pure combinatorial block at ../design/hex_to_7seg.sv:5.5-26.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/keypad_scanner.sv
Parsing SystemVerilog input from `../design/keypad_scanner.sv' to AST representation.
Generating RTLIL representation for module `\keypad_scanner'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/top.sv
Parsing SystemVerilog input from `../design/top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

7. Executing SYNTH_GOWIN pass.

7.1. Executing Verilog-2005 frontend: c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \display_mux
Used module:         \hex_to_7seg
Used module:     \bcd_sumador
Used module:     \keypad_scanner
Used module:         \debounce

7.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \display_mux
Used module:         \hex_to_7seg
Used module:     \bcd_sumador
Used module:     \keypad_scanner
Used module:         \debounce
Removed 0 unused modules.

7.3. Executing PROC pass (convert processes to netlists).

7.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$309'.
Cleaned up 1 empty switch.

7.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$305 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$303 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$301 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$299 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$297 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$295 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$293 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$291 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$285 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$283 in module DFFC.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$281 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$279 in module DFFP.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$277 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$275 in module DFFR.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$273 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$271 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../design/top.sv:0$81 in module top.
Marked 5 switch rules as full_case in process $proc$../design/top.sv:0$78 in module top.
Marked 3 switch rules as full_case in process $proc$../design/top.sv:57$74 in module top.
Marked 1 switch rules as full_case in process $proc$../design/top.sv:45$70 in module top.
Marked 2 switch rules as full_case in process $proc$../design/keypad_scanner.sv:54$59 in module keypad_scanner.
Marked 1 switch rules as full_case in process $proc$../design/hex_to_7seg.sv:5$50 in module hex_to_7seg.
Marked 1 switch rules as full_case in process $proc$../design/display_mux.sv:13$44 in module display_mux.
Marked 3 switch rules as full_case in process $proc$../design/debounce.sv:29$40 in module debounce.
Marked 1 switch rules as full_case in process $proc$../design/debounce.sv:13$36 in module debounce.
Removed a total of 0 dead cases.

7.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 16 redundant assignments.
Promoted 54 assignments to connections.

7.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$306'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$304'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$302'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$300'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$298'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$296'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$294'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$292'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$290'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$288'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$286'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$284'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$282'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$280'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$278'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$276'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$274'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$272'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$270'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$268'.
  Set init value: \Q = 1'0
Found init rule in `\keypad_scanner.$proc$../design/keypad_scanner.sv:16$69'.
  Set init value: \counter = 16'0000000000000000
Found init rule in `\keypad_scanner.$proc$../design/keypad_scanner.sv:15$68'.
  Set init value: \col_select = 2'00
Found init rule in `\keypad_scanner.$proc$../design/keypad_scanner.sv:14$67'.
  Set init value: \state = 2'00
Found init rule in `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$66'.
  Set init value: \key_pressed = 1'0
Found init rule in `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$65'.
  Set init value: \key = 4'0000
Found init rule in `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$64'.
  Set init value: \col = 4'0111
Found init rule in `\display_mux.$proc$../design/display_mux.sv:9$49'.
  Set init value: \refresh_counter = 16'0000000000000000
Found init rule in `\display_mux.$proc$../design/display_mux.sv:7$48'.
  Set init value: \digit_select = 2'00

7.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$305'.
Found async reset \CLEAR in `\DFFNC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$303'.
Found async reset \PRESET in `\DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$301'.
Found async reset \PRESET in `\DFFNP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$299'.
Found async reset \CLEAR in `\DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$285'.
Found async reset \CLEAR in `\DFFC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$283'.
Found async reset \PRESET in `\DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$281'.
Found async reset \PRESET in `\DFFP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$279'.
Found async reset \rst in `\top.$proc$../design/top.sv:57$74'.
Found async reset \rst in `\top.$proc$../design/top.sv:45$70'.
Found async reset \rst in `\debounce.$proc$../design/debounce.sv:29$40'.
Found async reset \rst in `\debounce.$proc$../design/debounce.sv:13$36'.

7.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~37 debug messages>

7.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$309'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$306'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$305'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$304'.
Creating decoders for process `\DFFNC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$303'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$302'.
Creating decoders for process `\DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$301'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$300'.
Creating decoders for process `\DFFNP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$299'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$298'.
Creating decoders for process `\DFFNRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$297'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$296'.
Creating decoders for process `\DFFNR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$295'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$294'.
Creating decoders for process `\DFFNSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$293'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$292'.
Creating decoders for process `\DFFNS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$291'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$290'.
Creating decoders for process `\DFFNE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$289'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$288'.
Creating decoders for process `\DFFN.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$287'.
Creating decoders for process `\DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$286'.
Creating decoders for process `\DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$285'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$284'.
Creating decoders for process `\DFFC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$283'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$282'.
Creating decoders for process `\DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$281'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$280'.
Creating decoders for process `\DFFP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$279'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$278'.
Creating decoders for process `\DFFRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$277'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$276'.
Creating decoders for process `\DFFR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$275'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$274'.
Creating decoders for process `\DFFSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$273'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$272'.
Creating decoders for process `\DFFS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$271'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$270'.
Creating decoders for process `\DFFE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$269'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$268'.
Creating decoders for process `\DFF.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$267'.
Creating decoders for process `\top.$proc$../design/top.sv:138$83'.
Creating decoders for process `\top.$proc$../design/top.sv:137$82'.
Creating decoders for process `\top.$proc$../design/top.sv:0$81'.
     1/1: $1\display_data[15:0]
Creating decoders for process `\top.$proc$../design/top.sv:0$78'.
     1/5: $5\next_state[1:0]
     2/5: $4\next_state[1:0]
     3/5: $3\next_state[1:0]
     4/5: $2\next_state[1:0]
     5/5: $1\next_state[1:0]
Creating decoders for process `\top.$proc$../design/top.sv:57$74'.
     1/7: $0\current_state[1:0]
     2/7: $0\B2[3:0]
     3/7: $0\B1[3:0]
     4/7: $0\B0[3:0]
     5/7: $0\A2[3:0]
     6/7: $0\A1[3:0]
     7/7: $0\A0[3:0]
Creating decoders for process `\top.$proc$../design/top.sv:45$70'.
     1/2: $0\key_strobe[0:0]
     2/2: $0\key_pressed_prev[0:0]
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:16$69'.
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:15$68'.
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:14$67'.
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$66'.
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$65'.
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:0$64'.
Creating decoders for process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
     1/7: $0\key_pressed[0:0]
     2/7: $0\last_row[3:0]
     3/7: $0\counter[15:0]
     4/7: $0\col_select[1:0]
     5/7: $0\state[1:0]
     6/7: $0\col[3:0]
     7/7: $0\key[3:0]
Creating decoders for process `\hex_to_7seg.$proc$../design/hex_to_7seg.sv:5$50'.
     1/1: $1\seg[6:0]
Creating decoders for process `\display_mux.$proc$../design/display_mux.sv:9$49'.
Creating decoders for process `\display_mux.$proc$../design/display_mux.sv:7$48'.
Creating decoders for process `\display_mux.$proc$../design/display_mux.sv:13$44'.
     1/4: $0\refresh_counter[15:0]
     2/4: $0\current_digit[3:0]
     3/4: $0\digit_select[1:0]
     4/4: $0\anodes[3:0]
Creating decoders for process `\debounce.$proc$../design/debounce.sv:29$40'.
     1/2: $0\ff_3[0:0]
     2/2: $0\count[16:0]
Creating decoders for process `\debounce.$proc$../design/debounce.sv:13$36'.
     1/3: $0\ff_4[0:0]
     2/3: $0\ff_2[0:0]
     3/3: $0\ff_1[0:0]
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:30$34'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:29$29'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:28$26'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:25$24'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:24$19'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:23$16'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:20$14'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:19$9'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:18$7'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:13$6'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:12$5'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:11$4'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:9$3'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:8$2'.
Creating decoders for process `\bcd_sumador.$proc$../design/bcd_sumador.sv:7$1'.

7.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\bcd_B' from process `\top.$proc$../design/top.sv:138$83'.
No latch inferred for signal `\top.\bcd_A' from process `\top.$proc$../design/top.sv:137$82'.
No latch inferred for signal `\top.\display_data' from process `\top.$proc$../design/top.sv:0$81'.
No latch inferred for signal `\top.\next_state' from process `\top.$proc$../design/top.sv:0$78'.
No latch inferred for signal `\hex_to_7seg.\seg' from process `\hex_to_7seg.$proc$../design/hex_to_7seg.sv:5$50'.
No latch inferred for signal `\bcd_sumador.\acarreo_centenas' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:30$34'.
No latch inferred for signal `\bcd_sumador.\centenas_final' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:29$29'.
No latch inferred for signal `\bcd_sumador.\suma_centenas' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:28$26'.
No latch inferred for signal `\bcd_sumador.\acarreo_decenas' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:25$24'.
No latch inferred for signal `\bcd_sumador.\decenas_final' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:24$19'.
No latch inferred for signal `\bcd_sumador.\suma_decenas' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:23$16'.
No latch inferred for signal `\bcd_sumador.\acarreo_unidades' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:20$14'.
No latch inferred for signal `\bcd_sumador.\unidades_final' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:19$9'.
No latch inferred for signal `\bcd_sumador.\suma_unidades' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:18$7'.
No latch inferred for signal `\bcd_sumador.\centenas_2' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:13$6'.
No latch inferred for signal `\bcd_sumador.\decenas_2' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:12$5'.
No latch inferred for signal `\bcd_sumador.\unidades_2' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:11$4'.
No latch inferred for signal `\bcd_sumador.\centenas_1' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:9$3'.
No latch inferred for signal `\bcd_sumador.\decenas_1' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:8$2'.
No latch inferred for signal `\bcd_sumador.\unidades_1' from process `\bcd_sumador.$proc$../design/bcd_sumador.sv:7$1'.

7.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$309'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$309'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$305'.
  created $adff cell `$procdff$598' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$303'.
  created $adff cell `$procdff$599' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$301'.
  created $adff cell `$procdff$600' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$299'.
  created $adff cell `$procdff$601' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$297'.
  created $dff cell `$procdff$602' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$295'.
  created $dff cell `$procdff$603' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$293'.
  created $dff cell `$procdff$604' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$291'.
  created $dff cell `$procdff$605' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$289'.
  created $dff cell `$procdff$606' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$287'.
  created $dff cell `$procdff$607' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$285'.
  created $adff cell `$procdff$608' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$283'.
  created $adff cell `$procdff$609' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$281'.
  created $adff cell `$procdff$610' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$279'.
  created $adff cell `$procdff$611' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$277'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$275'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$273'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$271'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$269'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$267'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\top.\current_state' using process `\top.$proc$../design/top.sv:57$74'.
  created $adff cell `$procdff$618' with positive edge clock and negative level reset.
Creating register for signal `\top.\A0' using process `\top.$proc$../design/top.sv:57$74'.
  created $adff cell `$procdff$619' with positive edge clock and negative level reset.
Creating register for signal `\top.\A1' using process `\top.$proc$../design/top.sv:57$74'.
  created $adff cell `$procdff$620' with positive edge clock and negative level reset.
Creating register for signal `\top.\A2' using process `\top.$proc$../design/top.sv:57$74'.
  created $adff cell `$procdff$621' with positive edge clock and negative level reset.
Creating register for signal `\top.\B0' using process `\top.$proc$../design/top.sv:57$74'.
  created $adff cell `$procdff$622' with positive edge clock and negative level reset.
Creating register for signal `\top.\B1' using process `\top.$proc$../design/top.sv:57$74'.
  created $adff cell `$procdff$623' with positive edge clock and negative level reset.
Creating register for signal `\top.\B2' using process `\top.$proc$../design/top.sv:57$74'.
  created $adff cell `$procdff$624' with positive edge clock and negative level reset.
Creating register for signal `\top.\key_pressed_prev' using process `\top.$proc$../design/top.sv:45$70'.
  created $adff cell `$procdff$625' with positive edge clock and negative level reset.
Creating register for signal `\top.\key_strobe' using process `\top.$proc$../design/top.sv:45$70'.
  created $adff cell `$procdff$626' with positive edge clock and negative level reset.
Creating register for signal `\keypad_scanner.\key' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\keypad_scanner.\key_pressed' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\keypad_scanner.\col' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\keypad_scanner.\state' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\keypad_scanner.\col_select' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\keypad_scanner.\counter' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\keypad_scanner.\last_row' using process `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\display_mux.\anodes' using process `\display_mux.$proc$../design/display_mux.sv:13$44'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\display_mux.\digit_select' using process `\display_mux.$proc$../design/display_mux.sv:13$44'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\display_mux.\current_digit' using process `\display_mux.$proc$../design/display_mux.sv:13$44'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\display_mux.\refresh_counter' using process `\display_mux.$proc$../design/display_mux.sv:13$44'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\debounce.\count' using process `\debounce.$proc$../design/debounce.sv:29$40'.
  created $adff cell `$procdff$638' with positive edge clock and negative level reset.
Creating register for signal `\debounce.\ff_3' using process `\debounce.$proc$../design/debounce.sv:29$40'.
  created $adff cell `$procdff$639' with positive edge clock and negative level reset.
Creating register for signal `\debounce.\ff_1' using process `\debounce.$proc$../design/debounce.sv:13$36'.
  created $adff cell `$procdff$640' with positive edge clock and negative level reset.
Creating register for signal `\debounce.\ff_2' using process `\debounce.$proc$../design/debounce.sv:13$36'.
  created $adff cell `$procdff$641' with positive edge clock and negative level reset.
Creating register for signal `\debounce.\ff_4' using process `\debounce.$proc$../design/debounce.sv:13$36'.
  created $adff cell `$procdff$642' with positive edge clock and negative level reset.

7.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$309'.
Removing empty process `DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$306'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$305'.
Removing empty process `DFFNCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$305'.
Removing empty process `DFFNC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$304'.
Removing empty process `DFFNC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$303'.
Removing empty process `DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$302'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$301'.
Removing empty process `DFFNPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$301'.
Removing empty process `DFFNP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$300'.
Removing empty process `DFFNP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$299'.
Removing empty process `DFFNRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$298'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$297'.
Removing empty process `DFFNRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$297'.
Removing empty process `DFFNR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$296'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$295'.
Removing empty process `DFFNR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$295'.
Removing empty process `DFFNSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$294'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$293'.
Removing empty process `DFFNSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$293'.
Removing empty process `DFFNS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$292'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$291'.
Removing empty process `DFFNS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$291'.
Removing empty process `DFFNE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$290'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$289'.
Removing empty process `DFFNE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$289'.
Removing empty process `DFFN.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$288'.
Removing empty process `DFFN.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$287'.
Removing empty process `DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$286'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$285'.
Removing empty process `DFFCE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$285'.
Removing empty process `DFFC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$284'.
Removing empty process `DFFC.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$283'.
Removing empty process `DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$282'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$281'.
Removing empty process `DFFPE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$281'.
Removing empty process `DFFP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$280'.
Removing empty process `DFFP.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$279'.
Removing empty process `DFFRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$278'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$277'.
Removing empty process `DFFRE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$277'.
Removing empty process `DFFR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$276'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$275'.
Removing empty process `DFFR.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$275'.
Removing empty process `DFFSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$274'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$273'.
Removing empty process `DFFSE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$273'.
Removing empty process `DFFS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$272'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$271'.
Removing empty process `DFFS.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$271'.
Removing empty process `DFFE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$270'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$269'.
Removing empty process `DFFE.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$269'.
Removing empty process `DFF.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$268'.
Removing empty process `DFF.$proc$c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$267'.
Removing empty process `top.$proc$../design/top.sv:138$83'.
Removing empty process `top.$proc$../design/top.sv:137$82'.
Found and cleaned up 1 empty switch in `\top.$proc$../design/top.sv:0$81'.
Removing empty process `top.$proc$../design/top.sv:0$81'.
Found and cleaned up 5 empty switches in `\top.$proc$../design/top.sv:0$78'.
Removing empty process `top.$proc$../design/top.sv:0$78'.
Found and cleaned up 4 empty switches in `\top.$proc$../design/top.sv:57$74'.
Removing empty process `top.$proc$../design/top.sv:57$74'.
Removing empty process `top.$proc$../design/top.sv:45$70'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:16$69'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:15$68'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:14$67'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:0$66'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:0$65'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:0$64'.
Found and cleaned up 5 empty switches in `\keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
Removing empty process `keypad_scanner.$proc$../design/keypad_scanner.sv:54$59'.
Found and cleaned up 1 empty switch in `\hex_to_7seg.$proc$../design/hex_to_7seg.sv:5$50'.
Removing empty process `hex_to_7seg.$proc$../design/hex_to_7seg.sv:5$50'.
Removing empty process `display_mux.$proc$../design/display_mux.sv:9$49'.
Removing empty process `display_mux.$proc$../design/display_mux.sv:7$48'.
Found and cleaned up 2 empty switches in `\display_mux.$proc$../design/display_mux.sv:13$44'.
Removing empty process `display_mux.$proc$../design/display_mux.sv:13$44'.
Found and cleaned up 2 empty switches in `\debounce.$proc$../design/debounce.sv:29$40'.
Removing empty process `debounce.$proc$../design/debounce.sv:29$40'.
Removing empty process `debounce.$proc$../design/debounce.sv:13$36'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:30$34'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:29$29'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:28$26'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:25$24'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:24$19'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:23$16'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:20$14'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:19$9'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:18$7'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:13$6'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:12$5'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:11$4'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:9$3'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:8$2'.
Removing empty process `bcd_sumador.$proc$../design/bcd_sumador.sv:7$1'.
Cleaned up 38 empty switches.

7.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>
Optimizing module keypad_scanner.
<suppressed ~5 debug messages>
Optimizing module hex_to_7seg.
Optimizing module display_mux.
<suppressed ~2 debug messages>
Optimizing module debounce.
Optimizing module bcd_sumador.

7.4. Executing FLATTEN pass (flatten design).
Deleting now unused module keypad_scanner.
Deleting now unused module hex_to_7seg.
Deleting now unused module display_mux.
Deleting now unused module debounce.
Deleting now unused module bcd_sumador.
<suppressed ~8 debug messages>

7.5. Executing TRIBUF pass.

7.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.7. Executing SYNTH pass.

7.7.1. Executing PROC pass (convert processes to netlists).

7.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.7.1.4. Executing PROC_INIT pass (extract init attributes).

7.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

7.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

7.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 164 unused wires.
<suppressed ~12 debug messages>

7.7.4. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

7.7.5. Executing OPT pass (performing simple optimizations).

7.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

7.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$411.
    dead port 2/3 on $pmux $procmux$411.
    dead port 2/2 on $mux $procmux$414.
    dead port 2/2 on $mux $procmux$417.
    dead port 2/2 on $mux $procmux$426.
    dead port 2/2 on $mux $procmux$428.
    dead port 2/2 on $mux $procmux$431.
    dead port 2/2 on $mux $procmux$438.
    dead port 2/2 on $mux $procmux$441.
    dead port 2/2 on $mux $procmux$447.
Removed 10 multiplexer ports.
<suppressed ~25 debug messages>

7.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active ARST on $flatten\scanner.\db_inst3.$procdff$642 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst3.$procdff$641 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst3.$procdff$640 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst3.$procdff$639 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst3.$procdff$638 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst2.$procdff$642 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst2.$procdff$641 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst2.$procdff$640 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst2.$procdff$639 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst2.$procdff$638 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst1.$procdff$642 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst1.$procdff$641 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst1.$procdff$640 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst1.$procdff$639 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst1.$procdff$638 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst0.$procdff$642 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst0.$procdff$641 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst0.$procdff$640 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst0.$procdff$639 ($adff) from module top.
Removing never-active ARST on $flatten\scanner.\db_inst0.$procdff$638 ($adff) from module top.

7.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

7.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.5.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

7.7.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.5.13. Executing OPT_DFF pass (perform DFF optimizations).

7.7.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.7.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.5.16. Finished OPT passes. (There is nothing left to do.)

7.7.6. Executing FSM pass (extract and optimize FSM).

7.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.current_state.
Not marking top.display.anodes as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking top.scanner.col as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.scanner.key as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking top.scanner.state as FSM state register:
    Register has an initialization value.

7.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\current_state' from module `\top'.
  found $adff cell for state register: $procdff$618
  root of input selection tree: \next_state
  found reset state: 2'00 (from async reset)
  found ctrl input: \rst
  found ctrl input: \key_strobe
  found ctrl input: $procmux$412_CMP
  found ctrl input: $procmux$413_CMP
  found ctrl input: $eq$../design/top.sv:122$80_Y
  found ctrl input: $eq$../design/top.sv:87$77_Y
  found ctrl input: $eq$../design/top.sv:82$76_Y
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $eq$../design/top.sv:82$76_Y
  found ctrl output: $eq$../design/top.sv:87$77_Y
  found ctrl output: $eq$../design/top.sv:122$80_Y
  ctrl inputs: { $procmux$413_CMP $procmux$412_CMP \key_strobe \rst }
  ctrl outputs: { $eq$../design/top.sv:122$80_Y $eq$../design/top.sv:87$77_Y $eq$../design/top.sv:82$76_Y \next_state }
  transition:       2'00 4'---0 ->       2'00 5'00100
  transition:       2'00 4'--01 ->       2'00 5'00100
  transition:       2'00 4'0011 ->       2'00 5'00100
  transition:       2'00 4'1-11 ->       2'00 5'00100
  transition:       2'00 4'-111 ->       2'01 5'00101
  transition:       2'10 4'---0 ->       2'00 5'10000
  transition:       2'10 4'--01 ->       2'10 5'10010
  transition:       2'10 4'0011 ->       2'00 5'10000
  transition:       2'10 4'1-11 ->       2'00 5'10000
  transition:       2'10 4'-111 ->       2'00 5'10000
  transition:       2'01 4'---0 ->       2'00 5'01000
  transition:       2'01 4'--01 ->       2'01 5'01001
  transition:       2'01 4'0011 ->       2'01 5'01001
  transition:       2'01 4'1-11 ->       2'00 5'01000
  transition:       2'01 4'-111 ->       2'10 5'01010

7.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\current_state$643' from module `\top'.

7.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 9 unused wires.
<suppressed ~10 debug messages>

7.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\current_state$643' from module `\top'.
  Removing unused output signal \next_state [0].
  Removing unused output signal \next_state [1].

7.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\current_state$643' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

7.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\current_state$643' from module `top':
-------------------------------------

  Information on FSM $fsm$\current_state$643 (\current_state):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rst
    1: \key_strobe
    2: $procmux$412_CMP
    3: $procmux$413_CMP

  Output signals:
    0: $eq$../design/top.sv:82$76_Y
    1: $eq$../design/top.sv:87$77_Y
    2: $eq$../design/top.sv:122$80_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'001
      1:     0 4'--01   ->     0 3'001
      2:     0 4'0011   ->     0 3'001
      3:     0 4'1-11   ->     0 3'001
      4:     0 4'-111   ->     2 3'001
      5:     1 4'---0   ->     0 3'100
      6:     1 4'0011   ->     0 3'100
      7:     1 4'-111   ->     0 3'100
      8:     1 4'1-11   ->     0 3'100
      9:     1 4'--01   ->     1 3'100
     10:     2 4'---0   ->     0 3'010
     11:     2 4'1-11   ->     0 3'010
     12:     2 4'-111   ->     1 3'010
     13:     2 4'--01   ->     2 3'010
     14:     2 4'0011   ->     2 3'010

-------------------------------------

7.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\current_state$643' from module `\top'.

7.7.7. Executing OPT pass (performing simple optimizations).

7.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

7.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

7.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

7.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$624 ($adff) from module top (D = $procmux$458_Y, Q = \B2).
Adding EN signal on $procdff$623 ($adff) from module top (D = $procmux$469_Y, Q = \B1).
Adding EN signal on $procdff$622 ($adff) from module top (D = $procmux$480_Y, Q = \B0).
Adding EN signal on $procdff$621 ($adff) from module top (D = $procmux$489_Y, Q = \A2).
Adding EN signal on $procdff$620 ($adff) from module top (D = $procmux$498_Y, Q = \A1).
Adding EN signal on $procdff$619 ($adff) from module top (D = $procmux$507_Y, Q = \A0).
Adding SRST signal on $flatten\scanner.\db_inst3.$procdff$639 ($dff) from module top (D = $flatten\scanner.\db_inst3.$procmux$588_Y, Q = \scanner.db_inst3.ff_3, rval = 1'0).
Adding SRST signal on $flatten\scanner.\db_inst3.$procdff$638 ($dff) from module top (D = $flatten\scanner.\db_inst3.$add$../design/debounce.sv:43$43_Y, Q = \scanner.db_inst3.count, rval = 17'00000000000000000).
Adding SRST signal on $flatten\scanner.\db_inst2.$procdff$639 ($dff) from module top (D = $flatten\scanner.\db_inst2.$procmux$588_Y, Q = \scanner.db_inst2.ff_3, rval = 1'0).
Adding SRST signal on $flatten\scanner.\db_inst2.$procdff$638 ($dff) from module top (D = $flatten\scanner.\db_inst2.$add$../design/debounce.sv:43$43_Y, Q = \scanner.db_inst2.count, rval = 17'00000000000000000).
Adding SRST signal on $flatten\scanner.\db_inst1.$procdff$639 ($dff) from module top (D = $flatten\scanner.\db_inst1.$procmux$588_Y, Q = \scanner.db_inst1.ff_3, rval = 1'0).
Adding SRST signal on $flatten\scanner.\db_inst1.$procdff$638 ($dff) from module top (D = $flatten\scanner.\db_inst1.$add$../design/debounce.sv:43$43_Y, Q = \scanner.db_inst1.count, rval = 17'00000000000000000).
Adding SRST signal on $flatten\scanner.\db_inst0.$procdff$639 ($dff) from module top (D = $flatten\scanner.\db_inst0.$procmux$588_Y, Q = \scanner.db_inst0.ff_3, rval = 1'0).
Adding SRST signal on $flatten\scanner.\db_inst0.$procdff$638 ($dff) from module top (D = $flatten\scanner.\db_inst0.$add$../design/debounce.sv:43$43_Y, Q = \scanner.db_inst0.count, rval = 17'00000000000000000).
Adding EN signal on $flatten\scanner.$procdff$632 ($dff) from module top (D = $flatten\scanner.$0\counter[15:0], Q = \scanner.counter).
Adding EN signal on $flatten\scanner.$procdff$631 ($dff) from module top (D = $flatten\scanner.$add$../design/keypad_scanner.sv:59$60_Y [1:0], Q = \scanner.col_select).
Adding EN signal on $flatten\scanner.$procdff$630 ($dff) from module top (D = $flatten\scanner.$0\state[1:0], Q = \scanner.state).
Adding EN signal on $flatten\scanner.$procdff$629 ($dff) from module top (D = $flatten\scanner.$procmux$540_Y, Q = \scanner.col).
Adding SRST signal on $flatten\scanner.$procdff$628 ($dff) from module top (D = $flatten\scanner.$procmux$512_Y, Q = \scanner.key_pressed, rval = 1'0).
Adding EN signal on $flatten\scanner.$procdff$627 ($dff) from module top (D = $flatten\scanner.$procmux$547_Y, Q = \scanner.key).
Adding SRST signal on $flatten\display.$procdff$637 ($dff) from module top (D = $flatten\display.$add$../design/display_mux.sv:14$45_Y [15:0], Q = \display.refresh_counter, rval = 16'0000000000000000).
Adding EN signal on $flatten\display.$procdff$636 ($dff) from module top (D = $flatten\display.$procmux$570_Y, Q = \display.current_digit).
Adding EN signal on $flatten\display.$procdff$635 ($dff) from module top (D = $flatten\display.$add$../design/display_mux.sv:18$47_Y [1:0], Q = \display.digit_select).
Adding EN signal on $flatten\display.$procdff$634 ($dff) from module top (D = $flatten\display.$procmux$579_Y, Q = \display.anodes).

7.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 27 unused cells and 38 unused wires.
<suppressed ~29 debug messages>

7.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~15 debug messages>

7.7.7.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

7.7.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

7.7.7.13. Executing OPT_DFF pass (perform DFF optimizations).

7.7.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

7.7.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.7.16. Rerunning OPT passes. (Maybe there is more to do..)

7.7.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

7.7.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.7.20. Executing OPT_DFF pass (perform DFF optimizations).

7.7.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.7.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.7.23. Finished OPT passes. (There is nothing left to do.)

7.7.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port top.$flatten\display.\converter.$auto$mem.cc:319:emit$356 ($flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$681 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$685 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\scanner.$procmux$562_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\scanner.$procmux$561_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\scanner.$procmux$560_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\scanner.$procmux$551_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\scanner.$procmux$550_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\scanner.$procmux$549_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\scanner.$procmux$548_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\scanner.$procmux$543_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\scanner.$procmux$525_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\scanner.$add$../design/keypad_scanner.sv:75$62 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\scanner.$add$../design/keypad_scanner.sv:75$62 ($add).
Removed top 5 bits (of 16) from port B of cell top.$flatten\scanner.$eq$../design/keypad_scanner.sv:71$61 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\scanner.$add$../design/keypad_scanner.sv:59$60 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$flatten\scanner.$add$../design/keypad_scanner.sv:59$60 ($add).
Removed top 28 bits (of 32) from mux cell top.$flatten\sumador.$ternary$../design/bcd_sumador.sv:29$33 ($mux).
Removed top 28 bits (of 32) from port B of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:29$31 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:29$31 ($sub).
Removed top 1 bits (of 5) from port A of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:29$31 ($sub).
Removed top 28 bits (of 32) from port B of cell top.$flatten\sumador.$gt$../design/bcd_sumador.sv:29$30 ($gt).
Removed top 28 bits (of 32) from mux cell top.$flatten\sumador.$ternary$../design/bcd_sumador.sv:24$23 ($mux).
Removed top 28 bits (of 32) from port B of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:24$21 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:24$21 ($sub).
Removed top 1 bits (of 5) from port A of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:24$21 ($sub).
Removed top 28 bits (of 32) from port B of cell top.$flatten\sumador.$gt$../design/bcd_sumador.sv:24$20 ($gt).
Removed top 28 bits (of 32) from mux cell top.$flatten\sumador.$ternary$../design/bcd_sumador.sv:19$13 ($mux).
Removed top 28 bits (of 32) from port B of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:19$11 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:19$11 ($sub).
Removed top 1 bits (of 5) from port A of cell top.$flatten\sumador.$sub$../design/bcd_sumador.sv:19$11 ($sub).
Removed top 28 bits (of 32) from port B of cell top.$flatten\sumador.$gt$../design/bcd_sumador.sv:19$10 ($gt).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$773 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$flatten\display.$procmux$573_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\display.$add$../design/display_mux.sv:18$47 ($add).
Removed top 30 bits (of 32) from port Y of cell top.$flatten\display.$add$../design/display_mux.sv:18$47 ($add).
Removed top 1 bits (of 16) from port B of cell top.$flatten\display.$eq$../design/display_mux.sv:16$46 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\display.$add$../design/display_mux.sv:14$45 ($add).
Removed top 16 bits (of 32) from port Y of cell top.$flatten\display.$add$../design/display_mux.sv:14$45 ($add).
Removed top 16 bits (of 32) from wire top.$flatten\display.$add$../design/display_mux.sv:14$45_Y.
Removed top 30 bits (of 32) from wire top.$flatten\scanner.$add$../design/keypad_scanner.sv:59$60_Y.
Removed top 28 bits (of 32) from wire top.$flatten\sumador.$sub$../design/bcd_sumador.sv:24$21_Y.
Removed top 28 bits (of 32) from wire top.$flatten\sumador.$sub$../design/bcd_sumador.sv:29$31_Y.
Removed top 4 bits (of 16) from wire top.sum_result.

7.7.9. Executing PEEPOPT pass (run peephole optimizers).

7.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

7.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\display.$add$../design/display_mux.sv:14$45 ($add).
  creating $macc model for $flatten\display.$add$../design/display_mux.sv:18$47 ($add).
  creating $macc model for $flatten\scanner.$add$../design/keypad_scanner.sv:59$60 ($add).
  creating $macc model for $flatten\scanner.$add$../design/keypad_scanner.sv:75$62 ($add).
  creating $macc model for $flatten\scanner.\db_inst0.$add$../design/debounce.sv:43$43 ($add).
  creating $macc model for $flatten\scanner.\db_inst1.$add$../design/debounce.sv:43$43 ($add).
  creating $macc model for $flatten\scanner.\db_inst2.$add$../design/debounce.sv:43$43 ($add).
  creating $macc model for $flatten\scanner.\db_inst3.$add$../design/debounce.sv:43$43 ($add).
  creating $macc model for $flatten\sumador.$add$../design/bcd_sumador.sv:18$8 ($add).
  creating $macc model for $flatten\sumador.$add$../design/bcd_sumador.sv:23$17 ($add).
  creating $macc model for $flatten\sumador.$add$../design/bcd_sumador.sv:23$18 ($add).
  creating $macc model for $flatten\sumador.$add$../design/bcd_sumador.sv:28$27 ($add).
  creating $macc model for $flatten\sumador.$add$../design/bcd_sumador.sv:28$28 ($add).
  creating $macc model for $flatten\sumador.$sub$../design/bcd_sumador.sv:19$11 ($sub).
  creating $macc model for $flatten\sumador.$sub$../design/bcd_sumador.sv:24$21 ($sub).
  creating $macc model for $flatten\sumador.$sub$../design/bcd_sumador.sv:29$31 ($sub).
  merging $macc model for $flatten\sumador.$add$../design/bcd_sumador.sv:28$27 into $flatten\sumador.$add$../design/bcd_sumador.sv:28$28.
  merging $macc model for $flatten\sumador.$add$../design/bcd_sumador.sv:23$17 into $flatten\sumador.$add$../design/bcd_sumador.sv:23$18.
  creating $alu model for $macc $flatten\sumador.$sub$../design/bcd_sumador.sv:19$11.
  creating $alu model for $macc $flatten\sumador.$add$../design/bcd_sumador.sv:28$28.
  creating $alu model for $macc $flatten\sumador.$sub$../design/bcd_sumador.sv:24$21.
  creating $alu model for $macc $flatten\sumador.$add$../design/bcd_sumador.sv:23$18.
  creating $alu model for $macc $flatten\sumador.$sub$../design/bcd_sumador.sv:29$31.
  creating $alu model for $macc $flatten\sumador.$add$../design/bcd_sumador.sv:18$8.
  creating $alu model for $macc $flatten\scanner.\db_inst3.$add$../design/debounce.sv:43$43.
  creating $alu model for $macc $flatten\scanner.\db_inst2.$add$../design/debounce.sv:43$43.
  creating $alu model for $macc $flatten\scanner.\db_inst1.$add$../design/debounce.sv:43$43.
  creating $alu model for $macc $flatten\scanner.\db_inst0.$add$../design/debounce.sv:43$43.
  creating $alu model for $macc $flatten\scanner.$add$../design/keypad_scanner.sv:75$62.
  creating $alu model for $macc $flatten\scanner.$add$../design/keypad_scanner.sv:59$60.
  creating $alu model for $macc $flatten\display.$add$../design/display_mux.sv:18$47.
  creating $alu model for $macc $flatten\display.$add$../design/display_mux.sv:14$45.
  creating $alu model for $flatten\sumador.$gt$../design/bcd_sumador.sv:19$10 ($gt): new $alu
  creating $alu model for $flatten\sumador.$gt$../design/bcd_sumador.sv:24$20 ($gt): new $alu
  creating $alu model for $flatten\sumador.$gt$../design/bcd_sumador.sv:29$30 ($gt): new $alu
  creating $alu cell for $flatten\sumador.$gt$../design/bcd_sumador.sv:29$30: $auto$alumacc.cc:485:replace_alu$795
  creating $alu cell for $flatten\sumador.$gt$../design/bcd_sumador.sv:24$20: $auto$alumacc.cc:485:replace_alu$800
  creating $alu cell for $flatten\sumador.$gt$../design/bcd_sumador.sv:19$10: $auto$alumacc.cc:485:replace_alu$805
  creating $alu cell for $flatten\display.$add$../design/display_mux.sv:14$45: $auto$alumacc.cc:485:replace_alu$810
  creating $alu cell for $flatten\display.$add$../design/display_mux.sv:18$47: $auto$alumacc.cc:485:replace_alu$813
  creating $alu cell for $flatten\scanner.$add$../design/keypad_scanner.sv:59$60: $auto$alumacc.cc:485:replace_alu$816
  creating $alu cell for $flatten\scanner.$add$../design/keypad_scanner.sv:75$62: $auto$alumacc.cc:485:replace_alu$819
  creating $alu cell for $flatten\scanner.\db_inst0.$add$../design/debounce.sv:43$43: $auto$alumacc.cc:485:replace_alu$822
  creating $alu cell for $flatten\scanner.\db_inst1.$add$../design/debounce.sv:43$43: $auto$alumacc.cc:485:replace_alu$825
  creating $alu cell for $flatten\scanner.\db_inst2.$add$../design/debounce.sv:43$43: $auto$alumacc.cc:485:replace_alu$828
  creating $alu cell for $flatten\scanner.\db_inst3.$add$../design/debounce.sv:43$43: $auto$alumacc.cc:485:replace_alu$831
  creating $alu cell for $flatten\sumador.$add$../design/bcd_sumador.sv:18$8: $auto$alumacc.cc:485:replace_alu$834
  creating $alu cell for $flatten\sumador.$sub$../design/bcd_sumador.sv:29$31: $auto$alumacc.cc:485:replace_alu$837
  creating $alu cell for $flatten\sumador.$add$../design/bcd_sumador.sv:23$18: $auto$alumacc.cc:485:replace_alu$840
  creating $alu cell for $flatten\sumador.$sub$../design/bcd_sumador.sv:24$21: $auto$alumacc.cc:485:replace_alu$843
  creating $alu cell for $flatten\sumador.$add$../design/bcd_sumador.sv:28$28: $auto$alumacc.cc:485:replace_alu$846
  creating $alu cell for $flatten\sumador.$sub$../design/bcd_sumador.sv:19$11: $auto$alumacc.cc:485:replace_alu$849
  created 17 $alu and 0 $macc cells.

7.7.12. Executing SHARE pass (SAT-based resource sharing).

7.7.13. Executing OPT pass (performing simple optimizations).

7.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

7.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

7.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

7.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

7.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.13.9. Rerunning OPT passes. (Maybe there is more to do..)

7.7.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

7.7.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.7.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.7.13.13. Executing OPT_DFF pass (perform DFF optimizations).

7.7.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.7.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.7.13.16. Finished OPT passes. (There is nothing left to do.)

7.7.14. Executing MEMORY pass.

7.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354'[0] in module `\top': no output FF found.
Checking read port address `$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354'[0] in module `\top': merged address FF to cell.

7.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354
<suppressed ~6 debug messages>

7.9. Executing TECHMAP pass (map to technology primitives).

7.9.1. Executing Verilog-2005 frontend: c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

7.9.2. Executing Verilog-2005 frontend: c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

7.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~33 debug messages>

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

7.10.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$765 ($dffe) from module top (D = $flatten\scanner.$add$../design/keypad_scanner.sv:75$62_Y [15:0], Q = \scanner.counter, rval = 16'0000000000000000).

7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 26 unused wires.
<suppressed ~8 debug messages>

7.10.5. Rerunning OPT passes. (Removed registers in this run.)

7.10.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.10.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.10.8. Executing OPT_DFF pass (perform DFF optimizations).

7.10.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.10.10. Finished fast OPT passes.

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354 in module \top:
  created 16 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of top.$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354: $$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

7.12. Executing OPT pass (performing simple optimizations).

7.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~12 debug messages>

7.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][6]$1112:
      Old ports: A=7'1000110, B=7'0100001, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092
      New ports: A=2'10, B=2'01, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092 [1:0]
      New connections: $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092 [6:2] = { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092 [1:0] 2'00 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][5]$1109:
      Old ports: A=7'0001000, B=7'0000011, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090 [0] }
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090 [6:4] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090 [2:1] } = { 4'0000 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][4]$1106:
      Old ports: A=7'0000000, B=7'0010000, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$a$1089
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$a$1089 [4]
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$a$1089 [6:5] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$a$1089 [3:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][3]$1103:
      Old ports: A=7'0000010, B=7'1111000, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [1] }
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [6:4] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [2] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [0] } = { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [3] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][2]$1100:
      Old ports: A=7'0011001, B=7'0010010, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$a$1086
      New ports: A=2'01, B=2'10, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$a$1086 [1:0]
      New connections: $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$a$1086 [6:2] = { 3'001 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$a$1086 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][1]$1097:
      Old ports: A=7'0100100, B=7'0110000, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084 [4] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084 [2] }
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084 [6:5] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084 [1:0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][0]$1094:
      Old ports: A=7'1000000, B=7'1111001, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083
      New ports: A=1'0, B=1'1, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [0]
      New connections: $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [6:1] = { 1'1 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [0] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [0] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][3][7]$1115:
      Old ports: A=7'1111111, B=7'0111111, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$b$1093
      New ports: A=1'1, B=1'0, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$b$1093 [6]
      New connections: $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$b$1093 [5:0] = 6'111111
    Consolidated identical input bits for $mux cell $flatten\sumador.$ternary$../design/bcd_sumador.sv:19$13:
      Old ports: A={ $flatten\sumador.$sub$../design/bcd_sumador.sv:19$11_Y [3:1] \sumador.suma_unidades [0] }, B=\sumador.suma_unidades [3:0], Y=\sumador.unidades_final
      New ports: A=$flatten\sumador.$sub$../design/bcd_sumador.sv:19$11_Y [3:1], B=\sumador.suma_unidades [3:1], Y=\sumador.unidades_final [3:1]
      New connections: \sumador.unidades_final [0] = \sumador.suma_unidades [0]
    Consolidated identical input bits for $mux cell $flatten\sumador.$ternary$../design/bcd_sumador.sv:24$23:
      Old ports: A={ $auto$wreduce.cc:455:run$789 [3:1] \sumador.suma_decenas [0] }, B=\sumador.suma_decenas [3:0], Y=\sumador.decenas_final
      New ports: A=$auto$wreduce.cc:455:run$789 [3:1], B=\sumador.suma_decenas [3:1], Y=\sumador.decenas_final [3:1]
      New connections: \sumador.decenas_final [0] = \sumador.suma_decenas [0]
    Consolidated identical input bits for $mux cell $flatten\sumador.$ternary$../design/bcd_sumador.sv:29$33:
      Old ports: A={ $auto$wreduce.cc:455:run$790 [3:1] \sumador.suma_centenas [0] }, B=\sumador.suma_centenas [3:0], Y=\sumador.centenas_final
      New ports: A=$auto$wreduce.cc:455:run$790 [3:1], B=\sumador.suma_centenas [3:1], Y=\sumador.centenas_final [3:1]
      New connections: \sumador.centenas_final [0] = \sumador.suma_centenas [0]
    Consolidated identical input bits for $pmux cell $procmux$402:
      Old ports: A=16'1111111111111111, B={ 4'0000 \A2 \A1 \A0 4'0000 \B2 \B1 \B0 3'000 \sumador.acarreo_centenas \sumador.centenas_final \sumador.decenas_final \sumador.unidades_final }, Y=\display.data
      New ports: A=14'11111111111111, B={ 2'00 \A2 \A1 \A0 2'00 \B2 \B1 \B0 1'0 \sumador.acarreo_centenas \sumador.centenas_final \sumador.decenas_final \sumador.unidades_final }, Y=\display.data [13:0]
      New connections: \display.data [15:14] = { \display.data [13] \display.data [13] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$1091:
      Old ports: A=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092, B=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$b$1093, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081
      New ports: A={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092 [1] 1'0 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$a$1092 [1:0] }, B={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][3]$b$1093 [6] 3'111 }, Y={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [6] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [1:0] }
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [5:4] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [2] } = { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [0] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$b$1081 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$1088:
      Old ports: A=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$a$1089, B=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$a$1080
      New ports: A={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$a$1089 [4] 2'00 }, B={ 1'0 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][2]$b$1090 [0] }, Y={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$a$1080 [4:3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$a$1080 [0] }
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$a$1080 [6:5] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$a$1080 [2:1] } = { 3'000 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][1]$a$1080 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$1085:
      Old ports: A=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$a$1086, B=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$b$1078
      New ports: A={ 2'01 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$a$1086 [0] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$a$1086 [1:0] }, B={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][1]$b$1087 [1] 1'0 }, Y={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$b$1078 [5:3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$b$1078 [1:0] }
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$b$1078 [6] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$b$1078 [2] } = { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$b$1078 [5] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$1082:
      Old ports: A=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083, B=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084, Y=$memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$a$1077
      New ports: A={ 1'1 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [0] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [0] 1'0 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$a$1083 [0] }, B={ 2'01 $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084 [4] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][2][0]$b$1084 [2] 1'0 }, Y={ $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$a$1077 [6:4] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$a$1077 [2] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$a$1077 [0] }
      New connections: { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$a$1077 [3] $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$a$1077 [1] } = { $memory$flatten\display.\converter.$auto$proc_rom.cc:150:do_switch$354$rdmux[0][1][0]$a$1077 [0] 1'0 }
  Optimizing cells in module \top.
Performed a total of 16 changes.

7.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

7.12.6. Executing OPT_DFF pass (perform DFF optimizations).

7.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

7.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.12.9. Rerunning OPT passes. (Maybe there is more to do..)

7.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

7.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

7.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

7.12.13. Executing OPT_DFF pass (perform DFF optimizations).

7.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

7.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

7.12.16. Finished OPT passes. (There is nothing left to do.)

7.13. Executing TECHMAP pass (map to technology primitives).

7.13.1. Executing Verilog-2005 frontend: c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.13.2. Executing Verilog-2005 frontend: c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

7.13.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$b85fbb3374a1d9ba7ee4f4d6323c30f939df3ada\_80_gw1n_alu for cells of type $alu.
Using template $paramod$13af41b20a9ff4e701d080c0d60e0efb0173cb4d\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$ebea5ef670e0e7c1660cff40df64ca6f958ad18d\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_gw1n_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_gw1n_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~815 debug messages>

7.14. Executing OPT pass (performing simple optimizations).

7.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~762 debug messages>

7.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~369 debug messages>
Removed a total of 123 cells.

7.14.3. Executing OPT_DFF pass (perform DFF optimizations).

7.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 27 unused cells and 830 unused wires.
<suppressed ~28 debug messages>

7.14.5. Finished fast OPT passes.

7.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port top.an using OBUF.
Mapping port top.clk using IBUF.
Mapping port top.columnas using OBUF.
Mapping port top.filas using IBUF.
Mapping port top.rst using IBUF.
Mapping port top.seg using OBUF.

7.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

7.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.18. Executing TECHMAP pass (map to technology primitives).

7.18.1. Executing Verilog-2005 frontend: c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.18.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~198 debug messages>

7.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

7.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

7.21. Executing ABC pass (technology mapping using ABC).

7.21.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 577 gates and 768 wires to a netlist network with 189 inputs and 155 outputs.

7.21.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + write_blif <abc-temp-dir>/output.blif 

7.21.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      220
ABC RESULTS:        internal signals:      424
ABC RESULTS:           input signals:      189
ABC RESULTS:          output signals:      155
Removing temp directory.
Removed 0 unused cells and 1456 unused wires.

7.22. Executing TECHMAP pass (map to technology primitives).

7.22.1. Executing Verilog-2005 frontend: c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `c:\Users\Abner\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

7.22.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$c9355c14671e8569b2b55b2828d4fd95591ab987\$lut for cells of type $lut.
Using template $paramod$81d7f14045d27e08e420cd086ccd13127746a5d7\$lut for cells of type $lut.
Using template $paramod$ecf1032cdfb0cc69b267c64149c6c40ce352f32d\$lut for cells of type $lut.
Using template $paramod$da79cd2b4b1837be199311cf3af00604368251e2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$d52474732afa460fc3b450c34b0a856727cb56ba\$lut for cells of type $lut.
Using template $paramod$8b48e5c5b3abf5f5064d8572fb1da8fe50971f1c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$2b2b3565ec13859d2b24f2fa297fa46249270140\$lut for cells of type $lut.
Using template $paramod$ca21cdad334ff91bef26f305c45f409ff1f1a023\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fcb78ce0e54b5c5b90d6c7aba02506156ebdc19b\$lut for cells of type $lut.
Using template $paramod$d348384b439625cbc2d230b0af52b7e082873a8e\$lut for cells of type $lut.
Using template $paramod$3a456086f9aadd68ee04d4d7afbad8c702368bc8\$lut for cells of type $lut.
Using template $paramod$decd7d44aed8170c3826b15dbafe01496fe539f9\$lut for cells of type $lut.
Using template $paramod$e89cd5fee850c4d3d8491c8c8ae89cdc67b2f256\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$4d0841b7a268e4fdb9eed53eb3f1899344c62020\$lut for cells of type $lut.
Using template $paramod$24595a3670ce0ad2d57ccd65f107cd09bd89dc00\$lut for cells of type $lut.
Using template $paramod$11c055feb07a795bc3fc805c709479e7864e4406\$lut for cells of type $lut.
Using template $paramod$3038c4c6c35dd64f793c92253aae890662daf8d5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$e1c19855d6b34d80487dfac5975a8ed635b75d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$a843f6acef95f6647e1af28401f7501ad58f3f5d\$lut for cells of type $lut.
Using template $paramod$2c39ff4f9514a8f01df86e45e9b709f691ec297e\$lut for cells of type $lut.
Using template $paramod$c83fffefb79b920754a4c5383fb31424dd944758\$lut for cells of type $lut.
Using template $paramod$ed59b686e61833c7fe4c0dec58c7e6f07846f38e\$lut for cells of type $lut.
Using template $paramod$62bba5cfdd8b9c6b066baec968258fa4252aba0e\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$7d2ffb1127b6d3bcd5c17f2724b343ab1bc3ea11\$lut for cells of type $lut.
Using template $paramod$1e3b26f414c823402be8163033587bde0d406deb\$lut for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod$1ba829effb658fafaa558d7a4da51d3fd1e5dc88\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$20851b18c9444d00b7d7669530bde57dec139410\$lut for cells of type $lut.
Using template $paramod$0e2a47d8d48b9baab3d2d7904f592e60091c9c55\$lut for cells of type $lut.
Using template $paramod$f1d3607b6432e4f018bb56d1bd15ca34f5333c29\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$f2d3248682939c8229ccb049e73aa61f7c752de2\$lut for cells of type $lut.
Using template $paramod$77ba6e4e906802a00ac769d7f87b04c8c14cc8be\$lut for cells of type $lut.
Using template $paramod$a2b4ddfa3906001b2ef9f2414d79c3048f2a3a6e\$lut for cells of type $lut.
Using template $paramod$8b2122b6432b98b11bd6aa038af92699addad7f2\$lut for cells of type $lut.
Using template $paramod$a86065a7e9fa1cf963f48c861b0aa8690c5585f3\$lut for cells of type $lut.
Using template $paramod$a39562e58156b982181e3951d8bb91c94e73675b\$lut for cells of type $lut.
Using template $paramod$b9144efb62cda6ca6105cc367f7bddd2db71a72f\$lut for cells of type $lut.
Using template $paramod$ad5ced947a8e9f138511f6b18f9c80eb9c1a6dd5\$lut for cells of type $lut.
Using template $paramod$353fec9454a4513e4f41b855cbe46190c862ef27\$lut for cells of type $lut.
Using template $paramod$56fe058f812b863a984931cf38116bfce3c9f146\$lut for cells of type $lut.
Using template $paramod$671930412067bf8b1a4cdc30d074c637387f95fc\$lut for cells of type $lut.
Using template $paramod$3c2c41a3dfa511b9d0c6ddbf4ddb8fe22bb4f3cf\$lut for cells of type $lut.
Using template $paramod$48fb0fef0a2e81cf582fc37feb3d23777be1da04\$lut for cells of type $lut.
Using template $paramod$fb3578d7397770003c07d65659b4a48ed4c18d06\$lut for cells of type $lut.
Using template $paramod$a2d432806ab49bd2dbeb19f9ca4b0052844c26d9\$lut for cells of type $lut.
Using template $paramod$1d6bdde1e45294db238f120b0dfbd65d5f973532\$lut for cells of type $lut.
Using template $paramod$29ccd0cae09e92b69245082af6d1c00b3d0116b6\$lut for cells of type $lut.
Using template $paramod$d5fe4416a660037eb88017ec3f17a473da74ed4a\$lut for cells of type $lut.
Using template $paramod$a7f24765c661c8f3c22d51263f549d3f20dc5bae\$lut for cells of type $lut.
Using template $paramod$0cdfe84a2d9dab1759c988a7c35c07108107c919\$lut for cells of type $lut.
Using template $paramod$9737430c7a5b9380e2d3db558f084a537f974d50\$lut for cells of type $lut.
Using template $paramod$2b035d80f8da5c79477e458830d5b787d3ec97aa\$lut for cells of type $lut.
Using template $paramod$bedf4068da00e163419d917917063761dffec189\$lut for cells of type $lut.
Using template $paramod$9d569bc2cc39608d4ced6a570497877d7895ac65\$lut for cells of type $lut.
Using template $paramod$1fffd425e87119b8f68cc0366ae152d24c0ee715\$lut for cells of type $lut.
Using template $paramod$7690d29a43b3ff40d17e028e4aaa6d640f71b929\$lut for cells of type $lut.
Using template $paramod$709a8d2ce821931ce71d3d7062053382a3f315e5\$lut for cells of type $lut.
Using template $paramod$b3502d7326aac6345d6f9218bcd0fe5c4f2462eb\$lut for cells of type $lut.
Using template $paramod$e71acd1fd0d505c5322a040014ca4f2fbd36a053\$lut for cells of type $lut.
Using template $paramod$04284f84c098dcef8bad7f4f3ba19dde0f6f2f3d\$lut for cells of type $lut.
Using template $paramod$77da9b1830135928788b21afd78aff7cb0623e6c\$lut for cells of type $lut.
Using template $paramod$62b74b56318b59e119df763674ea5eba0e62c758\$lut for cells of type $lut.
Using template $paramod$c89c23833dc7af52339cdf2e1fadd405b4005aca\$lut for cells of type $lut.
Using template $paramod$ef468bdfd3f90eceb77925d086449e3be14b1f52\$lut for cells of type $lut.
Using template $paramod$56747b895352d3c9bf9070e27ee09c63f83c6ece\$lut for cells of type $lut.
Using template $paramod$42b7719771e529f233197433a647735517bb728f\$lut for cells of type $lut.
Using template $paramod$e5a1dda75dc7c38804299a3cad7a8ae8534ac92b\$lut for cells of type $lut.
Using template $paramod$ff00a2a9c4e7f31669d3b1cc3245f5934b831838\$lut for cells of type $lut.
Using template $paramod$62ea802048ec9c0162b73564f0e1bd1373678651\$lut for cells of type $lut.
Using template $paramod$9bc79a58a52d43b2d73e2e4c3dea43a3c210ef61\$lut for cells of type $lut.
Using template $paramod$b7c2376af1b19b50c26ce083fbcfc0832e8eea95\$lut for cells of type $lut.
Using template $paramod$692927e279b3d5c42ee4aacb287247c0b34943ed\$lut for cells of type $lut.
Using template $paramod$10f9ec10907e3614f4091bb6c69006195a5f5733\$lut for cells of type $lut.
Using template $paramod$fced1e4a68a3ccd8a77f0172a7a27e31013c73a7\$lut for cells of type $lut.
Using template $paramod$bdbca9bb9941853cce5c2e083ac22384fcafb5f8\$lut for cells of type $lut.
Using template $paramod$ef7f1e65df746b0baa248bc34b422614333608b7\$lut for cells of type $lut.
Using template $paramod$396c9dc1ed5bb9e049e0e7359ee0ec3afd4ae6db\$lut for cells of type $lut.
Using template $paramod$db3cc515e6967efc802249619c7772e9ca1c5c71\$lut for cells of type $lut.
Using template $paramod$63bc67e797efeeb7b250a944547ea730ecf76394\$lut for cells of type $lut.
Using template $paramod$735a88bab5b1c161ef85629bc211904f329ae69d\$lut for cells of type $lut.
Using template $paramod$63ee312084de28cf6d80157600fb7679de0b774c\$lut for cells of type $lut.
Using template $paramod$dd699927a568ce21deb69a94c2008634da4a5f64\$lut for cells of type $lut.
Using template $paramod$c315fd171a22ad0b563d890e3adda172ea240769\$lut for cells of type $lut.
Using template $paramod$546919f540b9c5910784c555a14bae5c40fca18c\$lut for cells of type $lut.
Using template $paramod$8d12d4345e03f63754795ba2ca5ab4cf591a859a\$lut for cells of type $lut.
Using template $paramod$75a3159f3267bf9ae9f9ec1ab4340e6689eee108\$lut for cells of type $lut.
Using template $paramod$026fbdd1d6abe2cae25c8a1e0c5c72fa7f09581f\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$526d72f255b52526723f4e3e894fcd7e2518fa38\$lut for cells of type $lut.
Using template $paramod$68cafe8403fceb3ec1347529dcf7f3f15869a917\$lut for cells of type $lut.
Using template $paramod$df7c11869d174a1c3385b62b8bda1307b012651c\$lut for cells of type $lut.
Using template $paramod$fb8df25a60231b1e0616acac747dcaf9f5a63657\$lut for cells of type $lut.
Using template $paramod$6ea947b85925c805528519c8e4ddba6b547ddd63\$lut for cells of type $lut.
Using template $paramod$f9424fa550cf29ab229a4335c66ee167a59763a6\$lut for cells of type $lut.
Using template $paramod$8b7fca2d2c2d1d3fef6498e0012445789e367530\$lut for cells of type $lut.
Using template $paramod$c16ce7cad2527be8281f4408a1cbd3cedd6bbd5e\$lut for cells of type $lut.
Using template $paramod$46d6686308031109ad0f0692f2c8348a31f695ea\$lut for cells of type $lut.
Using template $paramod$2419627a2aeb41c6b00a6d039233d1a9be55fb7c\$lut for cells of type $lut.
Using template $paramod$df01a8c3725f7ad3981e7296979c6484fc93bd8c\$lut for cells of type $lut.
Using template $paramod$3af08a070d5915f3cee193f02a4c05035f29cedf\$lut for cells of type $lut.
Using template $paramod$745ae7fd541eb6b1293bfc93a3148fc45c4413b9\$lut for cells of type $lut.
Using template $paramod$49d70d2903f9bc766fa12e4d2524d87013c8bf3f\$lut for cells of type $lut.
Using template $paramod$fa55a237e50c150b14a078c0b96e18e358ea1ae1\$lut for cells of type $lut.
Using template $paramod$fc06a9e2799143c4a3343f3974d23abadb46feea\$lut for cells of type $lut.
Using template $paramod$80224914615fb7c9f0b2e109882e87beffcc27cc\$lut for cells of type $lut.
Using template $paramod$f447d778e3727ce912b2de83fccff26e95b182ab\$lut for cells of type $lut.
Using template $paramod$4916841a193e5d4cdc0a00ea5abbc9d1807543d0\$lut for cells of type $lut.
Using template $paramod$475d6370db445c9727636604cf00002d72a6262e\$lut for cells of type $lut.
Using template $paramod$210601ca629547dd004f1db14b959d27515007d6\$lut for cells of type $lut.
Using template $paramod$e5aaa8f7ab5b96d887c7ad9fb61434bdef268bc1\$lut for cells of type $lut.
Using template $paramod$1925144549c1dc6f3bdb835a9d29ffd37a6f8f9a\$lut for cells of type $lut.
Using template $paramod$944875ab18604aa7ffc9e0be20947b8125f9b53e\$lut for cells of type $lut.
Using template $paramod$088b238d77d6ed88444e72b2140d142cabf202a4\$lut for cells of type $lut.
Using template $paramod$c1a0f46ddd5a51215bbe9731e48c13d0c6a44b76\$lut for cells of type $lut.
Using template $paramod$b4ed91079207aebc40c1d9a3d241f374611c4f0a\$lut for cells of type $lut.
Using template $paramod$059a18b83f440098c69d0c68999bb03d1f1b1ff8\$lut for cells of type $lut.
Using template $paramod$bf4f1ba658e03be8c0e1c0d06a5bc93a34c1f32d\$lut for cells of type $lut.
Using template $paramod$1b972969602ef3a7f0558441384e0b662a8fab14\$lut for cells of type $lut.
Using template $paramod$7f3617f4b24dd2e899782b88617aab9578e70e0f\$lut for cells of type $lut.
Using template $paramod$ac5104b0f31e073ac445859404a5ecbcf6edcff5\$lut for cells of type $lut.
Using template $paramod$aa61d9e2439ce0b6901675be48955dc9aa8accaa\$lut for cells of type $lut.
Using template $paramod$06f493a6d9a395f0a70a4366b511eab0249412a9\$lut for cells of type $lut.
Using template $paramod$d71260b473f45656f55fc826c2d64e65a194625a\$lut for cells of type $lut.
Using template $paramod$adf6dfe49c18a2f519f770140aa59ddadd4979d4\$lut for cells of type $lut.
Using template $paramod$a1b0e267f832a2bcfaa0b7a6195a7c6f1acaf6ba\$lut for cells of type $lut.
Using template $paramod$2a73dc1b3419ae9b3fac6ce363e7644480019743\$lut for cells of type $lut.
Using template $paramod$6d12c4aedf4c10def54b4eaf297994e11251464e\$lut for cells of type $lut.
Using template $paramod$b7e4e988bb7c9a6085e138dd443b821a503c6b50\$lut for cells of type $lut.
Using template $paramod$16f4d5a320f8c31ec68e2957f4cfe520c3f549a4\$lut for cells of type $lut.
Using template $paramod$ec520af7c9253f5df0135344cf7697890cc184a8\$lut for cells of type $lut.
Using template $paramod$51a72b3c97628a3868b6745bc8baebb6552a1cd9\$lut for cells of type $lut.
Using template $paramod$1090cedb58c0f0dbbdd9e382cbe4ad884df8d468\$lut for cells of type $lut.
Using template $paramod$458b1cecdb3d4504a1ba8125c1191503a534a8eb\$lut for cells of type $lut.
Using template $paramod$ed647fb13d298a1776a5f62ba3576a326ff46dd9\$lut for cells of type $lut.
Using template $paramod$dc2d8a75b93012d151e4b83bf5cb258e1b71b02d\$lut for cells of type $lut.
Using template $paramod$627d10d8b052c70601e52f24362b739cbfb0c392\$lut for cells of type $lut.
Using template $paramod$0bfaa34ef6d5b8c233add8f10ba847a550719cf0\$lut for cells of type $lut.
Using template $paramod$1207580b45d0ff607ba97f434f50143404d43168\$lut for cells of type $lut.
Using template $paramod$192b471135447ce0c369959bb36b63ce9d73f737\$lut for cells of type $lut.
Using template $paramod$56641f235d6d6a5ce81e97a057c5205b001dbfcb\$lut for cells of type $lut.
Using template $paramod$16b07ff56339038cca80c7d9e63183ebf710ef26\$lut for cells of type $lut.
Using template $paramod$15da3b646859d02d8b1ba6f2ad6fe70f07f18db4\$lut for cells of type $lut.
Using template $paramod$2566b0804c91b72f4c7b48dfb1bccfda9d4bc762\$lut for cells of type $lut.
Using template $paramod$d3e42664f834c592bec7da796e9fb47946426f1a\$lut for cells of type $lut.
Using template $paramod$5ba9c059a378aca33a1d1ec1083c81c393bb148f\$lut for cells of type $lut.
Using template $paramod$c5c324aa2585e5af7768071550b19f4fac1e3be9\$lut for cells of type $lut.
Using template $paramod$e15003c2c54522a1c9e84804b893b17bbe31c222\$lut for cells of type $lut.
Using template $paramod$4cd2605eacf1a61411197bad06ef208db50ecd5f\$lut for cells of type $lut.
Using template $paramod$5e39f2df13ead5f40a240574f5759650aa9d164e\$lut for cells of type $lut.
Using template $paramod$19906cc217fa1f4c8cea3181e1fadc2634ea0717\$lut for cells of type $lut.
Using template $paramod$6265646909d2fe72741127c33720973cbdbff67d\$lut for cells of type $lut.
Using template $paramod$8ff77f80e06afd4bcfb39ae1cbed96e45cd56663\$lut for cells of type $lut.
Using template $paramod$a2404a68f45b7b35fb74d71cc7c28d4a6e8bf566\$lut for cells of type $lut.
Using template $paramod$eb3a4e7248bbc16ee294cf3f3ca38aa7f2ab5ecf\$lut for cells of type $lut.
Using template $paramod$5e021a9d2d44183ed652def00333aa5004464ac6\$lut for cells of type $lut.
Using template $paramod$327df42f5e93bb467fa498bd804f971b4b14c2cf\$lut for cells of type $lut.
Using template $paramod$0390921e8d70e39771b30b6b3ab7bfb438d65b2e\$lut for cells of type $lut.
Using template $paramod$256f3cbc96844554878a2ba652f59824f2f31c59\$lut for cells of type $lut.
Using template $paramod$269fa6c3831916332c6481508254f7b5a40de116\$lut for cells of type $lut.
Using template $paramod$b9dca1ae4a430c7e810fae84e48012856c6856a7\$lut for cells of type $lut.
Using template $paramod$7fcfdeba15af357d011a4846b337c58a48689969\$lut for cells of type $lut.
Using template $paramod$82a48e5f5771a531ca9edba4cc6af5165f5035d5\$lut for cells of type $lut.
Using template $paramod$77ad5b5a13077339c889d22d77e93cfd4da9d15f\$lut for cells of type $lut.
Using template $paramod$bf184a24e3840c1d975d01df061ea8e0e6f72c8b\$lut for cells of type $lut.
Using template $paramod$4fecd6f048c13201e253aa7a8c8071b66ae8f69c\$lut for cells of type $lut.
Using template $paramod$fdcf164eea78a777428f5f6ddaf932da6aadeb5f\$lut for cells of type $lut.
Using template $paramod$235ac5b240c334dc34a49d771618866987c926a2\$lut for cells of type $lut.
Using template $paramod$1daca49f7c9b9f668cbb07ceca73278bb9c2aea3\$lut for cells of type $lut.
Using template $paramod$2acc56796dae1e7bbd8d34441a24f749523f3d30\$lut for cells of type $lut.
Using template $paramod$1ee5f258df10caab55441ff3170844321f396a32\$lut for cells of type $lut.
Using template $paramod$734cb5d7d83659ae4da13abb9e04fafa8dc19119\$lut for cells of type $lut.
Using template $paramod$64347f53b22e08fae4202d769401b24c87eed3a9\$lut for cells of type $lut.
Using template $paramod$9f18f1fe9efe630955a9cd3a986ff680b7e411fe\$lut for cells of type $lut.
Using template $paramod$94ac6b7bbb88d0cc562c4733f2e9fc3ea86715bc\$lut for cells of type $lut.
Using template $paramod$59ffe52bab897387925001b1e3f9a4683865bc3e\$lut for cells of type $lut.
Using template $paramod$a0cf269b8819b724f8c27186eae26f50d6e6699f\$lut for cells of type $lut.
Using template $paramod$3aac200b1ee408e2209f36da43590d012f3b4c43\$lut for cells of type $lut.
Using template $paramod$50e19e0e60d4135b10e3942acbecde9609be653f\$lut for cells of type $lut.
Using template $paramod$d2fde27f30900c73d9e7bb8e7a87c9ad8c0f6946\$lut for cells of type $lut.
Using template $paramod$7678b3108fa900e76be051fef7fdc00f9ae2d644\$lut for cells of type $lut.
Using template $paramod$ec6dacea775b5a205556948f2dc8f68460a9bece\$lut for cells of type $lut.
Using template $paramod$c32f81a432904408c6a89f6494945f9f64209b93\$lut for cells of type $lut.
Using template $paramod$e70c3890424144028ea7d83a50c5d78b91bfba67\$lut for cells of type $lut.
Using template $paramod$cc32a05866f608aca38637d6c7ba9e5d077e8484\$lut for cells of type $lut.
Using template $paramod$922c9d51250447408e4eb21c37593ddfd4cdfd12\$lut for cells of type $lut.
Using template $paramod$7fe24deb5be6b61f1965c52414cee2423fe7f117\$lut for cells of type $lut.
Using template $paramod$92b691340760c0585f421be09ef45d4f4fc1dd35\$lut for cells of type $lut.
Using template $paramod$4b6d71ecc8170bfacf38b3b71c1a9b261b163b05\$lut for cells of type $lut.
Using template $paramod$54705351b5f282290e18b8f0f5a79b818b122870\$lut for cells of type $lut.
Using template $paramod$3ae70c96a303dcfa2adae6cd3477fe1febd9310d\$lut for cells of type $lut.
Using template $paramod$38eb41627b73166bbe454e6a54f14d2c3bea9c81\$lut for cells of type $lut.
Using template $paramod$f1bdf5268949b7a35eadbfacdb53293543d36a3a\$lut for cells of type $lut.
Using template $paramod$93c80c00478d5c4cb5ea0f2184c0d0781128bddd\$lut for cells of type $lut.
Using template $paramod$64c7885e4c5f0feffd2447bcbd830563256d9e9e\$lut for cells of type $lut.
Using template $paramod$dab06602e74d96898f39cf8b9cc092e7f9ebac6f\$lut for cells of type $lut.
Using template $paramod$3a32a7587b9f95b908af04fb9b75cd3eae00b58e\$lut for cells of type $lut.
Using template $paramod$e4e96a5dece796d779288739da28d0f9a19e7c8a\$lut for cells of type $lut.
Using template $paramod$40de70ec00ca780c92f28a2afab6e66268bd8916\$lut for cells of type $lut.
Using template $paramod$658460c2451bae18006d6fceb04c4d15e90ee2a2\$lut for cells of type $lut.
Using template $paramod$3100559ac358b4448656c3c1bb9c2c3464b5327c\$lut for cells of type $lut.
Using template $paramod$452a6869e85f719f86f8f3a7bf5b8f0bfff6cd3d\$lut for cells of type $lut.
Using template $paramod$c33d85f44b35eec579299043a84f871db8fdf56b\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$6b1a3b1ed45178aacdc1118e6874c4b2884f2560\$lut for cells of type $lut.
Using template $paramod$afcc28e29084643092e6a3f5e5fed0ab8d34cc5c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3830 debug messages>

7.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3769.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3747.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3702.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3822.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3784.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3789.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3816.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3813.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3819.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$3701$auto$blifparse.cc:525:parse_blif$3714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)

7.24. Executing SETUNDEF pass (replace undef values with defined constants).

7.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 0 unused cells and 1530 unused wires.

7.26. Executing AUTONAME pass.
Renamed 28630 objects in module top (66 iterations).
<suppressed ~1780 debug messages>

7.27. Executing HIERARCHY pass (managing design hierarchy).

7.27.1. Analyzing design hierarchy..
Top module:  \top

7.27.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

7.28. Printing statistics.

=== top ===

   Number of wires:                799
   Number of wire bits:           1571
   Number of public wires:         799
   Number of public wire bits:    1571
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1073
     ALU                           136
     DFF                            19
     DFFC                            4
     DFFCE                          24
     DFFE                           19
     DFFP                            1
     DFFR                           89
     DFFRE                          16
     DFFSE                           3
     GND                             1
     IBUF                            6
     LUT1                          243
     LUT2                           61
     LUT3                           43
     LUT4                          117
     MUX2_LUT5                     165
     MUX2_LUT6                      66
     MUX2_LUT7                      30
     MUX2_LUT8                      14
     OBUF                           15
     VCC                             1

7.29. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

7.30. Executing JSON backend.

End of script. Logfile hash: 95d04736e4
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 22x opt_expr (0 sec), 1% 20x opt_clean (0 sec), ...
