

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_83_8'
================================================================
* Date:           Tue Dec 17 08:58:41 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.362 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.156 us|  0.156 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_8  |       37|       37|         8|          2|          2|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      306|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    18|      858|      468|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      255|    -|
|Register             |        -|     -|     2866|      960|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|     3724|     1989|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U117  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U118  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U119  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U120  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U121  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U122  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                               |                               |        0|  18|  858| 468|    0|
    +------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_540_p2  |         +|   0|  0|  16|           9|           3|
    |add_ln105_fu_554_p2  |         +|   0|  0|  16|           9|           4|
    |add_ln110_fu_568_p2  |         +|   0|  0|  16|           9|           4|
    |add_ln115_fu_582_p2  |         +|   0|  0|  16|           9|           4|
    |add_ln120_fu_596_p2  |         +|   0|  0|  16|           9|           4|
    |add_ln125_fu_610_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln130_fu_624_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln135_fu_638_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln140_fu_652_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln145_fu_666_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln150_fu_680_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln155_fu_694_p2  |         +|   0|  0|  16|           9|           5|
    |add_ln83_fu_453_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln86_fu_463_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln95_fu_526_p2   |         +|   0|  0|  16|           9|           3|
    |newSecond_fu_506_p2  |         +|   0|  0|  18|           9|           9|
    |newFirst_fu_500_p2   |         -|   0|  0|  18|           9|           9|
    |icmp_ln83_fu_447_p2  |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln90_fu_520_p2  |      icmp|   0|  0|  16|           9|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 306|         167|          97|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_v5_1    |   9|          2|    5|         10|
    |grp_fu_361_p0            |  14|          3|   32|         96|
    |grp_fu_365_p0            |  14|          3|   32|         96|
    |grp_fu_369_p0            |  14|          3|   32|         96|
    |grp_fu_373_p0            |  14|          3|   32|         96|
    |grp_fu_377_p0            |  14|          3|   32|         96|
    |grp_fu_381_p0            |  14|          3|   32|         96|
    |grp_fu_385_p0            |  14|          3|   32|         96|
    |v3_10_address0           |  14|          3|   12|         36|
    |v3_11_address0           |  14|          3|   12|         36|
    |v3_12_address0           |  14|          3|   12|         36|
    |v3_13_address0           |  14|          3|   12|         36|
    |v3_14_address0           |  14|          3|   12|         36|
    |v3_8_address0            |  14|          3|   12|         36|
    |v3_9_address0            |  14|          3|   12|         36|
    |v5_fu_112                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 255|         55|  322|        953|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln83_reg_732                 |   1|   0|    1|          0|
    |icmp_ln90_reg_823                 |   1|   0|    1|          0|
    |reg_393                           |  32|   0|   32|          0|
    |reg_399                           |  32|   0|   32|          0|
    |reg_405                           |  32|   0|   32|          0|
    |reg_411                           |  32|   0|   32|          0|
    |reg_417                           |  32|   0|   32|          0|
    |reg_423                           |  32|   0|   32|          0|
    |reg_429                           |  32|   0|   32|          0|
    |tmp_10_reg_863                    |   1|   0|    1|          0|
    |tmp_11_reg_867                    |   1|   0|    1|          0|
    |tmp_12_reg_871                    |   1|   0|    1|          0|
    |tmp_13_reg_875                    |   1|   0|    1|          0|
    |tmp_1_reg_827                     |   1|   0|    1|          0|
    |tmp_2_reg_831                     |   1|   0|    1|          0|
    |tmp_3_reg_835                     |   1|   0|    1|          0|
    |tmp_4_reg_839                     |   1|   0|    1|          0|
    |tmp_5_reg_843                     |   1|   0|    1|          0|
    |tmp_6_reg_847                     |   1|   0|    1|          0|
    |tmp_7_reg_851                     |   1|   0|    1|          0|
    |tmp_8_reg_855                     |   1|   0|    1|          0|
    |tmp_9_reg_859                     |   1|   0|    1|          0|
    |tmp_reg_819                       |   1|   0|    1|          0|
    |v10_reg_889                       |  32|   0|   32|          0|
    |v12_reg_894                       |  32|   0|   32|          0|
    |v14_reg_899                       |  32|   0|   32|          0|
    |v16_reg_904                       |  32|   0|   32|          0|
    |v18_reg_909                       |  32|   0|   32|          0|
    |v20_reg_914                       |  32|   0|   32|          0|
    |v21_reg_954                       |  32|   0|   32|          0|
    |v22_reg_919                       |  32|   0|   32|          0|
    |v24_reg_924                       |  32|   0|   32|          0|
    |v26_reg_929                       |  32|   0|   32|          0|
    |v28_reg_934                       |  32|   0|   32|          0|
    |v30_reg_939                       |  32|   0|   32|          0|
    |v32_reg_944                       |  32|   0|   32|          0|
    |v34_reg_949                       |  32|   0|   32|          0|
    |v3_10_addr_reg_794                |  12|   0|   12|          0|
    |v3_11_addr_reg_799                |  12|   0|   12|          0|
    |v3_12_addr_reg_804                |  12|   0|   12|          0|
    |v3_13_addr_reg_809                |  12|   0|   12|          0|
    |v3_14_addr_reg_814                |  12|   0|   12|          0|
    |v3_1_addr_reg_742                 |  12|   0|   12|          0|
    |v3_2_addr_reg_748                 |  12|   0|   12|          0|
    |v3_3_addr_reg_754                 |  12|   0|   12|          0|
    |v3_4_addr_reg_760                 |  12|   0|   12|          0|
    |v3_5_addr_reg_766                 |  12|   0|   12|          0|
    |v3_6_addr_reg_772                 |  12|   0|   12|          0|
    |v3_7_addr_reg_778                 |  12|   0|   12|          0|
    |v3_8_addr_reg_784                 |  12|   0|   12|          0|
    |v3_9_addr_reg_789                 |  12|   0|   12|          0|
    |v3_addr_reg_736                   |  12|   0|   12|          0|
    |v5_fu_112                         |   5|   0|    5|          0|
    |v6_reg_879                        |  32|   0|   32|          0|
    |v8_reg_884                        |  32|   0|   32|          0|
    |icmp_ln90_reg_823                 |  64|  32|    1|          0|
    |tmp_10_reg_863                    |  64|  32|    1|          0|
    |tmp_11_reg_867                    |  64|  32|    1|          0|
    |tmp_12_reg_871                    |  64|  32|    1|          0|
    |tmp_13_reg_875                    |  64|  32|    1|          0|
    |tmp_1_reg_827                     |  64|  32|    1|          0|
    |tmp_2_reg_831                     |  64|  32|    1|          0|
    |tmp_3_reg_835                     |  64|  32|    1|          0|
    |tmp_4_reg_839                     |  64|  32|    1|          0|
    |tmp_5_reg_843                     |  64|  32|    1|          0|
    |tmp_6_reg_847                     |  64|  32|    1|          0|
    |tmp_7_reg_851                     |  64|  32|    1|          0|
    |tmp_8_reg_855                     |  64|  32|    1|          0|
    |tmp_9_reg_859                     |  64|  32|    1|          0|
    |tmp_reg_819                       |  64|  32|    1|          0|
    |v3_10_addr_reg_794                |  64|  32|   12|          0|
    |v3_11_addr_reg_799                |  64|  32|   12|          0|
    |v3_12_addr_reg_804                |  64|  32|   12|          0|
    |v3_13_addr_reg_809                |  64|  32|   12|          0|
    |v3_14_addr_reg_814                |  64|  32|   12|          0|
    |v3_1_addr_reg_742                 |  64|  32|   12|          0|
    |v3_2_addr_reg_748                 |  64|  32|   12|          0|
    |v3_3_addr_reg_754                 |  64|  32|   12|          0|
    |v3_4_addr_reg_760                 |  64|  32|   12|          0|
    |v3_5_addr_reg_766                 |  64|  32|   12|          0|
    |v3_6_addr_reg_772                 |  64|  32|   12|          0|
    |v3_7_addr_reg_778                 |  64|  32|   12|          0|
    |v3_8_addr_reg_784                 |  64|  32|   12|          0|
    |v3_9_addr_reg_789                 |  64|  32|   12|          0|
    |v3_addr_reg_736                   |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2866| 960| 1141|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_817_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_817_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_817_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_817_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_821_p_din0   |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_821_p_din1   |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_821_p_dout0  |   in|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|grp_fu_821_p_ce     |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_83_8|  return value|
|v1                  |   in|   32|     ap_none|                                   v1|        scalar|
|zext_ln86           |   in|   12|     ap_none|                            zext_ln86|        scalar|
|v3_address0         |  out|   12|   ap_memory|                                   v3|         array|
|v3_ce0              |  out|    1|   ap_memory|                                   v3|         array|
|v3_we0              |  out|    1|   ap_memory|                                   v3|         array|
|v3_d0               |  out|   32|   ap_memory|                                   v3|         array|
|v3_address1         |  out|   12|   ap_memory|                                   v3|         array|
|v3_ce1              |  out|    1|   ap_memory|                                   v3|         array|
|v3_q1               |   in|   32|   ap_memory|                                   v3|         array|
|v3_1_address0       |  out|   12|   ap_memory|                                 v3_1|         array|
|v3_1_ce0            |  out|    1|   ap_memory|                                 v3_1|         array|
|v3_1_we0            |  out|    1|   ap_memory|                                 v3_1|         array|
|v3_1_d0             |  out|   32|   ap_memory|                                 v3_1|         array|
|v3_1_address1       |  out|   12|   ap_memory|                                 v3_1|         array|
|v3_1_ce1            |  out|    1|   ap_memory|                                 v3_1|         array|
|v3_1_q1             |   in|   32|   ap_memory|                                 v3_1|         array|
|v3_2_address0       |  out|   12|   ap_memory|                                 v3_2|         array|
|v3_2_ce0            |  out|    1|   ap_memory|                                 v3_2|         array|
|v3_2_we0            |  out|    1|   ap_memory|                                 v3_2|         array|
|v3_2_d0             |  out|   32|   ap_memory|                                 v3_2|         array|
|v3_2_address1       |  out|   12|   ap_memory|                                 v3_2|         array|
|v3_2_ce1            |  out|    1|   ap_memory|                                 v3_2|         array|
|v3_2_q1             |   in|   32|   ap_memory|                                 v3_2|         array|
|v3_3_address0       |  out|   12|   ap_memory|                                 v3_3|         array|
|v3_3_ce0            |  out|    1|   ap_memory|                                 v3_3|         array|
|v3_3_we0            |  out|    1|   ap_memory|                                 v3_3|         array|
|v3_3_d0             |  out|   32|   ap_memory|                                 v3_3|         array|
|v3_3_address1       |  out|   12|   ap_memory|                                 v3_3|         array|
|v3_3_ce1            |  out|    1|   ap_memory|                                 v3_3|         array|
|v3_3_q1             |   in|   32|   ap_memory|                                 v3_3|         array|
|v3_4_address0       |  out|   12|   ap_memory|                                 v3_4|         array|
|v3_4_ce0            |  out|    1|   ap_memory|                                 v3_4|         array|
|v3_4_we0            |  out|    1|   ap_memory|                                 v3_4|         array|
|v3_4_d0             |  out|   32|   ap_memory|                                 v3_4|         array|
|v3_4_address1       |  out|   12|   ap_memory|                                 v3_4|         array|
|v3_4_ce1            |  out|    1|   ap_memory|                                 v3_4|         array|
|v3_4_q1             |   in|   32|   ap_memory|                                 v3_4|         array|
|v3_5_address0       |  out|   12|   ap_memory|                                 v3_5|         array|
|v3_5_ce0            |  out|    1|   ap_memory|                                 v3_5|         array|
|v3_5_we0            |  out|    1|   ap_memory|                                 v3_5|         array|
|v3_5_d0             |  out|   32|   ap_memory|                                 v3_5|         array|
|v3_5_address1       |  out|   12|   ap_memory|                                 v3_5|         array|
|v3_5_ce1            |  out|    1|   ap_memory|                                 v3_5|         array|
|v3_5_q1             |   in|   32|   ap_memory|                                 v3_5|         array|
|v3_6_address0       |  out|   12|   ap_memory|                                 v3_6|         array|
|v3_6_ce0            |  out|    1|   ap_memory|                                 v3_6|         array|
|v3_6_we0            |  out|    1|   ap_memory|                                 v3_6|         array|
|v3_6_d0             |  out|   32|   ap_memory|                                 v3_6|         array|
|v3_6_address1       |  out|   12|   ap_memory|                                 v3_6|         array|
|v3_6_ce1            |  out|    1|   ap_memory|                                 v3_6|         array|
|v3_6_q1             |   in|   32|   ap_memory|                                 v3_6|         array|
|v3_7_address0       |  out|   12|   ap_memory|                                 v3_7|         array|
|v3_7_ce0            |  out|    1|   ap_memory|                                 v3_7|         array|
|v3_7_we0            |  out|    1|   ap_memory|                                 v3_7|         array|
|v3_7_d0             |  out|   32|   ap_memory|                                 v3_7|         array|
|v3_7_address1       |  out|   12|   ap_memory|                                 v3_7|         array|
|v3_7_ce1            |  out|    1|   ap_memory|                                 v3_7|         array|
|v3_7_q1             |   in|   32|   ap_memory|                                 v3_7|         array|
|v3_8_address0       |  out|   12|   ap_memory|                                 v3_8|         array|
|v3_8_ce0            |  out|    1|   ap_memory|                                 v3_8|         array|
|v3_8_we0            |  out|    1|   ap_memory|                                 v3_8|         array|
|v3_8_d0             |  out|   32|   ap_memory|                                 v3_8|         array|
|v3_8_q0             |   in|   32|   ap_memory|                                 v3_8|         array|
|v3_9_address0       |  out|   12|   ap_memory|                                 v3_9|         array|
|v3_9_ce0            |  out|    1|   ap_memory|                                 v3_9|         array|
|v3_9_we0            |  out|    1|   ap_memory|                                 v3_9|         array|
|v3_9_d0             |  out|   32|   ap_memory|                                 v3_9|         array|
|v3_9_q0             |   in|   32|   ap_memory|                                 v3_9|         array|
|v3_10_address0      |  out|   12|   ap_memory|                                v3_10|         array|
|v3_10_ce0           |  out|    1|   ap_memory|                                v3_10|         array|
|v3_10_we0           |  out|    1|   ap_memory|                                v3_10|         array|
|v3_10_d0            |  out|   32|   ap_memory|                                v3_10|         array|
|v3_10_q0            |   in|   32|   ap_memory|                                v3_10|         array|
|v3_11_address0      |  out|   12|   ap_memory|                                v3_11|         array|
|v3_11_ce0           |  out|    1|   ap_memory|                                v3_11|         array|
|v3_11_we0           |  out|    1|   ap_memory|                                v3_11|         array|
|v3_11_d0            |  out|   32|   ap_memory|                                v3_11|         array|
|v3_11_q0            |   in|   32|   ap_memory|                                v3_11|         array|
|v3_12_address0      |  out|   12|   ap_memory|                                v3_12|         array|
|v3_12_ce0           |  out|    1|   ap_memory|                                v3_12|         array|
|v3_12_we0           |  out|    1|   ap_memory|                                v3_12|         array|
|v3_12_d0            |  out|   32|   ap_memory|                                v3_12|         array|
|v3_12_q0            |   in|   32|   ap_memory|                                v3_12|         array|
|v3_13_address0      |  out|   12|   ap_memory|                                v3_13|         array|
|v3_13_ce0           |  out|    1|   ap_memory|                                v3_13|         array|
|v3_13_we0           |  out|    1|   ap_memory|                                v3_13|         array|
|v3_13_d0            |  out|   32|   ap_memory|                                v3_13|         array|
|v3_13_q0            |   in|   32|   ap_memory|                                v3_13|         array|
|v3_14_address0      |  out|   12|   ap_memory|                                v3_14|         array|
|v3_14_ce0           |  out|    1|   ap_memory|                                v3_14|         array|
|v3_14_we0           |  out|    1|   ap_memory|                                v3_14|         array|
|v3_14_d0            |  out|   32|   ap_memory|                                v3_14|         array|
|v3_14_q0            |   in|   32|   ap_memory|                                v3_14|         array|
|zext_ln82_1         |   in|    8|     ap_none|                          zext_ln82_1|        scalar|
+--------------------+-----+-----+------------+-------------------------------------+--------------+

