{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 19:29:08 2009 " "Info: Processing started: Wed May 13 19:29:08 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "C144_clk " "Warning: Clock Setting \"C144_clk\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_lrclk_gen:clrgen\|BCLK " "Info: Detected ripple clock \"clk_lrclk_gen:clrgen\|BCLK\" as buffer" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:M_LRAudio\|bcnt\[0\] register NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135 577 ps " "Info: Slack time is 577 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:M_LRAudio\|bcnt\[0\]\" and destination register \"NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "157.06 MHz 6.367 ns " "Info: Fmax is 157.06 MHz (period= 6.367 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.677 ns + Largest register register " "Info: + Largest register to register requirement is 6.677 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.546 ns " "Info: + Latch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.493 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 812 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 812; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.666 ns) 2.493 ns NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135 3 REG LCFF_X25_Y14_N27 1 " "Info: 3: + IC(0.911 ns) + CELL(0.666 ns) = 2.493 ns; Loc. = LCFF_X25_Y14_N27; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.71 % ) " "Info: Total cell delay = 0.666 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.827 ns ( 73.29 % ) " "Info: Total interconnect delay = 1.827 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 {} } { 0.000ns 0.916ns 0.911ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.496 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 812 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 812; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.496 ns NWire_xmit:M_LRAudio\|bcnt\[0\] 3 REG LCFF_X23_Y15_N5 5 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.496 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 5; REG Node = 'NWire_xmit:M_LRAudio\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.68 % ) " "Info: Total cell delay = 0.666 ns ( 26.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.830 ns ( 73.32 % ) " "Info: Total interconnect delay = 1.830 ns ( 73.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[0] {} } { 0.000ns 0.916ns 0.914ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 {} } { 0.000ns 0.916ns 0.911ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[0] {} } { 0.000ns 0.916ns 0.914ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 {} } { 0.000ns 0.916ns 0.911ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[0] {} } { 0.000ns 0.916ns 0.914ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.100 ns - Longest register register " "Info: - Longest register to register delay is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:M_LRAudio\|bcnt\[0\] 1 REG LCFF_X23_Y15_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N5; Fanout = 5; REG Node = 'NWire_xmit:M_LRAudio\|bcnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:M_LRAudio|bcnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.596 ns) 1.349 ns NWire_xmit:M_LRAudio\|Add1~1 2 COMB LCCOMB_X24_Y15_N0 2 " "Info: 2: + IC(0.753 ns) + CELL(0.596 ns) = 1.349 ns; Loc. = LCCOMB_X24_Y15_N0; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { NWire_xmit:M_LRAudio|bcnt[0] NWire_xmit:M_LRAudio|Add1~1 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.435 ns NWire_xmit:M_LRAudio\|Add1~3 3 COMB LCCOMB_X24_Y15_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.435 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~1 NWire_xmit:M_LRAudio|Add1~3 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.521 ns NWire_xmit:M_LRAudio\|Add1~5 4 COMB LCCOMB_X24_Y15_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.521 ns; Loc. = LCCOMB_X24_Y15_N4; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~3 NWire_xmit:M_LRAudio|Add1~5 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.607 ns NWire_xmit:M_LRAudio\|Add1~7 5 COMB LCCOMB_X24_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.607 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~5 NWire_xmit:M_LRAudio|Add1~7 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.693 ns NWire_xmit:M_LRAudio\|Add1~9 6 COMB LCCOMB_X24_Y15_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.693 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~7 NWire_xmit:M_LRAudio|Add1~9 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.779 ns NWire_xmit:M_LRAudio\|Add1~11 7 COMB LCCOMB_X24_Y15_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.779 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~9 NWire_xmit:M_LRAudio|Add1~11 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.865 ns NWire_xmit:M_LRAudio\|Add1~13 8 COMB LCCOMB_X24_Y15_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.865 ns; Loc. = LCCOMB_X24_Y15_N12; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~11 NWire_xmit:M_LRAudio|Add1~13 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.055 ns NWire_xmit:M_LRAudio\|Add1~15 9 COMB LCCOMB_X24_Y15_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.055 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { NWire_xmit:M_LRAudio|Add1~13 NWire_xmit:M_LRAudio|Add1~15 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.141 ns NWire_xmit:M_LRAudio\|Add1~17 10 COMB LCCOMB_X24_Y15_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.141 ns; Loc. = LCCOMB_X24_Y15_N16; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~15 NWire_xmit:M_LRAudio|Add1~17 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.227 ns NWire_xmit:M_LRAudio\|Add1~19 11 COMB LCCOMB_X24_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.227 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~17 NWire_xmit:M_LRAudio|Add1~19 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.313 ns NWire_xmit:M_LRAudio\|Add1~21 12 COMB LCCOMB_X24_Y15_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.313 ns; Loc. = LCCOMB_X24_Y15_N20; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~19 NWire_xmit:M_LRAudio|Add1~21 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.399 ns NWire_xmit:M_LRAudio\|Add1~23 13 COMB LCCOMB_X24_Y15_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.399 ns; Loc. = LCCOMB_X24_Y15_N22; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~21 NWire_xmit:M_LRAudio|Add1~23 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.485 ns NWire_xmit:M_LRAudio\|Add1~25 14 COMB LCCOMB_X24_Y15_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.485 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~23 NWire_xmit:M_LRAudio|Add1~25 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.571 ns NWire_xmit:M_LRAudio\|Add1~27 15 COMB LCCOMB_X24_Y15_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.571 ns; Loc. = LCCOMB_X24_Y15_N26; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~25 NWire_xmit:M_LRAudio|Add1~27 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.657 ns NWire_xmit:M_LRAudio\|Add1~29 16 COMB LCCOMB_X24_Y15_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.657 ns; Loc. = LCCOMB_X24_Y15_N28; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~29'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~27 NWire_xmit:M_LRAudio|Add1~29 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.832 ns NWire_xmit:M_LRAudio\|Add1~31 17 COMB LCCOMB_X24_Y15_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 2.832 ns; Loc. = LCCOMB_X24_Y15_N30; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~31'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { NWire_xmit:M_LRAudio|Add1~29 NWire_xmit:M_LRAudio|Add1~31 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.918 ns NWire_xmit:M_LRAudio\|Add1~33 18 COMB LCCOMB_X24_Y14_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 2.918 ns; Loc. = LCCOMB_X24_Y14_N0; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~33'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~31 NWire_xmit:M_LRAudio|Add1~33 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.004 ns NWire_xmit:M_LRAudio\|Add1~35 19 COMB LCCOMB_X24_Y14_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.004 ns; Loc. = LCCOMB_X24_Y14_N2; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~33 NWire_xmit:M_LRAudio|Add1~35 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.090 ns NWire_xmit:M_LRAudio\|Add1~37 20 COMB LCCOMB_X24_Y14_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.090 ns; Loc. = LCCOMB_X24_Y14_N4; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~35 NWire_xmit:M_LRAudio|Add1~37 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.176 ns NWire_xmit:M_LRAudio\|Add1~39 21 COMB LCCOMB_X24_Y14_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.176 ns; Loc. = LCCOMB_X24_Y14_N6; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~37 NWire_xmit:M_LRAudio|Add1~39 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.262 ns NWire_xmit:M_LRAudio\|Add1~41 22 COMB LCCOMB_X24_Y14_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.262 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~41'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~39 NWire_xmit:M_LRAudio|Add1~41 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.348 ns NWire_xmit:M_LRAudio\|Add1~43 23 COMB LCCOMB_X24_Y14_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.348 ns; Loc. = LCCOMB_X24_Y14_N10; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~41 NWire_xmit:M_LRAudio|Add1~43 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.434 ns NWire_xmit:M_LRAudio\|Add1~45 24 COMB LCCOMB_X24_Y14_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.434 ns; Loc. = LCCOMB_X24_Y14_N12; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~45'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~43 NWire_xmit:M_LRAudio|Add1~45 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.624 ns NWire_xmit:M_LRAudio\|Add1~47 25 COMB LCCOMB_X24_Y14_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 3.624 ns; Loc. = LCCOMB_X24_Y14_N14; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~47'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { NWire_xmit:M_LRAudio|Add1~45 NWire_xmit:M_LRAudio|Add1~47 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.710 ns NWire_xmit:M_LRAudio\|Add1~49 26 COMB LCCOMB_X24_Y14_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 3.710 ns; Loc. = LCCOMB_X24_Y14_N16; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~49'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~47 NWire_xmit:M_LRAudio|Add1~49 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.796 ns NWire_xmit:M_LRAudio\|Add1~51 27 COMB LCCOMB_X24_Y14_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 3.796 ns; Loc. = LCCOMB_X24_Y14_N18; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~51'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~49 NWire_xmit:M_LRAudio|Add1~51 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.882 ns NWire_xmit:M_LRAudio\|Add1~53 28 COMB LCCOMB_X24_Y14_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 3.882 ns; Loc. = LCCOMB_X24_Y14_N20; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~51 NWire_xmit:M_LRAudio|Add1~53 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.968 ns NWire_xmit:M_LRAudio\|Add1~55 29 COMB LCCOMB_X24_Y14_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 3.968 ns; Loc. = LCCOMB_X24_Y14_N22; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~53 NWire_xmit:M_LRAudio|Add1~55 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.054 ns NWire_xmit:M_LRAudio\|Add1~57 30 COMB LCCOMB_X24_Y14_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.054 ns; Loc. = LCCOMB_X24_Y14_N24; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~55 NWire_xmit:M_LRAudio|Add1~57 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.140 ns NWire_xmit:M_LRAudio\|Add1~59 31 COMB LCCOMB_X24_Y14_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.140 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~59'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~57 NWire_xmit:M_LRAudio|Add1~59 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.226 ns NWire_xmit:M_LRAudio\|Add1~61 32 COMB LCCOMB_X24_Y14_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.226 ns; Loc. = LCCOMB_X24_Y14_N28; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~61'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_xmit:M_LRAudio|Add1~59 NWire_xmit:M_LRAudio|Add1~61 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.732 ns NWire_xmit:M_LRAudio\|Add1~62 33 COMB LCCOMB_X24_Y14_N30 2 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 4.732 ns; Loc. = LCCOMB_X24_Y14_N30; Fanout = 2; COMB Node = 'NWire_xmit:M_LRAudio\|Add1~62'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_xmit:M_LRAudio|Add1~61 NWire_xmit:M_LRAudio|Add1~62 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.651 ns) 5.992 ns NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135feeder 34 COMB LCCOMB_X25_Y14_N26 1 " "Info: 34: + IC(0.609 ns) + CELL(0.651 ns) = 5.992 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { NWire_xmit:M_LRAudio|Add1~62 NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135feeder } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.100 ns NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135 35 REG LCFF_X25_Y14_N27 1 " "Info: 35: + IC(0.000 ns) + CELL(0.108 ns) = 6.100 ns; Loc. = LCFF_X25_Y14_N27; Fanout = 1; REG Node = 'NWire_xmit:M_LRAudio\|bcnt\[31\]~_Duplicate_135'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135feeder NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.738 ns ( 77.67 % ) " "Info: Total cell delay = 4.738 ns ( 77.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.362 ns ( 22.33 % ) " "Info: Total interconnect delay = 1.362 ns ( 22.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { NWire_xmit:M_LRAudio|bcnt[0] NWire_xmit:M_LRAudio|Add1~1 NWire_xmit:M_LRAudio|Add1~3 NWire_xmit:M_LRAudio|Add1~5 NWire_xmit:M_LRAudio|Add1~7 NWire_xmit:M_LRAudio|Add1~9 NWire_xmit:M_LRAudio|Add1~11 NWire_xmit:M_LRAudio|Add1~13 NWire_xmit:M_LRAudio|Add1~15 NWire_xmit:M_LRAudio|Add1~17 NWire_xmit:M_LRAudio|Add1~19 NWire_xmit:M_LRAudio|Add1~21 NWire_xmit:M_LRAudio|Add1~23 NWire_xmit:M_LRAudio|Add1~25 NWire_xmit:M_LRAudio|Add1~27 NWire_xmit:M_LRAudio|Add1~29 NWire_xmit:M_LRAudio|Add1~31 NWire_xmit:M_LRAudio|Add1~33 NWire_xmit:M_LRAudio|Add1~35 NWire_xmit:M_LRAudio|Add1~37 NWire_xmit:M_LRAudio|Add1~39 NWire_xmit:M_LRAudio|Add1~41 NWire_xmit:M_LRAudio|Add1~43 NWire_xmit:M_LRAudio|Add1~45 NWire_xmit:M_LRAudio|Add1~47 NWire_xmit:M_LRAudio|Add1~49 NWire_xmit:M_LRAudio|Add1~51 NWire_xmit:M_LRAudio|Add1~53 NWire_xmit:M_LRAudio|Add1~55 NWire_xmit:M_LRAudio|Add1~57 NWire_xmit:M_LRAudio|Add1~59 NWire_xmit:M_LRAudio|Add1~61 NWire_xmit:M_LRAudio|Add1~62 NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135feeder NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { NWire_xmit:M_LRAudio|bcnt[0] {} NWire_xmit:M_LRAudio|Add1~1 {} NWire_xmit:M_LRAudio|Add1~3 {} NWire_xmit:M_LRAudio|Add1~5 {} NWire_xmit:M_LRAudio|Add1~7 {} NWire_xmit:M_LRAudio|Add1~9 {} NWire_xmit:M_LRAudio|Add1~11 {} NWire_xmit:M_LRAudio|Add1~13 {} NWire_xmit:M_LRAudio|Add1~15 {} NWire_xmit:M_LRAudio|Add1~17 {} NWire_xmit:M_LRAudio|Add1~19 {} NWire_xmit:M_LRAudio|Add1~21 {} NWire_xmit:M_LRAudio|Add1~23 {} NWire_xmit:M_LRAudio|Add1~25 {} NWire_xmit:M_LRAudio|Add1~27 {} NWire_xmit:M_LRAudio|Add1~29 {} NWire_xmit:M_LRAudio|Add1~31 {} NWire_xmit:M_LRAudio|Add1~33 {} NWire_xmit:M_LRAudio|Add1~35 {} NWire_xmit:M_LRAudio|Add1~37 {} NWire_xmit:M_LRAudio|Add1~39 {} NWire_xmit:M_LRAudio|Add1~41 {} NWire_xmit:M_LRAudio|Add1~43 {} NWire_xmit:M_LRAudio|Add1~45 {} NWire_xmit:M_LRAudio|Add1~47 {} NWire_xmit:M_LRAudio|Add1~49 {} NWire_xmit:M_LRAudio|Add1~51 {} NWire_xmit:M_LRAudio|Add1~53 {} NWire_xmit:M_LRAudio|Add1~55 {} NWire_xmit:M_LRAudio|Add1~57 {} NWire_xmit:M_LRAudio|Add1~59 {} NWire_xmit:M_LRAudio|Add1~61 {} NWire_xmit:M_LRAudio|Add1~62 {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135feeder {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.609ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.493 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 {} } { 0.000ns 0.916ns 0.911ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|bcnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|bcnt[0] {} } { 0.000ns 0.916ns 0.914ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { NWire_xmit:M_LRAudio|bcnt[0] NWire_xmit:M_LRAudio|Add1~1 NWire_xmit:M_LRAudio|Add1~3 NWire_xmit:M_LRAudio|Add1~5 NWire_xmit:M_LRAudio|Add1~7 NWire_xmit:M_LRAudio|Add1~9 NWire_xmit:M_LRAudio|Add1~11 NWire_xmit:M_LRAudio|Add1~13 NWire_xmit:M_LRAudio|Add1~15 NWire_xmit:M_LRAudio|Add1~17 NWire_xmit:M_LRAudio|Add1~19 NWire_xmit:M_LRAudio|Add1~21 NWire_xmit:M_LRAudio|Add1~23 NWire_xmit:M_LRAudio|Add1~25 NWire_xmit:M_LRAudio|Add1~27 NWire_xmit:M_LRAudio|Add1~29 NWire_xmit:M_LRAudio|Add1~31 NWire_xmit:M_LRAudio|Add1~33 NWire_xmit:M_LRAudio|Add1~35 NWire_xmit:M_LRAudio|Add1~37 NWire_xmit:M_LRAudio|Add1~39 NWire_xmit:M_LRAudio|Add1~41 NWire_xmit:M_LRAudio|Add1~43 NWire_xmit:M_LRAudio|Add1~45 NWire_xmit:M_LRAudio|Add1~47 NWire_xmit:M_LRAudio|Add1~49 NWire_xmit:M_LRAudio|Add1~51 NWire_xmit:M_LRAudio|Add1~53 NWire_xmit:M_LRAudio|Add1~55 NWire_xmit:M_LRAudio|Add1~57 NWire_xmit:M_LRAudio|Add1~59 NWire_xmit:M_LRAudio|Add1~61 NWire_xmit:M_LRAudio|Add1~62 NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135feeder NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { NWire_xmit:M_LRAudio|bcnt[0] {} NWire_xmit:M_LRAudio|Add1~1 {} NWire_xmit:M_LRAudio|Add1~3 {} NWire_xmit:M_LRAudio|Add1~5 {} NWire_xmit:M_LRAudio|Add1~7 {} NWire_xmit:M_LRAudio|Add1~9 {} NWire_xmit:M_LRAudio|Add1~11 {} NWire_xmit:M_LRAudio|Add1~13 {} NWire_xmit:M_LRAudio|Add1~15 {} NWire_xmit:M_LRAudio|Add1~17 {} NWire_xmit:M_LRAudio|Add1~19 {} NWire_xmit:M_LRAudio|Add1~21 {} NWire_xmit:M_LRAudio|Add1~23 {} NWire_xmit:M_LRAudio|Add1~25 {} NWire_xmit:M_LRAudio|Add1~27 {} NWire_xmit:M_LRAudio|Add1~29 {} NWire_xmit:M_LRAudio|Add1~31 {} NWire_xmit:M_LRAudio|Add1~33 {} NWire_xmit:M_LRAudio|Add1~35 {} NWire_xmit:M_LRAudio|Add1~37 {} NWire_xmit:M_LRAudio|Add1~39 {} NWire_xmit:M_LRAudio|Add1~41 {} NWire_xmit:M_LRAudio|Add1~43 {} NWire_xmit:M_LRAudio|Add1~45 {} NWire_xmit:M_LRAudio|Add1~47 {} NWire_xmit:M_LRAudio|Add1~49 {} NWire_xmit:M_LRAudio|Add1~51 {} NWire_xmit:M_LRAudio|Add1~53 {} NWire_xmit:M_LRAudio|Add1~55 {} NWire_xmit:M_LRAudio|Add1~57 {} NWire_xmit:M_LRAudio|Add1~59 {} NWire_xmit:M_LRAudio|Add1~61 {} NWire_xmit:M_LRAudio|Add1~62 {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135feeder {} NWire_xmit:M_LRAudio|bcnt[31]~_Duplicate_135 {} } { 0.000ns 0.753ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.609ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.651ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_rcv:M_IQ\|idata\[42\] register NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\] 264 ps " "Info: Slack time is 264 ps for clock \"IF_clk\" between source register \"NWire_rcv:M_IQ\|idata\[42\]\" and destination register \"NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.458 ns + Largest register register " "Info: + Largest register to register requirement is 2.458 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.398 ns + " "Info: + Setup relationship between source and destination is 2.398 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.546 ns " "Info: - Launch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.324 ns + Largest " "Info: + Largest clock skew is 0.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.800 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2290 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2290; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 2.800 ns NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\] 3 REG LCFF_X21_Y9_N23 1 " "Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X21_Y9_N23; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.14 % ) " "Info: Total cell delay = 1.796 ns ( 64.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 35.86 % ) " "Info: Total interconnect delay = 1.004 ns ( 35.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 812 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 812; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.666 ns) 2.476 ns NWire_rcv:M_IQ\|idata\[42\] 3 REG LCFF_X28_Y11_N23 1 " "Info: 3: + IC(0.894 ns) + CELL(0.666 ns) = 2.476 ns; Loc. = LCFF_X28_Y11_N23; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|idata\[42\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[42] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.90 % ) " "Info: Total cell delay = 0.666 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.810 ns ( 73.10 % ) " "Info: Total interconnect delay = 1.810 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[42] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[42] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[42] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.194 ns - Longest register register " "Info: - Longest register to register delay is 2.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:M_IQ\|idata\[42\] 1 REG LCFF_X28_Y11_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y11_N23; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|idata\[42\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:M_IQ|idata[42] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.206 ns) 2.086 ns NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\]~feeder 2 COMB LCCOMB_X21_Y9_N22 1 " "Info: 2: + IC(1.880 ns) + CELL(0.206 ns) = 2.086 ns; Loc. = LCCOMB_X21_Y9_N22; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { NWire_rcv:M_IQ|idata[42] NWire_rcv:M_IQ|DIFF_CLK.xd0[42]~feeder } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.194 ns NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\] 3 REG LCFF_X21_Y9_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.194 ns; Loc. = LCFF_X21_Y9_N23; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|DIFF_CLK.xd0\[42\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:M_IQ|DIFF_CLK.xd0[42]~feeder NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 14.31 % ) " "Info: Total cell delay = 0.314 ns ( 14.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.880 ns ( 85.69 % ) " "Info: Total interconnect delay = 1.880 ns ( 85.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { NWire_rcv:M_IQ|idata[42] NWire_rcv:M_IQ|DIFF_CLK.xd0[42]~feeder NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.194 ns" { NWire_rcv:M_IQ|idata[42] {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42]~feeder {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42] {} } { 0.000ns 1.880ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[42] {} } { 0.000ns 0.916ns 0.894ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { NWire_rcv:M_IQ|idata[42] NWire_rcv:M_IQ|DIFF_CLK.xd0[42]~feeder NWire_rcv:M_IQ|DIFF_CLK.xd0[42] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.194 ns" { NWire_rcv:M_IQ|idata[42] {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42]~feeder {} NWire_rcv:M_IQ|DIFF_CLK.xd0[42] {} } { 0.000ns 1.880ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C5 register I2S_xmit:J_IQPWM\|bit_count\[0\] register I2S_xmit:J_IQPWM\|TLV_state~10 74.884 ns " "Info: Slack time is 74.884 ns for clock \"C5\" between source register \"I2S_xmit:J_IQPWM\|bit_count\[0\]\" and destination register \"I2S_xmit:J_IQPWM\|TLV_state~10\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "154.27 MHz 6.482 ns " "Info: Fmax is 154.27 MHz (period= 6.482 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.084 ns + Largest register register " "Info: + Largest register to register requirement is 81.084 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns + Largest " "Info: + Largest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 7.043 ns + Shortest register " "Info: + Shortest clock path from clock \"C5\" to destination register is 7.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G6 64 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 4.681 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X1_Y9_N29 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 4.681 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 5.494 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G0 115 " "Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G0; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.043 ns I2S_xmit:J_IQPWM\|TLV_state~10 5 REG LCFF_X18_Y12_N21 11 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.043 ns; Loc. = LCFF_X18_Y12_N21; Fanout = 11; REG Node = 'I2S_xmit:J_IQPWM\|TLV_state~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.21 % ) " "Info: Total cell delay = 2.621 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.422 ns ( 62.79 % ) " "Info: Total interconnect delay = 4.422 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|TLV_state~10 {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 7.061 ns - Longest register " "Info: - Longest clock path from clock \"C5\" to source register is 7.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G6 64 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 4.681 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X1_Y9_N29 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 4.681 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 5.494 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G0 115 " "Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G0; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.666 ns) 7.061 ns I2S_xmit:J_IQPWM\|bit_count\[0\] 5 REG LCFF_X18_Y15_N27 4 " "Info: 5: + IC(0.901 ns) + CELL(0.666 ns) = 7.061 ns; Loc. = LCFF_X18_Y15_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[0] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.12 % ) " "Info: Total cell delay = 2.621 ns ( 37.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.440 ns ( 62.88 % ) " "Info: Total interconnect delay = 4.440 ns ( 62.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.901ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|TLV_state~10 {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.901ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|TLV_state~10 {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.901ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.200 ns - Longest register register " "Info: - Longest register to register delay is 6.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_IQPWM\|bit_count\[0\] 1 REG LCFF_X18_Y15_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y15_N27; Fanout = 4; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_IQPWM|bit_count[0] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.539 ns) 0.997 ns I2S_xmit:J_IQPWM\|always1~1 2 COMB LCCOMB_X18_Y15_N22 3 " "Info: 2: + IC(0.458 ns) + CELL(0.539 ns) = 0.997 ns; Loc. = LCCOMB_X18_Y15_N22; Fanout = 3; COMB Node = 'I2S_xmit:J_IQPWM\|always1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { I2S_xmit:J_IQPWM|bit_count[0] I2S_xmit:J_IQPWM|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.370 ns) 2.715 ns I2S_xmit:J_IQPWM\|always1~2 3 COMB LCCOMB_X18_Y12_N14 2 " "Info: 3: + IC(1.348 ns) + CELL(0.370 ns) = 2.715 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 2; COMB Node = 'I2S_xmit:J_IQPWM\|always1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { I2S_xmit:J_IQPWM|always1~1 I2S_xmit:J_IQPWM|always1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.118 ns) + CELL(0.580 ns) 4.413 ns I2S_xmit:J_IQPWM\|TLV_state~13 4 COMB LCCOMB_X18_Y12_N0 1 " "Info: 4: + IC(1.118 ns) + CELL(0.580 ns) = 4.413 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|TLV_state~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { I2S_xmit:J_IQPWM|always1~2 I2S_xmit:J_IQPWM|TLV_state~13 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.624 ns) 6.092 ns I2S_xmit:J_IQPWM\|TLV_state~14 5 COMB LCCOMB_X18_Y12_N20 1 " "Info: 5: + IC(1.055 ns) + CELL(0.624 ns) = 6.092 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|TLV_state~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { I2S_xmit:J_IQPWM|TLV_state~13 I2S_xmit:J_IQPWM|TLV_state~14 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.200 ns I2S_xmit:J_IQPWM\|TLV_state~10 6 REG LCFF_X18_Y12_N21 11 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.200 ns; Loc. = LCFF_X18_Y12_N21; Fanout = 11; REG Node = 'I2S_xmit:J_IQPWM\|TLV_state~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_xmit:J_IQPWM|TLV_state~14 I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.221 ns ( 35.82 % ) " "Info: Total cell delay = 2.221 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.979 ns ( 64.18 % ) " "Info: Total interconnect delay = 3.979 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { I2S_xmit:J_IQPWM|bit_count[0] I2S_xmit:J_IQPWM|always1~1 I2S_xmit:J_IQPWM|always1~2 I2S_xmit:J_IQPWM|TLV_state~13 I2S_xmit:J_IQPWM|TLV_state~14 I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { I2S_xmit:J_IQPWM|bit_count[0] {} I2S_xmit:J_IQPWM|always1~1 {} I2S_xmit:J_IQPWM|always1~2 {} I2S_xmit:J_IQPWM|TLV_state~13 {} I2S_xmit:J_IQPWM|TLV_state~14 {} I2S_xmit:J_IQPWM|TLV_state~10 {} } { 0.000ns 0.458ns 1.348ns 1.118ns 1.055ns 0.000ns } { 0.000ns 0.539ns 0.370ns 0.580ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|TLV_state~10 {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.061 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.901ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { I2S_xmit:J_IQPWM|bit_count[0] I2S_xmit:J_IQPWM|always1~1 I2S_xmit:J_IQPWM|always1~2 I2S_xmit:J_IQPWM|TLV_state~13 I2S_xmit:J_IQPWM|TLV_state~14 I2S_xmit:J_IQPWM|TLV_state~10 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.200 ns" { I2S_xmit:J_IQPWM|bit_count[0] {} I2S_xmit:J_IQPWM|always1~1 {} I2S_xmit:J_IQPWM|always1~2 {} I2S_xmit:J_IQPWM|TLV_state~13 {} I2S_xmit:J_IQPWM|TLV_state~14 {} I2S_xmit:J_IQPWM|TLV_state~10 {} } { 0.000ns 0.458ns 1.348ns 1.118ns 1.055ns 0.000ns } { 0.000ns 0.539ns 0.370ns 0.580ns 0.624ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[6\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 75.662 ns " "Info: Slack time is 75.662 ns for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[6\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "175.32 MHz 5.704 ns " "Info: Fmax is 175.32 MHz (period= 5.704 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.102 ns + Largest register register " "Info: + Largest register to register requirement is 81.102 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.329 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_SCK\" to destination register is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G1 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G1; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 4.329 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X22_Y1_N21 4 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.37 % ) " "Info: Total cell delay = 1.661 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.668 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.329 ns - Longest register " "Info: - Longest clock path from clock \"SPI_SCK\" to source register is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G1 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G1; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 4.329 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[6\] 3 REG LCFF_X22_Y1_N15 3 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.37 % ) " "Info: Total cell delay = 1.661 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.668 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.440 ns - Longest register register " "Info: - Longest register to register delay is 5.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[6\] 1 REG LCFF_X22_Y1_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.534 ns) 1.231 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0 2 COMB LCCOMB_X22_Y1_N24 2 " "Info: 2: + IC(0.697 ns) + CELL(0.534 ns) = 1.231 ns; Loc. = LCCOMB_X22_Y1_N24; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 1.977 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0 3 COMB LCCOMB_X22_Y1_N10 3 " "Info: 3: + IC(0.376 ns) + CELL(0.370 ns) = 1.977 ns; Loc. = LCCOMB_X22_Y1_N10; Fanout = 3; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.651 ns) 3.628 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1 4 COMB LCCOMB_X25_Y1_N12 9 " "Info: 4: + IC(1.000 ns) + CELL(0.651 ns) = 3.628 ns; Loc. = LCCOMB_X25_Y1_N12; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.822 ns) 5.440 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 5 REG LCFF_X22_Y1_N21 4 " "Info: 5: + IC(0.990 ns) + CELL(0.822 ns) = 5.440 ns; Loc. = LCFF_X22_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.377 ns ( 43.69 % ) " "Info: Total cell delay = 2.377 ns ( 43.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.063 ns ( 56.31 % ) " "Info: Total interconnect delay = 3.063 ns ( 56.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.697ns 0.376ns 1.000ns 0.990ns } { 0.000ns 0.534ns 0.370ns 0.651ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.697ns 0.376ns 1.000ns 0.990ns } { 0.000ns 0.534ns 0.370ns 0.651ns 0.822ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:SPD\|tb_width\[0\] register NWire_rcv:SPD\|tb_width\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:SPD\|tb_width\[0\]\" and destination register \"NWire_rcv:SPD\|tb_width\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:SPD\|tb_width\[0\] 1 REG LCFF_X10_Y6_N29 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_rcv:SPD\|Add6~53 2 COMB LCCOMB_X10_Y6_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X10_Y6_N28; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Add6~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_rcv:SPD|tb_width[0] NWire_rcv:SPD|Add6~53 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_rcv:SPD\|tb_width\[0\] 3 REG LCFF_X10_Y6_N29 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:SPD|Add6~53 NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_rcv:SPD|tb_width[0] NWire_rcv:SPD|Add6~53 NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_rcv:SPD|tb_width[0] {} NWire_rcv:SPD|Add6~53 {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.398 ns " "Info: + Latch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 4 " "Info: Multicycle Setup factor for Destination register is 4" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 4 " "Info: Multicycle Hold factor for Destination register is 4" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.497 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 812 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 812; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.497 ns NWire_rcv:SPD\|tb_width\[0\] 3 REG LCFF_X10_Y6_N29 11 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.497 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.67 % ) " "Info: Total cell delay = 0.666 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 73.33 % ) " "Info: Total interconnect delay = 1.831 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.915ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.497 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 812 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 812; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.666 ns) 2.497 ns NWire_rcv:SPD\|tb_width\[0\] 3 REG LCFF_X10_Y6_N29 11 " "Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.497 ns; Loc. = LCFF_X10_Y6_N29; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.67 % ) " "Info: Total cell delay = 0.666 ns ( 26.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 73.33 % ) " "Info: Total interconnect delay = 1.831 ns ( 73.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.915ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.915ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.915ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_rcv:SPD|tb_width[0] NWire_rcv:SPD|Add6~53 NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_rcv:SPD|tb_width[0] {} NWire_rcv:SPD|Add6~53 {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.915ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register NWire_xmit:CCxmit\|dly_cnt\[0\] register NWire_xmit:CCxmit\|dly_cnt\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IF_clk\" between source register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\" and destination register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 1 REG LCFF_X5_Y8_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y8_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:CCxmit\|dly_cnt~75 2 COMB LCCOMB_X5_Y8_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X5_Y8_N10; Fanout = 1; COMB Node = 'NWire_xmit:CCxmit\|dly_cnt~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y8_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X5_Y8_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.824 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2290 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2290; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.824 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y8_N11 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X5_Y8_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.60 % ) " "Info: Total cell delay = 1.796 ns ( 63.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 36.40 % ) " "Info: Total interconnect delay = 1.028 ns ( 36.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.892ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.824 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2290 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2290; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.824 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X5_Y8_N11 2 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X5_Y8_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.60 % ) " "Info: Total cell delay = 1.796 ns ( 63.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 36.40 % ) " "Info: Total interconnect delay = 1.028 ns ( 36.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.892ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.892ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.892ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.892ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C5 register I2S_xmit:J_IQPWM\|last_data\[0\] register I2S_xmit:J_IQPWM\|last_data\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"C5\" between source register \"I2S_xmit:J_IQPWM\|last_data\[0\]\" and destination register \"I2S_xmit:J_IQPWM\|last_data\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_IQPWM\|last_data\[0\] 1 REG LCFF_X18_Y12_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns I2S_xmit:J_IQPWM\|last_data~94 2 COMB LCCOMB_X18_Y12_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y12_N12; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|last_data~94'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { I2S_xmit:J_IQPWM|last_data[0] I2S_xmit:J_IQPWM|last_data~94 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns I2S_xmit:J_IQPWM\|last_data\[0\] 3 REG LCFF_X18_Y12_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_xmit:J_IQPWM|last_data~94 I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[0] I2S_xmit:J_IQPWM|last_data~94 I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[0] {} I2S_xmit:J_IQPWM|last_data~94 {} I2S_xmit:J_IQPWM|last_data[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 7.043 ns + Longest register " "Info: + Longest clock path from clock \"C5\" to destination register is 7.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G6 64 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 4.681 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X1_Y9_N29 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 4.681 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 5.494 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G0 115 " "Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G0; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.043 ns I2S_xmit:J_IQPWM\|last_data\[0\] 5 REG LCFF_X18_Y12_N13 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.043 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.21 % ) " "Info: Total cell delay = 2.621 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.422 ns ( 62.79 % ) " "Info: Total interconnect delay = 4.422 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 7.043 ns - Shortest register " "Info: - Shortest clock path from clock \"C5\" to source register is 7.043 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G6 64 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.970 ns) 4.681 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X1_Y9_N29 4 " "Info: 3: + IC(0.871 ns) + CELL(0.970 ns) = 4.681 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.000 ns) 5.494 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G0 115 " "Info: 4: + IC(0.813 ns) + CELL(0.000 ns) = 5.494 ns; Loc. = CLKCTRL_G0; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.666 ns) 7.043 ns I2S_xmit:J_IQPWM\|last_data\[0\] 5 REG LCFF_X18_Y12_N13 2 " "Info: 5: + IC(0.883 ns) + CELL(0.666 ns) = 7.043 ns; Loc. = LCFF_X18_Y12_N13; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.21 % ) " "Info: Total cell delay = 2.621 ns ( 37.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.422 ns ( 62.79 % ) " "Info: Total interconnect delay = 4.422 ns ( 62.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[0] I2S_xmit:J_IQPWM|last_data~94 I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[0] {} I2S_xmit:J_IQPWM|last_data~94 {} I2S_xmit:J_IQPWM|last_data[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.043 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.043 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[0] {} } { 0.000ns 0.000ns 1.855ns 0.871ns 0.813ns 0.883ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 1 REG LCFF_X22_Y1_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23 2 COMB LCCOMB_X22_Y1_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X22_Y1_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X22_Y1_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X22_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.329 ns + Longest register " "Info: + Longest clock path from clock \"SPI_SCK\" to destination register is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G1 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G1; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 4.329 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X22_Y1_N21 4 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.37 % ) " "Info: Total cell delay = 1.661 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.668 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.329 ns - Shortest register " "Info: - Shortest clock path from clock \"SPI_SCK\" to source register is 4.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G1 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G1; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.666 ns) 4.329 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X22_Y1_N21 4 " "Info: 3: + IC(0.921 ns) + CELL(0.666 ns) = 4.329 ns; Loc. = LCFF_X22_Y1_N21; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.37 % ) " "Info: Total cell delay = 1.661 ns ( 38.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.668 ns ( 61.63 % ) " "Info: Total interconnect delay = 2.668 ns ( 61.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.329 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.329 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.921ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "async_usb:usb1\|FX_state~27 FLAGC IF_clk 10.149 ns register " "Info: tsu for register \"async_usb:usb1\|FX_state~27\" (data pin = \"FLAGC\", clock pin = \"IF_clk\") is 10.149 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.039 ns + Longest pin register " "Info: + Longest pin to register delay is 13.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FLAGC 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FLAGC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.667 ns) + CELL(0.623 ns) 8.295 ns async_usb:usb1\|to_pc_rdy~1 2 COMB LCCOMB_X12_Y9_N12 2 " "Info: 2: + IC(6.667 ns) + CELL(0.623 ns) = 8.295 ns; Loc. = LCCOMB_X12_Y9_N12; Fanout = 2; COMB Node = 'async_usb:usb1\|to_pc_rdy~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.290 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.840 ns) + CELL(0.615 ns) 10.750 ns async_usb:usb1\|Selector2~0 3 COMB LCCOMB_X9_Y14_N4 1 " "Info: 3: + IC(1.840 ns) + CELL(0.615 ns) = 10.750 ns; Loc. = LCCOMB_X9_Y14_N4; Fanout = 1; COMB Node = 'async_usb:usb1\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.544 ns) 11.661 ns async_usb:usb1\|FX_state~52 4 COMB LCCOMB_X9_Y14_N30 2 " "Info: 4: + IC(0.367 ns) + CELL(0.544 ns) = 11.661 ns; Loc. = LCCOMB_X9_Y14_N30; Fanout = 2; COMB Node = 'async_usb:usb1\|FX_state~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~52 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.650 ns) 12.931 ns async_usb:usb1\|FX_state~57 5 COMB LCCOMB_X10_Y14_N30 1 " "Info: 5: + IC(0.620 ns) + CELL(0.650 ns) = 12.931 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 1; COMB Node = 'async_usb:usb1\|FX_state~57'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { async_usb:usb1|FX_state~52 async_usb:usb1|FX_state~57 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.039 ns async_usb:usb1\|FX_state~27 6 REG LCFF_X10_Y14_N31 17 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 13.039 ns; Loc. = LCFF_X10_Y14_N31; Fanout = 17; REG Node = 'async_usb:usb1\|FX_state~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { async_usb:usb1|FX_state~57 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.545 ns ( 27.19 % ) " "Info: Total cell delay = 3.545 ns ( 27.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.494 ns ( 72.81 % ) " "Info: Total interconnect delay = 9.494 ns ( 72.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.039 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~52 async_usb:usb1|FX_state~57 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.039 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~1 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~52 {} async_usb:usb1|FX_state~57 {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 6.667ns 1.840ns 0.367ns 0.620ns 0.000ns } { 0.000ns 1.005ns 0.623ns 0.615ns 0.544ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.850 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2290 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2290; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.850 ns async_usb:usb1\|FX_state~27 3 REG LCFF_X10_Y14_N31 17 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.850 ns; Loc. = LCFF_X10_Y14_N31; Fanout = 17; REG Node = 'async_usb:usb1\|FX_state~27'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.02 % ) " "Info: Total cell delay = 1.796 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.054 ns ( 36.98 % ) " "Info: Total interconnect delay = 1.054 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 0.136ns 0.918ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.039 ns" { FLAGC async_usb:usb1|to_pc_rdy~1 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~52 async_usb:usb1|FX_state~57 async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.039 ns" { FLAGC {} FLAGC~combout {} async_usb:usb1|to_pc_rdy~1 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~52 {} async_usb:usb1|FX_state~57 {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 6.667ns 1.840ns 0.367ns 0.620ns 0.000ns } { 0.000ns 1.005ns 0.623ns 0.615ns 0.544ns 0.650ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~27 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~27 {} } { 0.000ns 0.000ns 0.136ns 0.918ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED0 led_blinker:BLINK_D1\|led_timer\[12\] 16.952 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED0\" through register \"led_blinker:BLINK_D1\|led_timer\[12\]\" is 16.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.859 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2290 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2290; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 2.859 ns led_blinker:BLINK_D1\|led_timer\[12\] 3 REG LCFF_X16_Y14_N31 8 " "Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.859 ns; Loc. = LCFF_X16_Y14_N31; Fanout = 8; REG Node = 'led_blinker:BLINK_D1\|led_timer\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[12] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 62.82 % ) " "Info: Total cell delay = 1.796 ns ( 62.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.063 ns ( 37.18 % ) " "Info: Total interconnect delay = 1.063 ns ( 37.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[12] {} } { 0.000ns 0.000ns 0.136ns 0.927ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.789 ns + Longest register pin " "Info: + Longest register to pin delay is 13.789 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D1\|led_timer\[12\] 1 REG LCFF_X16_Y14_N31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N31; Fanout = 8; REG Node = 'led_blinker:BLINK_D1\|led_timer\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D1|led_timer[12] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.650 ns) 2.627 ns led_blinker:BLINK_D1\|LessThan1~1 2 COMB LCCOMB_X18_Y13_N28 3 " "Info: 2: + IC(1.977 ns) + CELL(0.650 ns) = 2.627 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 3; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.627 ns" { led_blinker:BLINK_D1|led_timer[12] led_blinker:BLINK_D1|LessThan1~1 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 3.205 ns led_blinker:BLINK_D1\|LessThan1~3 3 COMB LCCOMB_X18_Y13_N24 1 " "Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 3.205 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { led_blinker:BLINK_D1|LessThan1~1 led_blinker:BLINK_D1|LessThan1~3 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 3.951 ns led_blinker:BLINK_D1\|LessThan1~4 4 COMB LCCOMB_X18_Y13_N14 1 " "Info: 4: + IC(0.376 ns) + CELL(0.370 ns) = 3.951 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { led_blinker:BLINK_D1|LessThan1~3 led_blinker:BLINK_D1|LessThan1~4 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.370 ns) 4.961 ns led_blinker:BLINK_D1\|LessThan1~5 5 COMB LCCOMB_X17_Y13_N22 1 " "Info: 5: + IC(0.640 ns) + CELL(0.370 ns) = 4.961 ns; Loc. = LCCOMB_X17_Y13_N22; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { led_blinker:BLINK_D1|LessThan1~4 led_blinker:BLINK_D1|LessThan1~5 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.647 ns) 6.334 ns led_blinker:BLINK_D1\|led_off~8 6 COMB LCCOMB_X17_Y13_N0 1 " "Info: 6: + IC(0.726 ns) + CELL(0.647 ns) = 6.334 ns; Loc. = LCCOMB_X17_Y13_N0; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { led_blinker:BLINK_D1|LessThan1~5 led_blinker:BLINK_D1|led_off~8 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.624 ns) 7.652 ns led_blinker:BLINK_D1\|led_off~9 7 COMB LCCOMB_X17_Y14_N26 1 " "Info: 7: + IC(0.694 ns) + CELL(0.624 ns) = 7.652 ns; Loc. = LCCOMB_X17_Y14_N26; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.318 ns" { led_blinker:BLINK_D1|led_off~8 led_blinker:BLINK_D1|led_off~9 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.624 ns) 8.637 ns led_blinker:BLINK_D1\|led_off~19 8 COMB LCCOMB_X17_Y14_N0 1 " "Info: 8: + IC(0.361 ns) + CELL(0.624 ns) = 8.637 ns; Loc. = LCCOMB_X17_Y14_N0; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { led_blinker:BLINK_D1|led_off~9 led_blinker:BLINK_D1|led_off~19 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.026 ns) + CELL(3.126 ns) 13.789 ns DEBUG_LED0 9 PIN PIN_4 0 " "Info: 9: + IC(2.026 ns) + CELL(3.126 ns) = 13.789 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.152 ns" { led_blinker:BLINK_D1|led_off~19 DEBUG_LED0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.617 ns ( 47.99 % ) " "Info: Total cell delay = 6.617 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.172 ns ( 52.01 % ) " "Info: Total interconnect delay = 7.172 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.789 ns" { led_blinker:BLINK_D1|led_timer[12] led_blinker:BLINK_D1|LessThan1~1 led_blinker:BLINK_D1|LessThan1~3 led_blinker:BLINK_D1|LessThan1~4 led_blinker:BLINK_D1|LessThan1~5 led_blinker:BLINK_D1|led_off~8 led_blinker:BLINK_D1|led_off~9 led_blinker:BLINK_D1|led_off~19 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.789 ns" { led_blinker:BLINK_D1|led_timer[12] {} led_blinker:BLINK_D1|LessThan1~1 {} led_blinker:BLINK_D1|LessThan1~3 {} led_blinker:BLINK_D1|LessThan1~4 {} led_blinker:BLINK_D1|LessThan1~5 {} led_blinker:BLINK_D1|led_off~8 {} led_blinker:BLINK_D1|led_off~9 {} led_blinker:BLINK_D1|led_off~19 {} DEBUG_LED0 {} } { 0.000ns 1.977ns 0.372ns 0.376ns 0.640ns 0.726ns 0.694ns 0.361ns 2.026ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.647ns 0.624ns 0.624ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[12] {} } { 0.000ns 0.000ns 0.136ns 0.927ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "13.789 ns" { led_blinker:BLINK_D1|led_timer[12] led_blinker:BLINK_D1|LessThan1~1 led_blinker:BLINK_D1|LessThan1~3 led_blinker:BLINK_D1|LessThan1~4 led_blinker:BLINK_D1|LessThan1~5 led_blinker:BLINK_D1|led_off~8 led_blinker:BLINK_D1|led_off~9 led_blinker:BLINK_D1|led_off~19 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "13.789 ns" { led_blinker:BLINK_D1|led_timer[12] {} led_blinker:BLINK_D1|LessThan1~1 {} led_blinker:BLINK_D1|LessThan1~3 {} led_blinker:BLINK_D1|LessThan1~4 {} led_blinker:BLINK_D1|LessThan1~5 {} led_blinker:BLINK_D1|led_off~8 {} led_blinker:BLINK_D1|led_off~9 {} led_blinker:BLINK_D1|led_off~19 {} DEBUG_LED0 {} } { 0.000ns 1.977ns 0.372ns 0.376ns 0.640ns 0.726ns 0.694ns 0.361ns 2.026ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.647ns 0.624ns 0.624ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.337 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.246 ns) + CELL(3.076 ns) 11.337 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.09 % ) " "Info: Total cell delay = 4.091 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 63.91 % ) " "Info: Total interconnect delay = 7.246 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.337 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.337 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.246ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2S_rcv:J_IQ\|bc0 C5 IF_clk -1.386 ns register " "Info: th for register \"I2S_rcv:J_IQ\|bc0\" (data pin = \"C5\", clock pin = \"IF_clk\") is -1.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.806 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2290 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2290; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 2.806 ns I2S_rcv:J_IQ\|bc0 3 REG LCFF_X6_Y9_N1 1 " "Info: 3: + IC(0.874 ns) + CELL(0.666 ns) = 2.806 ns; Loc. = LCFF_X6_Y9_N1; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.01 % ) " "Info: Total cell delay = 1.796 ns ( 64.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 35.99 % ) " "Info: Total interconnect delay = 1.010 ns ( 35.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.874ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.498 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G6 64 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G6; Fanout = 64; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.206 ns) 4.390 ns I2S_rcv:J_IQ\|bc0~feeder 3 COMB LCCOMB_X6_Y9_N0 1 " "Info: 3: + IC(1.344 ns) + CELL(0.206 ns) = 4.390 ns; Loc. = LCCOMB_X6_Y9_N0; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ\|bc0~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { C5~clkctrl I2S_rcv:J_IQ|bc0~feeder } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.498 ns I2S_rcv:J_IQ\|bc0 4 REG LCFF_X6_Y9_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.498 ns; Loc. = LCFF_X6_Y9_N1; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 28.88 % ) " "Info: Total cell delay = 1.299 ns ( 28.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.199 ns ( 71.12 % ) " "Info: Total interconnect delay = 3.199 ns ( 71.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.344ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.874ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.498 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.498 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.344ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 19:29:11 2009 " "Info: Processing ended: Wed May 13 19:29:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
