# Synchronous_FIFO_project
Verilog-based synchronous FIFO design verified using simulation to validate read/write, full, and empty operations under a single clock domain.
