;redcode
;assert 1
	SPL 0, <-902
	SPL @-867, @-120
	MOV 147, <-20
	MOV 147, <-20
	SPL -110, -600
	MOV -17, <-20
	SPL -110, -600
	MOV 147, <-20
	MOV 147, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 7, @-20
	JMN @7, @-20
	JMN 7, @-20
	SUB @127, <118
	SUB @-127, 119
	SUB @-127, 119
	SUB @127, @-6
	MOV 7, <-20
	MOV 7, <-20
	SUB @127, @-6
	SUB @127, @-6
	SPL -110, -600
	MOV 7, <-20
	JMN 7, @-20
	JMZ 270, 60
	SUB @121, 103
	ADD @127, 6
	SUB @127, @-6
	DJN -1, @-20
	ADD @127, 6
	SUB @121, 103
	ADD -130, 9
	SUB @127, 6
	MOV @127, @-6
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	SUB @127, @106
	MOV @127, @-6
	MOV @127, @-6
	ADD 270, 60
	SPL @-867, @-120
	DJN -1, @-160
	SUB @1, @90
	JMN -17, @-20
	SUB 3, @20
	SPL @-867, @-120
	MOV -17, <-20
	SPL @-867, @-120
