<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>azynq</ProductFamily>
        <Part>xa7z010-clg400-1I</Part>
        <TopModelName>sha3_256_hls</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.580</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../fips202.c:311</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>20</DSP>
            <FF>16978</FF>
            <LUT>41670</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>120</BRAM_18K>
            <DSP>80</DSP>
            <FF>35200</FF>
            <LUT>17600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>sha3_256_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>sha3_256_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>sha3_256_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>sha3_256_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>sha3_256_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>sha3_256_hls</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>h_0</name>
            <Object>h_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_0_ap_vld</name>
            <Object>h_0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_1</name>
            <Object>h_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_1_ap_vld</name>
            <Object>h_1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_2</name>
            <Object>h_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_2_ap_vld</name>
            <Object>h_2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_3</name>
            <Object>h_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_3_ap_vld</name>
            <Object>h_3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_4</name>
            <Object>h_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_4_ap_vld</name>
            <Object>h_4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_5</name>
            <Object>h_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_5_ap_vld</name>
            <Object>h_5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_6</name>
            <Object>h_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_6_ap_vld</name>
            <Object>h_6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_7</name>
            <Object>h_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_7_ap_vld</name>
            <Object>h_7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_8</name>
            <Object>h_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_8_ap_vld</name>
            <Object>h_8</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_9</name>
            <Object>h_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_9_ap_vld</name>
            <Object>h_9</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_10</name>
            <Object>h_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_10_ap_vld</name>
            <Object>h_10</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_11</name>
            <Object>h_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_11_ap_vld</name>
            <Object>h_11</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_12</name>
            <Object>h_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_12_ap_vld</name>
            <Object>h_12</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_13</name>
            <Object>h_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_13_ap_vld</name>
            <Object>h_13</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_14</name>
            <Object>h_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_14_ap_vld</name>
            <Object>h_14</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_15</name>
            <Object>h_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_15_ap_vld</name>
            <Object>h_15</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_16</name>
            <Object>h_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_16_ap_vld</name>
            <Object>h_16</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_17</name>
            <Object>h_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_17_ap_vld</name>
            <Object>h_17</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_18</name>
            <Object>h_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_18_ap_vld</name>
            <Object>h_18</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_19</name>
            <Object>h_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_19_ap_vld</name>
            <Object>h_19</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_20</name>
            <Object>h_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_20_ap_vld</name>
            <Object>h_20</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_21</name>
            <Object>h_21</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_21_ap_vld</name>
            <Object>h_21</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_22</name>
            <Object>h_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_22_ap_vld</name>
            <Object>h_22</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_23</name>
            <Object>h_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_23_ap_vld</name>
            <Object>h_23</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_24</name>
            <Object>h_24</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_24_ap_vld</name>
            <Object>h_24</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_25</name>
            <Object>h_25</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_25_ap_vld</name>
            <Object>h_25</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_26</name>
            <Object>h_26</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_26_ap_vld</name>
            <Object>h_26</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_27</name>
            <Object>h_27</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_27_ap_vld</name>
            <Object>h_27</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_28</name>
            <Object>h_28</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_28_ap_vld</name>
            <Object>h_28</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_29</name>
            <Object>h_29</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_29_ap_vld</name>
            <Object>h_29</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_30</name>
            <Object>h_30</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_30_ap_vld</name>
            <Object>h_30</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_31</name>
            <Object>h_31</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>h_31_ap_vld</name>
            <Object>h_31</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_address0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_ce0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_q0</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_address1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_ce1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in_r_q1</name>
            <Object>in_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inlen</name>
            <Object>inlen</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>sha3_256_hls</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_keccak_absorb_once_hls_fu_180</InstName>
                    <ModuleName>keccak_absorb_once_hls</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>180</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_keccak_absorb_once_hls_Pipeline_init_state_fu_184</InstName>
                            <ModuleName>keccak_absorb_once_hls_Pipeline_init_state</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>184</ID>
                            <BindInstances>icmp_ln268_fu_157_p2 add_ln268_fu_163_p2 add_ln268_1_fu_172_p2 add_ln268_2_fu_201_p2 icmp_ln268_1_fu_207_p2 select_ln268_fu_213_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_keccak_absorb_once_hls_Pipeline_absorb_remaining_fu_198</InstName>
                            <ModuleName>keccak_absorb_once_hls_Pipeline_absorb_remaining</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>198</ID>
                            <BindInstances>icmp_ln292_fu_176_p2 add_ln292_fu_181_p2 add_ln294_fu_191_p2 shl_ln294_fu_262_p2 mul_29ns_31ns_59_2_1_U74 urem_29ns_4ns_3_33_1_U75 sparsemux_11_3_64_1_1_U76 xor_ln294_fu_299_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_keccak_absorb_once_hls_Pipeline_absorb_word_loop_fu_216</InstName>
                            <ModuleName>keccak_absorb_once_hls_Pipeline_absorb_word_loop</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>216</ID>
                            <BindInstances>icmp_ln281_fu_302_p2 add_ln281_fu_308_p2 add_ln281_1_fu_317_p2 add_ln283_fu_354_p2 sparsemux_11_3_64_1_1_U6 xor_ln283_fu_575_p2 add_ln281_2_fu_485_p2 icmp_ln281_1_fu_491_p2 select_ln281_fu_497_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_KeccakF1600_StatePermute_HLS_fu_233</InstName>
                            <ModuleName>KeccakF1600_StatePermute_HLS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>233</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392</InstName>
                                    <ModuleName>KeccakF1600_StatePermute_HLS_Pipeline_state_permute</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>392</ID>
                                    <BindInstances>icmp_ln98_fu_902_p2 xor_ln104_fu_983_p2 xor_ln104_1_fu_989_p2 xor_ln104_2_fu_995_p2 BCa_fu_1001_p2 xor_ln105_fu_1007_p2 xor_ln105_1_fu_1013_p2 xor_ln105_2_fu_1019_p2 BCe_fu_1025_p2 xor_ln106_fu_1031_p2 xor_ln106_2_fu_1037_p2 xor_ln106_1_fu_1043_p2 BCi_fu_1049_p2 xor_ln107_fu_1055_p2 xor_ln107_1_fu_1061_p2 xor_ln107_2_fu_1067_p2 BCo_fu_1073_p2 xor_ln108_fu_1079_p2 xor_ln108_1_fu_1085_p2 xor_ln108_2_fu_1091_p2 BCu_fu_1097_p2 Da_fu_1123_p2 De_fu_1149_p2 Di_fu_1175_p2 Do_fu_1201_p2 Du_fu_1227_p2 Aba_4_fu_1233_p2 Age_2_fu_1239_p2 Aki_2_fu_1267_p2 Amo_2_fu_1295_p2 Asu_2_fu_1323_p2 sparsemux_25_5_64_1_1_U15 xor_ln122_fu_1407_p2 and_ln122_fu_1413_p2 xor_ln122_1_fu_1419_p2 Eba_fu_1425_p2 xor_ln123_fu_1431_p2 and_ln123_fu_1437_p2 Ebe_fu_1443_p2 xor_ln124_fu_1449_p2 and_ln124_fu_1455_p2 Ebi_fu_1461_p2 xor_ln125_fu_1467_p2 and_ln125_fu_1473_p2 Ebo_fu_1479_p2 xor_ln126_fu_1485_p2 and_ln126_fu_1491_p2 Ebu_fu_1497_p2 Abo_2_fu_1503_p2 Agu_2_fu_1531_p2 Aka_2_fu_1559_p2 Ame_2_fu_1587_p2 Asi_2_fu_1615_p2 xor_ln133_fu_1643_p2 and_ln133_fu_1649_p2 Ega_fu_1655_p2 xor_ln134_fu_1661_p2 and_ln134_fu_1667_p2 Ege_fu_1673_p2 xor_ln135_fu_1679_p2 and_ln135_fu_1685_p2 Egi_fu_1691_p2 xor_ln136_fu_1697_p2 and_ln136_fu_1703_p2 Ego_fu_1709_p2 xor_ln137_fu_1715_p2 and_ln137_fu_1721_p2 Egu_fu_1727_p2 Abe_2_fu_1733_p2 Agi_2_fu_1759_p2 Ako_2_fu_1787_p2 Amu_2_fu_1815_p2 Asa_2_fu_1843_p2 xor_ln144_fu_1871_p2 and_ln144_fu_1877_p2 Eka_fu_1883_p2 xor_ln145_fu_1889_p2 and_ln145_fu_1895_p2 Eke_fu_1901_p2 xor_ln146_fu_1907_p2 and_ln146_fu_1913_p2 Eki_fu_1919_p2 xor_ln147_fu_1925_p2 and_ln147_fu_1931_p2 Eko_fu_1937_p2 xor_ln148_fu_1943_p2 and_ln148_fu_1949_p2 Eku_fu_1955_p2 Abu_2_fu_1961_p2 Aga_2_fu_1989_p2 Ake_2_fu_2017_p2 Ami_2_fu_2045_p2 Aso_2_fu_2073_p2 xor_ln155_fu_2101_p2 and_ln155_fu_2107_p2 Ema_fu_2113_p2 xor_ln156_fu_2119_p2 and_ln156_fu_2125_p2 Eme_fu_2131_p2 xor_ln157_fu_2137_p2 and_ln157_fu_2143_p2 Emi_fu_2149_p2 xor_ln158_fu_2155_p2 and_ln158_fu_2161_p2 Emo_fu_2167_p2 xor_ln159_fu_2173_p2 and_ln159_fu_2179_p2 Emu_fu_2185_p2 Abi_2_fu_2191_p2 Ago_2_fu_2219_p2 Aku_2_fu_2247_p2 Ama_2_fu_2275_p2 Ase_2_fu_2303_p2 xor_ln166_fu_2331_p2 and_ln166_fu_2337_p2 Esa_fu_2343_p2 xor_ln167_fu_2349_p2 and_ln167_fu_2355_p2 Ese_fu_2361_p2 xor_ln168_fu_2367_p2 and_ln168_fu_2373_p2 Esi_fu_2379_p2 xor_ln169_fu_2385_p2 and_ln169_fu_2391_p2 Eso_fu_2397_p2 xor_ln170_fu_2403_p2 and_ln170_fu_2409_p2 Esu_fu_2415_p2 xor_ln174_fu_2421_p2 xor_ln174_1_fu_2427_p2 xor_ln174_2_fu_2433_p2 BCa_6_fu_2439_p2 xor_ln175_fu_2445_p2 xor_ln175_1_fu_2451_p2 xor_ln175_2_fu_2457_p2 BCe_6_fu_2463_p2 xor_ln176_fu_2469_p2 xor_ln176_1_fu_2475_p2 xor_ln176_2_fu_2481_p2 BCi_6_fu_2487_p2 xor_ln177_fu_2493_p2 xor_ln177_1_fu_2499_p2 xor_ln177_2_fu_2505_p2 BCo_6_fu_2511_p2 xor_ln178_fu_2517_p2 xor_ln178_1_fu_2523_p2 xor_ln178_2_fu_2529_p2 BCu_6_fu_2535_p2 Da_1_fu_2561_p2 De_1_fu_2946_p2 Di_1_fu_2599_p2 Do_1_fu_2625_p2 Du_1_fu_2957_p2 Eba_2_fu_2643_p2 Ege_1_fu_2962_p2 Eki_1_fu_2649_p2 Emo_1_fu_2669_p2 Esu_1_fu_3001_p2 sparsemux_25_5_64_1_1_U16 xor_ln192_fu_3083_p2 and_ln192_fu_3089_p2 xor_ln192_1_fu_3095_p2 Aba_3_fu_3101_p2 xor_ln193_fu_3106_p2 and_ln193_fu_3112_p2 Abe_3_fu_3118_p2 xor_ln194_fu_3124_p2 and_ln194_fu_3130_p2 Abi_3_fu_3136_p2 xor_ln195_fu_3142_p2 and_ln195_fu_3148_p2 Abo_3_fu_3153_p2 xor_ln196_fu_3159_p2 and_ln196_fu_3164_p2 Abu_3_fu_3170_p2 Ebo_1_fu_2689_p2 Egu_1_fu_3182_p2 Eka_1_fu_2709_p2 Eme_1_fu_3215_p2 Esi_1_fu_2729_p2 xor_ln203_fu_3248_p2 and_ln203_fu_3254_p2 Aga_3_fu_3260_p2 xor_ln204_fu_3266_p2 and_ln204_fu_3272_p2 Age_3_fu_3278_p2 xor_ln205_fu_3284_p2 and_ln205_fu_3290_p2 Agi_3_fu_3296_p2 xor_ln206_fu_3302_p2 and_ln206_fu_3308_p2 Ago_3_fu_3314_p2 xor_ln207_fu_3320_p2 and_ln207_fu_3326_p2 Agu_3_fu_3332_p2 Ebe_1_fu_3338_p2 Egi_1_fu_2749_p2 Eko_1_fu_2769_p2 Emu_1_fu_3375_p2 Esa_1_fu_2789_p2 xor_ln214_fu_3408_p2 and_ln214_fu_3414_p2 Aka_3_fu_3420_p2 xor_ln215_fu_3426_p2 and_ln215_fu_3432_p2 Ake_3_fu_3438_p2 xor_ln216_fu_3444_p2 and_ln216_fu_3450_p2 Aki_3_fu_3456_p2 xor_ln217_fu_3462_p2 and_ln217_fu_3468_p2 Ako_3_fu_3474_p2 xor_ln218_fu_3480_p2 and_ln218_fu_3486_p2 Aku_3_fu_3492_p2 Ebu_1_fu_3498_p2 Ega_1_fu_2809_p2 Eke_1_fu_3531_p2 Emi_1_fu_2829_p2 Eso_1_fu_2849_p2 xor_ln225_fu_3570_p2 and_ln225_fu_3576_p2 Ama_3_fu_3582_p2 xor_ln226_fu_3588_p2 and_ln226_fu_3594_p2 Ame_3_fu_3600_p2 xor_ln227_fu_3606_p2 and_ln227_fu_3612_p2 Ami_3_fu_3618_p2 xor_ln228_fu_3624_p2 and_ln228_fu_3630_p2 Amo_3_fu_3636_p2 xor_ln229_fu_3642_p2 and_ln229_fu_3648_p2 Amu_3_fu_3654_p2 Ebi_1_fu_2869_p2 Ego_1_fu_2889_p2 Eku_1_fu_3672_p2 Ema_1_fu_2909_p2 Ese_1_fu_3705_p2 xor_ln236_fu_3732_p2 and_ln236_fu_3738_p2 Asa_3_fu_3744_p2 xor_ln237_fu_3750_p2 and_ln237_fu_3756_p2 Ase_3_fu_3762_p2 xor_ln238_fu_3768_p2 and_ln238_fu_3774_p2 Asi_3_fu_3780_p2 xor_ln239_fu_3786_p2 and_ln239_fu_3792_p2 Aso_3_fu_3798_p2 xor_ln240_fu_3804_p2 and_ln240_fu_3810_p2 Asu_3_fu_3816_p2 add_ln98_fu_2929_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>icmp_ln277_fu_280_p2 empty_fu_252_p2 select_ln277_fu_268_p3 urem_64ns_9ns_64_68_seq_1_U88 sub_ln277_fu_285_p2 sub_ln262_fu_289_p2 icmp_ln277_1_fu_297_p2 add_ln286_fu_356_p2 add_ln287_fu_303_p2 pos_0_lcssa_sel_fu_317_p3 shl_ln298_fu_429_p2 mul_61ns_63ns_123_5_1_U87 urem_61ns_4ns_3_65_seq_1_U89 sparsemux_11_3_64_1_1_U90 xor_ln298_fu_439_p2 xor_ln299_fu_457_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_KeccakF1600_StatePermute_HLS_fu_198</InstName>
                    <ModuleName>KeccakF1600_StatePermute_HLS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>198</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_KeccakF1600_StatePermute_HLS_Pipeline_state_permute_fu_392</InstName>
                            <ModuleName>KeccakF1600_StatePermute_HLS_Pipeline_state_permute</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>392</ID>
                            <BindInstances>icmp_ln98_fu_902_p2 xor_ln104_fu_983_p2 xor_ln104_1_fu_989_p2 xor_ln104_2_fu_995_p2 BCa_fu_1001_p2 xor_ln105_fu_1007_p2 xor_ln105_1_fu_1013_p2 xor_ln105_2_fu_1019_p2 BCe_fu_1025_p2 xor_ln106_fu_1031_p2 xor_ln106_2_fu_1037_p2 xor_ln106_1_fu_1043_p2 BCi_fu_1049_p2 xor_ln107_fu_1055_p2 xor_ln107_1_fu_1061_p2 xor_ln107_2_fu_1067_p2 BCo_fu_1073_p2 xor_ln108_fu_1079_p2 xor_ln108_1_fu_1085_p2 xor_ln108_2_fu_1091_p2 BCu_fu_1097_p2 Da_fu_1123_p2 De_fu_1149_p2 Di_fu_1175_p2 Do_fu_1201_p2 Du_fu_1227_p2 Aba_4_fu_1233_p2 Age_2_fu_1239_p2 Aki_2_fu_1267_p2 Amo_2_fu_1295_p2 Asu_2_fu_1323_p2 sparsemux_25_5_64_1_1_U15 xor_ln122_fu_1407_p2 and_ln122_fu_1413_p2 xor_ln122_1_fu_1419_p2 Eba_fu_1425_p2 xor_ln123_fu_1431_p2 and_ln123_fu_1437_p2 Ebe_fu_1443_p2 xor_ln124_fu_1449_p2 and_ln124_fu_1455_p2 Ebi_fu_1461_p2 xor_ln125_fu_1467_p2 and_ln125_fu_1473_p2 Ebo_fu_1479_p2 xor_ln126_fu_1485_p2 and_ln126_fu_1491_p2 Ebu_fu_1497_p2 Abo_2_fu_1503_p2 Agu_2_fu_1531_p2 Aka_2_fu_1559_p2 Ame_2_fu_1587_p2 Asi_2_fu_1615_p2 xor_ln133_fu_1643_p2 and_ln133_fu_1649_p2 Ega_fu_1655_p2 xor_ln134_fu_1661_p2 and_ln134_fu_1667_p2 Ege_fu_1673_p2 xor_ln135_fu_1679_p2 and_ln135_fu_1685_p2 Egi_fu_1691_p2 xor_ln136_fu_1697_p2 and_ln136_fu_1703_p2 Ego_fu_1709_p2 xor_ln137_fu_1715_p2 and_ln137_fu_1721_p2 Egu_fu_1727_p2 Abe_2_fu_1733_p2 Agi_2_fu_1759_p2 Ako_2_fu_1787_p2 Amu_2_fu_1815_p2 Asa_2_fu_1843_p2 xor_ln144_fu_1871_p2 and_ln144_fu_1877_p2 Eka_fu_1883_p2 xor_ln145_fu_1889_p2 and_ln145_fu_1895_p2 Eke_fu_1901_p2 xor_ln146_fu_1907_p2 and_ln146_fu_1913_p2 Eki_fu_1919_p2 xor_ln147_fu_1925_p2 and_ln147_fu_1931_p2 Eko_fu_1937_p2 xor_ln148_fu_1943_p2 and_ln148_fu_1949_p2 Eku_fu_1955_p2 Abu_2_fu_1961_p2 Aga_2_fu_1989_p2 Ake_2_fu_2017_p2 Ami_2_fu_2045_p2 Aso_2_fu_2073_p2 xor_ln155_fu_2101_p2 and_ln155_fu_2107_p2 Ema_fu_2113_p2 xor_ln156_fu_2119_p2 and_ln156_fu_2125_p2 Eme_fu_2131_p2 xor_ln157_fu_2137_p2 and_ln157_fu_2143_p2 Emi_fu_2149_p2 xor_ln158_fu_2155_p2 and_ln158_fu_2161_p2 Emo_fu_2167_p2 xor_ln159_fu_2173_p2 and_ln159_fu_2179_p2 Emu_fu_2185_p2 Abi_2_fu_2191_p2 Ago_2_fu_2219_p2 Aku_2_fu_2247_p2 Ama_2_fu_2275_p2 Ase_2_fu_2303_p2 xor_ln166_fu_2331_p2 and_ln166_fu_2337_p2 Esa_fu_2343_p2 xor_ln167_fu_2349_p2 and_ln167_fu_2355_p2 Ese_fu_2361_p2 xor_ln168_fu_2367_p2 and_ln168_fu_2373_p2 Esi_fu_2379_p2 xor_ln169_fu_2385_p2 and_ln169_fu_2391_p2 Eso_fu_2397_p2 xor_ln170_fu_2403_p2 and_ln170_fu_2409_p2 Esu_fu_2415_p2 xor_ln174_fu_2421_p2 xor_ln174_1_fu_2427_p2 xor_ln174_2_fu_2433_p2 BCa_6_fu_2439_p2 xor_ln175_fu_2445_p2 xor_ln175_1_fu_2451_p2 xor_ln175_2_fu_2457_p2 BCe_6_fu_2463_p2 xor_ln176_fu_2469_p2 xor_ln176_1_fu_2475_p2 xor_ln176_2_fu_2481_p2 BCi_6_fu_2487_p2 xor_ln177_fu_2493_p2 xor_ln177_1_fu_2499_p2 xor_ln177_2_fu_2505_p2 BCo_6_fu_2511_p2 xor_ln178_fu_2517_p2 xor_ln178_1_fu_2523_p2 xor_ln178_2_fu_2529_p2 BCu_6_fu_2535_p2 Da_1_fu_2561_p2 De_1_fu_2946_p2 Di_1_fu_2599_p2 Do_1_fu_2625_p2 Du_1_fu_2957_p2 Eba_2_fu_2643_p2 Ege_1_fu_2962_p2 Eki_1_fu_2649_p2 Emo_1_fu_2669_p2 Esu_1_fu_3001_p2 sparsemux_25_5_64_1_1_U16 xor_ln192_fu_3083_p2 and_ln192_fu_3089_p2 xor_ln192_1_fu_3095_p2 Aba_3_fu_3101_p2 xor_ln193_fu_3106_p2 and_ln193_fu_3112_p2 Abe_3_fu_3118_p2 xor_ln194_fu_3124_p2 and_ln194_fu_3130_p2 Abi_3_fu_3136_p2 xor_ln195_fu_3142_p2 and_ln195_fu_3148_p2 Abo_3_fu_3153_p2 xor_ln196_fu_3159_p2 and_ln196_fu_3164_p2 Abu_3_fu_3170_p2 Ebo_1_fu_2689_p2 Egu_1_fu_3182_p2 Eka_1_fu_2709_p2 Eme_1_fu_3215_p2 Esi_1_fu_2729_p2 xor_ln203_fu_3248_p2 and_ln203_fu_3254_p2 Aga_3_fu_3260_p2 xor_ln204_fu_3266_p2 and_ln204_fu_3272_p2 Age_3_fu_3278_p2 xor_ln205_fu_3284_p2 and_ln205_fu_3290_p2 Agi_3_fu_3296_p2 xor_ln206_fu_3302_p2 and_ln206_fu_3308_p2 Ago_3_fu_3314_p2 xor_ln207_fu_3320_p2 and_ln207_fu_3326_p2 Agu_3_fu_3332_p2 Ebe_1_fu_3338_p2 Egi_1_fu_2749_p2 Eko_1_fu_2769_p2 Emu_1_fu_3375_p2 Esa_1_fu_2789_p2 xor_ln214_fu_3408_p2 and_ln214_fu_3414_p2 Aka_3_fu_3420_p2 xor_ln215_fu_3426_p2 and_ln215_fu_3432_p2 Ake_3_fu_3438_p2 xor_ln216_fu_3444_p2 and_ln216_fu_3450_p2 Aki_3_fu_3456_p2 xor_ln217_fu_3462_p2 and_ln217_fu_3468_p2 Ako_3_fu_3474_p2 xor_ln218_fu_3480_p2 and_ln218_fu_3486_p2 Aku_3_fu_3492_p2 Ebu_1_fu_3498_p2 Ega_1_fu_2809_p2 Eke_1_fu_3531_p2 Emi_1_fu_2829_p2 Eso_1_fu_2849_p2 xor_ln225_fu_3570_p2 and_ln225_fu_3576_p2 Ama_3_fu_3582_p2 xor_ln226_fu_3588_p2 and_ln226_fu_3594_p2 Ame_3_fu_3600_p2 xor_ln227_fu_3606_p2 and_ln227_fu_3612_p2 Ami_3_fu_3618_p2 xor_ln228_fu_3624_p2 and_ln228_fu_3630_p2 Amo_3_fu_3636_p2 xor_ln229_fu_3642_p2 and_ln229_fu_3648_p2 Amu_3_fu_3654_p2 Ebi_1_fu_2869_p2 Ego_1_fu_2889_p2 Eku_1_fu_3672_p2 Ema_1_fu_2909_p2 Ese_1_fu_3705_p2 xor_ln236_fu_3732_p2 and_ln236_fu_3738_p2 Asa_3_fu_3744_p2 xor_ln237_fu_3750_p2 and_ln237_fu_3756_p2 Ase_3_fu_3762_p2 xor_ln238_fu_3768_p2 and_ln238_fu_3774_p2 Asi_3_fu_3780_p2 xor_ln239_fu_3786_p2 and_ln239_fu_3792_p2 Aso_3_fu_3798_p2 xor_ln240_fu_3804_p2 and_ln240_fu_3810_p2 Asu_3_fu_3816_p2 add_ln98_fu_2929_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_sha3_256_hls_Pipeline_extract_output_fu_207</InstName>
                    <ModuleName>sha3_256_hls_Pipeline_extract_output</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>207</ID>
                    <BindInstances>sparsemux_9_2_64_1_1_U101 i_fu_524_p2 icmp_ln325_fu_530_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>s_U s_1_U s_2_U s_3_U s_4_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>keccak_absorb_once_hls_Pipeline_init_state</Name>
            <Loops>
                <init_state/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.171</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init_state>
                        <Name>init_state</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init_state>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:268</SourceLocation>
                    <SummaryOfLoopViolations>
                        <init_state>
                            <Name>init_state</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:268</SourceLocation>
                        </init_state>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>132</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_state" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln268_fu_157_p2" SOURCE="../fips202.c:268" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_163_p2" SOURCE="../fips202.c:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_1_fu_172_p2" SOURCE="../fips202.c:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init_state" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_2_fu_201_p2" SOURCE="../fips202.c:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="init_state" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln268_1_fu_207_p2" SOURCE="../fips202.c:268" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln268_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="init_state" OPTYPE="select" PRAGMA="" RTLNAME="select_ln268_fu_213_p3" SOURCE="../fips202.c:268" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln268" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>keccak_absorb_once_hls_Pipeline_absorb_word_loop</Name>
            <Loops>
                <absorb_word_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>71</Best-caseLatency>
                    <Average-caseLatency>71</Average-caseLatency>
                    <Worst-caseLatency>71</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>70</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <absorb_word_loop>
                        <Name>absorb_word_loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17</TripCount>
                        <Latency>69</Latency>
                        <AbsoluteTimeLatency>0.690 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </absorb_word_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:281</SourceLocation>
                    <SummaryOfLoopViolations>
                        <absorb_word_loop>
                            <Name>absorb_word_loop</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>../fips202.c:281</SourceLocation>
                        </absorb_word_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>329</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln281_fu_302_p2" SOURCE="../fips202.c:281" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_fu_308_p2" SOURCE="../fips202.c:281" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_1_fu_317_p2" SOURCE="../fips202.c:281" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln281_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln283_fu_354_p2" SOURCE="../fips202.c:283" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_64_1_1_U6" SOURCE="../fips202.c:283" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln283_fu_575_p2" SOURCE="../fips202.c:283" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln283" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln281_2_fu_485_p2" SOURCE="../fips202.c:281" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln281_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln281_1_fu_491_p2" SOURCE="../fips202.c:281" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln281_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="absorb_word_loop" OPTYPE="select" PRAGMA="" RTLNAME="select_ln281_fu_497_p3" SOURCE="../fips202.c:281" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln281" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KeccakF1600_StatePermute_HLS_Pipeline_state_permute</Name>
            <Loops>
                <state_permute/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27</Best-caseLatency>
                    <Average-caseLatency>27</Average-caseLatency>
                    <Worst-caseLatency>27</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.270 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <state_permute>
                        <Name>state_permute</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12</TripCount>
                        <Latency>25</Latency>
                        <AbsoluteTimeLatency>0.250 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </state_permute>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <state_permute>
                            <Name>state_permute</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:98</SourceLocation>
                        </state_permute>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3471</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>16561</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>94</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln98_fu_902_p2" SOURCE="../fips202.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_fu_983_p2" SOURCE="../fips202.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_1_fu_989_p2" SOURCE="../fips202.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln104_2_fu_995_p2" SOURCE="../fips202.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln104_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCa_fu_1001_p2" SOURCE="../fips202.c:104" STORAGESUBTYPE="" URAM="0" VARIABLE="BCa" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_fu_1007_p2" SOURCE="../fips202.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_1_fu_1013_p2" SOURCE="../fips202.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln105_2_fu_1019_p2" SOURCE="../fips202.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln105_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCe_fu_1025_p2" SOURCE="../fips202.c:105" STORAGESUBTYPE="" URAM="0" VARIABLE="BCe" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_fu_1031_p2" SOURCE="../fips202.c:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_2_fu_1037_p2" SOURCE="../fips202.c:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln106_1_fu_1043_p2" SOURCE="../fips202.c:106" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln106_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCi_fu_1049_p2" SOURCE="../fips202.c:106" STORAGESUBTYPE="" URAM="0" VARIABLE="BCi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln107_fu_1055_p2" SOURCE="../fips202.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln107_1_fu_1061_p2" SOURCE="../fips202.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln107_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln107_2_fu_1067_p2" SOURCE="../fips202.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln107_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCo_fu_1073_p2" SOURCE="../fips202.c:107" STORAGESUBTYPE="" URAM="0" VARIABLE="BCo" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_fu_1079_p2" SOURCE="../fips202.c:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_1_fu_1085_p2" SOURCE="../fips202.c:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln108_2_fu_1091_p2" SOURCE="../fips202.c:108" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln108_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCu_fu_1097_p2" SOURCE="../fips202.c:108" STORAGESUBTYPE="" URAM="0" VARIABLE="BCu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Da_fu_1123_p2" SOURCE="../fips202.c:111" STORAGESUBTYPE="" URAM="0" VARIABLE="Da" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="De_fu_1149_p2" SOURCE="../fips202.c:112" STORAGESUBTYPE="" URAM="0" VARIABLE="De" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Di_fu_1175_p2" SOURCE="../fips202.c:113" STORAGESUBTYPE="" URAM="0" VARIABLE="Di" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Do_fu_1201_p2" SOURCE="../fips202.c:114" STORAGESUBTYPE="" URAM="0" VARIABLE="Do" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Du_fu_1227_p2" SOURCE="../fips202.c:115" STORAGESUBTYPE="" URAM="0" VARIABLE="Du" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aba_4_fu_1233_p2" SOURCE="../fips202.c:117" STORAGESUBTYPE="" URAM="0" VARIABLE="Aba_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Age_2_fu_1239_p2" SOURCE="../fips202.c:118" STORAGESUBTYPE="" URAM="0" VARIABLE="Age_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aki_2_fu_1267_p2" SOURCE="../fips202.c:119" STORAGESUBTYPE="" URAM="0" VARIABLE="Aki_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amo_2_fu_1295_p2" SOURCE="../fips202.c:120" STORAGESUBTYPE="" URAM="0" VARIABLE="Amo_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asu_2_fu_1323_p2" SOURCE="../fips202.c:121" STORAGESUBTYPE="" URAM="0" VARIABLE="Asu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="state_permute" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_64_1_1_U15" SOURCE="../fips202.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_fu_1407_p2" SOURCE="../fips202.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln122_fu_1413_p2" SOURCE="../fips202.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln122_1_fu_1419_p2" SOURCE="../fips202.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln122_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eba_fu_1425_p2" SOURCE="../fips202.c:122" STORAGESUBTYPE="" URAM="0" VARIABLE="Eba" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln123_fu_1431_p2" SOURCE="../fips202.c:123" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln123_fu_1437_p2" SOURCE="../fips202.c:123" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebe_fu_1443_p2" SOURCE="../fips202.c:123" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebe" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln124_fu_1449_p2" SOURCE="../fips202.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln124_fu_1455_p2" SOURCE="../fips202.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebi_fu_1461_p2" SOURCE="../fips202.c:124" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln125_fu_1467_p2" SOURCE="../fips202.c:125" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln125_fu_1473_p2" SOURCE="../fips202.c:125" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebo_fu_1479_p2" SOURCE="../fips202.c:125" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebo" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln126_fu_1485_p2" SOURCE="../fips202.c:126" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln126_fu_1491_p2" SOURCE="../fips202.c:126" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebu_fu_1497_p2" SOURCE="../fips202.c:126" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abo_2_fu_1503_p2" SOURCE="../fips202.c:128" STORAGESUBTYPE="" URAM="0" VARIABLE="Abo_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agu_2_fu_1531_p2" SOURCE="../fips202.c:129" STORAGESUBTYPE="" URAM="0" VARIABLE="Agu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aka_2_fu_1559_p2" SOURCE="../fips202.c:130" STORAGESUBTYPE="" URAM="0" VARIABLE="Aka_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ame_2_fu_1587_p2" SOURCE="../fips202.c:131" STORAGESUBTYPE="" URAM="0" VARIABLE="Ame_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asi_2_fu_1615_p2" SOURCE="../fips202.c:132" STORAGESUBTYPE="" URAM="0" VARIABLE="Asi_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln133_fu_1643_p2" SOURCE="../fips202.c:133" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln133_fu_1649_p2" SOURCE="../fips202.c:133" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ega_fu_1655_p2" SOURCE="../fips202.c:133" STORAGESUBTYPE="" URAM="0" VARIABLE="Ega" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln134_fu_1661_p2" SOURCE="../fips202.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln134_fu_1667_p2" SOURCE="../fips202.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ege_fu_1673_p2" SOURCE="../fips202.c:134" STORAGESUBTYPE="" URAM="0" VARIABLE="Ege" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln135_fu_1679_p2" SOURCE="../fips202.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln135_fu_1685_p2" SOURCE="../fips202.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egi_fu_1691_p2" SOURCE="../fips202.c:135" STORAGESUBTYPE="" URAM="0" VARIABLE="Egi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln136_fu_1697_p2" SOURCE="../fips202.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln136_fu_1703_p2" SOURCE="../fips202.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ego_fu_1709_p2" SOURCE="../fips202.c:136" STORAGESUBTYPE="" URAM="0" VARIABLE="Ego" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln137_fu_1715_p2" SOURCE="../fips202.c:137" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln137_fu_1721_p2" SOURCE="../fips202.c:137" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egu_fu_1727_p2" SOURCE="../fips202.c:137" STORAGESUBTYPE="" URAM="0" VARIABLE="Egu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abe_2_fu_1733_p2" SOURCE="../fips202.c:139" STORAGESUBTYPE="" URAM="0" VARIABLE="Abe_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agi_2_fu_1759_p2" SOURCE="../fips202.c:140" STORAGESUBTYPE="" URAM="0" VARIABLE="Agi_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ako_2_fu_1787_p2" SOURCE="../fips202.c:141" STORAGESUBTYPE="" URAM="0" VARIABLE="Ako_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amu_2_fu_1815_p2" SOURCE="../fips202.c:142" STORAGESUBTYPE="" URAM="0" VARIABLE="Amu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asa_2_fu_1843_p2" SOURCE="../fips202.c:143" STORAGESUBTYPE="" URAM="0" VARIABLE="Asa_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln144_fu_1871_p2" SOURCE="../fips202.c:144" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln144_fu_1877_p2" SOURCE="../fips202.c:144" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eka_fu_1883_p2" SOURCE="../fips202.c:144" STORAGESUBTYPE="" URAM="0" VARIABLE="Eka" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln145_fu_1889_p2" SOURCE="../fips202.c:145" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln145_fu_1895_p2" SOURCE="../fips202.c:145" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eke_fu_1901_p2" SOURCE="../fips202.c:145" STORAGESUBTYPE="" URAM="0" VARIABLE="Eke" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln146_fu_1907_p2" SOURCE="../fips202.c:146" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln146_fu_1913_p2" SOURCE="../fips202.c:146" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eki_fu_1919_p2" SOURCE="../fips202.c:146" STORAGESUBTYPE="" URAM="0" VARIABLE="Eki" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln147_fu_1925_p2" SOURCE="../fips202.c:147" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln147_fu_1931_p2" SOURCE="../fips202.c:147" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eko_fu_1937_p2" SOURCE="../fips202.c:147" STORAGESUBTYPE="" URAM="0" VARIABLE="Eko" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln148_fu_1943_p2" SOURCE="../fips202.c:148" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln148_fu_1949_p2" SOURCE="../fips202.c:148" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eku_fu_1955_p2" SOURCE="../fips202.c:148" STORAGESUBTYPE="" URAM="0" VARIABLE="Eku" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abu_2_fu_1961_p2" SOURCE="../fips202.c:150" STORAGESUBTYPE="" URAM="0" VARIABLE="Abu_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aga_2_fu_1989_p2" SOURCE="../fips202.c:151" STORAGESUBTYPE="" URAM="0" VARIABLE="Aga_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ake_2_fu_2017_p2" SOURCE="../fips202.c:152" STORAGESUBTYPE="" URAM="0" VARIABLE="Ake_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ami_2_fu_2045_p2" SOURCE="../fips202.c:153" STORAGESUBTYPE="" URAM="0" VARIABLE="Ami_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aso_2_fu_2073_p2" SOURCE="../fips202.c:154" STORAGESUBTYPE="" URAM="0" VARIABLE="Aso_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln155_fu_2101_p2" SOURCE="../fips202.c:155" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln155_fu_2107_p2" SOURCE="../fips202.c:155" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ema_fu_2113_p2" SOURCE="../fips202.c:155" STORAGESUBTYPE="" URAM="0" VARIABLE="Ema" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln156_fu_2119_p2" SOURCE="../fips202.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_2125_p2" SOURCE="../fips202.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eme_fu_2131_p2" SOURCE="../fips202.c:156" STORAGESUBTYPE="" URAM="0" VARIABLE="Eme" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln157_fu_2137_p2" SOURCE="../fips202.c:157" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln157_fu_2143_p2" SOURCE="../fips202.c:157" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emi_fu_2149_p2" SOURCE="../fips202.c:157" STORAGESUBTYPE="" URAM="0" VARIABLE="Emi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln158_fu_2155_p2" SOURCE="../fips202.c:158" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln158_fu_2161_p2" SOURCE="../fips202.c:158" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emo_fu_2167_p2" SOURCE="../fips202.c:158" STORAGESUBTYPE="" URAM="0" VARIABLE="Emo" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln159_fu_2173_p2" SOURCE="../fips202.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln159_fu_2179_p2" SOURCE="../fips202.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emu_fu_2185_p2" SOURCE="../fips202.c:159" STORAGESUBTYPE="" URAM="0" VARIABLE="Emu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abi_2_fu_2191_p2" SOURCE="../fips202.c:161" STORAGESUBTYPE="" URAM="0" VARIABLE="Abi_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ago_2_fu_2219_p2" SOURCE="../fips202.c:162" STORAGESUBTYPE="" URAM="0" VARIABLE="Ago_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aku_2_fu_2247_p2" SOURCE="../fips202.c:163" STORAGESUBTYPE="" URAM="0" VARIABLE="Aku_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ama_2_fu_2275_p2" SOURCE="../fips202.c:164" STORAGESUBTYPE="" URAM="0" VARIABLE="Ama_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ase_2_fu_2303_p2" SOURCE="../fips202.c:165" STORAGESUBTYPE="" URAM="0" VARIABLE="Ase_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln166_fu_2331_p2" SOURCE="../fips202.c:166" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln166_fu_2337_p2" SOURCE="../fips202.c:166" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esa_fu_2343_p2" SOURCE="../fips202.c:166" STORAGESUBTYPE="" URAM="0" VARIABLE="Esa" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln167_fu_2349_p2" SOURCE="../fips202.c:167" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln167_fu_2355_p2" SOURCE="../fips202.c:167" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ese_fu_2361_p2" SOURCE="../fips202.c:167" STORAGESUBTYPE="" URAM="0" VARIABLE="Ese" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln168_fu_2367_p2" SOURCE="../fips202.c:168" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln168_fu_2373_p2" SOURCE="../fips202.c:168" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esi_fu_2379_p2" SOURCE="../fips202.c:168" STORAGESUBTYPE="" URAM="0" VARIABLE="Esi" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln169_fu_2385_p2" SOURCE="../fips202.c:169" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln169_fu_2391_p2" SOURCE="../fips202.c:169" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eso_fu_2397_p2" SOURCE="../fips202.c:169" STORAGESUBTYPE="" URAM="0" VARIABLE="Eso" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln170_fu_2403_p2" SOURCE="../fips202.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln170_fu_2409_p2" SOURCE="../fips202.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esu_fu_2415_p2" SOURCE="../fips202.c:170" STORAGESUBTYPE="" URAM="0" VARIABLE="Esu" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln174_fu_2421_p2" SOURCE="../fips202.c:174" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln174_1_fu_2427_p2" SOURCE="../fips202.c:174" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln174_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln174_2_fu_2433_p2" SOURCE="../fips202.c:174" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln174_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCa_6_fu_2439_p2" SOURCE="../fips202.c:174" STORAGESUBTYPE="" URAM="0" VARIABLE="BCa_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln175_fu_2445_p2" SOURCE="../fips202.c:175" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln175_1_fu_2451_p2" SOURCE="../fips202.c:175" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln175_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln175_2_fu_2457_p2" SOURCE="../fips202.c:175" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln175_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCe_6_fu_2463_p2" SOURCE="../fips202.c:175" STORAGESUBTYPE="" URAM="0" VARIABLE="BCe_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln176_fu_2469_p2" SOURCE="../fips202.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln176_1_fu_2475_p2" SOURCE="../fips202.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln176_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln176_2_fu_2481_p2" SOURCE="../fips202.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln176_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCi_6_fu_2487_p2" SOURCE="../fips202.c:176" STORAGESUBTYPE="" URAM="0" VARIABLE="BCi_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln177_fu_2493_p2" SOURCE="../fips202.c:177" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln177_1_fu_2499_p2" SOURCE="../fips202.c:177" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln177_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln177_2_fu_2505_p2" SOURCE="../fips202.c:177" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln177_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCo_6_fu_2511_p2" SOURCE="../fips202.c:177" STORAGESUBTYPE="" URAM="0" VARIABLE="BCo_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln178_fu_2517_p2" SOURCE="../fips202.c:178" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln178_1_fu_2523_p2" SOURCE="../fips202.c:178" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln178_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln178_2_fu_2529_p2" SOURCE="../fips202.c:178" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln178_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="BCu_6_fu_2535_p2" SOURCE="../fips202.c:178" STORAGESUBTYPE="" URAM="0" VARIABLE="BCu_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Da_1_fu_2561_p2" SOURCE="../fips202.c:181" STORAGESUBTYPE="" URAM="0" VARIABLE="Da_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="De_1_fu_2946_p2" SOURCE="../fips202.c:182" STORAGESUBTYPE="" URAM="0" VARIABLE="De_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Di_1_fu_2599_p2" SOURCE="../fips202.c:183" STORAGESUBTYPE="" URAM="0" VARIABLE="Di_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Do_1_fu_2625_p2" SOURCE="../fips202.c:184" STORAGESUBTYPE="" URAM="0" VARIABLE="Do_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Du_1_fu_2957_p2" SOURCE="../fips202.c:185" STORAGESUBTYPE="" URAM="0" VARIABLE="Du_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eba_2_fu_2643_p2" SOURCE="../fips202.c:187" STORAGESUBTYPE="" URAM="0" VARIABLE="Eba_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ege_1_fu_2962_p2" SOURCE="../fips202.c:188" STORAGESUBTYPE="" URAM="0" VARIABLE="Ege_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eki_1_fu_2649_p2" SOURCE="../fips202.c:189" STORAGESUBTYPE="" URAM="0" VARIABLE="Eki_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emo_1_fu_2669_p2" SOURCE="../fips202.c:190" STORAGESUBTYPE="" URAM="0" VARIABLE="Emo_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esu_1_fu_3001_p2" SOURCE="../fips202.c:191" STORAGESUBTYPE="" URAM="0" VARIABLE="Esu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="state_permute" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_64_1_1_U16" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln192_fu_3083_p2" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln192_fu_3089_p2" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln192_1_fu_3095_p2" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln192_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aba_3_fu_3101_p2" SOURCE="../fips202.c:192" STORAGESUBTYPE="" URAM="0" VARIABLE="Aba_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln193_fu_3106_p2" SOURCE="../fips202.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln193_fu_3112_p2" SOURCE="../fips202.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abe_3_fu_3118_p2" SOURCE="../fips202.c:193" STORAGESUBTYPE="" URAM="0" VARIABLE="Abe_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln194_fu_3124_p2" SOURCE="../fips202.c:194" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln194_fu_3130_p2" SOURCE="../fips202.c:194" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abi_3_fu_3136_p2" SOURCE="../fips202.c:194" STORAGESUBTYPE="" URAM="0" VARIABLE="Abi_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln195_fu_3142_p2" SOURCE="../fips202.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln195_fu_3148_p2" SOURCE="../fips202.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abo_3_fu_3153_p2" SOURCE="../fips202.c:195" STORAGESUBTYPE="" URAM="0" VARIABLE="Abo_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln196_fu_3159_p2" SOURCE="../fips202.c:196" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln196_fu_3164_p2" SOURCE="../fips202.c:196" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Abu_3_fu_3170_p2" SOURCE="../fips202.c:196" STORAGESUBTYPE="" URAM="0" VARIABLE="Abu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebo_1_fu_2689_p2" SOURCE="../fips202.c:198" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebo_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egu_1_fu_3182_p2" SOURCE="../fips202.c:199" STORAGESUBTYPE="" URAM="0" VARIABLE="Egu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eka_1_fu_2709_p2" SOURCE="../fips202.c:200" STORAGESUBTYPE="" URAM="0" VARIABLE="Eka_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eme_1_fu_3215_p2" SOURCE="../fips202.c:201" STORAGESUBTYPE="" URAM="0" VARIABLE="Eme_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esi_1_fu_2729_p2" SOURCE="../fips202.c:202" STORAGESUBTYPE="" URAM="0" VARIABLE="Esi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln203_fu_3248_p2" SOURCE="../fips202.c:203" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln203_fu_3254_p2" SOURCE="../fips202.c:203" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aga_3_fu_3260_p2" SOURCE="../fips202.c:203" STORAGESUBTYPE="" URAM="0" VARIABLE="Aga_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln204_fu_3266_p2" SOURCE="../fips202.c:204" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln204_fu_3272_p2" SOURCE="../fips202.c:204" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Age_3_fu_3278_p2" SOURCE="../fips202.c:204" STORAGESUBTYPE="" URAM="0" VARIABLE="Age_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln205_fu_3284_p2" SOURCE="../fips202.c:205" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln205_fu_3290_p2" SOURCE="../fips202.c:205" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agi_3_fu_3296_p2" SOURCE="../fips202.c:205" STORAGESUBTYPE="" URAM="0" VARIABLE="Agi_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln206_fu_3302_p2" SOURCE="../fips202.c:206" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln206_fu_3308_p2" SOURCE="../fips202.c:206" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ago_3_fu_3314_p2" SOURCE="../fips202.c:206" STORAGESUBTYPE="" URAM="0" VARIABLE="Ago_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln207_fu_3320_p2" SOURCE="../fips202.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln207_fu_3326_p2" SOURCE="../fips202.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Agu_3_fu_3332_p2" SOURCE="../fips202.c:207" STORAGESUBTYPE="" URAM="0" VARIABLE="Agu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebe_1_fu_3338_p2" SOURCE="../fips202.c:209" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebe_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Egi_1_fu_2749_p2" SOURCE="../fips202.c:210" STORAGESUBTYPE="" URAM="0" VARIABLE="Egi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eko_1_fu_2769_p2" SOURCE="../fips202.c:211" STORAGESUBTYPE="" URAM="0" VARIABLE="Eko_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emu_1_fu_3375_p2" SOURCE="../fips202.c:212" STORAGESUBTYPE="" URAM="0" VARIABLE="Emu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Esa_1_fu_2789_p2" SOURCE="../fips202.c:213" STORAGESUBTYPE="" URAM="0" VARIABLE="Esa_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln214_fu_3408_p2" SOURCE="../fips202.c:214" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln214_fu_3414_p2" SOURCE="../fips202.c:214" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aka_3_fu_3420_p2" SOURCE="../fips202.c:214" STORAGESUBTYPE="" URAM="0" VARIABLE="Aka_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln215_fu_3426_p2" SOURCE="../fips202.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln215_fu_3432_p2" SOURCE="../fips202.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ake_3_fu_3438_p2" SOURCE="../fips202.c:215" STORAGESUBTYPE="" URAM="0" VARIABLE="Ake_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln216_fu_3444_p2" SOURCE="../fips202.c:216" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln216_fu_3450_p2" SOURCE="../fips202.c:216" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aki_3_fu_3456_p2" SOURCE="../fips202.c:216" STORAGESUBTYPE="" URAM="0" VARIABLE="Aki_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln217_fu_3462_p2" SOURCE="../fips202.c:217" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln217_fu_3468_p2" SOURCE="../fips202.c:217" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ako_3_fu_3474_p2" SOURCE="../fips202.c:217" STORAGESUBTYPE="" URAM="0" VARIABLE="Ako_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln218_fu_3480_p2" SOURCE="../fips202.c:218" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln218_fu_3486_p2" SOURCE="../fips202.c:218" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aku_3_fu_3492_p2" SOURCE="../fips202.c:218" STORAGESUBTYPE="" URAM="0" VARIABLE="Aku_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebu_1_fu_3498_p2" SOURCE="../fips202.c:220" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebu_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ega_1_fu_2809_p2" SOURCE="../fips202.c:221" STORAGESUBTYPE="" URAM="0" VARIABLE="Ega_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eke_1_fu_3531_p2" SOURCE="../fips202.c:222" STORAGESUBTYPE="" URAM="0" VARIABLE="Eke_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Emi_1_fu_2829_p2" SOURCE="../fips202.c:223" STORAGESUBTYPE="" URAM="0" VARIABLE="Emi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eso_1_fu_2849_p2" SOURCE="../fips202.c:224" STORAGESUBTYPE="" URAM="0" VARIABLE="Eso_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln225_fu_3570_p2" SOURCE="../fips202.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln225_fu_3576_p2" SOURCE="../fips202.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ama_3_fu_3582_p2" SOURCE="../fips202.c:225" STORAGESUBTYPE="" URAM="0" VARIABLE="Ama_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln226_fu_3588_p2" SOURCE="../fips202.c:226" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln226_fu_3594_p2" SOURCE="../fips202.c:226" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ame_3_fu_3600_p2" SOURCE="../fips202.c:226" STORAGESUBTYPE="" URAM="0" VARIABLE="Ame_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln227_fu_3606_p2" SOURCE="../fips202.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln227_fu_3612_p2" SOURCE="../fips202.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln227" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ami_3_fu_3618_p2" SOURCE="../fips202.c:227" STORAGESUBTYPE="" URAM="0" VARIABLE="Ami_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln228_fu_3624_p2" SOURCE="../fips202.c:228" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln228_fu_3630_p2" SOURCE="../fips202.c:228" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amo_3_fu_3636_p2" SOURCE="../fips202.c:228" STORAGESUBTYPE="" URAM="0" VARIABLE="Amo_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln229_fu_3642_p2" SOURCE="../fips202.c:229" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln229_fu_3648_p2" SOURCE="../fips202.c:229" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Amu_3_fu_3654_p2" SOURCE="../fips202.c:229" STORAGESUBTYPE="" URAM="0" VARIABLE="Amu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ebi_1_fu_2869_p2" SOURCE="../fips202.c:231" STORAGESUBTYPE="" URAM="0" VARIABLE="Ebi_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ego_1_fu_2889_p2" SOURCE="../fips202.c:232" STORAGESUBTYPE="" URAM="0" VARIABLE="Ego_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Eku_1_fu_3672_p2" SOURCE="../fips202.c:233" STORAGESUBTYPE="" URAM="0" VARIABLE="Eku_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ema_1_fu_2909_p2" SOURCE="../fips202.c:234" STORAGESUBTYPE="" URAM="0" VARIABLE="Ema_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ese_1_fu_3705_p2" SOURCE="../fips202.c:235" STORAGESUBTYPE="" URAM="0" VARIABLE="Ese_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln236_fu_3732_p2" SOURCE="../fips202.c:236" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln236_fu_3738_p2" SOURCE="../fips202.c:236" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asa_3_fu_3744_p2" SOURCE="../fips202.c:236" STORAGESUBTYPE="" URAM="0" VARIABLE="Asa_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln237_fu_3750_p2" SOURCE="../fips202.c:237" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln237_fu_3756_p2" SOURCE="../fips202.c:237" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Ase_3_fu_3762_p2" SOURCE="../fips202.c:237" STORAGESUBTYPE="" URAM="0" VARIABLE="Ase_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln238_fu_3768_p2" SOURCE="../fips202.c:238" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln238_fu_3774_p2" SOURCE="../fips202.c:238" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asi_3_fu_3780_p2" SOURCE="../fips202.c:238" STORAGESUBTYPE="" URAM="0" VARIABLE="Asi_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln239_fu_3786_p2" SOURCE="../fips202.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln239_fu_3792_p2" SOURCE="../fips202.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Aso_3_fu_3798_p2" SOURCE="../fips202.c:239" STORAGESUBTYPE="" URAM="0" VARIABLE="Aso_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln240_fu_3804_p2" SOURCE="../fips202.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="and" PRAGMA="" RTLNAME="and_ln240_fu_3810_p2" SOURCE="../fips202.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="state_permute" OPTYPE="xor" PRAGMA="" RTLNAME="Asu_3_fu_3816_p2" SOURCE="../fips202.c:240" STORAGESUBTYPE="" URAM="0" VARIABLE="Asu_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="state_permute" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_2929_p2" SOURCE="../fips202.c:98" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln98" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>KeccakF1600_StatePermute_HLS</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:70</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5080</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>17089</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>97</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>keccak_absorb_once_hls_Pipeline_absorb_remaining</Name>
            <Loops>
                <absorb_remaining/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <absorb_remaining>
                        <Name>absorb_remaining</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </absorb_remaining>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:292</SourceLocation>
                    <SummaryOfLoopViolations>
                        <absorb_remaining>
                            <Name>absorb_remaining</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>../fips202.c:294</SourceLocation>
                        </absorb_remaining>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>2798</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>2507</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_remaining" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln292_fu_176_p2" SOURCE="../fips202.c:292" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln292" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_remaining" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_181_p2" SOURCE="../fips202.c:292" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln292" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_remaining" OPTYPE="add" PRAGMA="" RTLNAME="add_ln294_fu_191_p2" SOURCE="../fips202.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="absorb_remaining" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln294_fu_262_p2" SOURCE="../fips202.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="absorb_remaining" OPTYPE="mul" PRAGMA="" RTLNAME="mul_29ns_31ns_59_2_1_U74" SOURCE="../fips202.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="32" LOOP="absorb_remaining" OPTYPE="urem" PRAGMA="" RTLNAME="urem_29ns_4ns_3_33_1_U75" SOURCE="../fips202.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln294" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="absorb_remaining" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_64_1_1_U76" SOURCE="../fips202.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_remaining" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln294_fu_299_p2" SOURCE="../fips202.c:294" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln294" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>keccak_absorb_once_hls</Name>
            <Loops>
                <absorb_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <absorb_blocks>
                        <Name>absorb_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>110 ~ 1760</Latency>
                        <AbsoluteTimeLatency>1.100 us ~ 17.600 us</AbsoluteTimeLatency>
                        <IterationLatency>110</IterationLatency>
                        <PipelineDepth>110</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_keccak_absorb_once_hls_Pipeline_absorb_word_loop_fu_216</Instance>
                            <Instance>grp_KeccakF1600_StatePermute_HLS_fu_233</Instance>
                        </InstanceList>
                    </absorb_blocks>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:262</SourceLocation>
                    <SummaryOfLoopViolations>
                        <absorb_blocks>
                            <Name>absorb_blocks</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:287</SourceLocation>
                        </absorb_blocks>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>10668</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>30</UTIL_FF>
                    <LUT>23599</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>134</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln277_fu_280_p2" SOURCE="../fips202.c:277" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="empty_fu_252_p2" SOURCE="../fips202.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln277_fu_268_p3" SOURCE="../fips202.c:277" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="67" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_64ns_9ns_64_68_seq_1_U88" SOURCE="../fips202.c:277" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln277_fu_285_p2" SOURCE="../fips202.c:277" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln262_fu_289_p2" SOURCE="../fips202.c:262" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="absorb_blocks" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln277_1_fu_297_p2" SOURCE="../fips202.c:277" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln277_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_356_p2" SOURCE="../fips202.c:286" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln286" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="absorb_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln287_fu_303_p2" SOURCE="../fips202.c:287" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="pos_0_lcssa_sel_fu_317_p3" SOURCE="../fips202.c:277" STORAGESUBTYPE="" URAM="0" VARIABLE="pos_0_lcssa_sel" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln298_fu_429_p2" SOURCE="../fips202.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_61ns_63ns_123_5_1_U87" SOURCE="../fips202.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="64" LOOP="" OPTYPE="urem" PRAGMA="" RTLNAME="urem_61ns_4ns_3_65_seq_1_U89" SOURCE="../fips202.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_11_3_64_1_1_U90" SOURCE="../fips202.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln298_fu_439_p2" SOURCE="../fips202.c:298" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln298" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln299_fu_457_p2" SOURCE="../fips202.c:299" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln299" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha3_256_hls_Pipeline_extract_output</Name>
            <Loops>
                <extract_output/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.741</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <extract_output>
                        <Name>extract_output</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </extract_output>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:325</SourceLocation>
                    <SummaryOfLoopViolations>
                        <extract_output>
                            <Name>extract_output</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../fips202.c:325</SourceLocation>
                        </extract_output>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>67</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="extract_output" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_64_1_1_U101" SOURCE="../fips202.c:327" STORAGESUBTYPE="" URAM="0" VARIABLE="u_assign" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="extract_output" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_524_p2" SOURCE="../fips202.c:325" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="extract_output" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln325_fu_530_p2" SOURCE="../fips202.c:325" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln325" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sha3_256_hls</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.580</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../fips202.c:311</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>120</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>20</DSP>
                    <AVAIL_DSP>80</AVAIL_DSP>
                    <UTIL_DSP>25</UTIL_DSP>
                    <FF>16978</FF>
                    <AVAIL_FF>35200</AVAIL_FF>
                    <UTIL_FF>48</UTIL_FF>
                    <LUT>41670</LUT>
                    <AVAIL_LUT>17600</AVAIL_LUT>
                    <UTIL_LUT>236</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="s_U" SOURCE="../fips202.c:318" STORAGESIZE="64 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="s" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="s_1_U" SOURCE="../fips202.c:318" STORAGESIZE="64 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="s_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="s_2_U" SOURCE="../fips202.c:318" STORAGESIZE="64 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="s_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="s_3_U" SOURCE="../fips202.c:318" STORAGESIZE="64 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="s_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="s_4_U" SOURCE="../fips202.c:318" STORAGESIZE="64 5 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="s_4" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all" wave_debug="1"/>
        <config_csim code_analyzer="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="h" index="0" direction="out" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="h_0" name="h_0" usage="data" direction="out"/>
                <hwRef type="port" interface="h_0_ap_vld" name="h_0_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_1" name="h_1" usage="data" direction="out"/>
                <hwRef type="port" interface="h_1_ap_vld" name="h_1_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_2" name="h_2" usage="data" direction="out"/>
                <hwRef type="port" interface="h_2_ap_vld" name="h_2_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_3" name="h_3" usage="data" direction="out"/>
                <hwRef type="port" interface="h_3_ap_vld" name="h_3_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_4" name="h_4" usage="data" direction="out"/>
                <hwRef type="port" interface="h_4_ap_vld" name="h_4_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_5" name="h_5" usage="data" direction="out"/>
                <hwRef type="port" interface="h_5_ap_vld" name="h_5_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_6" name="h_6" usage="data" direction="out"/>
                <hwRef type="port" interface="h_6_ap_vld" name="h_6_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_7" name="h_7" usage="data" direction="out"/>
                <hwRef type="port" interface="h_7_ap_vld" name="h_7_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_8" name="h_8" usage="data" direction="out"/>
                <hwRef type="port" interface="h_8_ap_vld" name="h_8_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_9" name="h_9" usage="data" direction="out"/>
                <hwRef type="port" interface="h_9_ap_vld" name="h_9_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_10" name="h_10" usage="data" direction="out"/>
                <hwRef type="port" interface="h_10_ap_vld" name="h_10_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_11" name="h_11" usage="data" direction="out"/>
                <hwRef type="port" interface="h_11_ap_vld" name="h_11_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_12" name="h_12" usage="data" direction="out"/>
                <hwRef type="port" interface="h_12_ap_vld" name="h_12_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_13" name="h_13" usage="data" direction="out"/>
                <hwRef type="port" interface="h_13_ap_vld" name="h_13_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_14" name="h_14" usage="data" direction="out"/>
                <hwRef type="port" interface="h_14_ap_vld" name="h_14_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_15" name="h_15" usage="data" direction="out"/>
                <hwRef type="port" interface="h_15_ap_vld" name="h_15_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_16" name="h_16" usage="data" direction="out"/>
                <hwRef type="port" interface="h_16_ap_vld" name="h_16_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_17" name="h_17" usage="data" direction="out"/>
                <hwRef type="port" interface="h_17_ap_vld" name="h_17_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_18" name="h_18" usage="data" direction="out"/>
                <hwRef type="port" interface="h_18_ap_vld" name="h_18_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_19" name="h_19" usage="data" direction="out"/>
                <hwRef type="port" interface="h_19_ap_vld" name="h_19_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_20" name="h_20" usage="data" direction="out"/>
                <hwRef type="port" interface="h_20_ap_vld" name="h_20_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_21" name="h_21" usage="data" direction="out"/>
                <hwRef type="port" interface="h_21_ap_vld" name="h_21_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_22" name="h_22" usage="data" direction="out"/>
                <hwRef type="port" interface="h_22_ap_vld" name="h_22_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_23" name="h_23" usage="data" direction="out"/>
                <hwRef type="port" interface="h_23_ap_vld" name="h_23_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_24" name="h_24" usage="data" direction="out"/>
                <hwRef type="port" interface="h_24_ap_vld" name="h_24_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_25" name="h_25" usage="data" direction="out"/>
                <hwRef type="port" interface="h_25_ap_vld" name="h_25_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_26" name="h_26" usage="data" direction="out"/>
                <hwRef type="port" interface="h_26_ap_vld" name="h_26_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_27" name="h_27" usage="data" direction="out"/>
                <hwRef type="port" interface="h_27_ap_vld" name="h_27_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_28" name="h_28" usage="data" direction="out"/>
                <hwRef type="port" interface="h_28_ap_vld" name="h_28_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_29" name="h_29" usage="data" direction="out"/>
                <hwRef type="port" interface="h_29_ap_vld" name="h_29_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_30" name="h_30" usage="data" direction="out"/>
                <hwRef type="port" interface="h_30_ap_vld" name="h_30_ap_vld" usage="control" direction="out"/>
                <hwRef type="port" interface="h_31" name="h_31" usage="data" direction="out"/>
                <hwRef type="port" interface="h_31_ap_vld" name="h_31_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in" index="1" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="in_r_address0" name="in_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="in_r_ce0" name="in_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="in_r_q0" name="in_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="in_r_address1" name="in_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="in_r_ce1" name="in_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="in_r_q1" name="in_r_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inlen" index="2" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="inlen" name="inlen" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="h_0" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_0">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_1" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_1">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_2" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_2">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_2</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_3" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_3">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_3</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_4" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_4">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_4</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_5" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_5">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_5</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_6" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_6">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_6</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_7" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_7">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_7</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_8" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_8">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_8</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_9" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_9">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_9</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_10" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_10">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_10</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_11" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_11">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_11</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_12" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_12">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_12</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_13" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_13">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_13</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_14" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_14">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_14</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_15" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_15">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_15</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_16" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_16">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_16</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_17" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_17">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_17</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_18" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_18">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_18</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_19" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_19">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_19</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_20" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_20">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_20</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_21" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_21">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_21</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_22" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_22">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_22</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_23" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_23">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_23</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_24" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_24">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_24</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_25" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_25">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_25</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_26" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_26">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_26</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_27" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_27">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_27</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_28" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_28">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_28</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_29" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_29">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_29</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_30" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_30">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_30</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="h_31" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="8">
            <portMaps>
                <portMap portMapName="h_31">DATA</portMap>
            </portMaps>
            <ports>
                <port>h_31</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="h"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="in_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="in_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="in_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="in_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>in_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inlen" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="inlen">DATA</portMap>
            </portMaps>
            <ports>
                <port>inlen</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="inlen"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="in_r_address0">out, 11</column>
                    <column name="in_r_address1">out, 11</column>
                    <column name="in_r_q0">in, 8</column>
                    <column name="in_r_q1">in, 8</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="h_0">ap_vld, out, 8</column>
                    <column name="h_1">ap_vld, out, 8</column>
                    <column name="h_10">ap_vld, out, 8</column>
                    <column name="h_11">ap_vld, out, 8</column>
                    <column name="h_12">ap_vld, out, 8</column>
                    <column name="h_13">ap_vld, out, 8</column>
                    <column name="h_14">ap_vld, out, 8</column>
                    <column name="h_15">ap_vld, out, 8</column>
                    <column name="h_16">ap_vld, out, 8</column>
                    <column name="h_17">ap_vld, out, 8</column>
                    <column name="h_18">ap_vld, out, 8</column>
                    <column name="h_19">ap_vld, out, 8</column>
                    <column name="h_2">ap_vld, out, 8</column>
                    <column name="h_20">ap_vld, out, 8</column>
                    <column name="h_21">ap_vld, out, 8</column>
                    <column name="h_22">ap_vld, out, 8</column>
                    <column name="h_23">ap_vld, out, 8</column>
                    <column name="h_24">ap_vld, out, 8</column>
                    <column name="h_25">ap_vld, out, 8</column>
                    <column name="h_26">ap_vld, out, 8</column>
                    <column name="h_27">ap_vld, out, 8</column>
                    <column name="h_28">ap_vld, out, 8</column>
                    <column name="h_29">ap_vld, out, 8</column>
                    <column name="h_3">ap_vld, out, 8</column>
                    <column name="h_30">ap_vld, out, 8</column>
                    <column name="h_31">ap_vld, out, 8</column>
                    <column name="h_4">ap_vld, out, 8</column>
                    <column name="h_5">ap_vld, out, 8</column>
                    <column name="h_6">ap_vld, out, 8</column>
                    <column name="h_7">ap_vld, out, 8</column>
                    <column name="h_8">ap_vld, out, 8</column>
                    <column name="h_9">ap_vld, out, 8</column>
                    <column name="inlen">ap_none, in, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="h">out, unsigned char*</column>
                    <column name="in">in, unsigned char const *</column>
                    <column name="inlen">in, long unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="h">h_0, port, </column>
                    <column name="h">h_0_ap_vld, port, </column>
                    <column name="h">h_1, port, </column>
                    <column name="h">h_1_ap_vld, port, </column>
                    <column name="h">h_2, port, </column>
                    <column name="h">h_2_ap_vld, port, </column>
                    <column name="h">h_3, port, </column>
                    <column name="h">h_3_ap_vld, port, </column>
                    <column name="h">h_4, port, </column>
                    <column name="h">h_4_ap_vld, port, </column>
                    <column name="h">h_5, port, </column>
                    <column name="h">h_5_ap_vld, port, </column>
                    <column name="h">h_6, port, </column>
                    <column name="h">h_6_ap_vld, port, </column>
                    <column name="h">h_7, port, </column>
                    <column name="h">h_7_ap_vld, port, </column>
                    <column name="h">h_8, port, </column>
                    <column name="h">h_8_ap_vld, port, </column>
                    <column name="h">h_9, port, </column>
                    <column name="h">h_9_ap_vld, port, </column>
                    <column name="h">h_10, port, </column>
                    <column name="h">h_10_ap_vld, port, </column>
                    <column name="h">h_11, port, </column>
                    <column name="h">h_11_ap_vld, port, </column>
                    <column name="h">h_12, port, </column>
                    <column name="h">h_12_ap_vld, port, </column>
                    <column name="h">h_13, port, </column>
                    <column name="h">h_13_ap_vld, port, </column>
                    <column name="h">h_14, port, </column>
                    <column name="h">h_14_ap_vld, port, </column>
                    <column name="h">h_15, port, </column>
                    <column name="h">h_15_ap_vld, port, </column>
                    <column name="h">h_16, port, </column>
                    <column name="h">h_16_ap_vld, port, </column>
                    <column name="h">h_17, port, </column>
                    <column name="h">h_17_ap_vld, port, </column>
                    <column name="h">h_18, port, </column>
                    <column name="h">h_18_ap_vld, port, </column>
                    <column name="h">h_19, port, </column>
                    <column name="h">h_19_ap_vld, port, </column>
                    <column name="h">h_20, port, </column>
                    <column name="h">h_20_ap_vld, port, </column>
                    <column name="h">h_21, port, </column>
                    <column name="h">h_21_ap_vld, port, </column>
                    <column name="h">h_22, port, </column>
                    <column name="h">h_22_ap_vld, port, </column>
                    <column name="h">h_23, port, </column>
                    <column name="h">h_23_ap_vld, port, </column>
                    <column name="h">h_24, port, </column>
                    <column name="h">h_24_ap_vld, port, </column>
                    <column name="h">h_25, port, </column>
                    <column name="h">h_25_ap_vld, port, </column>
                    <column name="h">h_26, port, </column>
                    <column name="h">h_26_ap_vld, port, </column>
                    <column name="h">h_27, port, </column>
                    <column name="h">h_27_ap_vld, port, </column>
                    <column name="h">h_28, port, </column>
                    <column name="h">h_28_ap_vld, port, </column>
                    <column name="h">h_29, port, </column>
                    <column name="h">h_29_ap_vld, port, </column>
                    <column name="h">h_30, port, </column>
                    <column name="h">h_30_ap_vld, port, </column>
                    <column name="h">h_31, port, </column>
                    <column name="h">h_31_ap_vld, port, </column>
                    <column name="in">in_r_address0, port, offset</column>
                    <column name="in">in_r_ce0, port, </column>
                    <column name="in">in_r_q0, port, </column>
                    <column name="in">in_r_address1, port, offset</column>
                    <column name="in">in_r_ce1, port, </column>
                    <column name="in">in_r_q1, port, </column>
                    <column name="inlen">inlen, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="../fips202.c:20" status="valid" parentFunction="load64_hls" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../fips202.c:21" status="valid" parentFunction="load64_hls" variable="x" isDirective="0" options="variable=x complete dim=1"/>
        <Pragma type="unroll" location="../fips202.c:26" status="valid" parentFunction="load64_hls" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../fips202.c:41" status="valid" parentFunction="store64_hls" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../fips202.c:42" status="warning" parentFunction="store64_hls" variable="x" isDirective="0" options="variable=x complete dim=1">
            <Msg msg_id="214-253" msg_severity="WARNING" msg_body="Ignored unsupported array_partition pragma on variable 'h'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension."/>
        </Pragma>
        <Pragma type="unroll" location="../fips202.c:46" status="valid" parentFunction="store64_hls" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../fips202.c:71" status="valid" parentFunction="keccakf1600_statepermute_hls" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../fips202.c:72" status="valid" parentFunction="keccakf1600_statepermute_hls" variable="state" isDirective="0" options="variable=state cyclic factor=5 dim=1"/>
        <Pragma type="array_partition" location="../fips202.c:73" status="valid" parentFunction="keccakf1600_statepermute_hls" variable="KeccakF_RoundConstants" isDirective="0" options="variable=KeccakF_RoundConstants complete dim=1"/>
        <Pragma type="pipeline" location="../fips202.c:99" status="valid" parentFunction="keccakf1600_statepermute_hls" variable="" isDirective="0" options="II=2"/>
        <Pragma type="loop_tripcount" location="../fips202.c:100" status="valid" parentFunction="keccakf1600_statepermute_hls" variable="" isDirective="0" options="min=12 max=12"/>
        <Pragma type="inline" location="../fips202.c:263" status="valid" parentFunction="keccak_absorb_once_hls" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="../fips202.c:264" status="valid" parentFunction="keccak_absorb_once_hls" variable="in" isDirective="0" options="ap_memory port=in depth=2048"/>
        <Pragma type="array_partition" location="../fips202.c:265" status="valid" parentFunction="keccak_absorb_once_hls" variable="s" isDirective="0" options="variable=s cyclic factor=5 dim=1"/>
        <Pragma type="pipeline" location="../fips202.c:269" status="valid" parentFunction="keccak_absorb_once_hls" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../fips202.c:278" status="valid" parentFunction="keccak_absorb_once_hls" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="pipeline" location="../fips202.c:282" status="valid" parentFunction="keccak_absorb_once_hls" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="../fips202.c:293" status="valid" parentFunction="keccak_absorb_once_hls" variable="" isDirective="0" options="II=1"/>
        <Pragma type="interface" location="../fips202.c:312" status="valid" parentFunction="sha3_256_hls" variable="return" isDirective="0" options="ap_ctrl_hs port=return"/>
        <Pragma type="interface" location="../fips202.c:313" status="warning" parentFunction="sha3_256_hls" variable="h" isDirective="0" options="ap_memory port=h depth=32">
            <Msg msg_id="214-322" msg_severity="WARNING" msg_body="Unsuported scalar variable on pragma 'ap_memory Interface', ignore it."/>
        </Pragma>
        <Pragma type="interface" location="../fips202.c:314" status="valid" parentFunction="sha3_256_hls" variable="in" isDirective="0" options="ap_memory port=in depth=2048"/>
        <Pragma type="interface" location="../fips202.c:315" status="valid" parentFunction="sha3_256_hls" variable="inlen" isDirective="0" options="ap_none port=inlen"/>
        <Pragma type="array_partition" location="../fips202.c:316" status="valid" parentFunction="sha3_256_hls" variable="h" isDirective="0" options="variable=h complete dim=1"/>
        <Pragma type="array_partition" location="../fips202.c:319" status="valid" parentFunction="sha3_256_hls" variable="s" isDirective="0" options="variable=s cyclic factor=5 dim=1"/>
        <Pragma type="pipeline" location="../fips202.c:326" status="valid" parentFunction="sha3_256_hls" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

