{
	"Encoding": [
		"[arm-data-processing]=conditional|00|[i]|[opcode]|[s]|[rn]|[rd]|[operand2]",

		"[arm-data-processing-immediate]=[arm-data-processing],operand2=[immediate12],i=1",
		"[arm-data-processing-rotate-immediate]=[arm-data-processing],operand2=[rotate]|[immediate],i=1",
		"[arm-data-processing-shift]=[arm-data-processing],operand2=[shift]|[rm],i=0",
		"[arm-data-processing-shift-amount]=[arm-data-processing-shift],shift=[shiftamount]|[shifttype]|0,i=0",
		"[arm-data-processing-shift-register]=[arm-data-processing-shift],shift=[rs]|0|[shifttype]|1,i=0"

	],
	"Instructions": [
		{
			"Name": "Adc",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0101,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AdcImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0101,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AdcImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0101,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AdcRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0101,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "AdcS",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0101,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AdcSImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0101,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AdcSImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0101,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AdcSRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0101,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Add",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=0,opcode=0100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AddImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=0,opcode=0100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AddImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=0,opcode=0100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AddRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=0,opcode=0100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "AddS",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=1,opcode=0100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AddSImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=1,opcode=0100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AddSImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=1,opcode=0100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AddSRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Addition",
			"OpcodeEncodingAppend": "s=1,opcode=0100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "And",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=0,opcode=0000,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AndImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=0,opcode=0000,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AndImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=0,opcode=0000,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AndRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=0,opcode=0000,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "AndS",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=1,opcode=0000,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AndSImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=1,opcode=0000,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "AndSImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=1,opcode=0000,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "AndSRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "And",
			"OpcodeEncodingAppend": "s=1,opcode=0000,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Bic",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "BicImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "BicImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "BicRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "BicS",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "BicSImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "BicSImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "BicSRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Cmn",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmnImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "CmnImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmnRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1011,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Cmp",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmpImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "CmpImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "CmpRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1010,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Eor",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=0,opcode=0001,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "EorImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=0,opcode=0001,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "EorImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=0,opcode=0001,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "EorRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=0,opcode=0001,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "EorS",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=1,opcode=0001,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "EorSImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=1,opcode=0001,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "EorSImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=1,opcode=0001,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "EorSRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Exclusive OR",
			"OpcodeEncodingAppend": "s=1,opcode=0001,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Mov",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1101,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MovImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1101,rd=reg4:r,rn=0000,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "MovImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MovRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "MovS",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1101,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MovSImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1101,rd=reg4:r,rn=0000,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "MovSImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MovSRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1101,rd=reg4:r,rn=0000,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Mvn",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=0,opcode=1111,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MvnImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=0,opcode=1111,rd=reg4:r,rn=0000,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "MvnImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=0,opcode=1111,rd=reg4:r,rn=0000,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MvnRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=0,opcode=1111,rd=reg4:r,rn=0000,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "MvnS",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=1,opcode=1111,rd=reg4:r,rn=0000,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MvnSImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=1,opcode=1111,rd=reg4:r,rn=0000,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "MvnSImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=1,opcode=1111,rd=reg4:r,rn=0000,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "MvnSRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Not",
			"OpcodeEncodingAppend": "s=1,opcode=1111,rd=reg4:r,rn=0000,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Orr",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=0,opcode=1100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "OrrImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=0,opcode=1100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "OrrImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=0,opcode=1100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "OrrRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=0,opcode=1100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "OrrS",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=1,opcode=1100,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "OrrSImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=1,opcode=1100,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "OrrSImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=1,opcode=1100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "OrrSRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Or",
			"OpcodeEncodingAppend": "s=1,opcode=1100,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Rsb",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0011,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RsbImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0011,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "RsbImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0011,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RsbRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0011,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "RsbS",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0011,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RsbSImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0011,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "RsbSImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0011,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RsbSRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0011,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Rsc",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0111,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RscImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0111,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "RscImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0111,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RscRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=0,opcode=0111,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "RscS",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0111,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RscSImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0111,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "RscSImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0111,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "RscSRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=0111,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Sbc",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SbcImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "SbcImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SbcRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=0,opcode=0110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "SbcS",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0110,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SbcSImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0110,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "SbcSImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SbcSRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtract with Carry",
			"OpcodeEncodingAppend": "s=1,opcode=0110,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Sub",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=0,opcode=0010,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SubImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=0,opcode=0010,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "SubImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=0,opcode=0010,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SubRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "NZCV",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=0,opcode=0010,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "SubS",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 2,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=1,opcode=0010,rd=reg4:r,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SubSImm",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=1,opcode=0010,rd=reg4:r,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "SubSImmShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=1,opcode=0010,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "SubSRegShift",
			"Commutative": "false",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "C",
			"OperandCount": 4,
			"ResultCount": 1,
			"Description": "Subtraction",
			"OpcodeEncodingAppend": "s=1,opcode=0010,rd=reg4:r,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Teq",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TeqImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "TeqImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TeqRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1001,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Tst",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 2,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,shiftamount=00000,shifttype=00,rm=reg4:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TstImm",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,immediate12=imm12:o2",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][constant]",
					"Encoding": "[arm-data-processing-immediate]"
				}
			]
		},
		{
			"Name": "TstImmShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,rm=reg4:o2,shiftamount=imm5:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-amount]"
				}
			]
		},
		{
			"Name": "TstRegShift",
			"Commutative": "true",
			"FamilyName": "ARMv8A32",
			"FlagsCleared": "",
			"FlagsModified": "NZCV",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 4,
			"ResultCount": 0,
			"Description": "",
			"OpcodeEncodingAppend": "s=1,opcode=1000,rd=0000,rn=reg4:o1,rm=reg4:o2,rs=reg4:o3,shifttype=reg4:o4",
			"OpcodeEncoding": [
				{
					"Condition": "[register][register][register][constant]",
					"Encoding": "[arm-data-processing-shift-register]"
				}
			]
		},
		{
			"Name": "Bkpt",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Breakpoint instruction",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Bl",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Call a subroutine",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Blx",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Call a subroutine",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Bx",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Branch to target address",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Dmb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Data Memory Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Dsb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Data Synchronization Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},

		{
			"Name": "Isb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Instruction Synchronization Barrier",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldm",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load Multiple",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldmfd",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load Multiple Full Descending",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldmia",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load Multiple Increment After",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldr",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load 32-bit word",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldrb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load 8-bit unsigned byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldrh",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load 16-bit unsigned halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldrsb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load 8-bit signed byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ldrsh",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Load 16-bit signed halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Lsl",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Logical Shift Left",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Lsr",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Logical Shift Right",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},

		{
			"Name": "Mrs",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Status register access",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Msr",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Status register access ",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Mul",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Nop",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "No Operation",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Pop",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Pop multiple registers off the stack",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Push",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Push multiple registers onto the stack",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Rev",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Word",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Rev16",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Packed Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Revsh",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Byte-Reverse Signed Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Ror",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Rotate Right",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},

		{
			"Name": "Sev",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Send Event",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Stm",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store Multiple",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Stmea",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store Multiple Empty Ascending",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Stmia",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store Multiple Increment After",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Str",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store 32-bit word",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Strb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store 8-bit byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Strh",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Store 16-bit halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Svc",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Supervisor Call",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Swi",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Supervisor Call",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Sxtb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Signed Extend Byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Sxth",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Signed Extend Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Uxtb",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Unsigned Extend Byte",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Uxth",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Unsigned Extend Halfword",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Wfe",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Wait for Event",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Wfi",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Wait for Interrupt",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		},
		{
			"Name": "Yield",
			"Commutative": "false",
			"FamilyName": "ARMv8xA",
			"FlagsCleared": "",
			"FlagsModified": "",
			"FlagsSet": "",
			"FlagsUnchanged": "",
			"FlagsUndefined": "",
			"FlagsUsed": "",
			"OperandCount": 3,
			"ResultCount": 1,
			"Description": "Yield",
			"OpcodeEncoding": [
				{
					"Condition": "",
					"Encoding": "0x00000000"
				}
			]
		}
	]
}
