$date
	Sun Dec  6 01:59:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module t_fuck $end
$var wire 1 ! opt $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module test $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var wire 1 % tmp $end
$var wire 1 & res $end
$var wire 3 ' plcnt [2:0] $end
$var reg 3 ( cnt [2:0] $end
$var reg 1 ! out $end
$var reg 1 ) prev $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
b0 (
b0 '
0&
0%
1$
0#
1"
0!
$end
#1000
b1 '
1&
1%
0"
0$
#2000
b10 '
b1 (
1!
1"
#3000
0"
#4000
b11 '
b10 (
1"
#5000
0"
#6000
b0 '
b11 (
1"
#7000
0"
#8000
0&
b1 '
0%
b0 (
1"
#9000
0"
#10000
1)
b0 '
b1 (
0!
1"
1#
#11000
0"
#12000
0)
1&
1%
b1 '
b0 (
1"
0#
#13000
0"
#14000
b10 '
b1 (
1!
1"
#15000
0"
#16000
b11 '
b10 (
1"
#17000
0"
#18000
b0 '
b11 (
1"
#19000
0"
#20000
0&
b1 '
0%
b0 (
1"
#21000
0"
#22000
b10 '
b1 (
0!
1"
#23000
b0 '
0"
1#
#24000
1)
1&
1%
b0 (
1"
#25000
b1 '
0"
0#
#26000
0)
b10 '
b1 (
1!
1"
#27000
0"
#28000
b11 '
b10 (
1"
#29000
0"
#30000
b0 '
b11 (
1"
#31000
0"
#32000
0&
b1 '
0%
b0 (
1"
#33000
0"
