// Seed: 3559576480
module module_0 (
    input  wand id_0,
    output wire id_1,
    output wand id_2,
    input  tri  id_3
    , id_5
);
endmodule
module module_1 (
    input  tri1  id_0,
    input  logic id_1,
    output wand  id_2,
    output logic id_3
);
  reg id_5 = id_5;
  always begin
    $display(id_0, 1);
    id_5 <= (id_1.id_5);
  end
  module_0(
      id_0, id_2, id_2, id_0
  );
  always #1 begin
    id_3 <= 1 - id_5;
  end
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
