
LOT_Transmitter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086fc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  080087c0  080087c0  000187c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c64  08008c64  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08008c64  08008c64  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008c64  08008c64  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c64  08008c64  00018c64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008c68  08008c68  00018c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008c6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  200001dc  08008e48  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08008e48  000203c8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e238  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001dcd  00000000  00000000  0002e43c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  00030210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c78  00000000  00000000  00030f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001362a  00000000  00000000  00031bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f270  00000000  00000000  000451e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000752e9  00000000  00000000  00054452  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c973b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004170  00000000  00000000  000c978c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080087a4 	.word	0x080087a4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	080087a4 	.word	0x080087a4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff0d 	bl	800125c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fe5d 	bl	800110c <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 feff 	bl	800125c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 fef5 	bl	800125c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fe85 	bl	8001190 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fe7b 	bl	8001190 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	464f      	mov	r7, r9
 80004ac:	4646      	mov	r6, r8
 80004ae:	46d6      	mov	lr, sl
 80004b0:	000d      	movs	r5, r1
 80004b2:	0004      	movs	r4, r0
 80004b4:	b5c0      	push	{r6, r7, lr}
 80004b6:	001f      	movs	r7, r3
 80004b8:	0011      	movs	r1, r2
 80004ba:	0328      	lsls	r0, r5, #12
 80004bc:	0f62      	lsrs	r2, r4, #29
 80004be:	0a40      	lsrs	r0, r0, #9
 80004c0:	4310      	orrs	r0, r2
 80004c2:	007a      	lsls	r2, r7, #1
 80004c4:	0d52      	lsrs	r2, r2, #21
 80004c6:	00e3      	lsls	r3, r4, #3
 80004c8:	033c      	lsls	r4, r7, #12
 80004ca:	4691      	mov	r9, r2
 80004cc:	0a64      	lsrs	r4, r4, #9
 80004ce:	0ffa      	lsrs	r2, r7, #31
 80004d0:	0f4f      	lsrs	r7, r1, #29
 80004d2:	006e      	lsls	r6, r5, #1
 80004d4:	4327      	orrs	r7, r4
 80004d6:	4692      	mov	sl, r2
 80004d8:	46b8      	mov	r8, r7
 80004da:	0d76      	lsrs	r6, r6, #21
 80004dc:	0fed      	lsrs	r5, r5, #31
 80004de:	00c9      	lsls	r1, r1, #3
 80004e0:	4295      	cmp	r5, r2
 80004e2:	d100      	bne.n	80004e6 <__aeabi_dadd+0x3e>
 80004e4:	e099      	b.n	800061a <__aeabi_dadd+0x172>
 80004e6:	464c      	mov	r4, r9
 80004e8:	1b34      	subs	r4, r6, r4
 80004ea:	46a4      	mov	ip, r4
 80004ec:	2c00      	cmp	r4, #0
 80004ee:	dc00      	bgt.n	80004f2 <__aeabi_dadd+0x4a>
 80004f0:	e07c      	b.n	80005ec <__aeabi_dadd+0x144>
 80004f2:	464a      	mov	r2, r9
 80004f4:	2a00      	cmp	r2, #0
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e0b8      	b.n	800066c <__aeabi_dadd+0x1c4>
 80004fa:	4ac5      	ldr	r2, [pc, #788]	; (8000810 <__aeabi_dadd+0x368>)
 80004fc:	4296      	cmp	r6, r2
 80004fe:	d100      	bne.n	8000502 <__aeabi_dadd+0x5a>
 8000500:	e11c      	b.n	800073c <__aeabi_dadd+0x294>
 8000502:	2280      	movs	r2, #128	; 0x80
 8000504:	003c      	movs	r4, r7
 8000506:	0412      	lsls	r2, r2, #16
 8000508:	4314      	orrs	r4, r2
 800050a:	46a0      	mov	r8, r4
 800050c:	4662      	mov	r2, ip
 800050e:	2a38      	cmp	r2, #56	; 0x38
 8000510:	dd00      	ble.n	8000514 <__aeabi_dadd+0x6c>
 8000512:	e161      	b.n	80007d8 <__aeabi_dadd+0x330>
 8000514:	2a1f      	cmp	r2, #31
 8000516:	dd00      	ble.n	800051a <__aeabi_dadd+0x72>
 8000518:	e1cc      	b.n	80008b4 <__aeabi_dadd+0x40c>
 800051a:	4664      	mov	r4, ip
 800051c:	2220      	movs	r2, #32
 800051e:	1b12      	subs	r2, r2, r4
 8000520:	4644      	mov	r4, r8
 8000522:	4094      	lsls	r4, r2
 8000524:	000f      	movs	r7, r1
 8000526:	46a1      	mov	r9, r4
 8000528:	4664      	mov	r4, ip
 800052a:	4091      	lsls	r1, r2
 800052c:	40e7      	lsrs	r7, r4
 800052e:	464c      	mov	r4, r9
 8000530:	1e4a      	subs	r2, r1, #1
 8000532:	4191      	sbcs	r1, r2
 8000534:	433c      	orrs	r4, r7
 8000536:	4642      	mov	r2, r8
 8000538:	4321      	orrs	r1, r4
 800053a:	4664      	mov	r4, ip
 800053c:	40e2      	lsrs	r2, r4
 800053e:	1a80      	subs	r0, r0, r2
 8000540:	1a5c      	subs	r4, r3, r1
 8000542:	42a3      	cmp	r3, r4
 8000544:	419b      	sbcs	r3, r3
 8000546:	425f      	negs	r7, r3
 8000548:	1bc7      	subs	r7, r0, r7
 800054a:	023b      	lsls	r3, r7, #8
 800054c:	d400      	bmi.n	8000550 <__aeabi_dadd+0xa8>
 800054e:	e0d0      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000550:	027f      	lsls	r7, r7, #9
 8000552:	0a7f      	lsrs	r7, r7, #9
 8000554:	2f00      	cmp	r7, #0
 8000556:	d100      	bne.n	800055a <__aeabi_dadd+0xb2>
 8000558:	e0ff      	b.n	800075a <__aeabi_dadd+0x2b2>
 800055a:	0038      	movs	r0, r7
 800055c:	f001 fd8a 	bl	8002074 <__clzsi2>
 8000560:	0001      	movs	r1, r0
 8000562:	3908      	subs	r1, #8
 8000564:	2320      	movs	r3, #32
 8000566:	0022      	movs	r2, r4
 8000568:	1a5b      	subs	r3, r3, r1
 800056a:	408f      	lsls	r7, r1
 800056c:	40da      	lsrs	r2, r3
 800056e:	408c      	lsls	r4, r1
 8000570:	4317      	orrs	r7, r2
 8000572:	42b1      	cmp	r1, r6
 8000574:	da00      	bge.n	8000578 <__aeabi_dadd+0xd0>
 8000576:	e0ff      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000578:	1b89      	subs	r1, r1, r6
 800057a:	1c4b      	adds	r3, r1, #1
 800057c:	2b1f      	cmp	r3, #31
 800057e:	dd00      	ble.n	8000582 <__aeabi_dadd+0xda>
 8000580:	e0a8      	b.n	80006d4 <__aeabi_dadd+0x22c>
 8000582:	2220      	movs	r2, #32
 8000584:	0039      	movs	r1, r7
 8000586:	1ad2      	subs	r2, r2, r3
 8000588:	0020      	movs	r0, r4
 800058a:	4094      	lsls	r4, r2
 800058c:	4091      	lsls	r1, r2
 800058e:	40d8      	lsrs	r0, r3
 8000590:	1e62      	subs	r2, r4, #1
 8000592:	4194      	sbcs	r4, r2
 8000594:	40df      	lsrs	r7, r3
 8000596:	2600      	movs	r6, #0
 8000598:	4301      	orrs	r1, r0
 800059a:	430c      	orrs	r4, r1
 800059c:	0763      	lsls	r3, r4, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	4023      	ands	r3, r4
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d23      	adds	r3, r4, #4
 80005aa:	42a3      	cmp	r3, r4
 80005ac:	41a4      	sbcs	r4, r4
 80005ae:	4264      	negs	r4, r4
 80005b0:	193f      	adds	r7, r7, r4
 80005b2:	001c      	movs	r4, r3
 80005b4:	023b      	lsls	r3, r7, #8
 80005b6:	d400      	bmi.n	80005ba <__aeabi_dadd+0x112>
 80005b8:	e09e      	b.n	80006f8 <__aeabi_dadd+0x250>
 80005ba:	4b95      	ldr	r3, [pc, #596]	; (8000810 <__aeabi_dadd+0x368>)
 80005bc:	3601      	adds	r6, #1
 80005be:	429e      	cmp	r6, r3
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x11c>
 80005c2:	e0b7      	b.n	8000734 <__aeabi_dadd+0x28c>
 80005c4:	4a93      	ldr	r2, [pc, #588]	; (8000814 <__aeabi_dadd+0x36c>)
 80005c6:	08e4      	lsrs	r4, r4, #3
 80005c8:	4017      	ands	r7, r2
 80005ca:	077b      	lsls	r3, r7, #29
 80005cc:	0571      	lsls	r1, r6, #21
 80005ce:	027f      	lsls	r7, r7, #9
 80005d0:	4323      	orrs	r3, r4
 80005d2:	0b3f      	lsrs	r7, r7, #12
 80005d4:	0d4a      	lsrs	r2, r1, #21
 80005d6:	0512      	lsls	r2, r2, #20
 80005d8:	433a      	orrs	r2, r7
 80005da:	07ed      	lsls	r5, r5, #31
 80005dc:	432a      	orrs	r2, r5
 80005de:	0018      	movs	r0, r3
 80005e0:	0011      	movs	r1, r2
 80005e2:	bce0      	pop	{r5, r6, r7}
 80005e4:	46ba      	mov	sl, r7
 80005e6:	46b1      	mov	r9, r6
 80005e8:	46a8      	mov	r8, r5
 80005ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ec:	2c00      	cmp	r4, #0
 80005ee:	d04b      	beq.n	8000688 <__aeabi_dadd+0x1e0>
 80005f0:	464c      	mov	r4, r9
 80005f2:	1ba4      	subs	r4, r4, r6
 80005f4:	46a4      	mov	ip, r4
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d000      	beq.n	80005fc <__aeabi_dadd+0x154>
 80005fa:	e123      	b.n	8000844 <__aeabi_dadd+0x39c>
 80005fc:	0004      	movs	r4, r0
 80005fe:	431c      	orrs	r4, r3
 8000600:	d100      	bne.n	8000604 <__aeabi_dadd+0x15c>
 8000602:	e1af      	b.n	8000964 <__aeabi_dadd+0x4bc>
 8000604:	4662      	mov	r2, ip
 8000606:	1e54      	subs	r4, r2, #1
 8000608:	2a01      	cmp	r2, #1
 800060a:	d100      	bne.n	800060e <__aeabi_dadd+0x166>
 800060c:	e215      	b.n	8000a3a <__aeabi_dadd+0x592>
 800060e:	4d80      	ldr	r5, [pc, #512]	; (8000810 <__aeabi_dadd+0x368>)
 8000610:	45ac      	cmp	ip, r5
 8000612:	d100      	bne.n	8000616 <__aeabi_dadd+0x16e>
 8000614:	e1c8      	b.n	80009a8 <__aeabi_dadd+0x500>
 8000616:	46a4      	mov	ip, r4
 8000618:	e11b      	b.n	8000852 <__aeabi_dadd+0x3aa>
 800061a:	464a      	mov	r2, r9
 800061c:	1ab2      	subs	r2, r6, r2
 800061e:	4694      	mov	ip, r2
 8000620:	2a00      	cmp	r2, #0
 8000622:	dc00      	bgt.n	8000626 <__aeabi_dadd+0x17e>
 8000624:	e0ac      	b.n	8000780 <__aeabi_dadd+0x2d8>
 8000626:	464a      	mov	r2, r9
 8000628:	2a00      	cmp	r2, #0
 800062a:	d043      	beq.n	80006b4 <__aeabi_dadd+0x20c>
 800062c:	4a78      	ldr	r2, [pc, #480]	; (8000810 <__aeabi_dadd+0x368>)
 800062e:	4296      	cmp	r6, r2
 8000630:	d100      	bne.n	8000634 <__aeabi_dadd+0x18c>
 8000632:	e1af      	b.n	8000994 <__aeabi_dadd+0x4ec>
 8000634:	2280      	movs	r2, #128	; 0x80
 8000636:	003c      	movs	r4, r7
 8000638:	0412      	lsls	r2, r2, #16
 800063a:	4314      	orrs	r4, r2
 800063c:	46a0      	mov	r8, r4
 800063e:	4662      	mov	r2, ip
 8000640:	2a38      	cmp	r2, #56	; 0x38
 8000642:	dc67      	bgt.n	8000714 <__aeabi_dadd+0x26c>
 8000644:	2a1f      	cmp	r2, #31
 8000646:	dc00      	bgt.n	800064a <__aeabi_dadd+0x1a2>
 8000648:	e15f      	b.n	800090a <__aeabi_dadd+0x462>
 800064a:	4647      	mov	r7, r8
 800064c:	3a20      	subs	r2, #32
 800064e:	40d7      	lsrs	r7, r2
 8000650:	4662      	mov	r2, ip
 8000652:	2a20      	cmp	r2, #32
 8000654:	d005      	beq.n	8000662 <__aeabi_dadd+0x1ba>
 8000656:	4664      	mov	r4, ip
 8000658:	2240      	movs	r2, #64	; 0x40
 800065a:	1b12      	subs	r2, r2, r4
 800065c:	4644      	mov	r4, r8
 800065e:	4094      	lsls	r4, r2
 8000660:	4321      	orrs	r1, r4
 8000662:	1e4a      	subs	r2, r1, #1
 8000664:	4191      	sbcs	r1, r2
 8000666:	000c      	movs	r4, r1
 8000668:	433c      	orrs	r4, r7
 800066a:	e057      	b.n	800071c <__aeabi_dadd+0x274>
 800066c:	003a      	movs	r2, r7
 800066e:	430a      	orrs	r2, r1
 8000670:	d100      	bne.n	8000674 <__aeabi_dadd+0x1cc>
 8000672:	e105      	b.n	8000880 <__aeabi_dadd+0x3d8>
 8000674:	0022      	movs	r2, r4
 8000676:	3a01      	subs	r2, #1
 8000678:	2c01      	cmp	r4, #1
 800067a:	d100      	bne.n	800067e <__aeabi_dadd+0x1d6>
 800067c:	e182      	b.n	8000984 <__aeabi_dadd+0x4dc>
 800067e:	4c64      	ldr	r4, [pc, #400]	; (8000810 <__aeabi_dadd+0x368>)
 8000680:	45a4      	cmp	ip, r4
 8000682:	d05b      	beq.n	800073c <__aeabi_dadd+0x294>
 8000684:	4694      	mov	ip, r2
 8000686:	e741      	b.n	800050c <__aeabi_dadd+0x64>
 8000688:	4c63      	ldr	r4, [pc, #396]	; (8000818 <__aeabi_dadd+0x370>)
 800068a:	1c77      	adds	r7, r6, #1
 800068c:	4227      	tst	r7, r4
 800068e:	d000      	beq.n	8000692 <__aeabi_dadd+0x1ea>
 8000690:	e0c4      	b.n	800081c <__aeabi_dadd+0x374>
 8000692:	0004      	movs	r4, r0
 8000694:	431c      	orrs	r4, r3
 8000696:	2e00      	cmp	r6, #0
 8000698:	d000      	beq.n	800069c <__aeabi_dadd+0x1f4>
 800069a:	e169      	b.n	8000970 <__aeabi_dadd+0x4c8>
 800069c:	2c00      	cmp	r4, #0
 800069e:	d100      	bne.n	80006a2 <__aeabi_dadd+0x1fa>
 80006a0:	e1bf      	b.n	8000a22 <__aeabi_dadd+0x57a>
 80006a2:	4644      	mov	r4, r8
 80006a4:	430c      	orrs	r4, r1
 80006a6:	d000      	beq.n	80006aa <__aeabi_dadd+0x202>
 80006a8:	e1d0      	b.n	8000a4c <__aeabi_dadd+0x5a4>
 80006aa:	0742      	lsls	r2, r0, #29
 80006ac:	08db      	lsrs	r3, r3, #3
 80006ae:	4313      	orrs	r3, r2
 80006b0:	08c0      	lsrs	r0, r0, #3
 80006b2:	e029      	b.n	8000708 <__aeabi_dadd+0x260>
 80006b4:	003a      	movs	r2, r7
 80006b6:	430a      	orrs	r2, r1
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x214>
 80006ba:	e170      	b.n	800099e <__aeabi_dadd+0x4f6>
 80006bc:	4662      	mov	r2, ip
 80006be:	4664      	mov	r4, ip
 80006c0:	3a01      	subs	r2, #1
 80006c2:	2c01      	cmp	r4, #1
 80006c4:	d100      	bne.n	80006c8 <__aeabi_dadd+0x220>
 80006c6:	e0e0      	b.n	800088a <__aeabi_dadd+0x3e2>
 80006c8:	4c51      	ldr	r4, [pc, #324]	; (8000810 <__aeabi_dadd+0x368>)
 80006ca:	45a4      	cmp	ip, r4
 80006cc:	d100      	bne.n	80006d0 <__aeabi_dadd+0x228>
 80006ce:	e161      	b.n	8000994 <__aeabi_dadd+0x4ec>
 80006d0:	4694      	mov	ip, r2
 80006d2:	e7b4      	b.n	800063e <__aeabi_dadd+0x196>
 80006d4:	003a      	movs	r2, r7
 80006d6:	391f      	subs	r1, #31
 80006d8:	40ca      	lsrs	r2, r1
 80006da:	0011      	movs	r1, r2
 80006dc:	2b20      	cmp	r3, #32
 80006de:	d003      	beq.n	80006e8 <__aeabi_dadd+0x240>
 80006e0:	2240      	movs	r2, #64	; 0x40
 80006e2:	1ad3      	subs	r3, r2, r3
 80006e4:	409f      	lsls	r7, r3
 80006e6:	433c      	orrs	r4, r7
 80006e8:	1e63      	subs	r3, r4, #1
 80006ea:	419c      	sbcs	r4, r3
 80006ec:	2700      	movs	r7, #0
 80006ee:	2600      	movs	r6, #0
 80006f0:	430c      	orrs	r4, r1
 80006f2:	0763      	lsls	r3, r4, #29
 80006f4:	d000      	beq.n	80006f8 <__aeabi_dadd+0x250>
 80006f6:	e753      	b.n	80005a0 <__aeabi_dadd+0xf8>
 80006f8:	46b4      	mov	ip, r6
 80006fa:	08e4      	lsrs	r4, r4, #3
 80006fc:	077b      	lsls	r3, r7, #29
 80006fe:	4323      	orrs	r3, r4
 8000700:	08f8      	lsrs	r0, r7, #3
 8000702:	4a43      	ldr	r2, [pc, #268]	; (8000810 <__aeabi_dadd+0x368>)
 8000704:	4594      	cmp	ip, r2
 8000706:	d01d      	beq.n	8000744 <__aeabi_dadd+0x29c>
 8000708:	4662      	mov	r2, ip
 800070a:	0307      	lsls	r7, r0, #12
 800070c:	0552      	lsls	r2, r2, #21
 800070e:	0b3f      	lsrs	r7, r7, #12
 8000710:	0d52      	lsrs	r2, r2, #21
 8000712:	e760      	b.n	80005d6 <__aeabi_dadd+0x12e>
 8000714:	4644      	mov	r4, r8
 8000716:	430c      	orrs	r4, r1
 8000718:	1e62      	subs	r2, r4, #1
 800071a:	4194      	sbcs	r4, r2
 800071c:	18e4      	adds	r4, r4, r3
 800071e:	429c      	cmp	r4, r3
 8000720:	419b      	sbcs	r3, r3
 8000722:	425f      	negs	r7, r3
 8000724:	183f      	adds	r7, r7, r0
 8000726:	023b      	lsls	r3, r7, #8
 8000728:	d5e3      	bpl.n	80006f2 <__aeabi_dadd+0x24a>
 800072a:	4b39      	ldr	r3, [pc, #228]	; (8000810 <__aeabi_dadd+0x368>)
 800072c:	3601      	adds	r6, #1
 800072e:	429e      	cmp	r6, r3
 8000730:	d000      	beq.n	8000734 <__aeabi_dadd+0x28c>
 8000732:	e0b5      	b.n	80008a0 <__aeabi_dadd+0x3f8>
 8000734:	0032      	movs	r2, r6
 8000736:	2700      	movs	r7, #0
 8000738:	2300      	movs	r3, #0
 800073a:	e74c      	b.n	80005d6 <__aeabi_dadd+0x12e>
 800073c:	0742      	lsls	r2, r0, #29
 800073e:	08db      	lsrs	r3, r3, #3
 8000740:	4313      	orrs	r3, r2
 8000742:	08c0      	lsrs	r0, r0, #3
 8000744:	001a      	movs	r2, r3
 8000746:	4302      	orrs	r2, r0
 8000748:	d100      	bne.n	800074c <__aeabi_dadd+0x2a4>
 800074a:	e1e1      	b.n	8000b10 <__aeabi_dadd+0x668>
 800074c:	2780      	movs	r7, #128	; 0x80
 800074e:	033f      	lsls	r7, r7, #12
 8000750:	4307      	orrs	r7, r0
 8000752:	033f      	lsls	r7, r7, #12
 8000754:	4a2e      	ldr	r2, [pc, #184]	; (8000810 <__aeabi_dadd+0x368>)
 8000756:	0b3f      	lsrs	r7, r7, #12
 8000758:	e73d      	b.n	80005d6 <__aeabi_dadd+0x12e>
 800075a:	0020      	movs	r0, r4
 800075c:	f001 fc8a 	bl	8002074 <__clzsi2>
 8000760:	0001      	movs	r1, r0
 8000762:	3118      	adds	r1, #24
 8000764:	291f      	cmp	r1, #31
 8000766:	dc00      	bgt.n	800076a <__aeabi_dadd+0x2c2>
 8000768:	e6fc      	b.n	8000564 <__aeabi_dadd+0xbc>
 800076a:	3808      	subs	r0, #8
 800076c:	4084      	lsls	r4, r0
 800076e:	0027      	movs	r7, r4
 8000770:	2400      	movs	r4, #0
 8000772:	42b1      	cmp	r1, r6
 8000774:	db00      	blt.n	8000778 <__aeabi_dadd+0x2d0>
 8000776:	e6ff      	b.n	8000578 <__aeabi_dadd+0xd0>
 8000778:	4a26      	ldr	r2, [pc, #152]	; (8000814 <__aeabi_dadd+0x36c>)
 800077a:	1a76      	subs	r6, r6, r1
 800077c:	4017      	ands	r7, r2
 800077e:	e70d      	b.n	800059c <__aeabi_dadd+0xf4>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d02f      	beq.n	80007e4 <__aeabi_dadd+0x33c>
 8000784:	464a      	mov	r2, r9
 8000786:	1b92      	subs	r2, r2, r6
 8000788:	4694      	mov	ip, r2
 800078a:	2e00      	cmp	r6, #0
 800078c:	d100      	bne.n	8000790 <__aeabi_dadd+0x2e8>
 800078e:	e0ad      	b.n	80008ec <__aeabi_dadd+0x444>
 8000790:	4a1f      	ldr	r2, [pc, #124]	; (8000810 <__aeabi_dadd+0x368>)
 8000792:	4591      	cmp	r9, r2
 8000794:	d100      	bne.n	8000798 <__aeabi_dadd+0x2f0>
 8000796:	e10f      	b.n	80009b8 <__aeabi_dadd+0x510>
 8000798:	2280      	movs	r2, #128	; 0x80
 800079a:	0412      	lsls	r2, r2, #16
 800079c:	4310      	orrs	r0, r2
 800079e:	4662      	mov	r2, ip
 80007a0:	2a38      	cmp	r2, #56	; 0x38
 80007a2:	dd00      	ble.n	80007a6 <__aeabi_dadd+0x2fe>
 80007a4:	e10f      	b.n	80009c6 <__aeabi_dadd+0x51e>
 80007a6:	2a1f      	cmp	r2, #31
 80007a8:	dd00      	ble.n	80007ac <__aeabi_dadd+0x304>
 80007aa:	e180      	b.n	8000aae <__aeabi_dadd+0x606>
 80007ac:	4664      	mov	r4, ip
 80007ae:	2220      	movs	r2, #32
 80007b0:	001e      	movs	r6, r3
 80007b2:	1b12      	subs	r2, r2, r4
 80007b4:	4667      	mov	r7, ip
 80007b6:	0004      	movs	r4, r0
 80007b8:	4093      	lsls	r3, r2
 80007ba:	4094      	lsls	r4, r2
 80007bc:	40fe      	lsrs	r6, r7
 80007be:	1e5a      	subs	r2, r3, #1
 80007c0:	4193      	sbcs	r3, r2
 80007c2:	40f8      	lsrs	r0, r7
 80007c4:	4334      	orrs	r4, r6
 80007c6:	431c      	orrs	r4, r3
 80007c8:	4480      	add	r8, r0
 80007ca:	1864      	adds	r4, r4, r1
 80007cc:	428c      	cmp	r4, r1
 80007ce:	41bf      	sbcs	r7, r7
 80007d0:	427f      	negs	r7, r7
 80007d2:	464e      	mov	r6, r9
 80007d4:	4447      	add	r7, r8
 80007d6:	e7a6      	b.n	8000726 <__aeabi_dadd+0x27e>
 80007d8:	4642      	mov	r2, r8
 80007da:	430a      	orrs	r2, r1
 80007dc:	0011      	movs	r1, r2
 80007de:	1e4a      	subs	r2, r1, #1
 80007e0:	4191      	sbcs	r1, r2
 80007e2:	e6ad      	b.n	8000540 <__aeabi_dadd+0x98>
 80007e4:	4c0c      	ldr	r4, [pc, #48]	; (8000818 <__aeabi_dadd+0x370>)
 80007e6:	1c72      	adds	r2, r6, #1
 80007e8:	4222      	tst	r2, r4
 80007ea:	d000      	beq.n	80007ee <__aeabi_dadd+0x346>
 80007ec:	e0a1      	b.n	8000932 <__aeabi_dadd+0x48a>
 80007ee:	0002      	movs	r2, r0
 80007f0:	431a      	orrs	r2, r3
 80007f2:	2e00      	cmp	r6, #0
 80007f4:	d000      	beq.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e0fa      	b.n	80009ee <__aeabi_dadd+0x546>
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	d100      	bne.n	80007fe <__aeabi_dadd+0x356>
 80007fc:	e145      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 80007fe:	003a      	movs	r2, r7
 8000800:	430a      	orrs	r2, r1
 8000802:	d000      	beq.n	8000806 <__aeabi_dadd+0x35e>
 8000804:	e146      	b.n	8000a94 <__aeabi_dadd+0x5ec>
 8000806:	0742      	lsls	r2, r0, #29
 8000808:	08db      	lsrs	r3, r3, #3
 800080a:	4313      	orrs	r3, r2
 800080c:	08c0      	lsrs	r0, r0, #3
 800080e:	e77b      	b.n	8000708 <__aeabi_dadd+0x260>
 8000810:	000007ff 	.word	0x000007ff
 8000814:	ff7fffff 	.word	0xff7fffff
 8000818:	000007fe 	.word	0x000007fe
 800081c:	4647      	mov	r7, r8
 800081e:	1a5c      	subs	r4, r3, r1
 8000820:	1bc2      	subs	r2, r0, r7
 8000822:	42a3      	cmp	r3, r4
 8000824:	41bf      	sbcs	r7, r7
 8000826:	427f      	negs	r7, r7
 8000828:	46b9      	mov	r9, r7
 800082a:	0017      	movs	r7, r2
 800082c:	464a      	mov	r2, r9
 800082e:	1abf      	subs	r7, r7, r2
 8000830:	023a      	lsls	r2, r7, #8
 8000832:	d500      	bpl.n	8000836 <__aeabi_dadd+0x38e>
 8000834:	e08d      	b.n	8000952 <__aeabi_dadd+0x4aa>
 8000836:	0023      	movs	r3, r4
 8000838:	433b      	orrs	r3, r7
 800083a:	d000      	beq.n	800083e <__aeabi_dadd+0x396>
 800083c:	e68a      	b.n	8000554 <__aeabi_dadd+0xac>
 800083e:	2000      	movs	r0, #0
 8000840:	2500      	movs	r5, #0
 8000842:	e761      	b.n	8000708 <__aeabi_dadd+0x260>
 8000844:	4cb4      	ldr	r4, [pc, #720]	; (8000b18 <__aeabi_dadd+0x670>)
 8000846:	45a1      	cmp	r9, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x3a4>
 800084a:	e0ad      	b.n	80009a8 <__aeabi_dadd+0x500>
 800084c:	2480      	movs	r4, #128	; 0x80
 800084e:	0424      	lsls	r4, r4, #16
 8000850:	4320      	orrs	r0, r4
 8000852:	4664      	mov	r4, ip
 8000854:	2c38      	cmp	r4, #56	; 0x38
 8000856:	dc3d      	bgt.n	80008d4 <__aeabi_dadd+0x42c>
 8000858:	4662      	mov	r2, ip
 800085a:	2c1f      	cmp	r4, #31
 800085c:	dd00      	ble.n	8000860 <__aeabi_dadd+0x3b8>
 800085e:	e0b7      	b.n	80009d0 <__aeabi_dadd+0x528>
 8000860:	2520      	movs	r5, #32
 8000862:	001e      	movs	r6, r3
 8000864:	1b2d      	subs	r5, r5, r4
 8000866:	0004      	movs	r4, r0
 8000868:	40ab      	lsls	r3, r5
 800086a:	40ac      	lsls	r4, r5
 800086c:	40d6      	lsrs	r6, r2
 800086e:	40d0      	lsrs	r0, r2
 8000870:	4642      	mov	r2, r8
 8000872:	1e5d      	subs	r5, r3, #1
 8000874:	41ab      	sbcs	r3, r5
 8000876:	4334      	orrs	r4, r6
 8000878:	1a12      	subs	r2, r2, r0
 800087a:	4690      	mov	r8, r2
 800087c:	4323      	orrs	r3, r4
 800087e:	e02c      	b.n	80008da <__aeabi_dadd+0x432>
 8000880:	0742      	lsls	r2, r0, #29
 8000882:	08db      	lsrs	r3, r3, #3
 8000884:	4313      	orrs	r3, r2
 8000886:	08c0      	lsrs	r0, r0, #3
 8000888:	e73b      	b.n	8000702 <__aeabi_dadd+0x25a>
 800088a:	185c      	adds	r4, r3, r1
 800088c:	429c      	cmp	r4, r3
 800088e:	419b      	sbcs	r3, r3
 8000890:	4440      	add	r0, r8
 8000892:	425b      	negs	r3, r3
 8000894:	18c7      	adds	r7, r0, r3
 8000896:	2601      	movs	r6, #1
 8000898:	023b      	lsls	r3, r7, #8
 800089a:	d400      	bmi.n	800089e <__aeabi_dadd+0x3f6>
 800089c:	e729      	b.n	80006f2 <__aeabi_dadd+0x24a>
 800089e:	2602      	movs	r6, #2
 80008a0:	4a9e      	ldr	r2, [pc, #632]	; (8000b1c <__aeabi_dadd+0x674>)
 80008a2:	0863      	lsrs	r3, r4, #1
 80008a4:	4017      	ands	r7, r2
 80008a6:	2201      	movs	r2, #1
 80008a8:	4014      	ands	r4, r2
 80008aa:	431c      	orrs	r4, r3
 80008ac:	07fb      	lsls	r3, r7, #31
 80008ae:	431c      	orrs	r4, r3
 80008b0:	087f      	lsrs	r7, r7, #1
 80008b2:	e673      	b.n	800059c <__aeabi_dadd+0xf4>
 80008b4:	4644      	mov	r4, r8
 80008b6:	3a20      	subs	r2, #32
 80008b8:	40d4      	lsrs	r4, r2
 80008ba:	4662      	mov	r2, ip
 80008bc:	2a20      	cmp	r2, #32
 80008be:	d005      	beq.n	80008cc <__aeabi_dadd+0x424>
 80008c0:	4667      	mov	r7, ip
 80008c2:	2240      	movs	r2, #64	; 0x40
 80008c4:	1bd2      	subs	r2, r2, r7
 80008c6:	4647      	mov	r7, r8
 80008c8:	4097      	lsls	r7, r2
 80008ca:	4339      	orrs	r1, r7
 80008cc:	1e4a      	subs	r2, r1, #1
 80008ce:	4191      	sbcs	r1, r2
 80008d0:	4321      	orrs	r1, r4
 80008d2:	e635      	b.n	8000540 <__aeabi_dadd+0x98>
 80008d4:	4303      	orrs	r3, r0
 80008d6:	1e58      	subs	r0, r3, #1
 80008d8:	4183      	sbcs	r3, r0
 80008da:	1acc      	subs	r4, r1, r3
 80008dc:	42a1      	cmp	r1, r4
 80008de:	41bf      	sbcs	r7, r7
 80008e0:	4643      	mov	r3, r8
 80008e2:	427f      	negs	r7, r7
 80008e4:	4655      	mov	r5, sl
 80008e6:	464e      	mov	r6, r9
 80008e8:	1bdf      	subs	r7, r3, r7
 80008ea:	e62e      	b.n	800054a <__aeabi_dadd+0xa2>
 80008ec:	0002      	movs	r2, r0
 80008ee:	431a      	orrs	r2, r3
 80008f0:	d100      	bne.n	80008f4 <__aeabi_dadd+0x44c>
 80008f2:	e0bd      	b.n	8000a70 <__aeabi_dadd+0x5c8>
 80008f4:	4662      	mov	r2, ip
 80008f6:	4664      	mov	r4, ip
 80008f8:	3a01      	subs	r2, #1
 80008fa:	2c01      	cmp	r4, #1
 80008fc:	d100      	bne.n	8000900 <__aeabi_dadd+0x458>
 80008fe:	e0e5      	b.n	8000acc <__aeabi_dadd+0x624>
 8000900:	4c85      	ldr	r4, [pc, #532]	; (8000b18 <__aeabi_dadd+0x670>)
 8000902:	45a4      	cmp	ip, r4
 8000904:	d058      	beq.n	80009b8 <__aeabi_dadd+0x510>
 8000906:	4694      	mov	ip, r2
 8000908:	e749      	b.n	800079e <__aeabi_dadd+0x2f6>
 800090a:	4664      	mov	r4, ip
 800090c:	2220      	movs	r2, #32
 800090e:	1b12      	subs	r2, r2, r4
 8000910:	4644      	mov	r4, r8
 8000912:	4094      	lsls	r4, r2
 8000914:	000f      	movs	r7, r1
 8000916:	46a1      	mov	r9, r4
 8000918:	4664      	mov	r4, ip
 800091a:	4091      	lsls	r1, r2
 800091c:	40e7      	lsrs	r7, r4
 800091e:	464c      	mov	r4, r9
 8000920:	1e4a      	subs	r2, r1, #1
 8000922:	4191      	sbcs	r1, r2
 8000924:	433c      	orrs	r4, r7
 8000926:	4642      	mov	r2, r8
 8000928:	430c      	orrs	r4, r1
 800092a:	4661      	mov	r1, ip
 800092c:	40ca      	lsrs	r2, r1
 800092e:	1880      	adds	r0, r0, r2
 8000930:	e6f4      	b.n	800071c <__aeabi_dadd+0x274>
 8000932:	4c79      	ldr	r4, [pc, #484]	; (8000b18 <__aeabi_dadd+0x670>)
 8000934:	42a2      	cmp	r2, r4
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x492>
 8000938:	e6fd      	b.n	8000736 <__aeabi_dadd+0x28e>
 800093a:	1859      	adds	r1, r3, r1
 800093c:	4299      	cmp	r1, r3
 800093e:	419b      	sbcs	r3, r3
 8000940:	4440      	add	r0, r8
 8000942:	425f      	negs	r7, r3
 8000944:	19c7      	adds	r7, r0, r7
 8000946:	07fc      	lsls	r4, r7, #31
 8000948:	0849      	lsrs	r1, r1, #1
 800094a:	0016      	movs	r6, r2
 800094c:	430c      	orrs	r4, r1
 800094e:	087f      	lsrs	r7, r7, #1
 8000950:	e6cf      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000952:	1acc      	subs	r4, r1, r3
 8000954:	42a1      	cmp	r1, r4
 8000956:	41bf      	sbcs	r7, r7
 8000958:	4643      	mov	r3, r8
 800095a:	427f      	negs	r7, r7
 800095c:	1a18      	subs	r0, r3, r0
 800095e:	4655      	mov	r5, sl
 8000960:	1bc7      	subs	r7, r0, r7
 8000962:	e5f7      	b.n	8000554 <__aeabi_dadd+0xac>
 8000964:	08c9      	lsrs	r1, r1, #3
 8000966:	077b      	lsls	r3, r7, #29
 8000968:	4655      	mov	r5, sl
 800096a:	430b      	orrs	r3, r1
 800096c:	08f8      	lsrs	r0, r7, #3
 800096e:	e6c8      	b.n	8000702 <__aeabi_dadd+0x25a>
 8000970:	2c00      	cmp	r4, #0
 8000972:	d000      	beq.n	8000976 <__aeabi_dadd+0x4ce>
 8000974:	e081      	b.n	8000a7a <__aeabi_dadd+0x5d2>
 8000976:	4643      	mov	r3, r8
 8000978:	430b      	orrs	r3, r1
 800097a:	d115      	bne.n	80009a8 <__aeabi_dadd+0x500>
 800097c:	2080      	movs	r0, #128	; 0x80
 800097e:	2500      	movs	r5, #0
 8000980:	0300      	lsls	r0, r0, #12
 8000982:	e6e3      	b.n	800074c <__aeabi_dadd+0x2a4>
 8000984:	1a5c      	subs	r4, r3, r1
 8000986:	42a3      	cmp	r3, r4
 8000988:	419b      	sbcs	r3, r3
 800098a:	1bc7      	subs	r7, r0, r7
 800098c:	425b      	negs	r3, r3
 800098e:	2601      	movs	r6, #1
 8000990:	1aff      	subs	r7, r7, r3
 8000992:	e5da      	b.n	800054a <__aeabi_dadd+0xa2>
 8000994:	0742      	lsls	r2, r0, #29
 8000996:	08db      	lsrs	r3, r3, #3
 8000998:	4313      	orrs	r3, r2
 800099a:	08c0      	lsrs	r0, r0, #3
 800099c:	e6d2      	b.n	8000744 <__aeabi_dadd+0x29c>
 800099e:	0742      	lsls	r2, r0, #29
 80009a0:	08db      	lsrs	r3, r3, #3
 80009a2:	4313      	orrs	r3, r2
 80009a4:	08c0      	lsrs	r0, r0, #3
 80009a6:	e6ac      	b.n	8000702 <__aeabi_dadd+0x25a>
 80009a8:	4643      	mov	r3, r8
 80009aa:	4642      	mov	r2, r8
 80009ac:	08c9      	lsrs	r1, r1, #3
 80009ae:	075b      	lsls	r3, r3, #29
 80009b0:	4655      	mov	r5, sl
 80009b2:	430b      	orrs	r3, r1
 80009b4:	08d0      	lsrs	r0, r2, #3
 80009b6:	e6c5      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009b8:	4643      	mov	r3, r8
 80009ba:	4642      	mov	r2, r8
 80009bc:	075b      	lsls	r3, r3, #29
 80009be:	08c9      	lsrs	r1, r1, #3
 80009c0:	430b      	orrs	r3, r1
 80009c2:	08d0      	lsrs	r0, r2, #3
 80009c4:	e6be      	b.n	8000744 <__aeabi_dadd+0x29c>
 80009c6:	4303      	orrs	r3, r0
 80009c8:	001c      	movs	r4, r3
 80009ca:	1e63      	subs	r3, r4, #1
 80009cc:	419c      	sbcs	r4, r3
 80009ce:	e6fc      	b.n	80007ca <__aeabi_dadd+0x322>
 80009d0:	0002      	movs	r2, r0
 80009d2:	3c20      	subs	r4, #32
 80009d4:	40e2      	lsrs	r2, r4
 80009d6:	0014      	movs	r4, r2
 80009d8:	4662      	mov	r2, ip
 80009da:	2a20      	cmp	r2, #32
 80009dc:	d003      	beq.n	80009e6 <__aeabi_dadd+0x53e>
 80009de:	2540      	movs	r5, #64	; 0x40
 80009e0:	1aad      	subs	r5, r5, r2
 80009e2:	40a8      	lsls	r0, r5
 80009e4:	4303      	orrs	r3, r0
 80009e6:	1e58      	subs	r0, r3, #1
 80009e8:	4183      	sbcs	r3, r0
 80009ea:	4323      	orrs	r3, r4
 80009ec:	e775      	b.n	80008da <__aeabi_dadd+0x432>
 80009ee:	2a00      	cmp	r2, #0
 80009f0:	d0e2      	beq.n	80009b8 <__aeabi_dadd+0x510>
 80009f2:	003a      	movs	r2, r7
 80009f4:	430a      	orrs	r2, r1
 80009f6:	d0cd      	beq.n	8000994 <__aeabi_dadd+0x4ec>
 80009f8:	0742      	lsls	r2, r0, #29
 80009fa:	08db      	lsrs	r3, r3, #3
 80009fc:	4313      	orrs	r3, r2
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	08c0      	lsrs	r0, r0, #3
 8000a02:	0312      	lsls	r2, r2, #12
 8000a04:	4210      	tst	r0, r2
 8000a06:	d006      	beq.n	8000a16 <__aeabi_dadd+0x56e>
 8000a08:	08fc      	lsrs	r4, r7, #3
 8000a0a:	4214      	tst	r4, r2
 8000a0c:	d103      	bne.n	8000a16 <__aeabi_dadd+0x56e>
 8000a0e:	0020      	movs	r0, r4
 8000a10:	08cb      	lsrs	r3, r1, #3
 8000a12:	077a      	lsls	r2, r7, #29
 8000a14:	4313      	orrs	r3, r2
 8000a16:	0f5a      	lsrs	r2, r3, #29
 8000a18:	00db      	lsls	r3, r3, #3
 8000a1a:	0752      	lsls	r2, r2, #29
 8000a1c:	08db      	lsrs	r3, r3, #3
 8000a1e:	4313      	orrs	r3, r2
 8000a20:	e690      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000a22:	4643      	mov	r3, r8
 8000a24:	430b      	orrs	r3, r1
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0x582>
 8000a28:	e709      	b.n	800083e <__aeabi_dadd+0x396>
 8000a2a:	4643      	mov	r3, r8
 8000a2c:	4642      	mov	r2, r8
 8000a2e:	08c9      	lsrs	r1, r1, #3
 8000a30:	075b      	lsls	r3, r3, #29
 8000a32:	4655      	mov	r5, sl
 8000a34:	430b      	orrs	r3, r1
 8000a36:	08d0      	lsrs	r0, r2, #3
 8000a38:	e666      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a3a:	1acc      	subs	r4, r1, r3
 8000a3c:	42a1      	cmp	r1, r4
 8000a3e:	4189      	sbcs	r1, r1
 8000a40:	1a3f      	subs	r7, r7, r0
 8000a42:	4249      	negs	r1, r1
 8000a44:	4655      	mov	r5, sl
 8000a46:	2601      	movs	r6, #1
 8000a48:	1a7f      	subs	r7, r7, r1
 8000a4a:	e57e      	b.n	800054a <__aeabi_dadd+0xa2>
 8000a4c:	4642      	mov	r2, r8
 8000a4e:	1a5c      	subs	r4, r3, r1
 8000a50:	1a87      	subs	r7, r0, r2
 8000a52:	42a3      	cmp	r3, r4
 8000a54:	4192      	sbcs	r2, r2
 8000a56:	4252      	negs	r2, r2
 8000a58:	1abf      	subs	r7, r7, r2
 8000a5a:	023a      	lsls	r2, r7, #8
 8000a5c:	d53d      	bpl.n	8000ada <__aeabi_dadd+0x632>
 8000a5e:	1acc      	subs	r4, r1, r3
 8000a60:	42a1      	cmp	r1, r4
 8000a62:	4189      	sbcs	r1, r1
 8000a64:	4643      	mov	r3, r8
 8000a66:	4249      	negs	r1, r1
 8000a68:	1a1f      	subs	r7, r3, r0
 8000a6a:	4655      	mov	r5, sl
 8000a6c:	1a7f      	subs	r7, r7, r1
 8000a6e:	e595      	b.n	800059c <__aeabi_dadd+0xf4>
 8000a70:	077b      	lsls	r3, r7, #29
 8000a72:	08c9      	lsrs	r1, r1, #3
 8000a74:	430b      	orrs	r3, r1
 8000a76:	08f8      	lsrs	r0, r7, #3
 8000a78:	e643      	b.n	8000702 <__aeabi_dadd+0x25a>
 8000a7a:	4644      	mov	r4, r8
 8000a7c:	08db      	lsrs	r3, r3, #3
 8000a7e:	430c      	orrs	r4, r1
 8000a80:	d130      	bne.n	8000ae4 <__aeabi_dadd+0x63c>
 8000a82:	0742      	lsls	r2, r0, #29
 8000a84:	4313      	orrs	r3, r2
 8000a86:	08c0      	lsrs	r0, r0, #3
 8000a88:	e65c      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000a8a:	077b      	lsls	r3, r7, #29
 8000a8c:	08c9      	lsrs	r1, r1, #3
 8000a8e:	430b      	orrs	r3, r1
 8000a90:	08f8      	lsrs	r0, r7, #3
 8000a92:	e639      	b.n	8000708 <__aeabi_dadd+0x260>
 8000a94:	185c      	adds	r4, r3, r1
 8000a96:	429c      	cmp	r4, r3
 8000a98:	419b      	sbcs	r3, r3
 8000a9a:	4440      	add	r0, r8
 8000a9c:	425b      	negs	r3, r3
 8000a9e:	18c7      	adds	r7, r0, r3
 8000aa0:	023b      	lsls	r3, r7, #8
 8000aa2:	d400      	bmi.n	8000aa6 <__aeabi_dadd+0x5fe>
 8000aa4:	e625      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aa6:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <__aeabi_dadd+0x674>)
 8000aa8:	2601      	movs	r6, #1
 8000aaa:	401f      	ands	r7, r3
 8000aac:	e621      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000aae:	0004      	movs	r4, r0
 8000ab0:	3a20      	subs	r2, #32
 8000ab2:	40d4      	lsrs	r4, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	2a20      	cmp	r2, #32
 8000ab8:	d004      	beq.n	8000ac4 <__aeabi_dadd+0x61c>
 8000aba:	2240      	movs	r2, #64	; 0x40
 8000abc:	4666      	mov	r6, ip
 8000abe:	1b92      	subs	r2, r2, r6
 8000ac0:	4090      	lsls	r0, r2
 8000ac2:	4303      	orrs	r3, r0
 8000ac4:	1e5a      	subs	r2, r3, #1
 8000ac6:	4193      	sbcs	r3, r2
 8000ac8:	431c      	orrs	r4, r3
 8000aca:	e67e      	b.n	80007ca <__aeabi_dadd+0x322>
 8000acc:	185c      	adds	r4, r3, r1
 8000ace:	428c      	cmp	r4, r1
 8000ad0:	4189      	sbcs	r1, r1
 8000ad2:	4440      	add	r0, r8
 8000ad4:	4249      	negs	r1, r1
 8000ad6:	1847      	adds	r7, r0, r1
 8000ad8:	e6dd      	b.n	8000896 <__aeabi_dadd+0x3ee>
 8000ada:	0023      	movs	r3, r4
 8000adc:	433b      	orrs	r3, r7
 8000ade:	d100      	bne.n	8000ae2 <__aeabi_dadd+0x63a>
 8000ae0:	e6ad      	b.n	800083e <__aeabi_dadd+0x396>
 8000ae2:	e606      	b.n	80006f2 <__aeabi_dadd+0x24a>
 8000ae4:	0744      	lsls	r4, r0, #29
 8000ae6:	4323      	orrs	r3, r4
 8000ae8:	2480      	movs	r4, #128	; 0x80
 8000aea:	08c0      	lsrs	r0, r0, #3
 8000aec:	0324      	lsls	r4, r4, #12
 8000aee:	4220      	tst	r0, r4
 8000af0:	d008      	beq.n	8000b04 <__aeabi_dadd+0x65c>
 8000af2:	4642      	mov	r2, r8
 8000af4:	08d6      	lsrs	r6, r2, #3
 8000af6:	4226      	tst	r6, r4
 8000af8:	d104      	bne.n	8000b04 <__aeabi_dadd+0x65c>
 8000afa:	4655      	mov	r5, sl
 8000afc:	0030      	movs	r0, r6
 8000afe:	08cb      	lsrs	r3, r1, #3
 8000b00:	0751      	lsls	r1, r2, #29
 8000b02:	430b      	orrs	r3, r1
 8000b04:	0f5a      	lsrs	r2, r3, #29
 8000b06:	00db      	lsls	r3, r3, #3
 8000b08:	08db      	lsrs	r3, r3, #3
 8000b0a:	0752      	lsls	r2, r2, #29
 8000b0c:	4313      	orrs	r3, r2
 8000b0e:	e619      	b.n	8000744 <__aeabi_dadd+0x29c>
 8000b10:	2300      	movs	r3, #0
 8000b12:	4a01      	ldr	r2, [pc, #4]	; (8000b18 <__aeabi_dadd+0x670>)
 8000b14:	001f      	movs	r7, r3
 8000b16:	e55e      	b.n	80005d6 <__aeabi_dadd+0x12e>
 8000b18:	000007ff 	.word	0x000007ff
 8000b1c:	ff7fffff 	.word	0xff7fffff

08000b20 <__aeabi_ddiv>:
 8000b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b22:	4657      	mov	r7, sl
 8000b24:	464e      	mov	r6, r9
 8000b26:	4645      	mov	r5, r8
 8000b28:	46de      	mov	lr, fp
 8000b2a:	b5e0      	push	{r5, r6, r7, lr}
 8000b2c:	4681      	mov	r9, r0
 8000b2e:	0005      	movs	r5, r0
 8000b30:	030c      	lsls	r4, r1, #12
 8000b32:	0048      	lsls	r0, r1, #1
 8000b34:	4692      	mov	sl, r2
 8000b36:	001f      	movs	r7, r3
 8000b38:	b085      	sub	sp, #20
 8000b3a:	0b24      	lsrs	r4, r4, #12
 8000b3c:	0d40      	lsrs	r0, r0, #21
 8000b3e:	0fce      	lsrs	r6, r1, #31
 8000b40:	2800      	cmp	r0, #0
 8000b42:	d100      	bne.n	8000b46 <__aeabi_ddiv+0x26>
 8000b44:	e156      	b.n	8000df4 <__aeabi_ddiv+0x2d4>
 8000b46:	4bd4      	ldr	r3, [pc, #848]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000b48:	4298      	cmp	r0, r3
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_ddiv+0x2e>
 8000b4c:	e172      	b.n	8000e34 <__aeabi_ddiv+0x314>
 8000b4e:	0f6b      	lsrs	r3, r5, #29
 8000b50:	00e4      	lsls	r4, r4, #3
 8000b52:	431c      	orrs	r4, r3
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	041b      	lsls	r3, r3, #16
 8000b58:	4323      	orrs	r3, r4
 8000b5a:	4698      	mov	r8, r3
 8000b5c:	4bcf      	ldr	r3, [pc, #828]	; (8000e9c <__aeabi_ddiv+0x37c>)
 8000b5e:	00ed      	lsls	r5, r5, #3
 8000b60:	469b      	mov	fp, r3
 8000b62:	2300      	movs	r3, #0
 8000b64:	4699      	mov	r9, r3
 8000b66:	4483      	add	fp, r0
 8000b68:	9300      	str	r3, [sp, #0]
 8000b6a:	033c      	lsls	r4, r7, #12
 8000b6c:	007b      	lsls	r3, r7, #1
 8000b6e:	4650      	mov	r0, sl
 8000b70:	0b24      	lsrs	r4, r4, #12
 8000b72:	0d5b      	lsrs	r3, r3, #21
 8000b74:	0fff      	lsrs	r7, r7, #31
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d100      	bne.n	8000b7c <__aeabi_ddiv+0x5c>
 8000b7a:	e11f      	b.n	8000dbc <__aeabi_ddiv+0x29c>
 8000b7c:	4ac6      	ldr	r2, [pc, #792]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000b7e:	4293      	cmp	r3, r2
 8000b80:	d100      	bne.n	8000b84 <__aeabi_ddiv+0x64>
 8000b82:	e162      	b.n	8000e4a <__aeabi_ddiv+0x32a>
 8000b84:	49c5      	ldr	r1, [pc, #788]	; (8000e9c <__aeabi_ddiv+0x37c>)
 8000b86:	0f42      	lsrs	r2, r0, #29
 8000b88:	468c      	mov	ip, r1
 8000b8a:	00e4      	lsls	r4, r4, #3
 8000b8c:	4659      	mov	r1, fp
 8000b8e:	4314      	orrs	r4, r2
 8000b90:	2280      	movs	r2, #128	; 0x80
 8000b92:	4463      	add	r3, ip
 8000b94:	0412      	lsls	r2, r2, #16
 8000b96:	1acb      	subs	r3, r1, r3
 8000b98:	4314      	orrs	r4, r2
 8000b9a:	469b      	mov	fp, r3
 8000b9c:	00c2      	lsls	r2, r0, #3
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	0033      	movs	r3, r6
 8000ba2:	407b      	eors	r3, r7
 8000ba4:	469a      	mov	sl, r3
 8000ba6:	464b      	mov	r3, r9
 8000ba8:	2b0f      	cmp	r3, #15
 8000baa:	d827      	bhi.n	8000bfc <__aeabi_ddiv+0xdc>
 8000bac:	49bc      	ldr	r1, [pc, #752]	; (8000ea0 <__aeabi_ddiv+0x380>)
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	58cb      	ldr	r3, [r1, r3]
 8000bb2:	469f      	mov	pc, r3
 8000bb4:	46b2      	mov	sl, r6
 8000bb6:	9b00      	ldr	r3, [sp, #0]
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d016      	beq.n	8000bea <__aeabi_ddiv+0xca>
 8000bbc:	2b03      	cmp	r3, #3
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_ddiv+0xa2>
 8000bc0:	e28e      	b.n	80010e0 <__aeabi_ddiv+0x5c0>
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d000      	beq.n	8000bc8 <__aeabi_ddiv+0xa8>
 8000bc6:	e0d9      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	2400      	movs	r4, #0
 8000bcc:	2500      	movs	r5, #0
 8000bce:	4652      	mov	r2, sl
 8000bd0:	051b      	lsls	r3, r3, #20
 8000bd2:	4323      	orrs	r3, r4
 8000bd4:	07d2      	lsls	r2, r2, #31
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	0028      	movs	r0, r5
 8000bda:	0019      	movs	r1, r3
 8000bdc:	b005      	add	sp, #20
 8000bde:	bcf0      	pop	{r4, r5, r6, r7}
 8000be0:	46bb      	mov	fp, r7
 8000be2:	46b2      	mov	sl, r6
 8000be4:	46a9      	mov	r9, r5
 8000be6:	46a0      	mov	r8, r4
 8000be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bea:	2400      	movs	r4, #0
 8000bec:	2500      	movs	r5, #0
 8000bee:	4baa      	ldr	r3, [pc, #680]	; (8000e98 <__aeabi_ddiv+0x378>)
 8000bf0:	e7ed      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000bf2:	46ba      	mov	sl, r7
 8000bf4:	46a0      	mov	r8, r4
 8000bf6:	0015      	movs	r5, r2
 8000bf8:	9000      	str	r0, [sp, #0]
 8000bfa:	e7dc      	b.n	8000bb6 <__aeabi_ddiv+0x96>
 8000bfc:	4544      	cmp	r4, r8
 8000bfe:	d200      	bcs.n	8000c02 <__aeabi_ddiv+0xe2>
 8000c00:	e1c7      	b.n	8000f92 <__aeabi_ddiv+0x472>
 8000c02:	d100      	bne.n	8000c06 <__aeabi_ddiv+0xe6>
 8000c04:	e1c2      	b.n	8000f8c <__aeabi_ddiv+0x46c>
 8000c06:	2301      	movs	r3, #1
 8000c08:	425b      	negs	r3, r3
 8000c0a:	469c      	mov	ip, r3
 8000c0c:	002e      	movs	r6, r5
 8000c0e:	4640      	mov	r0, r8
 8000c10:	2500      	movs	r5, #0
 8000c12:	44e3      	add	fp, ip
 8000c14:	0223      	lsls	r3, r4, #8
 8000c16:	0e14      	lsrs	r4, r2, #24
 8000c18:	431c      	orrs	r4, r3
 8000c1a:	0c1b      	lsrs	r3, r3, #16
 8000c1c:	4699      	mov	r9, r3
 8000c1e:	0423      	lsls	r3, r4, #16
 8000c20:	0c1f      	lsrs	r7, r3, #16
 8000c22:	0212      	lsls	r2, r2, #8
 8000c24:	4649      	mov	r1, r9
 8000c26:	9200      	str	r2, [sp, #0]
 8000c28:	9701      	str	r7, [sp, #4]
 8000c2a:	f7ff fb0f 	bl	800024c <__aeabi_uidivmod>
 8000c2e:	0002      	movs	r2, r0
 8000c30:	437a      	muls	r2, r7
 8000c32:	040b      	lsls	r3, r1, #16
 8000c34:	0c31      	lsrs	r1, r6, #16
 8000c36:	4680      	mov	r8, r0
 8000c38:	4319      	orrs	r1, r3
 8000c3a:	428a      	cmp	r2, r1
 8000c3c:	d907      	bls.n	8000c4e <__aeabi_ddiv+0x12e>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	425b      	negs	r3, r3
 8000c42:	469c      	mov	ip, r3
 8000c44:	1909      	adds	r1, r1, r4
 8000c46:	44e0      	add	r8, ip
 8000c48:	428c      	cmp	r4, r1
 8000c4a:	d800      	bhi.n	8000c4e <__aeabi_ddiv+0x12e>
 8000c4c:	e207      	b.n	800105e <__aeabi_ddiv+0x53e>
 8000c4e:	1a88      	subs	r0, r1, r2
 8000c50:	4649      	mov	r1, r9
 8000c52:	f7ff fafb 	bl	800024c <__aeabi_uidivmod>
 8000c56:	0409      	lsls	r1, r1, #16
 8000c58:	468c      	mov	ip, r1
 8000c5a:	0431      	lsls	r1, r6, #16
 8000c5c:	4666      	mov	r6, ip
 8000c5e:	9a01      	ldr	r2, [sp, #4]
 8000c60:	0c09      	lsrs	r1, r1, #16
 8000c62:	4342      	muls	r2, r0
 8000c64:	0003      	movs	r3, r0
 8000c66:	4331      	orrs	r1, r6
 8000c68:	428a      	cmp	r2, r1
 8000c6a:	d904      	bls.n	8000c76 <__aeabi_ddiv+0x156>
 8000c6c:	1909      	adds	r1, r1, r4
 8000c6e:	3b01      	subs	r3, #1
 8000c70:	428c      	cmp	r4, r1
 8000c72:	d800      	bhi.n	8000c76 <__aeabi_ddiv+0x156>
 8000c74:	e1ed      	b.n	8001052 <__aeabi_ddiv+0x532>
 8000c76:	1a88      	subs	r0, r1, r2
 8000c78:	4642      	mov	r2, r8
 8000c7a:	0412      	lsls	r2, r2, #16
 8000c7c:	431a      	orrs	r2, r3
 8000c7e:	4690      	mov	r8, r2
 8000c80:	4641      	mov	r1, r8
 8000c82:	9b00      	ldr	r3, [sp, #0]
 8000c84:	040e      	lsls	r6, r1, #16
 8000c86:	0c1b      	lsrs	r3, r3, #16
 8000c88:	001f      	movs	r7, r3
 8000c8a:	9302      	str	r3, [sp, #8]
 8000c8c:	9b00      	ldr	r3, [sp, #0]
 8000c8e:	0c36      	lsrs	r6, r6, #16
 8000c90:	041b      	lsls	r3, r3, #16
 8000c92:	0c19      	lsrs	r1, r3, #16
 8000c94:	000b      	movs	r3, r1
 8000c96:	4373      	muls	r3, r6
 8000c98:	0c12      	lsrs	r2, r2, #16
 8000c9a:	437e      	muls	r6, r7
 8000c9c:	9103      	str	r1, [sp, #12]
 8000c9e:	4351      	muls	r1, r2
 8000ca0:	437a      	muls	r2, r7
 8000ca2:	0c1f      	lsrs	r7, r3, #16
 8000ca4:	46bc      	mov	ip, r7
 8000ca6:	1876      	adds	r6, r6, r1
 8000ca8:	4466      	add	r6, ip
 8000caa:	42b1      	cmp	r1, r6
 8000cac:	d903      	bls.n	8000cb6 <__aeabi_ddiv+0x196>
 8000cae:	2180      	movs	r1, #128	; 0x80
 8000cb0:	0249      	lsls	r1, r1, #9
 8000cb2:	468c      	mov	ip, r1
 8000cb4:	4462      	add	r2, ip
 8000cb6:	0c31      	lsrs	r1, r6, #16
 8000cb8:	188a      	adds	r2, r1, r2
 8000cba:	0431      	lsls	r1, r6, #16
 8000cbc:	041e      	lsls	r6, r3, #16
 8000cbe:	0c36      	lsrs	r6, r6, #16
 8000cc0:	198e      	adds	r6, r1, r6
 8000cc2:	4290      	cmp	r0, r2
 8000cc4:	d302      	bcc.n	8000ccc <__aeabi_ddiv+0x1ac>
 8000cc6:	d112      	bne.n	8000cee <__aeabi_ddiv+0x1ce>
 8000cc8:	42b5      	cmp	r5, r6
 8000cca:	d210      	bcs.n	8000cee <__aeabi_ddiv+0x1ce>
 8000ccc:	4643      	mov	r3, r8
 8000cce:	1e59      	subs	r1, r3, #1
 8000cd0:	9b00      	ldr	r3, [sp, #0]
 8000cd2:	469c      	mov	ip, r3
 8000cd4:	4465      	add	r5, ip
 8000cd6:	001f      	movs	r7, r3
 8000cd8:	429d      	cmp	r5, r3
 8000cda:	419b      	sbcs	r3, r3
 8000cdc:	425b      	negs	r3, r3
 8000cde:	191b      	adds	r3, r3, r4
 8000ce0:	18c0      	adds	r0, r0, r3
 8000ce2:	4284      	cmp	r4, r0
 8000ce4:	d200      	bcs.n	8000ce8 <__aeabi_ddiv+0x1c8>
 8000ce6:	e1a0      	b.n	800102a <__aeabi_ddiv+0x50a>
 8000ce8:	d100      	bne.n	8000cec <__aeabi_ddiv+0x1cc>
 8000cea:	e19b      	b.n	8001024 <__aeabi_ddiv+0x504>
 8000cec:	4688      	mov	r8, r1
 8000cee:	1bae      	subs	r6, r5, r6
 8000cf0:	42b5      	cmp	r5, r6
 8000cf2:	41ad      	sbcs	r5, r5
 8000cf4:	1a80      	subs	r0, r0, r2
 8000cf6:	426d      	negs	r5, r5
 8000cf8:	1b40      	subs	r0, r0, r5
 8000cfa:	4284      	cmp	r4, r0
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_ddiv+0x1e0>
 8000cfe:	e1d5      	b.n	80010ac <__aeabi_ddiv+0x58c>
 8000d00:	4649      	mov	r1, r9
 8000d02:	f7ff faa3 	bl	800024c <__aeabi_uidivmod>
 8000d06:	9a01      	ldr	r2, [sp, #4]
 8000d08:	040b      	lsls	r3, r1, #16
 8000d0a:	4342      	muls	r2, r0
 8000d0c:	0c31      	lsrs	r1, r6, #16
 8000d0e:	0005      	movs	r5, r0
 8000d10:	4319      	orrs	r1, r3
 8000d12:	428a      	cmp	r2, r1
 8000d14:	d900      	bls.n	8000d18 <__aeabi_ddiv+0x1f8>
 8000d16:	e16c      	b.n	8000ff2 <__aeabi_ddiv+0x4d2>
 8000d18:	1a88      	subs	r0, r1, r2
 8000d1a:	4649      	mov	r1, r9
 8000d1c:	f7ff fa96 	bl	800024c <__aeabi_uidivmod>
 8000d20:	9a01      	ldr	r2, [sp, #4]
 8000d22:	0436      	lsls	r6, r6, #16
 8000d24:	4342      	muls	r2, r0
 8000d26:	0409      	lsls	r1, r1, #16
 8000d28:	0c36      	lsrs	r6, r6, #16
 8000d2a:	0003      	movs	r3, r0
 8000d2c:	430e      	orrs	r6, r1
 8000d2e:	42b2      	cmp	r2, r6
 8000d30:	d900      	bls.n	8000d34 <__aeabi_ddiv+0x214>
 8000d32:	e153      	b.n	8000fdc <__aeabi_ddiv+0x4bc>
 8000d34:	9803      	ldr	r0, [sp, #12]
 8000d36:	1ab6      	subs	r6, r6, r2
 8000d38:	0002      	movs	r2, r0
 8000d3a:	042d      	lsls	r5, r5, #16
 8000d3c:	431d      	orrs	r5, r3
 8000d3e:	9f02      	ldr	r7, [sp, #8]
 8000d40:	042b      	lsls	r3, r5, #16
 8000d42:	0c1b      	lsrs	r3, r3, #16
 8000d44:	435a      	muls	r2, r3
 8000d46:	437b      	muls	r3, r7
 8000d48:	469c      	mov	ip, r3
 8000d4a:	0c29      	lsrs	r1, r5, #16
 8000d4c:	4348      	muls	r0, r1
 8000d4e:	0c13      	lsrs	r3, r2, #16
 8000d50:	4484      	add	ip, r0
 8000d52:	4463      	add	r3, ip
 8000d54:	4379      	muls	r1, r7
 8000d56:	4298      	cmp	r0, r3
 8000d58:	d903      	bls.n	8000d62 <__aeabi_ddiv+0x242>
 8000d5a:	2080      	movs	r0, #128	; 0x80
 8000d5c:	0240      	lsls	r0, r0, #9
 8000d5e:	4684      	mov	ip, r0
 8000d60:	4461      	add	r1, ip
 8000d62:	0c18      	lsrs	r0, r3, #16
 8000d64:	0412      	lsls	r2, r2, #16
 8000d66:	041b      	lsls	r3, r3, #16
 8000d68:	0c12      	lsrs	r2, r2, #16
 8000d6a:	1841      	adds	r1, r0, r1
 8000d6c:	189b      	adds	r3, r3, r2
 8000d6e:	428e      	cmp	r6, r1
 8000d70:	d200      	bcs.n	8000d74 <__aeabi_ddiv+0x254>
 8000d72:	e0ff      	b.n	8000f74 <__aeabi_ddiv+0x454>
 8000d74:	d100      	bne.n	8000d78 <__aeabi_ddiv+0x258>
 8000d76:	e0fa      	b.n	8000f6e <__aeabi_ddiv+0x44e>
 8000d78:	2301      	movs	r3, #1
 8000d7a:	431d      	orrs	r5, r3
 8000d7c:	4a49      	ldr	r2, [pc, #292]	; (8000ea4 <__aeabi_ddiv+0x384>)
 8000d7e:	445a      	add	r2, fp
 8000d80:	2a00      	cmp	r2, #0
 8000d82:	dc00      	bgt.n	8000d86 <__aeabi_ddiv+0x266>
 8000d84:	e0aa      	b.n	8000edc <__aeabi_ddiv+0x3bc>
 8000d86:	076b      	lsls	r3, r5, #29
 8000d88:	d000      	beq.n	8000d8c <__aeabi_ddiv+0x26c>
 8000d8a:	e13d      	b.n	8001008 <__aeabi_ddiv+0x4e8>
 8000d8c:	08ed      	lsrs	r5, r5, #3
 8000d8e:	4643      	mov	r3, r8
 8000d90:	01db      	lsls	r3, r3, #7
 8000d92:	d506      	bpl.n	8000da2 <__aeabi_ddiv+0x282>
 8000d94:	4642      	mov	r2, r8
 8000d96:	4b44      	ldr	r3, [pc, #272]	; (8000ea8 <__aeabi_ddiv+0x388>)
 8000d98:	401a      	ands	r2, r3
 8000d9a:	4690      	mov	r8, r2
 8000d9c:	2280      	movs	r2, #128	; 0x80
 8000d9e:	00d2      	lsls	r2, r2, #3
 8000da0:	445a      	add	r2, fp
 8000da2:	4b42      	ldr	r3, [pc, #264]	; (8000eac <__aeabi_ddiv+0x38c>)
 8000da4:	429a      	cmp	r2, r3
 8000da6:	dd00      	ble.n	8000daa <__aeabi_ddiv+0x28a>
 8000da8:	e71f      	b.n	8000bea <__aeabi_ddiv+0xca>
 8000daa:	4643      	mov	r3, r8
 8000dac:	075b      	lsls	r3, r3, #29
 8000dae:	431d      	orrs	r5, r3
 8000db0:	4643      	mov	r3, r8
 8000db2:	0552      	lsls	r2, r2, #21
 8000db4:	025c      	lsls	r4, r3, #9
 8000db6:	0b24      	lsrs	r4, r4, #12
 8000db8:	0d53      	lsrs	r3, r2, #21
 8000dba:	e708      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000dbc:	4652      	mov	r2, sl
 8000dbe:	4322      	orrs	r2, r4
 8000dc0:	d100      	bne.n	8000dc4 <__aeabi_ddiv+0x2a4>
 8000dc2:	e07b      	b.n	8000ebc <__aeabi_ddiv+0x39c>
 8000dc4:	2c00      	cmp	r4, #0
 8000dc6:	d100      	bne.n	8000dca <__aeabi_ddiv+0x2aa>
 8000dc8:	e0fa      	b.n	8000fc0 <__aeabi_ddiv+0x4a0>
 8000dca:	0020      	movs	r0, r4
 8000dcc:	f001 f952 	bl	8002074 <__clzsi2>
 8000dd0:	0002      	movs	r2, r0
 8000dd2:	3a0b      	subs	r2, #11
 8000dd4:	231d      	movs	r3, #29
 8000dd6:	0001      	movs	r1, r0
 8000dd8:	1a9b      	subs	r3, r3, r2
 8000dda:	4652      	mov	r2, sl
 8000ddc:	3908      	subs	r1, #8
 8000dde:	40da      	lsrs	r2, r3
 8000de0:	408c      	lsls	r4, r1
 8000de2:	4314      	orrs	r4, r2
 8000de4:	4652      	mov	r2, sl
 8000de6:	408a      	lsls	r2, r1
 8000de8:	4b31      	ldr	r3, [pc, #196]	; (8000eb0 <__aeabi_ddiv+0x390>)
 8000dea:	4458      	add	r0, fp
 8000dec:	469b      	mov	fp, r3
 8000dee:	4483      	add	fp, r0
 8000df0:	2000      	movs	r0, #0
 8000df2:	e6d5      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000df4:	464b      	mov	r3, r9
 8000df6:	4323      	orrs	r3, r4
 8000df8:	4698      	mov	r8, r3
 8000dfa:	d044      	beq.n	8000e86 <__aeabi_ddiv+0x366>
 8000dfc:	2c00      	cmp	r4, #0
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_ddiv+0x2e2>
 8000e00:	e0ce      	b.n	8000fa0 <__aeabi_ddiv+0x480>
 8000e02:	0020      	movs	r0, r4
 8000e04:	f001 f936 	bl	8002074 <__clzsi2>
 8000e08:	0001      	movs	r1, r0
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	390b      	subs	r1, #11
 8000e0e:	231d      	movs	r3, #29
 8000e10:	1a5b      	subs	r3, r3, r1
 8000e12:	4649      	mov	r1, r9
 8000e14:	0010      	movs	r0, r2
 8000e16:	40d9      	lsrs	r1, r3
 8000e18:	3808      	subs	r0, #8
 8000e1a:	4084      	lsls	r4, r0
 8000e1c:	000b      	movs	r3, r1
 8000e1e:	464d      	mov	r5, r9
 8000e20:	4323      	orrs	r3, r4
 8000e22:	4698      	mov	r8, r3
 8000e24:	4085      	lsls	r5, r0
 8000e26:	4823      	ldr	r0, [pc, #140]	; (8000eb4 <__aeabi_ddiv+0x394>)
 8000e28:	1a83      	subs	r3, r0, r2
 8000e2a:	469b      	mov	fp, r3
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	4699      	mov	r9, r3
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	e69a      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e34:	464b      	mov	r3, r9
 8000e36:	4323      	orrs	r3, r4
 8000e38:	4698      	mov	r8, r3
 8000e3a:	d11d      	bne.n	8000e78 <__aeabi_ddiv+0x358>
 8000e3c:	2308      	movs	r3, #8
 8000e3e:	4699      	mov	r9, r3
 8000e40:	3b06      	subs	r3, #6
 8000e42:	2500      	movs	r5, #0
 8000e44:	4683      	mov	fp, r0
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	e68f      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e4a:	4652      	mov	r2, sl
 8000e4c:	4322      	orrs	r2, r4
 8000e4e:	d109      	bne.n	8000e64 <__aeabi_ddiv+0x344>
 8000e50:	2302      	movs	r3, #2
 8000e52:	4649      	mov	r1, r9
 8000e54:	4319      	orrs	r1, r3
 8000e56:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <__aeabi_ddiv+0x398>)
 8000e58:	4689      	mov	r9, r1
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	2400      	movs	r4, #0
 8000e5e:	2002      	movs	r0, #2
 8000e60:	44e3      	add	fp, ip
 8000e62:	e69d      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000e64:	2303      	movs	r3, #3
 8000e66:	464a      	mov	r2, r9
 8000e68:	431a      	orrs	r2, r3
 8000e6a:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <__aeabi_ddiv+0x398>)
 8000e6c:	4691      	mov	r9, r2
 8000e6e:	469c      	mov	ip, r3
 8000e70:	4652      	mov	r2, sl
 8000e72:	2003      	movs	r0, #3
 8000e74:	44e3      	add	fp, ip
 8000e76:	e693      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000e78:	230c      	movs	r3, #12
 8000e7a:	4699      	mov	r9, r3
 8000e7c:	3b09      	subs	r3, #9
 8000e7e:	46a0      	mov	r8, r4
 8000e80:	4683      	mov	fp, r0
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	e671      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e86:	2304      	movs	r3, #4
 8000e88:	4699      	mov	r9, r3
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	469b      	mov	fp, r3
 8000e8e:	3301      	adds	r3, #1
 8000e90:	2500      	movs	r5, #0
 8000e92:	9300      	str	r3, [sp, #0]
 8000e94:	e669      	b.n	8000b6a <__aeabi_ddiv+0x4a>
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	000007ff 	.word	0x000007ff
 8000e9c:	fffffc01 	.word	0xfffffc01
 8000ea0:	080087f0 	.word	0x080087f0
 8000ea4:	000003ff 	.word	0x000003ff
 8000ea8:	feffffff 	.word	0xfeffffff
 8000eac:	000007fe 	.word	0x000007fe
 8000eb0:	000003f3 	.word	0x000003f3
 8000eb4:	fffffc0d 	.word	0xfffffc0d
 8000eb8:	fffff801 	.word	0xfffff801
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	4319      	orrs	r1, r3
 8000ec2:	4689      	mov	r9, r1
 8000ec4:	2400      	movs	r4, #0
 8000ec6:	2001      	movs	r0, #1
 8000ec8:	e66a      	b.n	8000ba0 <__aeabi_ddiv+0x80>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	2480      	movs	r4, #128	; 0x80
 8000ece:	469a      	mov	sl, r3
 8000ed0:	2500      	movs	r5, #0
 8000ed2:	4b8a      	ldr	r3, [pc, #552]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000ed4:	0324      	lsls	r4, r4, #12
 8000ed6:	e67a      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000ed8:	2501      	movs	r5, #1
 8000eda:	426d      	negs	r5, r5
 8000edc:	2301      	movs	r3, #1
 8000ede:	1a9b      	subs	r3, r3, r2
 8000ee0:	2b38      	cmp	r3, #56	; 0x38
 8000ee2:	dd00      	ble.n	8000ee6 <__aeabi_ddiv+0x3c6>
 8000ee4:	e670      	b.n	8000bc8 <__aeabi_ddiv+0xa8>
 8000ee6:	2b1f      	cmp	r3, #31
 8000ee8:	dc00      	bgt.n	8000eec <__aeabi_ddiv+0x3cc>
 8000eea:	e0bf      	b.n	800106c <__aeabi_ddiv+0x54c>
 8000eec:	211f      	movs	r1, #31
 8000eee:	4249      	negs	r1, r1
 8000ef0:	1a8a      	subs	r2, r1, r2
 8000ef2:	4641      	mov	r1, r8
 8000ef4:	40d1      	lsrs	r1, r2
 8000ef6:	000a      	movs	r2, r1
 8000ef8:	2b20      	cmp	r3, #32
 8000efa:	d004      	beq.n	8000f06 <__aeabi_ddiv+0x3e6>
 8000efc:	4641      	mov	r1, r8
 8000efe:	4b80      	ldr	r3, [pc, #512]	; (8001100 <__aeabi_ddiv+0x5e0>)
 8000f00:	445b      	add	r3, fp
 8000f02:	4099      	lsls	r1, r3
 8000f04:	430d      	orrs	r5, r1
 8000f06:	1e6b      	subs	r3, r5, #1
 8000f08:	419d      	sbcs	r5, r3
 8000f0a:	2307      	movs	r3, #7
 8000f0c:	432a      	orrs	r2, r5
 8000f0e:	001d      	movs	r5, r3
 8000f10:	2400      	movs	r4, #0
 8000f12:	4015      	ands	r5, r2
 8000f14:	4213      	tst	r3, r2
 8000f16:	d100      	bne.n	8000f1a <__aeabi_ddiv+0x3fa>
 8000f18:	e0d4      	b.n	80010c4 <__aeabi_ddiv+0x5a4>
 8000f1a:	210f      	movs	r1, #15
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4011      	ands	r1, r2
 8000f20:	2904      	cmp	r1, #4
 8000f22:	d100      	bne.n	8000f26 <__aeabi_ddiv+0x406>
 8000f24:	e0cb      	b.n	80010be <__aeabi_ddiv+0x59e>
 8000f26:	1d11      	adds	r1, r2, #4
 8000f28:	4291      	cmp	r1, r2
 8000f2a:	4192      	sbcs	r2, r2
 8000f2c:	4252      	negs	r2, r2
 8000f2e:	189b      	adds	r3, r3, r2
 8000f30:	000a      	movs	r2, r1
 8000f32:	0219      	lsls	r1, r3, #8
 8000f34:	d400      	bmi.n	8000f38 <__aeabi_ddiv+0x418>
 8000f36:	e0c2      	b.n	80010be <__aeabi_ddiv+0x59e>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	2400      	movs	r4, #0
 8000f3c:	2500      	movs	r5, #0
 8000f3e:	e646      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f40:	2380      	movs	r3, #128	; 0x80
 8000f42:	4641      	mov	r1, r8
 8000f44:	031b      	lsls	r3, r3, #12
 8000f46:	4219      	tst	r1, r3
 8000f48:	d008      	beq.n	8000f5c <__aeabi_ddiv+0x43c>
 8000f4a:	421c      	tst	r4, r3
 8000f4c:	d106      	bne.n	8000f5c <__aeabi_ddiv+0x43c>
 8000f4e:	431c      	orrs	r4, r3
 8000f50:	0324      	lsls	r4, r4, #12
 8000f52:	46ba      	mov	sl, r7
 8000f54:	0015      	movs	r5, r2
 8000f56:	4b69      	ldr	r3, [pc, #420]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000f58:	0b24      	lsrs	r4, r4, #12
 8000f5a:	e638      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f5c:	2480      	movs	r4, #128	; 0x80
 8000f5e:	4643      	mov	r3, r8
 8000f60:	0324      	lsls	r4, r4, #12
 8000f62:	431c      	orrs	r4, r3
 8000f64:	0324      	lsls	r4, r4, #12
 8000f66:	46b2      	mov	sl, r6
 8000f68:	4b64      	ldr	r3, [pc, #400]	; (80010fc <__aeabi_ddiv+0x5dc>)
 8000f6a:	0b24      	lsrs	r4, r4, #12
 8000f6c:	e62f      	b.n	8000bce <__aeabi_ddiv+0xae>
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d100      	bne.n	8000f74 <__aeabi_ddiv+0x454>
 8000f72:	e703      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 8000f74:	19a6      	adds	r6, r4, r6
 8000f76:	1e68      	subs	r0, r5, #1
 8000f78:	42a6      	cmp	r6, r4
 8000f7a:	d200      	bcs.n	8000f7e <__aeabi_ddiv+0x45e>
 8000f7c:	e08d      	b.n	800109a <__aeabi_ddiv+0x57a>
 8000f7e:	428e      	cmp	r6, r1
 8000f80:	d200      	bcs.n	8000f84 <__aeabi_ddiv+0x464>
 8000f82:	e0a3      	b.n	80010cc <__aeabi_ddiv+0x5ac>
 8000f84:	d100      	bne.n	8000f88 <__aeabi_ddiv+0x468>
 8000f86:	e0b3      	b.n	80010f0 <__aeabi_ddiv+0x5d0>
 8000f88:	0005      	movs	r5, r0
 8000f8a:	e6f5      	b.n	8000d78 <__aeabi_ddiv+0x258>
 8000f8c:	42aa      	cmp	r2, r5
 8000f8e:	d900      	bls.n	8000f92 <__aeabi_ddiv+0x472>
 8000f90:	e639      	b.n	8000c06 <__aeabi_ddiv+0xe6>
 8000f92:	4643      	mov	r3, r8
 8000f94:	07de      	lsls	r6, r3, #31
 8000f96:	0858      	lsrs	r0, r3, #1
 8000f98:	086b      	lsrs	r3, r5, #1
 8000f9a:	431e      	orrs	r6, r3
 8000f9c:	07ed      	lsls	r5, r5, #31
 8000f9e:	e639      	b.n	8000c14 <__aeabi_ddiv+0xf4>
 8000fa0:	4648      	mov	r0, r9
 8000fa2:	f001 f867 	bl	8002074 <__clzsi2>
 8000fa6:	0001      	movs	r1, r0
 8000fa8:	0002      	movs	r2, r0
 8000faa:	3115      	adds	r1, #21
 8000fac:	3220      	adds	r2, #32
 8000fae:	291c      	cmp	r1, #28
 8000fb0:	dc00      	bgt.n	8000fb4 <__aeabi_ddiv+0x494>
 8000fb2:	e72c      	b.n	8000e0e <__aeabi_ddiv+0x2ee>
 8000fb4:	464b      	mov	r3, r9
 8000fb6:	3808      	subs	r0, #8
 8000fb8:	4083      	lsls	r3, r0
 8000fba:	2500      	movs	r5, #0
 8000fbc:	4698      	mov	r8, r3
 8000fbe:	e732      	b.n	8000e26 <__aeabi_ddiv+0x306>
 8000fc0:	f001 f858 	bl	8002074 <__clzsi2>
 8000fc4:	0003      	movs	r3, r0
 8000fc6:	001a      	movs	r2, r3
 8000fc8:	3215      	adds	r2, #21
 8000fca:	3020      	adds	r0, #32
 8000fcc:	2a1c      	cmp	r2, #28
 8000fce:	dc00      	bgt.n	8000fd2 <__aeabi_ddiv+0x4b2>
 8000fd0:	e700      	b.n	8000dd4 <__aeabi_ddiv+0x2b4>
 8000fd2:	4654      	mov	r4, sl
 8000fd4:	3b08      	subs	r3, #8
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	409c      	lsls	r4, r3
 8000fda:	e705      	b.n	8000de8 <__aeabi_ddiv+0x2c8>
 8000fdc:	1936      	adds	r6, r6, r4
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	42b4      	cmp	r4, r6
 8000fe2:	d900      	bls.n	8000fe6 <__aeabi_ddiv+0x4c6>
 8000fe4:	e6a6      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000fe6:	42b2      	cmp	r2, r6
 8000fe8:	d800      	bhi.n	8000fec <__aeabi_ddiv+0x4cc>
 8000fea:	e6a3      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000fec:	1e83      	subs	r3, r0, #2
 8000fee:	1936      	adds	r6, r6, r4
 8000ff0:	e6a0      	b.n	8000d34 <__aeabi_ddiv+0x214>
 8000ff2:	1909      	adds	r1, r1, r4
 8000ff4:	3d01      	subs	r5, #1
 8000ff6:	428c      	cmp	r4, r1
 8000ff8:	d900      	bls.n	8000ffc <__aeabi_ddiv+0x4dc>
 8000ffa:	e68d      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8000ffc:	428a      	cmp	r2, r1
 8000ffe:	d800      	bhi.n	8001002 <__aeabi_ddiv+0x4e2>
 8001000:	e68a      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8001002:	1e85      	subs	r5, r0, #2
 8001004:	1909      	adds	r1, r1, r4
 8001006:	e687      	b.n	8000d18 <__aeabi_ddiv+0x1f8>
 8001008:	230f      	movs	r3, #15
 800100a:	402b      	ands	r3, r5
 800100c:	2b04      	cmp	r3, #4
 800100e:	d100      	bne.n	8001012 <__aeabi_ddiv+0x4f2>
 8001010:	e6bc      	b.n	8000d8c <__aeabi_ddiv+0x26c>
 8001012:	2305      	movs	r3, #5
 8001014:	425b      	negs	r3, r3
 8001016:	42ab      	cmp	r3, r5
 8001018:	419b      	sbcs	r3, r3
 800101a:	3504      	adds	r5, #4
 800101c:	425b      	negs	r3, r3
 800101e:	08ed      	lsrs	r5, r5, #3
 8001020:	4498      	add	r8, r3
 8001022:	e6b4      	b.n	8000d8e <__aeabi_ddiv+0x26e>
 8001024:	42af      	cmp	r7, r5
 8001026:	d900      	bls.n	800102a <__aeabi_ddiv+0x50a>
 8001028:	e660      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 800102a:	4282      	cmp	r2, r0
 800102c:	d804      	bhi.n	8001038 <__aeabi_ddiv+0x518>
 800102e:	d000      	beq.n	8001032 <__aeabi_ddiv+0x512>
 8001030:	e65c      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 8001032:	42ae      	cmp	r6, r5
 8001034:	d800      	bhi.n	8001038 <__aeabi_ddiv+0x518>
 8001036:	e659      	b.n	8000cec <__aeabi_ddiv+0x1cc>
 8001038:	2302      	movs	r3, #2
 800103a:	425b      	negs	r3, r3
 800103c:	469c      	mov	ip, r3
 800103e:	9b00      	ldr	r3, [sp, #0]
 8001040:	44e0      	add	r8, ip
 8001042:	469c      	mov	ip, r3
 8001044:	4465      	add	r5, ip
 8001046:	429d      	cmp	r5, r3
 8001048:	419b      	sbcs	r3, r3
 800104a:	425b      	negs	r3, r3
 800104c:	191b      	adds	r3, r3, r4
 800104e:	18c0      	adds	r0, r0, r3
 8001050:	e64d      	b.n	8000cee <__aeabi_ddiv+0x1ce>
 8001052:	428a      	cmp	r2, r1
 8001054:	d800      	bhi.n	8001058 <__aeabi_ddiv+0x538>
 8001056:	e60e      	b.n	8000c76 <__aeabi_ddiv+0x156>
 8001058:	1e83      	subs	r3, r0, #2
 800105a:	1909      	adds	r1, r1, r4
 800105c:	e60b      	b.n	8000c76 <__aeabi_ddiv+0x156>
 800105e:	428a      	cmp	r2, r1
 8001060:	d800      	bhi.n	8001064 <__aeabi_ddiv+0x544>
 8001062:	e5f4      	b.n	8000c4e <__aeabi_ddiv+0x12e>
 8001064:	1e83      	subs	r3, r0, #2
 8001066:	4698      	mov	r8, r3
 8001068:	1909      	adds	r1, r1, r4
 800106a:	e5f0      	b.n	8000c4e <__aeabi_ddiv+0x12e>
 800106c:	4925      	ldr	r1, [pc, #148]	; (8001104 <__aeabi_ddiv+0x5e4>)
 800106e:	0028      	movs	r0, r5
 8001070:	4459      	add	r1, fp
 8001072:	408d      	lsls	r5, r1
 8001074:	4642      	mov	r2, r8
 8001076:	408a      	lsls	r2, r1
 8001078:	1e69      	subs	r1, r5, #1
 800107a:	418d      	sbcs	r5, r1
 800107c:	4641      	mov	r1, r8
 800107e:	40d8      	lsrs	r0, r3
 8001080:	40d9      	lsrs	r1, r3
 8001082:	4302      	orrs	r2, r0
 8001084:	432a      	orrs	r2, r5
 8001086:	000b      	movs	r3, r1
 8001088:	0751      	lsls	r1, r2, #29
 800108a:	d100      	bne.n	800108e <__aeabi_ddiv+0x56e>
 800108c:	e751      	b.n	8000f32 <__aeabi_ddiv+0x412>
 800108e:	210f      	movs	r1, #15
 8001090:	4011      	ands	r1, r2
 8001092:	2904      	cmp	r1, #4
 8001094:	d000      	beq.n	8001098 <__aeabi_ddiv+0x578>
 8001096:	e746      	b.n	8000f26 <__aeabi_ddiv+0x406>
 8001098:	e74b      	b.n	8000f32 <__aeabi_ddiv+0x412>
 800109a:	0005      	movs	r5, r0
 800109c:	428e      	cmp	r6, r1
 800109e:	d000      	beq.n	80010a2 <__aeabi_ddiv+0x582>
 80010a0:	e66a      	b.n	8000d78 <__aeabi_ddiv+0x258>
 80010a2:	9a00      	ldr	r2, [sp, #0]
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d000      	beq.n	80010aa <__aeabi_ddiv+0x58a>
 80010a8:	e666      	b.n	8000d78 <__aeabi_ddiv+0x258>
 80010aa:	e667      	b.n	8000d7c <__aeabi_ddiv+0x25c>
 80010ac:	4a16      	ldr	r2, [pc, #88]	; (8001108 <__aeabi_ddiv+0x5e8>)
 80010ae:	445a      	add	r2, fp
 80010b0:	2a00      	cmp	r2, #0
 80010b2:	dc00      	bgt.n	80010b6 <__aeabi_ddiv+0x596>
 80010b4:	e710      	b.n	8000ed8 <__aeabi_ddiv+0x3b8>
 80010b6:	2301      	movs	r3, #1
 80010b8:	2500      	movs	r5, #0
 80010ba:	4498      	add	r8, r3
 80010bc:	e667      	b.n	8000d8e <__aeabi_ddiv+0x26e>
 80010be:	075d      	lsls	r5, r3, #29
 80010c0:	025b      	lsls	r3, r3, #9
 80010c2:	0b1c      	lsrs	r4, r3, #12
 80010c4:	08d2      	lsrs	r2, r2, #3
 80010c6:	2300      	movs	r3, #0
 80010c8:	4315      	orrs	r5, r2
 80010ca:	e580      	b.n	8000bce <__aeabi_ddiv+0xae>
 80010cc:	9800      	ldr	r0, [sp, #0]
 80010ce:	3d02      	subs	r5, #2
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	4282      	cmp	r2, r0
 80010d4:	41bf      	sbcs	r7, r7
 80010d6:	427f      	negs	r7, r7
 80010d8:	193c      	adds	r4, r7, r4
 80010da:	1936      	adds	r6, r6, r4
 80010dc:	9200      	str	r2, [sp, #0]
 80010de:	e7dd      	b.n	800109c <__aeabi_ddiv+0x57c>
 80010e0:	2480      	movs	r4, #128	; 0x80
 80010e2:	4643      	mov	r3, r8
 80010e4:	0324      	lsls	r4, r4, #12
 80010e6:	431c      	orrs	r4, r3
 80010e8:	0324      	lsls	r4, r4, #12
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <__aeabi_ddiv+0x5dc>)
 80010ec:	0b24      	lsrs	r4, r4, #12
 80010ee:	e56e      	b.n	8000bce <__aeabi_ddiv+0xae>
 80010f0:	9a00      	ldr	r2, [sp, #0]
 80010f2:	429a      	cmp	r2, r3
 80010f4:	d3ea      	bcc.n	80010cc <__aeabi_ddiv+0x5ac>
 80010f6:	0005      	movs	r5, r0
 80010f8:	e7d3      	b.n	80010a2 <__aeabi_ddiv+0x582>
 80010fa:	46c0      	nop			; (mov r8, r8)
 80010fc:	000007ff 	.word	0x000007ff
 8001100:	0000043e 	.word	0x0000043e
 8001104:	0000041e 	.word	0x0000041e
 8001108:	000003ff 	.word	0x000003ff

0800110c <__eqdf2>:
 800110c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800110e:	464e      	mov	r6, r9
 8001110:	4645      	mov	r5, r8
 8001112:	46de      	mov	lr, fp
 8001114:	4657      	mov	r7, sl
 8001116:	4690      	mov	r8, r2
 8001118:	b5e0      	push	{r5, r6, r7, lr}
 800111a:	0017      	movs	r7, r2
 800111c:	031a      	lsls	r2, r3, #12
 800111e:	0b12      	lsrs	r2, r2, #12
 8001120:	0005      	movs	r5, r0
 8001122:	4684      	mov	ip, r0
 8001124:	4819      	ldr	r0, [pc, #100]	; (800118c <__eqdf2+0x80>)
 8001126:	030e      	lsls	r6, r1, #12
 8001128:	004c      	lsls	r4, r1, #1
 800112a:	4691      	mov	r9, r2
 800112c:	005a      	lsls	r2, r3, #1
 800112e:	0fdb      	lsrs	r3, r3, #31
 8001130:	469b      	mov	fp, r3
 8001132:	0b36      	lsrs	r6, r6, #12
 8001134:	0d64      	lsrs	r4, r4, #21
 8001136:	0fc9      	lsrs	r1, r1, #31
 8001138:	0d52      	lsrs	r2, r2, #21
 800113a:	4284      	cmp	r4, r0
 800113c:	d019      	beq.n	8001172 <__eqdf2+0x66>
 800113e:	4282      	cmp	r2, r0
 8001140:	d010      	beq.n	8001164 <__eqdf2+0x58>
 8001142:	2001      	movs	r0, #1
 8001144:	4294      	cmp	r4, r2
 8001146:	d10e      	bne.n	8001166 <__eqdf2+0x5a>
 8001148:	454e      	cmp	r6, r9
 800114a:	d10c      	bne.n	8001166 <__eqdf2+0x5a>
 800114c:	2001      	movs	r0, #1
 800114e:	45c4      	cmp	ip, r8
 8001150:	d109      	bne.n	8001166 <__eqdf2+0x5a>
 8001152:	4559      	cmp	r1, fp
 8001154:	d017      	beq.n	8001186 <__eqdf2+0x7a>
 8001156:	2c00      	cmp	r4, #0
 8001158:	d105      	bne.n	8001166 <__eqdf2+0x5a>
 800115a:	0030      	movs	r0, r6
 800115c:	4328      	orrs	r0, r5
 800115e:	1e43      	subs	r3, r0, #1
 8001160:	4198      	sbcs	r0, r3
 8001162:	e000      	b.n	8001166 <__eqdf2+0x5a>
 8001164:	2001      	movs	r0, #1
 8001166:	bcf0      	pop	{r4, r5, r6, r7}
 8001168:	46bb      	mov	fp, r7
 800116a:	46b2      	mov	sl, r6
 800116c:	46a9      	mov	r9, r5
 800116e:	46a0      	mov	r8, r4
 8001170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001172:	0033      	movs	r3, r6
 8001174:	2001      	movs	r0, #1
 8001176:	432b      	orrs	r3, r5
 8001178:	d1f5      	bne.n	8001166 <__eqdf2+0x5a>
 800117a:	42a2      	cmp	r2, r4
 800117c:	d1f3      	bne.n	8001166 <__eqdf2+0x5a>
 800117e:	464b      	mov	r3, r9
 8001180:	433b      	orrs	r3, r7
 8001182:	d1f0      	bne.n	8001166 <__eqdf2+0x5a>
 8001184:	e7e2      	b.n	800114c <__eqdf2+0x40>
 8001186:	2000      	movs	r0, #0
 8001188:	e7ed      	b.n	8001166 <__eqdf2+0x5a>
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	000007ff 	.word	0x000007ff

08001190 <__gedf2>:
 8001190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001192:	4647      	mov	r7, r8
 8001194:	46ce      	mov	lr, r9
 8001196:	0004      	movs	r4, r0
 8001198:	0018      	movs	r0, r3
 800119a:	0016      	movs	r6, r2
 800119c:	031b      	lsls	r3, r3, #12
 800119e:	0b1b      	lsrs	r3, r3, #12
 80011a0:	4d2d      	ldr	r5, [pc, #180]	; (8001258 <__gedf2+0xc8>)
 80011a2:	004a      	lsls	r2, r1, #1
 80011a4:	4699      	mov	r9, r3
 80011a6:	b580      	push	{r7, lr}
 80011a8:	0043      	lsls	r3, r0, #1
 80011aa:	030f      	lsls	r7, r1, #12
 80011ac:	46a4      	mov	ip, r4
 80011ae:	46b0      	mov	r8, r6
 80011b0:	0b3f      	lsrs	r7, r7, #12
 80011b2:	0d52      	lsrs	r2, r2, #21
 80011b4:	0fc9      	lsrs	r1, r1, #31
 80011b6:	0d5b      	lsrs	r3, r3, #21
 80011b8:	0fc0      	lsrs	r0, r0, #31
 80011ba:	42aa      	cmp	r2, r5
 80011bc:	d021      	beq.n	8001202 <__gedf2+0x72>
 80011be:	42ab      	cmp	r3, r5
 80011c0:	d013      	beq.n	80011ea <__gedf2+0x5a>
 80011c2:	2a00      	cmp	r2, #0
 80011c4:	d122      	bne.n	800120c <__gedf2+0x7c>
 80011c6:	433c      	orrs	r4, r7
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d102      	bne.n	80011d2 <__gedf2+0x42>
 80011cc:	464d      	mov	r5, r9
 80011ce:	432e      	orrs	r6, r5
 80011d0:	d022      	beq.n	8001218 <__gedf2+0x88>
 80011d2:	2c00      	cmp	r4, #0
 80011d4:	d010      	beq.n	80011f8 <__gedf2+0x68>
 80011d6:	4281      	cmp	r1, r0
 80011d8:	d022      	beq.n	8001220 <__gedf2+0x90>
 80011da:	2002      	movs	r0, #2
 80011dc:	3901      	subs	r1, #1
 80011de:	4008      	ands	r0, r1
 80011e0:	3801      	subs	r0, #1
 80011e2:	bcc0      	pop	{r6, r7}
 80011e4:	46b9      	mov	r9, r7
 80011e6:	46b0      	mov	r8, r6
 80011e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ea:	464d      	mov	r5, r9
 80011ec:	432e      	orrs	r6, r5
 80011ee:	d129      	bne.n	8001244 <__gedf2+0xb4>
 80011f0:	2a00      	cmp	r2, #0
 80011f2:	d1f0      	bne.n	80011d6 <__gedf2+0x46>
 80011f4:	433c      	orrs	r4, r7
 80011f6:	d1ee      	bne.n	80011d6 <__gedf2+0x46>
 80011f8:	2800      	cmp	r0, #0
 80011fa:	d1f2      	bne.n	80011e2 <__gedf2+0x52>
 80011fc:	2001      	movs	r0, #1
 80011fe:	4240      	negs	r0, r0
 8001200:	e7ef      	b.n	80011e2 <__gedf2+0x52>
 8001202:	003d      	movs	r5, r7
 8001204:	4325      	orrs	r5, r4
 8001206:	d11d      	bne.n	8001244 <__gedf2+0xb4>
 8001208:	4293      	cmp	r3, r2
 800120a:	d0ee      	beq.n	80011ea <__gedf2+0x5a>
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1e2      	bne.n	80011d6 <__gedf2+0x46>
 8001210:	464c      	mov	r4, r9
 8001212:	4326      	orrs	r6, r4
 8001214:	d1df      	bne.n	80011d6 <__gedf2+0x46>
 8001216:	e7e0      	b.n	80011da <__gedf2+0x4a>
 8001218:	2000      	movs	r0, #0
 800121a:	2c00      	cmp	r4, #0
 800121c:	d0e1      	beq.n	80011e2 <__gedf2+0x52>
 800121e:	e7dc      	b.n	80011da <__gedf2+0x4a>
 8001220:	429a      	cmp	r2, r3
 8001222:	dc0a      	bgt.n	800123a <__gedf2+0xaa>
 8001224:	dbe8      	blt.n	80011f8 <__gedf2+0x68>
 8001226:	454f      	cmp	r7, r9
 8001228:	d8d7      	bhi.n	80011da <__gedf2+0x4a>
 800122a:	d00e      	beq.n	800124a <__gedf2+0xba>
 800122c:	2000      	movs	r0, #0
 800122e:	454f      	cmp	r7, r9
 8001230:	d2d7      	bcs.n	80011e2 <__gedf2+0x52>
 8001232:	2900      	cmp	r1, #0
 8001234:	d0e2      	beq.n	80011fc <__gedf2+0x6c>
 8001236:	0008      	movs	r0, r1
 8001238:	e7d3      	b.n	80011e2 <__gedf2+0x52>
 800123a:	4243      	negs	r3, r0
 800123c:	4158      	adcs	r0, r3
 800123e:	0040      	lsls	r0, r0, #1
 8001240:	3801      	subs	r0, #1
 8001242:	e7ce      	b.n	80011e2 <__gedf2+0x52>
 8001244:	2002      	movs	r0, #2
 8001246:	4240      	negs	r0, r0
 8001248:	e7cb      	b.n	80011e2 <__gedf2+0x52>
 800124a:	45c4      	cmp	ip, r8
 800124c:	d8c5      	bhi.n	80011da <__gedf2+0x4a>
 800124e:	2000      	movs	r0, #0
 8001250:	45c4      	cmp	ip, r8
 8001252:	d2c6      	bcs.n	80011e2 <__gedf2+0x52>
 8001254:	e7ed      	b.n	8001232 <__gedf2+0xa2>
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	000007ff 	.word	0x000007ff

0800125c <__ledf2>:
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	4647      	mov	r7, r8
 8001260:	46ce      	mov	lr, r9
 8001262:	0004      	movs	r4, r0
 8001264:	0018      	movs	r0, r3
 8001266:	0016      	movs	r6, r2
 8001268:	031b      	lsls	r3, r3, #12
 800126a:	0b1b      	lsrs	r3, r3, #12
 800126c:	4d2c      	ldr	r5, [pc, #176]	; (8001320 <__ledf2+0xc4>)
 800126e:	004a      	lsls	r2, r1, #1
 8001270:	4699      	mov	r9, r3
 8001272:	b580      	push	{r7, lr}
 8001274:	0043      	lsls	r3, r0, #1
 8001276:	030f      	lsls	r7, r1, #12
 8001278:	46a4      	mov	ip, r4
 800127a:	46b0      	mov	r8, r6
 800127c:	0b3f      	lsrs	r7, r7, #12
 800127e:	0d52      	lsrs	r2, r2, #21
 8001280:	0fc9      	lsrs	r1, r1, #31
 8001282:	0d5b      	lsrs	r3, r3, #21
 8001284:	0fc0      	lsrs	r0, r0, #31
 8001286:	42aa      	cmp	r2, r5
 8001288:	d00d      	beq.n	80012a6 <__ledf2+0x4a>
 800128a:	42ab      	cmp	r3, r5
 800128c:	d010      	beq.n	80012b0 <__ledf2+0x54>
 800128e:	2a00      	cmp	r2, #0
 8001290:	d127      	bne.n	80012e2 <__ledf2+0x86>
 8001292:	433c      	orrs	r4, r7
 8001294:	2b00      	cmp	r3, #0
 8001296:	d111      	bne.n	80012bc <__ledf2+0x60>
 8001298:	464d      	mov	r5, r9
 800129a:	432e      	orrs	r6, r5
 800129c:	d10e      	bne.n	80012bc <__ledf2+0x60>
 800129e:	2000      	movs	r0, #0
 80012a0:	2c00      	cmp	r4, #0
 80012a2:	d015      	beq.n	80012d0 <__ledf2+0x74>
 80012a4:	e00e      	b.n	80012c4 <__ledf2+0x68>
 80012a6:	003d      	movs	r5, r7
 80012a8:	4325      	orrs	r5, r4
 80012aa:	d110      	bne.n	80012ce <__ledf2+0x72>
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d118      	bne.n	80012e2 <__ledf2+0x86>
 80012b0:	464d      	mov	r5, r9
 80012b2:	432e      	orrs	r6, r5
 80012b4:	d10b      	bne.n	80012ce <__ledf2+0x72>
 80012b6:	2a00      	cmp	r2, #0
 80012b8:	d102      	bne.n	80012c0 <__ledf2+0x64>
 80012ba:	433c      	orrs	r4, r7
 80012bc:	2c00      	cmp	r4, #0
 80012be:	d00b      	beq.n	80012d8 <__ledf2+0x7c>
 80012c0:	4281      	cmp	r1, r0
 80012c2:	d014      	beq.n	80012ee <__ledf2+0x92>
 80012c4:	2002      	movs	r0, #2
 80012c6:	3901      	subs	r1, #1
 80012c8:	4008      	ands	r0, r1
 80012ca:	3801      	subs	r0, #1
 80012cc:	e000      	b.n	80012d0 <__ledf2+0x74>
 80012ce:	2002      	movs	r0, #2
 80012d0:	bcc0      	pop	{r6, r7}
 80012d2:	46b9      	mov	r9, r7
 80012d4:	46b0      	mov	r8, r6
 80012d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012d8:	2800      	cmp	r0, #0
 80012da:	d1f9      	bne.n	80012d0 <__ledf2+0x74>
 80012dc:	2001      	movs	r0, #1
 80012de:	4240      	negs	r0, r0
 80012e0:	e7f6      	b.n	80012d0 <__ledf2+0x74>
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1ec      	bne.n	80012c0 <__ledf2+0x64>
 80012e6:	464c      	mov	r4, r9
 80012e8:	4326      	orrs	r6, r4
 80012ea:	d1e9      	bne.n	80012c0 <__ledf2+0x64>
 80012ec:	e7ea      	b.n	80012c4 <__ledf2+0x68>
 80012ee:	429a      	cmp	r2, r3
 80012f0:	dd04      	ble.n	80012fc <__ledf2+0xa0>
 80012f2:	4243      	negs	r3, r0
 80012f4:	4158      	adcs	r0, r3
 80012f6:	0040      	lsls	r0, r0, #1
 80012f8:	3801      	subs	r0, #1
 80012fa:	e7e9      	b.n	80012d0 <__ledf2+0x74>
 80012fc:	429a      	cmp	r2, r3
 80012fe:	dbeb      	blt.n	80012d8 <__ledf2+0x7c>
 8001300:	454f      	cmp	r7, r9
 8001302:	d8df      	bhi.n	80012c4 <__ledf2+0x68>
 8001304:	d006      	beq.n	8001314 <__ledf2+0xb8>
 8001306:	2000      	movs	r0, #0
 8001308:	454f      	cmp	r7, r9
 800130a:	d2e1      	bcs.n	80012d0 <__ledf2+0x74>
 800130c:	2900      	cmp	r1, #0
 800130e:	d0e5      	beq.n	80012dc <__ledf2+0x80>
 8001310:	0008      	movs	r0, r1
 8001312:	e7dd      	b.n	80012d0 <__ledf2+0x74>
 8001314:	45c4      	cmp	ip, r8
 8001316:	d8d5      	bhi.n	80012c4 <__ledf2+0x68>
 8001318:	2000      	movs	r0, #0
 800131a:	45c4      	cmp	ip, r8
 800131c:	d2d8      	bcs.n	80012d0 <__ledf2+0x74>
 800131e:	e7f5      	b.n	800130c <__ledf2+0xb0>
 8001320:	000007ff 	.word	0x000007ff

08001324 <__aeabi_dmul>:
 8001324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001326:	4657      	mov	r7, sl
 8001328:	464e      	mov	r6, r9
 800132a:	4645      	mov	r5, r8
 800132c:	46de      	mov	lr, fp
 800132e:	b5e0      	push	{r5, r6, r7, lr}
 8001330:	4698      	mov	r8, r3
 8001332:	030c      	lsls	r4, r1, #12
 8001334:	004b      	lsls	r3, r1, #1
 8001336:	0006      	movs	r6, r0
 8001338:	4692      	mov	sl, r2
 800133a:	b087      	sub	sp, #28
 800133c:	0b24      	lsrs	r4, r4, #12
 800133e:	0d5b      	lsrs	r3, r3, #21
 8001340:	0fcf      	lsrs	r7, r1, #31
 8001342:	2b00      	cmp	r3, #0
 8001344:	d100      	bne.n	8001348 <__aeabi_dmul+0x24>
 8001346:	e15c      	b.n	8001602 <__aeabi_dmul+0x2de>
 8001348:	4ad9      	ldr	r2, [pc, #868]	; (80016b0 <__aeabi_dmul+0x38c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d100      	bne.n	8001350 <__aeabi_dmul+0x2c>
 800134e:	e175      	b.n	800163c <__aeabi_dmul+0x318>
 8001350:	0f42      	lsrs	r2, r0, #29
 8001352:	00e4      	lsls	r4, r4, #3
 8001354:	4314      	orrs	r4, r2
 8001356:	2280      	movs	r2, #128	; 0x80
 8001358:	0412      	lsls	r2, r2, #16
 800135a:	4314      	orrs	r4, r2
 800135c:	4ad5      	ldr	r2, [pc, #852]	; (80016b4 <__aeabi_dmul+0x390>)
 800135e:	00c5      	lsls	r5, r0, #3
 8001360:	4694      	mov	ip, r2
 8001362:	4463      	add	r3, ip
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2300      	movs	r3, #0
 8001368:	4699      	mov	r9, r3
 800136a:	469b      	mov	fp, r3
 800136c:	4643      	mov	r3, r8
 800136e:	4642      	mov	r2, r8
 8001370:	031e      	lsls	r6, r3, #12
 8001372:	0fd2      	lsrs	r2, r2, #31
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	4650      	mov	r0, sl
 8001378:	4690      	mov	r8, r2
 800137a:	0b36      	lsrs	r6, r6, #12
 800137c:	0d5b      	lsrs	r3, r3, #21
 800137e:	d100      	bne.n	8001382 <__aeabi_dmul+0x5e>
 8001380:	e120      	b.n	80015c4 <__aeabi_dmul+0x2a0>
 8001382:	4acb      	ldr	r2, [pc, #812]	; (80016b0 <__aeabi_dmul+0x38c>)
 8001384:	4293      	cmp	r3, r2
 8001386:	d100      	bne.n	800138a <__aeabi_dmul+0x66>
 8001388:	e162      	b.n	8001650 <__aeabi_dmul+0x32c>
 800138a:	49ca      	ldr	r1, [pc, #808]	; (80016b4 <__aeabi_dmul+0x390>)
 800138c:	0f42      	lsrs	r2, r0, #29
 800138e:	468c      	mov	ip, r1
 8001390:	9900      	ldr	r1, [sp, #0]
 8001392:	4463      	add	r3, ip
 8001394:	00f6      	lsls	r6, r6, #3
 8001396:	468c      	mov	ip, r1
 8001398:	4316      	orrs	r6, r2
 800139a:	2280      	movs	r2, #128	; 0x80
 800139c:	449c      	add	ip, r3
 800139e:	0412      	lsls	r2, r2, #16
 80013a0:	4663      	mov	r3, ip
 80013a2:	4316      	orrs	r6, r2
 80013a4:	00c2      	lsls	r2, r0, #3
 80013a6:	2000      	movs	r0, #0
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	9900      	ldr	r1, [sp, #0]
 80013ac:	4643      	mov	r3, r8
 80013ae:	3101      	adds	r1, #1
 80013b0:	468c      	mov	ip, r1
 80013b2:	4649      	mov	r1, r9
 80013b4:	407b      	eors	r3, r7
 80013b6:	9301      	str	r3, [sp, #4]
 80013b8:	290f      	cmp	r1, #15
 80013ba:	d826      	bhi.n	800140a <__aeabi_dmul+0xe6>
 80013bc:	4bbe      	ldr	r3, [pc, #760]	; (80016b8 <__aeabi_dmul+0x394>)
 80013be:	0089      	lsls	r1, r1, #2
 80013c0:	5859      	ldr	r1, [r3, r1]
 80013c2:	468f      	mov	pc, r1
 80013c4:	4643      	mov	r3, r8
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	0034      	movs	r4, r6
 80013ca:	0015      	movs	r5, r2
 80013cc:	4683      	mov	fp, r0
 80013ce:	465b      	mov	r3, fp
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d016      	beq.n	8001402 <__aeabi_dmul+0xde>
 80013d4:	2b03      	cmp	r3, #3
 80013d6:	d100      	bne.n	80013da <__aeabi_dmul+0xb6>
 80013d8:	e203      	b.n	80017e2 <__aeabi_dmul+0x4be>
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d000      	beq.n	80013e0 <__aeabi_dmul+0xbc>
 80013de:	e0cd      	b.n	800157c <__aeabi_dmul+0x258>
 80013e0:	2200      	movs	r2, #0
 80013e2:	2400      	movs	r4, #0
 80013e4:	2500      	movs	r5, #0
 80013e6:	9b01      	ldr	r3, [sp, #4]
 80013e8:	0512      	lsls	r2, r2, #20
 80013ea:	4322      	orrs	r2, r4
 80013ec:	07db      	lsls	r3, r3, #31
 80013ee:	431a      	orrs	r2, r3
 80013f0:	0028      	movs	r0, r5
 80013f2:	0011      	movs	r1, r2
 80013f4:	b007      	add	sp, #28
 80013f6:	bcf0      	pop	{r4, r5, r6, r7}
 80013f8:	46bb      	mov	fp, r7
 80013fa:	46b2      	mov	sl, r6
 80013fc:	46a9      	mov	r9, r5
 80013fe:	46a0      	mov	r8, r4
 8001400:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001402:	2400      	movs	r4, #0
 8001404:	2500      	movs	r5, #0
 8001406:	4aaa      	ldr	r2, [pc, #680]	; (80016b0 <__aeabi_dmul+0x38c>)
 8001408:	e7ed      	b.n	80013e6 <__aeabi_dmul+0xc2>
 800140a:	0c28      	lsrs	r0, r5, #16
 800140c:	042d      	lsls	r5, r5, #16
 800140e:	0c2d      	lsrs	r5, r5, #16
 8001410:	002b      	movs	r3, r5
 8001412:	0c11      	lsrs	r1, r2, #16
 8001414:	0412      	lsls	r2, r2, #16
 8001416:	0c12      	lsrs	r2, r2, #16
 8001418:	4353      	muls	r3, r2
 800141a:	4698      	mov	r8, r3
 800141c:	0013      	movs	r3, r2
 800141e:	002f      	movs	r7, r5
 8001420:	4343      	muls	r3, r0
 8001422:	4699      	mov	r9, r3
 8001424:	434f      	muls	r7, r1
 8001426:	444f      	add	r7, r9
 8001428:	46bb      	mov	fp, r7
 800142a:	4647      	mov	r7, r8
 800142c:	000b      	movs	r3, r1
 800142e:	0c3f      	lsrs	r7, r7, #16
 8001430:	46ba      	mov	sl, r7
 8001432:	4343      	muls	r3, r0
 8001434:	44da      	add	sl, fp
 8001436:	9302      	str	r3, [sp, #8]
 8001438:	45d1      	cmp	r9, sl
 800143a:	d904      	bls.n	8001446 <__aeabi_dmul+0x122>
 800143c:	2780      	movs	r7, #128	; 0x80
 800143e:	027f      	lsls	r7, r7, #9
 8001440:	46b9      	mov	r9, r7
 8001442:	444b      	add	r3, r9
 8001444:	9302      	str	r3, [sp, #8]
 8001446:	4653      	mov	r3, sl
 8001448:	0c1b      	lsrs	r3, r3, #16
 800144a:	469b      	mov	fp, r3
 800144c:	4653      	mov	r3, sl
 800144e:	041f      	lsls	r7, r3, #16
 8001450:	4643      	mov	r3, r8
 8001452:	041b      	lsls	r3, r3, #16
 8001454:	0c1b      	lsrs	r3, r3, #16
 8001456:	4698      	mov	r8, r3
 8001458:	003b      	movs	r3, r7
 800145a:	4443      	add	r3, r8
 800145c:	9304      	str	r3, [sp, #16]
 800145e:	0c33      	lsrs	r3, r6, #16
 8001460:	0436      	lsls	r6, r6, #16
 8001462:	0c36      	lsrs	r6, r6, #16
 8001464:	4698      	mov	r8, r3
 8001466:	0033      	movs	r3, r6
 8001468:	4343      	muls	r3, r0
 800146a:	4699      	mov	r9, r3
 800146c:	4643      	mov	r3, r8
 800146e:	4343      	muls	r3, r0
 8001470:	002f      	movs	r7, r5
 8001472:	469a      	mov	sl, r3
 8001474:	4643      	mov	r3, r8
 8001476:	4377      	muls	r7, r6
 8001478:	435d      	muls	r5, r3
 800147a:	0c38      	lsrs	r0, r7, #16
 800147c:	444d      	add	r5, r9
 800147e:	1945      	adds	r5, r0, r5
 8001480:	45a9      	cmp	r9, r5
 8001482:	d903      	bls.n	800148c <__aeabi_dmul+0x168>
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	025b      	lsls	r3, r3, #9
 8001488:	4699      	mov	r9, r3
 800148a:	44ca      	add	sl, r9
 800148c:	043f      	lsls	r7, r7, #16
 800148e:	0c28      	lsrs	r0, r5, #16
 8001490:	0c3f      	lsrs	r7, r7, #16
 8001492:	042d      	lsls	r5, r5, #16
 8001494:	19ed      	adds	r5, r5, r7
 8001496:	0c27      	lsrs	r7, r4, #16
 8001498:	0424      	lsls	r4, r4, #16
 800149a:	0c24      	lsrs	r4, r4, #16
 800149c:	0003      	movs	r3, r0
 800149e:	0020      	movs	r0, r4
 80014a0:	4350      	muls	r0, r2
 80014a2:	437a      	muls	r2, r7
 80014a4:	4691      	mov	r9, r2
 80014a6:	003a      	movs	r2, r7
 80014a8:	4453      	add	r3, sl
 80014aa:	9305      	str	r3, [sp, #20]
 80014ac:	0c03      	lsrs	r3, r0, #16
 80014ae:	469a      	mov	sl, r3
 80014b0:	434a      	muls	r2, r1
 80014b2:	4361      	muls	r1, r4
 80014b4:	4449      	add	r1, r9
 80014b6:	4451      	add	r1, sl
 80014b8:	44ab      	add	fp, r5
 80014ba:	4589      	cmp	r9, r1
 80014bc:	d903      	bls.n	80014c6 <__aeabi_dmul+0x1a2>
 80014be:	2380      	movs	r3, #128	; 0x80
 80014c0:	025b      	lsls	r3, r3, #9
 80014c2:	4699      	mov	r9, r3
 80014c4:	444a      	add	r2, r9
 80014c6:	0400      	lsls	r0, r0, #16
 80014c8:	0c0b      	lsrs	r3, r1, #16
 80014ca:	0c00      	lsrs	r0, r0, #16
 80014cc:	0409      	lsls	r1, r1, #16
 80014ce:	1809      	adds	r1, r1, r0
 80014d0:	0020      	movs	r0, r4
 80014d2:	4699      	mov	r9, r3
 80014d4:	4643      	mov	r3, r8
 80014d6:	4370      	muls	r0, r6
 80014d8:	435c      	muls	r4, r3
 80014da:	437e      	muls	r6, r7
 80014dc:	435f      	muls	r7, r3
 80014de:	0c03      	lsrs	r3, r0, #16
 80014e0:	4698      	mov	r8, r3
 80014e2:	19a4      	adds	r4, r4, r6
 80014e4:	4444      	add	r4, r8
 80014e6:	444a      	add	r2, r9
 80014e8:	9703      	str	r7, [sp, #12]
 80014ea:	42a6      	cmp	r6, r4
 80014ec:	d904      	bls.n	80014f8 <__aeabi_dmul+0x1d4>
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	025b      	lsls	r3, r3, #9
 80014f2:	4698      	mov	r8, r3
 80014f4:	4447      	add	r7, r8
 80014f6:	9703      	str	r7, [sp, #12]
 80014f8:	0423      	lsls	r3, r4, #16
 80014fa:	9e02      	ldr	r6, [sp, #8]
 80014fc:	469a      	mov	sl, r3
 80014fe:	9b05      	ldr	r3, [sp, #20]
 8001500:	445e      	add	r6, fp
 8001502:	4698      	mov	r8, r3
 8001504:	42ae      	cmp	r6, r5
 8001506:	41ad      	sbcs	r5, r5
 8001508:	1876      	adds	r6, r6, r1
 800150a:	428e      	cmp	r6, r1
 800150c:	4189      	sbcs	r1, r1
 800150e:	0400      	lsls	r0, r0, #16
 8001510:	0c00      	lsrs	r0, r0, #16
 8001512:	4450      	add	r0, sl
 8001514:	4440      	add	r0, r8
 8001516:	426d      	negs	r5, r5
 8001518:	1947      	adds	r7, r0, r5
 800151a:	46b8      	mov	r8, r7
 800151c:	4693      	mov	fp, r2
 800151e:	4249      	negs	r1, r1
 8001520:	4689      	mov	r9, r1
 8001522:	44c3      	add	fp, r8
 8001524:	44d9      	add	r9, fp
 8001526:	4298      	cmp	r0, r3
 8001528:	4180      	sbcs	r0, r0
 800152a:	45a8      	cmp	r8, r5
 800152c:	41ad      	sbcs	r5, r5
 800152e:	4593      	cmp	fp, r2
 8001530:	4192      	sbcs	r2, r2
 8001532:	4589      	cmp	r9, r1
 8001534:	4189      	sbcs	r1, r1
 8001536:	426d      	negs	r5, r5
 8001538:	4240      	negs	r0, r0
 800153a:	4328      	orrs	r0, r5
 800153c:	0c24      	lsrs	r4, r4, #16
 800153e:	4252      	negs	r2, r2
 8001540:	4249      	negs	r1, r1
 8001542:	430a      	orrs	r2, r1
 8001544:	9b03      	ldr	r3, [sp, #12]
 8001546:	1900      	adds	r0, r0, r4
 8001548:	1880      	adds	r0, r0, r2
 800154a:	18c7      	adds	r7, r0, r3
 800154c:	464b      	mov	r3, r9
 800154e:	0ddc      	lsrs	r4, r3, #23
 8001550:	9b04      	ldr	r3, [sp, #16]
 8001552:	0275      	lsls	r5, r6, #9
 8001554:	431d      	orrs	r5, r3
 8001556:	1e6a      	subs	r2, r5, #1
 8001558:	4195      	sbcs	r5, r2
 800155a:	464b      	mov	r3, r9
 800155c:	0df6      	lsrs	r6, r6, #23
 800155e:	027f      	lsls	r7, r7, #9
 8001560:	4335      	orrs	r5, r6
 8001562:	025a      	lsls	r2, r3, #9
 8001564:	433c      	orrs	r4, r7
 8001566:	4315      	orrs	r5, r2
 8001568:	01fb      	lsls	r3, r7, #7
 800156a:	d400      	bmi.n	800156e <__aeabi_dmul+0x24a>
 800156c:	e11c      	b.n	80017a8 <__aeabi_dmul+0x484>
 800156e:	2101      	movs	r1, #1
 8001570:	086a      	lsrs	r2, r5, #1
 8001572:	400d      	ands	r5, r1
 8001574:	4315      	orrs	r5, r2
 8001576:	07e2      	lsls	r2, r4, #31
 8001578:	4315      	orrs	r5, r2
 800157a:	0864      	lsrs	r4, r4, #1
 800157c:	494f      	ldr	r1, [pc, #316]	; (80016bc <__aeabi_dmul+0x398>)
 800157e:	4461      	add	r1, ip
 8001580:	2900      	cmp	r1, #0
 8001582:	dc00      	bgt.n	8001586 <__aeabi_dmul+0x262>
 8001584:	e0b0      	b.n	80016e8 <__aeabi_dmul+0x3c4>
 8001586:	076b      	lsls	r3, r5, #29
 8001588:	d009      	beq.n	800159e <__aeabi_dmul+0x27a>
 800158a:	220f      	movs	r2, #15
 800158c:	402a      	ands	r2, r5
 800158e:	2a04      	cmp	r2, #4
 8001590:	d005      	beq.n	800159e <__aeabi_dmul+0x27a>
 8001592:	1d2a      	adds	r2, r5, #4
 8001594:	42aa      	cmp	r2, r5
 8001596:	41ad      	sbcs	r5, r5
 8001598:	426d      	negs	r5, r5
 800159a:	1964      	adds	r4, r4, r5
 800159c:	0015      	movs	r5, r2
 800159e:	01e3      	lsls	r3, r4, #7
 80015a0:	d504      	bpl.n	80015ac <__aeabi_dmul+0x288>
 80015a2:	2180      	movs	r1, #128	; 0x80
 80015a4:	4a46      	ldr	r2, [pc, #280]	; (80016c0 <__aeabi_dmul+0x39c>)
 80015a6:	00c9      	lsls	r1, r1, #3
 80015a8:	4014      	ands	r4, r2
 80015aa:	4461      	add	r1, ip
 80015ac:	4a45      	ldr	r2, [pc, #276]	; (80016c4 <__aeabi_dmul+0x3a0>)
 80015ae:	4291      	cmp	r1, r2
 80015b0:	dd00      	ble.n	80015b4 <__aeabi_dmul+0x290>
 80015b2:	e726      	b.n	8001402 <__aeabi_dmul+0xde>
 80015b4:	0762      	lsls	r2, r4, #29
 80015b6:	08ed      	lsrs	r5, r5, #3
 80015b8:	0264      	lsls	r4, r4, #9
 80015ba:	0549      	lsls	r1, r1, #21
 80015bc:	4315      	orrs	r5, r2
 80015be:	0b24      	lsrs	r4, r4, #12
 80015c0:	0d4a      	lsrs	r2, r1, #21
 80015c2:	e710      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80015c4:	4652      	mov	r2, sl
 80015c6:	4332      	orrs	r2, r6
 80015c8:	d100      	bne.n	80015cc <__aeabi_dmul+0x2a8>
 80015ca:	e07f      	b.n	80016cc <__aeabi_dmul+0x3a8>
 80015cc:	2e00      	cmp	r6, #0
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0x2ae>
 80015d0:	e0dc      	b.n	800178c <__aeabi_dmul+0x468>
 80015d2:	0030      	movs	r0, r6
 80015d4:	f000 fd4e 	bl	8002074 <__clzsi2>
 80015d8:	0002      	movs	r2, r0
 80015da:	3a0b      	subs	r2, #11
 80015dc:	231d      	movs	r3, #29
 80015de:	0001      	movs	r1, r0
 80015e0:	1a9b      	subs	r3, r3, r2
 80015e2:	4652      	mov	r2, sl
 80015e4:	3908      	subs	r1, #8
 80015e6:	40da      	lsrs	r2, r3
 80015e8:	408e      	lsls	r6, r1
 80015ea:	4316      	orrs	r6, r2
 80015ec:	4652      	mov	r2, sl
 80015ee:	408a      	lsls	r2, r1
 80015f0:	9b00      	ldr	r3, [sp, #0]
 80015f2:	4935      	ldr	r1, [pc, #212]	; (80016c8 <__aeabi_dmul+0x3a4>)
 80015f4:	1a18      	subs	r0, r3, r0
 80015f6:	0003      	movs	r3, r0
 80015f8:	468c      	mov	ip, r1
 80015fa:	4463      	add	r3, ip
 80015fc:	2000      	movs	r0, #0
 80015fe:	9300      	str	r3, [sp, #0]
 8001600:	e6d3      	b.n	80013aa <__aeabi_dmul+0x86>
 8001602:	0025      	movs	r5, r4
 8001604:	4305      	orrs	r5, r0
 8001606:	d04a      	beq.n	800169e <__aeabi_dmul+0x37a>
 8001608:	2c00      	cmp	r4, #0
 800160a:	d100      	bne.n	800160e <__aeabi_dmul+0x2ea>
 800160c:	e0b0      	b.n	8001770 <__aeabi_dmul+0x44c>
 800160e:	0020      	movs	r0, r4
 8001610:	f000 fd30 	bl	8002074 <__clzsi2>
 8001614:	0001      	movs	r1, r0
 8001616:	0002      	movs	r2, r0
 8001618:	390b      	subs	r1, #11
 800161a:	231d      	movs	r3, #29
 800161c:	0010      	movs	r0, r2
 800161e:	1a5b      	subs	r3, r3, r1
 8001620:	0031      	movs	r1, r6
 8001622:	0035      	movs	r5, r6
 8001624:	3808      	subs	r0, #8
 8001626:	4084      	lsls	r4, r0
 8001628:	40d9      	lsrs	r1, r3
 800162a:	4085      	lsls	r5, r0
 800162c:	430c      	orrs	r4, r1
 800162e:	4826      	ldr	r0, [pc, #152]	; (80016c8 <__aeabi_dmul+0x3a4>)
 8001630:	1a83      	subs	r3, r0, r2
 8001632:	9300      	str	r3, [sp, #0]
 8001634:	2300      	movs	r3, #0
 8001636:	4699      	mov	r9, r3
 8001638:	469b      	mov	fp, r3
 800163a:	e697      	b.n	800136c <__aeabi_dmul+0x48>
 800163c:	0005      	movs	r5, r0
 800163e:	4325      	orrs	r5, r4
 8001640:	d126      	bne.n	8001690 <__aeabi_dmul+0x36c>
 8001642:	2208      	movs	r2, #8
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2302      	movs	r3, #2
 8001648:	2400      	movs	r4, #0
 800164a:	4691      	mov	r9, r2
 800164c:	469b      	mov	fp, r3
 800164e:	e68d      	b.n	800136c <__aeabi_dmul+0x48>
 8001650:	4652      	mov	r2, sl
 8001652:	9b00      	ldr	r3, [sp, #0]
 8001654:	4332      	orrs	r2, r6
 8001656:	d110      	bne.n	800167a <__aeabi_dmul+0x356>
 8001658:	4915      	ldr	r1, [pc, #84]	; (80016b0 <__aeabi_dmul+0x38c>)
 800165a:	2600      	movs	r6, #0
 800165c:	468c      	mov	ip, r1
 800165e:	4463      	add	r3, ip
 8001660:	4649      	mov	r1, r9
 8001662:	9300      	str	r3, [sp, #0]
 8001664:	2302      	movs	r3, #2
 8001666:	4319      	orrs	r1, r3
 8001668:	4689      	mov	r9, r1
 800166a:	2002      	movs	r0, #2
 800166c:	e69d      	b.n	80013aa <__aeabi_dmul+0x86>
 800166e:	465b      	mov	r3, fp
 8001670:	9701      	str	r7, [sp, #4]
 8001672:	2b02      	cmp	r3, #2
 8001674:	d000      	beq.n	8001678 <__aeabi_dmul+0x354>
 8001676:	e6ad      	b.n	80013d4 <__aeabi_dmul+0xb0>
 8001678:	e6c3      	b.n	8001402 <__aeabi_dmul+0xde>
 800167a:	4a0d      	ldr	r2, [pc, #52]	; (80016b0 <__aeabi_dmul+0x38c>)
 800167c:	2003      	movs	r0, #3
 800167e:	4694      	mov	ip, r2
 8001680:	4463      	add	r3, ip
 8001682:	464a      	mov	r2, r9
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2303      	movs	r3, #3
 8001688:	431a      	orrs	r2, r3
 800168a:	4691      	mov	r9, r2
 800168c:	4652      	mov	r2, sl
 800168e:	e68c      	b.n	80013aa <__aeabi_dmul+0x86>
 8001690:	220c      	movs	r2, #12
 8001692:	9300      	str	r3, [sp, #0]
 8001694:	2303      	movs	r3, #3
 8001696:	0005      	movs	r5, r0
 8001698:	4691      	mov	r9, r2
 800169a:	469b      	mov	fp, r3
 800169c:	e666      	b.n	800136c <__aeabi_dmul+0x48>
 800169e:	2304      	movs	r3, #4
 80016a0:	4699      	mov	r9, r3
 80016a2:	2300      	movs	r3, #0
 80016a4:	9300      	str	r3, [sp, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	2400      	movs	r4, #0
 80016aa:	469b      	mov	fp, r3
 80016ac:	e65e      	b.n	800136c <__aeabi_dmul+0x48>
 80016ae:	46c0      	nop			; (mov r8, r8)
 80016b0:	000007ff 	.word	0x000007ff
 80016b4:	fffffc01 	.word	0xfffffc01
 80016b8:	08008830 	.word	0x08008830
 80016bc:	000003ff 	.word	0x000003ff
 80016c0:	feffffff 	.word	0xfeffffff
 80016c4:	000007fe 	.word	0x000007fe
 80016c8:	fffffc0d 	.word	0xfffffc0d
 80016cc:	4649      	mov	r1, r9
 80016ce:	2301      	movs	r3, #1
 80016d0:	4319      	orrs	r1, r3
 80016d2:	4689      	mov	r9, r1
 80016d4:	2600      	movs	r6, #0
 80016d6:	2001      	movs	r0, #1
 80016d8:	e667      	b.n	80013aa <__aeabi_dmul+0x86>
 80016da:	2300      	movs	r3, #0
 80016dc:	2480      	movs	r4, #128	; 0x80
 80016de:	2500      	movs	r5, #0
 80016e0:	4a43      	ldr	r2, [pc, #268]	; (80017f0 <__aeabi_dmul+0x4cc>)
 80016e2:	9301      	str	r3, [sp, #4]
 80016e4:	0324      	lsls	r4, r4, #12
 80016e6:	e67e      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80016e8:	2001      	movs	r0, #1
 80016ea:	1a40      	subs	r0, r0, r1
 80016ec:	2838      	cmp	r0, #56	; 0x38
 80016ee:	dd00      	ble.n	80016f2 <__aeabi_dmul+0x3ce>
 80016f0:	e676      	b.n	80013e0 <__aeabi_dmul+0xbc>
 80016f2:	281f      	cmp	r0, #31
 80016f4:	dd5b      	ble.n	80017ae <__aeabi_dmul+0x48a>
 80016f6:	221f      	movs	r2, #31
 80016f8:	0023      	movs	r3, r4
 80016fa:	4252      	negs	r2, r2
 80016fc:	1a51      	subs	r1, r2, r1
 80016fe:	40cb      	lsrs	r3, r1
 8001700:	0019      	movs	r1, r3
 8001702:	2820      	cmp	r0, #32
 8001704:	d003      	beq.n	800170e <__aeabi_dmul+0x3ea>
 8001706:	4a3b      	ldr	r2, [pc, #236]	; (80017f4 <__aeabi_dmul+0x4d0>)
 8001708:	4462      	add	r2, ip
 800170a:	4094      	lsls	r4, r2
 800170c:	4325      	orrs	r5, r4
 800170e:	1e6a      	subs	r2, r5, #1
 8001710:	4195      	sbcs	r5, r2
 8001712:	002a      	movs	r2, r5
 8001714:	430a      	orrs	r2, r1
 8001716:	2107      	movs	r1, #7
 8001718:	000d      	movs	r5, r1
 800171a:	2400      	movs	r4, #0
 800171c:	4015      	ands	r5, r2
 800171e:	4211      	tst	r1, r2
 8001720:	d05b      	beq.n	80017da <__aeabi_dmul+0x4b6>
 8001722:	210f      	movs	r1, #15
 8001724:	2400      	movs	r4, #0
 8001726:	4011      	ands	r1, r2
 8001728:	2904      	cmp	r1, #4
 800172a:	d053      	beq.n	80017d4 <__aeabi_dmul+0x4b0>
 800172c:	1d11      	adds	r1, r2, #4
 800172e:	4291      	cmp	r1, r2
 8001730:	4192      	sbcs	r2, r2
 8001732:	4252      	negs	r2, r2
 8001734:	18a4      	adds	r4, r4, r2
 8001736:	000a      	movs	r2, r1
 8001738:	0223      	lsls	r3, r4, #8
 800173a:	d54b      	bpl.n	80017d4 <__aeabi_dmul+0x4b0>
 800173c:	2201      	movs	r2, #1
 800173e:	2400      	movs	r4, #0
 8001740:	2500      	movs	r5, #0
 8001742:	e650      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	031b      	lsls	r3, r3, #12
 8001748:	421c      	tst	r4, r3
 800174a:	d009      	beq.n	8001760 <__aeabi_dmul+0x43c>
 800174c:	421e      	tst	r6, r3
 800174e:	d107      	bne.n	8001760 <__aeabi_dmul+0x43c>
 8001750:	4333      	orrs	r3, r6
 8001752:	031c      	lsls	r4, r3, #12
 8001754:	4643      	mov	r3, r8
 8001756:	0015      	movs	r5, r2
 8001758:	0b24      	lsrs	r4, r4, #12
 800175a:	4a25      	ldr	r2, [pc, #148]	; (80017f0 <__aeabi_dmul+0x4cc>)
 800175c:	9301      	str	r3, [sp, #4]
 800175e:	e642      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001760:	2280      	movs	r2, #128	; 0x80
 8001762:	0312      	lsls	r2, r2, #12
 8001764:	4314      	orrs	r4, r2
 8001766:	0324      	lsls	r4, r4, #12
 8001768:	4a21      	ldr	r2, [pc, #132]	; (80017f0 <__aeabi_dmul+0x4cc>)
 800176a:	0b24      	lsrs	r4, r4, #12
 800176c:	9701      	str	r7, [sp, #4]
 800176e:	e63a      	b.n	80013e6 <__aeabi_dmul+0xc2>
 8001770:	f000 fc80 	bl	8002074 <__clzsi2>
 8001774:	0001      	movs	r1, r0
 8001776:	0002      	movs	r2, r0
 8001778:	3115      	adds	r1, #21
 800177a:	3220      	adds	r2, #32
 800177c:	291c      	cmp	r1, #28
 800177e:	dc00      	bgt.n	8001782 <__aeabi_dmul+0x45e>
 8001780:	e74b      	b.n	800161a <__aeabi_dmul+0x2f6>
 8001782:	0034      	movs	r4, r6
 8001784:	3808      	subs	r0, #8
 8001786:	2500      	movs	r5, #0
 8001788:	4084      	lsls	r4, r0
 800178a:	e750      	b.n	800162e <__aeabi_dmul+0x30a>
 800178c:	f000 fc72 	bl	8002074 <__clzsi2>
 8001790:	0003      	movs	r3, r0
 8001792:	001a      	movs	r2, r3
 8001794:	3215      	adds	r2, #21
 8001796:	3020      	adds	r0, #32
 8001798:	2a1c      	cmp	r2, #28
 800179a:	dc00      	bgt.n	800179e <__aeabi_dmul+0x47a>
 800179c:	e71e      	b.n	80015dc <__aeabi_dmul+0x2b8>
 800179e:	4656      	mov	r6, sl
 80017a0:	3b08      	subs	r3, #8
 80017a2:	2200      	movs	r2, #0
 80017a4:	409e      	lsls	r6, r3
 80017a6:	e723      	b.n	80015f0 <__aeabi_dmul+0x2cc>
 80017a8:	9b00      	ldr	r3, [sp, #0]
 80017aa:	469c      	mov	ip, r3
 80017ac:	e6e6      	b.n	800157c <__aeabi_dmul+0x258>
 80017ae:	4912      	ldr	r1, [pc, #72]	; (80017f8 <__aeabi_dmul+0x4d4>)
 80017b0:	0022      	movs	r2, r4
 80017b2:	4461      	add	r1, ip
 80017b4:	002e      	movs	r6, r5
 80017b6:	408d      	lsls	r5, r1
 80017b8:	408a      	lsls	r2, r1
 80017ba:	40c6      	lsrs	r6, r0
 80017bc:	1e69      	subs	r1, r5, #1
 80017be:	418d      	sbcs	r5, r1
 80017c0:	4332      	orrs	r2, r6
 80017c2:	432a      	orrs	r2, r5
 80017c4:	40c4      	lsrs	r4, r0
 80017c6:	0753      	lsls	r3, r2, #29
 80017c8:	d0b6      	beq.n	8001738 <__aeabi_dmul+0x414>
 80017ca:	210f      	movs	r1, #15
 80017cc:	4011      	ands	r1, r2
 80017ce:	2904      	cmp	r1, #4
 80017d0:	d1ac      	bne.n	800172c <__aeabi_dmul+0x408>
 80017d2:	e7b1      	b.n	8001738 <__aeabi_dmul+0x414>
 80017d4:	0765      	lsls	r5, r4, #29
 80017d6:	0264      	lsls	r4, r4, #9
 80017d8:	0b24      	lsrs	r4, r4, #12
 80017da:	08d2      	lsrs	r2, r2, #3
 80017dc:	4315      	orrs	r5, r2
 80017de:	2200      	movs	r2, #0
 80017e0:	e601      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80017e2:	2280      	movs	r2, #128	; 0x80
 80017e4:	0312      	lsls	r2, r2, #12
 80017e6:	4314      	orrs	r4, r2
 80017e8:	0324      	lsls	r4, r4, #12
 80017ea:	4a01      	ldr	r2, [pc, #4]	; (80017f0 <__aeabi_dmul+0x4cc>)
 80017ec:	0b24      	lsrs	r4, r4, #12
 80017ee:	e5fa      	b.n	80013e6 <__aeabi_dmul+0xc2>
 80017f0:	000007ff 	.word	0x000007ff
 80017f4:	0000043e 	.word	0x0000043e
 80017f8:	0000041e 	.word	0x0000041e

080017fc <__aeabi_dsub>:
 80017fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017fe:	4657      	mov	r7, sl
 8001800:	464e      	mov	r6, r9
 8001802:	4645      	mov	r5, r8
 8001804:	46de      	mov	lr, fp
 8001806:	b5e0      	push	{r5, r6, r7, lr}
 8001808:	001e      	movs	r6, r3
 800180a:	0017      	movs	r7, r2
 800180c:	004a      	lsls	r2, r1, #1
 800180e:	030b      	lsls	r3, r1, #12
 8001810:	0d52      	lsrs	r2, r2, #21
 8001812:	0a5b      	lsrs	r3, r3, #9
 8001814:	4690      	mov	r8, r2
 8001816:	0f42      	lsrs	r2, r0, #29
 8001818:	431a      	orrs	r2, r3
 800181a:	0fcd      	lsrs	r5, r1, #31
 800181c:	4ccd      	ldr	r4, [pc, #820]	; (8001b54 <__aeabi_dsub+0x358>)
 800181e:	0331      	lsls	r1, r6, #12
 8001820:	00c3      	lsls	r3, r0, #3
 8001822:	4694      	mov	ip, r2
 8001824:	0070      	lsls	r0, r6, #1
 8001826:	0f7a      	lsrs	r2, r7, #29
 8001828:	0a49      	lsrs	r1, r1, #9
 800182a:	00ff      	lsls	r7, r7, #3
 800182c:	469a      	mov	sl, r3
 800182e:	46b9      	mov	r9, r7
 8001830:	0d40      	lsrs	r0, r0, #21
 8001832:	0ff6      	lsrs	r6, r6, #31
 8001834:	4311      	orrs	r1, r2
 8001836:	42a0      	cmp	r0, r4
 8001838:	d100      	bne.n	800183c <__aeabi_dsub+0x40>
 800183a:	e0b1      	b.n	80019a0 <__aeabi_dsub+0x1a4>
 800183c:	2201      	movs	r2, #1
 800183e:	4056      	eors	r6, r2
 8001840:	46b3      	mov	fp, r6
 8001842:	42b5      	cmp	r5, r6
 8001844:	d100      	bne.n	8001848 <__aeabi_dsub+0x4c>
 8001846:	e088      	b.n	800195a <__aeabi_dsub+0x15e>
 8001848:	4642      	mov	r2, r8
 800184a:	1a12      	subs	r2, r2, r0
 800184c:	2a00      	cmp	r2, #0
 800184e:	dc00      	bgt.n	8001852 <__aeabi_dsub+0x56>
 8001850:	e0ae      	b.n	80019b0 <__aeabi_dsub+0x1b4>
 8001852:	2800      	cmp	r0, #0
 8001854:	d100      	bne.n	8001858 <__aeabi_dsub+0x5c>
 8001856:	e0c1      	b.n	80019dc <__aeabi_dsub+0x1e0>
 8001858:	48be      	ldr	r0, [pc, #760]	; (8001b54 <__aeabi_dsub+0x358>)
 800185a:	4580      	cmp	r8, r0
 800185c:	d100      	bne.n	8001860 <__aeabi_dsub+0x64>
 800185e:	e151      	b.n	8001b04 <__aeabi_dsub+0x308>
 8001860:	2080      	movs	r0, #128	; 0x80
 8001862:	0400      	lsls	r0, r0, #16
 8001864:	4301      	orrs	r1, r0
 8001866:	2a38      	cmp	r2, #56	; 0x38
 8001868:	dd00      	ble.n	800186c <__aeabi_dsub+0x70>
 800186a:	e17b      	b.n	8001b64 <__aeabi_dsub+0x368>
 800186c:	2a1f      	cmp	r2, #31
 800186e:	dd00      	ble.n	8001872 <__aeabi_dsub+0x76>
 8001870:	e1ee      	b.n	8001c50 <__aeabi_dsub+0x454>
 8001872:	2020      	movs	r0, #32
 8001874:	003e      	movs	r6, r7
 8001876:	1a80      	subs	r0, r0, r2
 8001878:	000c      	movs	r4, r1
 800187a:	40d6      	lsrs	r6, r2
 800187c:	40d1      	lsrs	r1, r2
 800187e:	4087      	lsls	r7, r0
 8001880:	4662      	mov	r2, ip
 8001882:	4084      	lsls	r4, r0
 8001884:	1a52      	subs	r2, r2, r1
 8001886:	1e78      	subs	r0, r7, #1
 8001888:	4187      	sbcs	r7, r0
 800188a:	4694      	mov	ip, r2
 800188c:	4334      	orrs	r4, r6
 800188e:	4327      	orrs	r7, r4
 8001890:	1bdc      	subs	r4, r3, r7
 8001892:	42a3      	cmp	r3, r4
 8001894:	419b      	sbcs	r3, r3
 8001896:	4662      	mov	r2, ip
 8001898:	425b      	negs	r3, r3
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	4699      	mov	r9, r3
 800189e:	464b      	mov	r3, r9
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	d400      	bmi.n	80018a6 <__aeabi_dsub+0xaa>
 80018a4:	e118      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 80018a6:	464b      	mov	r3, r9
 80018a8:	0258      	lsls	r0, r3, #9
 80018aa:	0a43      	lsrs	r3, r0, #9
 80018ac:	4699      	mov	r9, r3
 80018ae:	464b      	mov	r3, r9
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d100      	bne.n	80018b6 <__aeabi_dsub+0xba>
 80018b4:	e137      	b.n	8001b26 <__aeabi_dsub+0x32a>
 80018b6:	4648      	mov	r0, r9
 80018b8:	f000 fbdc 	bl	8002074 <__clzsi2>
 80018bc:	0001      	movs	r1, r0
 80018be:	3908      	subs	r1, #8
 80018c0:	2320      	movs	r3, #32
 80018c2:	0022      	movs	r2, r4
 80018c4:	4648      	mov	r0, r9
 80018c6:	1a5b      	subs	r3, r3, r1
 80018c8:	40da      	lsrs	r2, r3
 80018ca:	4088      	lsls	r0, r1
 80018cc:	408c      	lsls	r4, r1
 80018ce:	4643      	mov	r3, r8
 80018d0:	4310      	orrs	r0, r2
 80018d2:	4588      	cmp	r8, r1
 80018d4:	dd00      	ble.n	80018d8 <__aeabi_dsub+0xdc>
 80018d6:	e136      	b.n	8001b46 <__aeabi_dsub+0x34a>
 80018d8:	1ac9      	subs	r1, r1, r3
 80018da:	1c4b      	adds	r3, r1, #1
 80018dc:	2b1f      	cmp	r3, #31
 80018de:	dd00      	ble.n	80018e2 <__aeabi_dsub+0xe6>
 80018e0:	e0ea      	b.n	8001ab8 <__aeabi_dsub+0x2bc>
 80018e2:	2220      	movs	r2, #32
 80018e4:	0026      	movs	r6, r4
 80018e6:	1ad2      	subs	r2, r2, r3
 80018e8:	0001      	movs	r1, r0
 80018ea:	4094      	lsls	r4, r2
 80018ec:	40de      	lsrs	r6, r3
 80018ee:	40d8      	lsrs	r0, r3
 80018f0:	2300      	movs	r3, #0
 80018f2:	4091      	lsls	r1, r2
 80018f4:	1e62      	subs	r2, r4, #1
 80018f6:	4194      	sbcs	r4, r2
 80018f8:	4681      	mov	r9, r0
 80018fa:	4698      	mov	r8, r3
 80018fc:	4331      	orrs	r1, r6
 80018fe:	430c      	orrs	r4, r1
 8001900:	0763      	lsls	r3, r4, #29
 8001902:	d009      	beq.n	8001918 <__aeabi_dsub+0x11c>
 8001904:	230f      	movs	r3, #15
 8001906:	4023      	ands	r3, r4
 8001908:	2b04      	cmp	r3, #4
 800190a:	d005      	beq.n	8001918 <__aeabi_dsub+0x11c>
 800190c:	1d23      	adds	r3, r4, #4
 800190e:	42a3      	cmp	r3, r4
 8001910:	41a4      	sbcs	r4, r4
 8001912:	4264      	negs	r4, r4
 8001914:	44a1      	add	r9, r4
 8001916:	001c      	movs	r4, r3
 8001918:	464b      	mov	r3, r9
 800191a:	021b      	lsls	r3, r3, #8
 800191c:	d400      	bmi.n	8001920 <__aeabi_dsub+0x124>
 800191e:	e0de      	b.n	8001ade <__aeabi_dsub+0x2e2>
 8001920:	4641      	mov	r1, r8
 8001922:	4b8c      	ldr	r3, [pc, #560]	; (8001b54 <__aeabi_dsub+0x358>)
 8001924:	3101      	adds	r1, #1
 8001926:	4299      	cmp	r1, r3
 8001928:	d100      	bne.n	800192c <__aeabi_dsub+0x130>
 800192a:	e0e7      	b.n	8001afc <__aeabi_dsub+0x300>
 800192c:	464b      	mov	r3, r9
 800192e:	488a      	ldr	r0, [pc, #552]	; (8001b58 <__aeabi_dsub+0x35c>)
 8001930:	08e4      	lsrs	r4, r4, #3
 8001932:	4003      	ands	r3, r0
 8001934:	0018      	movs	r0, r3
 8001936:	0549      	lsls	r1, r1, #21
 8001938:	075b      	lsls	r3, r3, #29
 800193a:	0240      	lsls	r0, r0, #9
 800193c:	4323      	orrs	r3, r4
 800193e:	0d4a      	lsrs	r2, r1, #21
 8001940:	0b04      	lsrs	r4, r0, #12
 8001942:	0512      	lsls	r2, r2, #20
 8001944:	07ed      	lsls	r5, r5, #31
 8001946:	4322      	orrs	r2, r4
 8001948:	432a      	orrs	r2, r5
 800194a:	0018      	movs	r0, r3
 800194c:	0011      	movs	r1, r2
 800194e:	bcf0      	pop	{r4, r5, r6, r7}
 8001950:	46bb      	mov	fp, r7
 8001952:	46b2      	mov	sl, r6
 8001954:	46a9      	mov	r9, r5
 8001956:	46a0      	mov	r8, r4
 8001958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800195a:	4642      	mov	r2, r8
 800195c:	1a12      	subs	r2, r2, r0
 800195e:	2a00      	cmp	r2, #0
 8001960:	dd52      	ble.n	8001a08 <__aeabi_dsub+0x20c>
 8001962:	2800      	cmp	r0, #0
 8001964:	d100      	bne.n	8001968 <__aeabi_dsub+0x16c>
 8001966:	e09c      	b.n	8001aa2 <__aeabi_dsub+0x2a6>
 8001968:	45a0      	cmp	r8, r4
 800196a:	d100      	bne.n	800196e <__aeabi_dsub+0x172>
 800196c:	e0ca      	b.n	8001b04 <__aeabi_dsub+0x308>
 800196e:	2080      	movs	r0, #128	; 0x80
 8001970:	0400      	lsls	r0, r0, #16
 8001972:	4301      	orrs	r1, r0
 8001974:	2a38      	cmp	r2, #56	; 0x38
 8001976:	dd00      	ble.n	800197a <__aeabi_dsub+0x17e>
 8001978:	e149      	b.n	8001c0e <__aeabi_dsub+0x412>
 800197a:	2a1f      	cmp	r2, #31
 800197c:	dc00      	bgt.n	8001980 <__aeabi_dsub+0x184>
 800197e:	e197      	b.n	8001cb0 <__aeabi_dsub+0x4b4>
 8001980:	0010      	movs	r0, r2
 8001982:	000e      	movs	r6, r1
 8001984:	3820      	subs	r0, #32
 8001986:	40c6      	lsrs	r6, r0
 8001988:	2a20      	cmp	r2, #32
 800198a:	d004      	beq.n	8001996 <__aeabi_dsub+0x19a>
 800198c:	2040      	movs	r0, #64	; 0x40
 800198e:	1a82      	subs	r2, r0, r2
 8001990:	4091      	lsls	r1, r2
 8001992:	430f      	orrs	r7, r1
 8001994:	46b9      	mov	r9, r7
 8001996:	464c      	mov	r4, r9
 8001998:	1e62      	subs	r2, r4, #1
 800199a:	4194      	sbcs	r4, r2
 800199c:	4334      	orrs	r4, r6
 800199e:	e13a      	b.n	8001c16 <__aeabi_dsub+0x41a>
 80019a0:	000a      	movs	r2, r1
 80019a2:	433a      	orrs	r2, r7
 80019a4:	d028      	beq.n	80019f8 <__aeabi_dsub+0x1fc>
 80019a6:	46b3      	mov	fp, r6
 80019a8:	42b5      	cmp	r5, r6
 80019aa:	d02b      	beq.n	8001a04 <__aeabi_dsub+0x208>
 80019ac:	4a6b      	ldr	r2, [pc, #428]	; (8001b5c <__aeabi_dsub+0x360>)
 80019ae:	4442      	add	r2, r8
 80019b0:	2a00      	cmp	r2, #0
 80019b2:	d05d      	beq.n	8001a70 <__aeabi_dsub+0x274>
 80019b4:	4642      	mov	r2, r8
 80019b6:	4644      	mov	r4, r8
 80019b8:	1a82      	subs	r2, r0, r2
 80019ba:	2c00      	cmp	r4, #0
 80019bc:	d000      	beq.n	80019c0 <__aeabi_dsub+0x1c4>
 80019be:	e0f5      	b.n	8001bac <__aeabi_dsub+0x3b0>
 80019c0:	4665      	mov	r5, ip
 80019c2:	431d      	orrs	r5, r3
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dsub+0x1cc>
 80019c6:	e19c      	b.n	8001d02 <__aeabi_dsub+0x506>
 80019c8:	1e55      	subs	r5, r2, #1
 80019ca:	2a01      	cmp	r2, #1
 80019cc:	d100      	bne.n	80019d0 <__aeabi_dsub+0x1d4>
 80019ce:	e1fb      	b.n	8001dc8 <__aeabi_dsub+0x5cc>
 80019d0:	4c60      	ldr	r4, [pc, #384]	; (8001b54 <__aeabi_dsub+0x358>)
 80019d2:	42a2      	cmp	r2, r4
 80019d4:	d100      	bne.n	80019d8 <__aeabi_dsub+0x1dc>
 80019d6:	e1bd      	b.n	8001d54 <__aeabi_dsub+0x558>
 80019d8:	002a      	movs	r2, r5
 80019da:	e0f0      	b.n	8001bbe <__aeabi_dsub+0x3c2>
 80019dc:	0008      	movs	r0, r1
 80019de:	4338      	orrs	r0, r7
 80019e0:	d100      	bne.n	80019e4 <__aeabi_dsub+0x1e8>
 80019e2:	e0c3      	b.n	8001b6c <__aeabi_dsub+0x370>
 80019e4:	1e50      	subs	r0, r2, #1
 80019e6:	2a01      	cmp	r2, #1
 80019e8:	d100      	bne.n	80019ec <__aeabi_dsub+0x1f0>
 80019ea:	e1a8      	b.n	8001d3e <__aeabi_dsub+0x542>
 80019ec:	4c59      	ldr	r4, [pc, #356]	; (8001b54 <__aeabi_dsub+0x358>)
 80019ee:	42a2      	cmp	r2, r4
 80019f0:	d100      	bne.n	80019f4 <__aeabi_dsub+0x1f8>
 80019f2:	e087      	b.n	8001b04 <__aeabi_dsub+0x308>
 80019f4:	0002      	movs	r2, r0
 80019f6:	e736      	b.n	8001866 <__aeabi_dsub+0x6a>
 80019f8:	2201      	movs	r2, #1
 80019fa:	4056      	eors	r6, r2
 80019fc:	46b3      	mov	fp, r6
 80019fe:	42b5      	cmp	r5, r6
 8001a00:	d000      	beq.n	8001a04 <__aeabi_dsub+0x208>
 8001a02:	e721      	b.n	8001848 <__aeabi_dsub+0x4c>
 8001a04:	4a55      	ldr	r2, [pc, #340]	; (8001b5c <__aeabi_dsub+0x360>)
 8001a06:	4442      	add	r2, r8
 8001a08:	2a00      	cmp	r2, #0
 8001a0a:	d100      	bne.n	8001a0e <__aeabi_dsub+0x212>
 8001a0c:	e0b5      	b.n	8001b7a <__aeabi_dsub+0x37e>
 8001a0e:	4642      	mov	r2, r8
 8001a10:	4644      	mov	r4, r8
 8001a12:	1a82      	subs	r2, r0, r2
 8001a14:	2c00      	cmp	r4, #0
 8001a16:	d100      	bne.n	8001a1a <__aeabi_dsub+0x21e>
 8001a18:	e138      	b.n	8001c8c <__aeabi_dsub+0x490>
 8001a1a:	4e4e      	ldr	r6, [pc, #312]	; (8001b54 <__aeabi_dsub+0x358>)
 8001a1c:	42b0      	cmp	r0, r6
 8001a1e:	d100      	bne.n	8001a22 <__aeabi_dsub+0x226>
 8001a20:	e1de      	b.n	8001de0 <__aeabi_dsub+0x5e4>
 8001a22:	2680      	movs	r6, #128	; 0x80
 8001a24:	4664      	mov	r4, ip
 8001a26:	0436      	lsls	r6, r6, #16
 8001a28:	4334      	orrs	r4, r6
 8001a2a:	46a4      	mov	ip, r4
 8001a2c:	2a38      	cmp	r2, #56	; 0x38
 8001a2e:	dd00      	ble.n	8001a32 <__aeabi_dsub+0x236>
 8001a30:	e196      	b.n	8001d60 <__aeabi_dsub+0x564>
 8001a32:	2a1f      	cmp	r2, #31
 8001a34:	dd00      	ble.n	8001a38 <__aeabi_dsub+0x23c>
 8001a36:	e224      	b.n	8001e82 <__aeabi_dsub+0x686>
 8001a38:	2620      	movs	r6, #32
 8001a3a:	1ab4      	subs	r4, r6, r2
 8001a3c:	46a2      	mov	sl, r4
 8001a3e:	4664      	mov	r4, ip
 8001a40:	4656      	mov	r6, sl
 8001a42:	40b4      	lsls	r4, r6
 8001a44:	46a1      	mov	r9, r4
 8001a46:	001c      	movs	r4, r3
 8001a48:	464e      	mov	r6, r9
 8001a4a:	40d4      	lsrs	r4, r2
 8001a4c:	4326      	orrs	r6, r4
 8001a4e:	0034      	movs	r4, r6
 8001a50:	4656      	mov	r6, sl
 8001a52:	40b3      	lsls	r3, r6
 8001a54:	1e5e      	subs	r6, r3, #1
 8001a56:	41b3      	sbcs	r3, r6
 8001a58:	431c      	orrs	r4, r3
 8001a5a:	4663      	mov	r3, ip
 8001a5c:	40d3      	lsrs	r3, r2
 8001a5e:	18c9      	adds	r1, r1, r3
 8001a60:	19e4      	adds	r4, r4, r7
 8001a62:	42bc      	cmp	r4, r7
 8001a64:	41bf      	sbcs	r7, r7
 8001a66:	427f      	negs	r7, r7
 8001a68:	46b9      	mov	r9, r7
 8001a6a:	4680      	mov	r8, r0
 8001a6c:	4489      	add	r9, r1
 8001a6e:	e0d8      	b.n	8001c22 <__aeabi_dsub+0x426>
 8001a70:	4640      	mov	r0, r8
 8001a72:	4c3b      	ldr	r4, [pc, #236]	; (8001b60 <__aeabi_dsub+0x364>)
 8001a74:	3001      	adds	r0, #1
 8001a76:	4220      	tst	r0, r4
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dsub+0x280>
 8001a7a:	e0b4      	b.n	8001be6 <__aeabi_dsub+0x3ea>
 8001a7c:	4640      	mov	r0, r8
 8001a7e:	2800      	cmp	r0, #0
 8001a80:	d000      	beq.n	8001a84 <__aeabi_dsub+0x288>
 8001a82:	e144      	b.n	8001d0e <__aeabi_dsub+0x512>
 8001a84:	4660      	mov	r0, ip
 8001a86:	4318      	orrs	r0, r3
 8001a88:	d100      	bne.n	8001a8c <__aeabi_dsub+0x290>
 8001a8a:	e190      	b.n	8001dae <__aeabi_dsub+0x5b2>
 8001a8c:	0008      	movs	r0, r1
 8001a8e:	4338      	orrs	r0, r7
 8001a90:	d000      	beq.n	8001a94 <__aeabi_dsub+0x298>
 8001a92:	e1aa      	b.n	8001dea <__aeabi_dsub+0x5ee>
 8001a94:	4661      	mov	r1, ip
 8001a96:	08db      	lsrs	r3, r3, #3
 8001a98:	0749      	lsls	r1, r1, #29
 8001a9a:	430b      	orrs	r3, r1
 8001a9c:	4661      	mov	r1, ip
 8001a9e:	08cc      	lsrs	r4, r1, #3
 8001aa0:	e027      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001aa2:	0008      	movs	r0, r1
 8001aa4:	4338      	orrs	r0, r7
 8001aa6:	d061      	beq.n	8001b6c <__aeabi_dsub+0x370>
 8001aa8:	1e50      	subs	r0, r2, #1
 8001aaa:	2a01      	cmp	r2, #1
 8001aac:	d100      	bne.n	8001ab0 <__aeabi_dsub+0x2b4>
 8001aae:	e139      	b.n	8001d24 <__aeabi_dsub+0x528>
 8001ab0:	42a2      	cmp	r2, r4
 8001ab2:	d027      	beq.n	8001b04 <__aeabi_dsub+0x308>
 8001ab4:	0002      	movs	r2, r0
 8001ab6:	e75d      	b.n	8001974 <__aeabi_dsub+0x178>
 8001ab8:	0002      	movs	r2, r0
 8001aba:	391f      	subs	r1, #31
 8001abc:	40ca      	lsrs	r2, r1
 8001abe:	0011      	movs	r1, r2
 8001ac0:	2b20      	cmp	r3, #32
 8001ac2:	d003      	beq.n	8001acc <__aeabi_dsub+0x2d0>
 8001ac4:	2240      	movs	r2, #64	; 0x40
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	4098      	lsls	r0, r3
 8001aca:	4304      	orrs	r4, r0
 8001acc:	1e63      	subs	r3, r4, #1
 8001ace:	419c      	sbcs	r4, r3
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	4699      	mov	r9, r3
 8001ad4:	4698      	mov	r8, r3
 8001ad6:	430c      	orrs	r4, r1
 8001ad8:	0763      	lsls	r3, r4, #29
 8001ada:	d000      	beq.n	8001ade <__aeabi_dsub+0x2e2>
 8001adc:	e712      	b.n	8001904 <__aeabi_dsub+0x108>
 8001ade:	464b      	mov	r3, r9
 8001ae0:	464a      	mov	r2, r9
 8001ae2:	08e4      	lsrs	r4, r4, #3
 8001ae4:	075b      	lsls	r3, r3, #29
 8001ae6:	4323      	orrs	r3, r4
 8001ae8:	08d4      	lsrs	r4, r2, #3
 8001aea:	4642      	mov	r2, r8
 8001aec:	4919      	ldr	r1, [pc, #100]	; (8001b54 <__aeabi_dsub+0x358>)
 8001aee:	428a      	cmp	r2, r1
 8001af0:	d00e      	beq.n	8001b10 <__aeabi_dsub+0x314>
 8001af2:	0324      	lsls	r4, r4, #12
 8001af4:	0552      	lsls	r2, r2, #21
 8001af6:	0b24      	lsrs	r4, r4, #12
 8001af8:	0d52      	lsrs	r2, r2, #21
 8001afa:	e722      	b.n	8001942 <__aeabi_dsub+0x146>
 8001afc:	000a      	movs	r2, r1
 8001afe:	2400      	movs	r4, #0
 8001b00:	2300      	movs	r3, #0
 8001b02:	e71e      	b.n	8001942 <__aeabi_dsub+0x146>
 8001b04:	08db      	lsrs	r3, r3, #3
 8001b06:	4662      	mov	r2, ip
 8001b08:	0752      	lsls	r2, r2, #29
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	4662      	mov	r2, ip
 8001b0e:	08d4      	lsrs	r4, r2, #3
 8001b10:	001a      	movs	r2, r3
 8001b12:	4322      	orrs	r2, r4
 8001b14:	d100      	bne.n	8001b18 <__aeabi_dsub+0x31c>
 8001b16:	e1fc      	b.n	8001f12 <__aeabi_dsub+0x716>
 8001b18:	2280      	movs	r2, #128	; 0x80
 8001b1a:	0312      	lsls	r2, r2, #12
 8001b1c:	4314      	orrs	r4, r2
 8001b1e:	0324      	lsls	r4, r4, #12
 8001b20:	4a0c      	ldr	r2, [pc, #48]	; (8001b54 <__aeabi_dsub+0x358>)
 8001b22:	0b24      	lsrs	r4, r4, #12
 8001b24:	e70d      	b.n	8001942 <__aeabi_dsub+0x146>
 8001b26:	0020      	movs	r0, r4
 8001b28:	f000 faa4 	bl	8002074 <__clzsi2>
 8001b2c:	0001      	movs	r1, r0
 8001b2e:	3118      	adds	r1, #24
 8001b30:	291f      	cmp	r1, #31
 8001b32:	dc00      	bgt.n	8001b36 <__aeabi_dsub+0x33a>
 8001b34:	e6c4      	b.n	80018c0 <__aeabi_dsub+0xc4>
 8001b36:	3808      	subs	r0, #8
 8001b38:	4084      	lsls	r4, r0
 8001b3a:	4643      	mov	r3, r8
 8001b3c:	0020      	movs	r0, r4
 8001b3e:	2400      	movs	r4, #0
 8001b40:	4588      	cmp	r8, r1
 8001b42:	dc00      	bgt.n	8001b46 <__aeabi_dsub+0x34a>
 8001b44:	e6c8      	b.n	80018d8 <__aeabi_dsub+0xdc>
 8001b46:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <__aeabi_dsub+0x35c>)
 8001b48:	1a5b      	subs	r3, r3, r1
 8001b4a:	4010      	ands	r0, r2
 8001b4c:	4698      	mov	r8, r3
 8001b4e:	4681      	mov	r9, r0
 8001b50:	e6d6      	b.n	8001900 <__aeabi_dsub+0x104>
 8001b52:	46c0      	nop			; (mov r8, r8)
 8001b54:	000007ff 	.word	0x000007ff
 8001b58:	ff7fffff 	.word	0xff7fffff
 8001b5c:	fffff801 	.word	0xfffff801
 8001b60:	000007fe 	.word	0x000007fe
 8001b64:	430f      	orrs	r7, r1
 8001b66:	1e7a      	subs	r2, r7, #1
 8001b68:	4197      	sbcs	r7, r2
 8001b6a:	e691      	b.n	8001890 <__aeabi_dsub+0x94>
 8001b6c:	4661      	mov	r1, ip
 8001b6e:	08db      	lsrs	r3, r3, #3
 8001b70:	0749      	lsls	r1, r1, #29
 8001b72:	430b      	orrs	r3, r1
 8001b74:	4661      	mov	r1, ip
 8001b76:	08cc      	lsrs	r4, r1, #3
 8001b78:	e7b8      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001b7a:	4640      	mov	r0, r8
 8001b7c:	4cd3      	ldr	r4, [pc, #844]	; (8001ecc <__aeabi_dsub+0x6d0>)
 8001b7e:	3001      	adds	r0, #1
 8001b80:	4220      	tst	r0, r4
 8001b82:	d000      	beq.n	8001b86 <__aeabi_dsub+0x38a>
 8001b84:	e0a2      	b.n	8001ccc <__aeabi_dsub+0x4d0>
 8001b86:	4640      	mov	r0, r8
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	d000      	beq.n	8001b8e <__aeabi_dsub+0x392>
 8001b8c:	e101      	b.n	8001d92 <__aeabi_dsub+0x596>
 8001b8e:	4660      	mov	r0, ip
 8001b90:	4318      	orrs	r0, r3
 8001b92:	d100      	bne.n	8001b96 <__aeabi_dsub+0x39a>
 8001b94:	e15e      	b.n	8001e54 <__aeabi_dsub+0x658>
 8001b96:	0008      	movs	r0, r1
 8001b98:	4338      	orrs	r0, r7
 8001b9a:	d000      	beq.n	8001b9e <__aeabi_dsub+0x3a2>
 8001b9c:	e15f      	b.n	8001e5e <__aeabi_dsub+0x662>
 8001b9e:	4661      	mov	r1, ip
 8001ba0:	08db      	lsrs	r3, r3, #3
 8001ba2:	0749      	lsls	r1, r1, #29
 8001ba4:	430b      	orrs	r3, r1
 8001ba6:	4661      	mov	r1, ip
 8001ba8:	08cc      	lsrs	r4, r1, #3
 8001baa:	e7a2      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001bac:	4dc8      	ldr	r5, [pc, #800]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001bae:	42a8      	cmp	r0, r5
 8001bb0:	d100      	bne.n	8001bb4 <__aeabi_dsub+0x3b8>
 8001bb2:	e0cf      	b.n	8001d54 <__aeabi_dsub+0x558>
 8001bb4:	2580      	movs	r5, #128	; 0x80
 8001bb6:	4664      	mov	r4, ip
 8001bb8:	042d      	lsls	r5, r5, #16
 8001bba:	432c      	orrs	r4, r5
 8001bbc:	46a4      	mov	ip, r4
 8001bbe:	2a38      	cmp	r2, #56	; 0x38
 8001bc0:	dc56      	bgt.n	8001c70 <__aeabi_dsub+0x474>
 8001bc2:	2a1f      	cmp	r2, #31
 8001bc4:	dd00      	ble.n	8001bc8 <__aeabi_dsub+0x3cc>
 8001bc6:	e0d1      	b.n	8001d6c <__aeabi_dsub+0x570>
 8001bc8:	2520      	movs	r5, #32
 8001bca:	001e      	movs	r6, r3
 8001bcc:	1aad      	subs	r5, r5, r2
 8001bce:	4664      	mov	r4, ip
 8001bd0:	40ab      	lsls	r3, r5
 8001bd2:	40ac      	lsls	r4, r5
 8001bd4:	40d6      	lsrs	r6, r2
 8001bd6:	1e5d      	subs	r5, r3, #1
 8001bd8:	41ab      	sbcs	r3, r5
 8001bda:	4334      	orrs	r4, r6
 8001bdc:	4323      	orrs	r3, r4
 8001bde:	4664      	mov	r4, ip
 8001be0:	40d4      	lsrs	r4, r2
 8001be2:	1b09      	subs	r1, r1, r4
 8001be4:	e049      	b.n	8001c7a <__aeabi_dsub+0x47e>
 8001be6:	4660      	mov	r0, ip
 8001be8:	1bdc      	subs	r4, r3, r7
 8001bea:	1a46      	subs	r6, r0, r1
 8001bec:	42a3      	cmp	r3, r4
 8001bee:	4180      	sbcs	r0, r0
 8001bf0:	4240      	negs	r0, r0
 8001bf2:	4681      	mov	r9, r0
 8001bf4:	0030      	movs	r0, r6
 8001bf6:	464e      	mov	r6, r9
 8001bf8:	1b80      	subs	r0, r0, r6
 8001bfa:	4681      	mov	r9, r0
 8001bfc:	0200      	lsls	r0, r0, #8
 8001bfe:	d476      	bmi.n	8001cee <__aeabi_dsub+0x4f2>
 8001c00:	464b      	mov	r3, r9
 8001c02:	4323      	orrs	r3, r4
 8001c04:	d000      	beq.n	8001c08 <__aeabi_dsub+0x40c>
 8001c06:	e652      	b.n	80018ae <__aeabi_dsub+0xb2>
 8001c08:	2400      	movs	r4, #0
 8001c0a:	2500      	movs	r5, #0
 8001c0c:	e771      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001c0e:	4339      	orrs	r1, r7
 8001c10:	000c      	movs	r4, r1
 8001c12:	1e62      	subs	r2, r4, #1
 8001c14:	4194      	sbcs	r4, r2
 8001c16:	18e4      	adds	r4, r4, r3
 8001c18:	429c      	cmp	r4, r3
 8001c1a:	419b      	sbcs	r3, r3
 8001c1c:	425b      	negs	r3, r3
 8001c1e:	4463      	add	r3, ip
 8001c20:	4699      	mov	r9, r3
 8001c22:	464b      	mov	r3, r9
 8001c24:	021b      	lsls	r3, r3, #8
 8001c26:	d400      	bmi.n	8001c2a <__aeabi_dsub+0x42e>
 8001c28:	e756      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	469c      	mov	ip, r3
 8001c2e:	4ba8      	ldr	r3, [pc, #672]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001c30:	44e0      	add	r8, ip
 8001c32:	4598      	cmp	r8, r3
 8001c34:	d038      	beq.n	8001ca8 <__aeabi_dsub+0x4ac>
 8001c36:	464b      	mov	r3, r9
 8001c38:	48a6      	ldr	r0, [pc, #664]	; (8001ed4 <__aeabi_dsub+0x6d8>)
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	4003      	ands	r3, r0
 8001c3e:	0018      	movs	r0, r3
 8001c40:	0863      	lsrs	r3, r4, #1
 8001c42:	4014      	ands	r4, r2
 8001c44:	431c      	orrs	r4, r3
 8001c46:	07c3      	lsls	r3, r0, #31
 8001c48:	431c      	orrs	r4, r3
 8001c4a:	0843      	lsrs	r3, r0, #1
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	e657      	b.n	8001900 <__aeabi_dsub+0x104>
 8001c50:	0010      	movs	r0, r2
 8001c52:	000e      	movs	r6, r1
 8001c54:	3820      	subs	r0, #32
 8001c56:	40c6      	lsrs	r6, r0
 8001c58:	2a20      	cmp	r2, #32
 8001c5a:	d004      	beq.n	8001c66 <__aeabi_dsub+0x46a>
 8001c5c:	2040      	movs	r0, #64	; 0x40
 8001c5e:	1a82      	subs	r2, r0, r2
 8001c60:	4091      	lsls	r1, r2
 8001c62:	430f      	orrs	r7, r1
 8001c64:	46b9      	mov	r9, r7
 8001c66:	464f      	mov	r7, r9
 8001c68:	1e7a      	subs	r2, r7, #1
 8001c6a:	4197      	sbcs	r7, r2
 8001c6c:	4337      	orrs	r7, r6
 8001c6e:	e60f      	b.n	8001890 <__aeabi_dsub+0x94>
 8001c70:	4662      	mov	r2, ip
 8001c72:	431a      	orrs	r2, r3
 8001c74:	0013      	movs	r3, r2
 8001c76:	1e5a      	subs	r2, r3, #1
 8001c78:	4193      	sbcs	r3, r2
 8001c7a:	1afc      	subs	r4, r7, r3
 8001c7c:	42a7      	cmp	r7, r4
 8001c7e:	41bf      	sbcs	r7, r7
 8001c80:	427f      	negs	r7, r7
 8001c82:	1bcb      	subs	r3, r1, r7
 8001c84:	4699      	mov	r9, r3
 8001c86:	465d      	mov	r5, fp
 8001c88:	4680      	mov	r8, r0
 8001c8a:	e608      	b.n	800189e <__aeabi_dsub+0xa2>
 8001c8c:	4666      	mov	r6, ip
 8001c8e:	431e      	orrs	r6, r3
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x498>
 8001c92:	e0be      	b.n	8001e12 <__aeabi_dsub+0x616>
 8001c94:	1e56      	subs	r6, r2, #1
 8001c96:	2a01      	cmp	r2, #1
 8001c98:	d100      	bne.n	8001c9c <__aeabi_dsub+0x4a0>
 8001c9a:	e109      	b.n	8001eb0 <__aeabi_dsub+0x6b4>
 8001c9c:	4c8c      	ldr	r4, [pc, #560]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001c9e:	42a2      	cmp	r2, r4
 8001ca0:	d100      	bne.n	8001ca4 <__aeabi_dsub+0x4a8>
 8001ca2:	e119      	b.n	8001ed8 <__aeabi_dsub+0x6dc>
 8001ca4:	0032      	movs	r2, r6
 8001ca6:	e6c1      	b.n	8001a2c <__aeabi_dsub+0x230>
 8001ca8:	4642      	mov	r2, r8
 8001caa:	2400      	movs	r4, #0
 8001cac:	2300      	movs	r3, #0
 8001cae:	e648      	b.n	8001942 <__aeabi_dsub+0x146>
 8001cb0:	2020      	movs	r0, #32
 8001cb2:	000c      	movs	r4, r1
 8001cb4:	1a80      	subs	r0, r0, r2
 8001cb6:	003e      	movs	r6, r7
 8001cb8:	4087      	lsls	r7, r0
 8001cba:	4084      	lsls	r4, r0
 8001cbc:	40d6      	lsrs	r6, r2
 8001cbe:	1e78      	subs	r0, r7, #1
 8001cc0:	4187      	sbcs	r7, r0
 8001cc2:	40d1      	lsrs	r1, r2
 8001cc4:	4334      	orrs	r4, r6
 8001cc6:	433c      	orrs	r4, r7
 8001cc8:	448c      	add	ip, r1
 8001cca:	e7a4      	b.n	8001c16 <__aeabi_dsub+0x41a>
 8001ccc:	4a80      	ldr	r2, [pc, #512]	; (8001ed0 <__aeabi_dsub+0x6d4>)
 8001cce:	4290      	cmp	r0, r2
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dsub+0x4d8>
 8001cd2:	e0e9      	b.n	8001ea8 <__aeabi_dsub+0x6ac>
 8001cd4:	19df      	adds	r7, r3, r7
 8001cd6:	429f      	cmp	r7, r3
 8001cd8:	419b      	sbcs	r3, r3
 8001cda:	4461      	add	r1, ip
 8001cdc:	425b      	negs	r3, r3
 8001cde:	18c9      	adds	r1, r1, r3
 8001ce0:	07cc      	lsls	r4, r1, #31
 8001ce2:	087f      	lsrs	r7, r7, #1
 8001ce4:	084b      	lsrs	r3, r1, #1
 8001ce6:	4699      	mov	r9, r3
 8001ce8:	4680      	mov	r8, r0
 8001cea:	433c      	orrs	r4, r7
 8001cec:	e6f4      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001cee:	1afc      	subs	r4, r7, r3
 8001cf0:	42a7      	cmp	r7, r4
 8001cf2:	41bf      	sbcs	r7, r7
 8001cf4:	4663      	mov	r3, ip
 8001cf6:	427f      	negs	r7, r7
 8001cf8:	1ac9      	subs	r1, r1, r3
 8001cfa:	1bcb      	subs	r3, r1, r7
 8001cfc:	4699      	mov	r9, r3
 8001cfe:	465d      	mov	r5, fp
 8001d00:	e5d5      	b.n	80018ae <__aeabi_dsub+0xb2>
 8001d02:	08ff      	lsrs	r7, r7, #3
 8001d04:	074b      	lsls	r3, r1, #29
 8001d06:	465d      	mov	r5, fp
 8001d08:	433b      	orrs	r3, r7
 8001d0a:	08cc      	lsrs	r4, r1, #3
 8001d0c:	e6ee      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001d0e:	4662      	mov	r2, ip
 8001d10:	431a      	orrs	r2, r3
 8001d12:	d000      	beq.n	8001d16 <__aeabi_dsub+0x51a>
 8001d14:	e082      	b.n	8001e1c <__aeabi_dsub+0x620>
 8001d16:	000b      	movs	r3, r1
 8001d18:	433b      	orrs	r3, r7
 8001d1a:	d11b      	bne.n	8001d54 <__aeabi_dsub+0x558>
 8001d1c:	2480      	movs	r4, #128	; 0x80
 8001d1e:	2500      	movs	r5, #0
 8001d20:	0324      	lsls	r4, r4, #12
 8001d22:	e6f9      	b.n	8001b18 <__aeabi_dsub+0x31c>
 8001d24:	19dc      	adds	r4, r3, r7
 8001d26:	429c      	cmp	r4, r3
 8001d28:	419b      	sbcs	r3, r3
 8001d2a:	4461      	add	r1, ip
 8001d2c:	4689      	mov	r9, r1
 8001d2e:	425b      	negs	r3, r3
 8001d30:	4499      	add	r9, r3
 8001d32:	464b      	mov	r3, r9
 8001d34:	021b      	lsls	r3, r3, #8
 8001d36:	d444      	bmi.n	8001dc2 <__aeabi_dsub+0x5c6>
 8001d38:	2301      	movs	r3, #1
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	e6cc      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001d3e:	1bdc      	subs	r4, r3, r7
 8001d40:	4662      	mov	r2, ip
 8001d42:	42a3      	cmp	r3, r4
 8001d44:	419b      	sbcs	r3, r3
 8001d46:	1a51      	subs	r1, r2, r1
 8001d48:	425b      	negs	r3, r3
 8001d4a:	1acb      	subs	r3, r1, r3
 8001d4c:	4699      	mov	r9, r3
 8001d4e:	2301      	movs	r3, #1
 8001d50:	4698      	mov	r8, r3
 8001d52:	e5a4      	b.n	800189e <__aeabi_dsub+0xa2>
 8001d54:	08ff      	lsrs	r7, r7, #3
 8001d56:	074b      	lsls	r3, r1, #29
 8001d58:	465d      	mov	r5, fp
 8001d5a:	433b      	orrs	r3, r7
 8001d5c:	08cc      	lsrs	r4, r1, #3
 8001d5e:	e6d7      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001d60:	4662      	mov	r2, ip
 8001d62:	431a      	orrs	r2, r3
 8001d64:	0014      	movs	r4, r2
 8001d66:	1e63      	subs	r3, r4, #1
 8001d68:	419c      	sbcs	r4, r3
 8001d6a:	e679      	b.n	8001a60 <__aeabi_dsub+0x264>
 8001d6c:	0015      	movs	r5, r2
 8001d6e:	4664      	mov	r4, ip
 8001d70:	3d20      	subs	r5, #32
 8001d72:	40ec      	lsrs	r4, r5
 8001d74:	46a0      	mov	r8, r4
 8001d76:	2a20      	cmp	r2, #32
 8001d78:	d005      	beq.n	8001d86 <__aeabi_dsub+0x58a>
 8001d7a:	2540      	movs	r5, #64	; 0x40
 8001d7c:	4664      	mov	r4, ip
 8001d7e:	1aaa      	subs	r2, r5, r2
 8001d80:	4094      	lsls	r4, r2
 8001d82:	4323      	orrs	r3, r4
 8001d84:	469a      	mov	sl, r3
 8001d86:	4654      	mov	r4, sl
 8001d88:	1e63      	subs	r3, r4, #1
 8001d8a:	419c      	sbcs	r4, r3
 8001d8c:	4643      	mov	r3, r8
 8001d8e:	4323      	orrs	r3, r4
 8001d90:	e773      	b.n	8001c7a <__aeabi_dsub+0x47e>
 8001d92:	4662      	mov	r2, ip
 8001d94:	431a      	orrs	r2, r3
 8001d96:	d023      	beq.n	8001de0 <__aeabi_dsub+0x5e4>
 8001d98:	000a      	movs	r2, r1
 8001d9a:	433a      	orrs	r2, r7
 8001d9c:	d000      	beq.n	8001da0 <__aeabi_dsub+0x5a4>
 8001d9e:	e0a0      	b.n	8001ee2 <__aeabi_dsub+0x6e6>
 8001da0:	4662      	mov	r2, ip
 8001da2:	08db      	lsrs	r3, r3, #3
 8001da4:	0752      	lsls	r2, r2, #29
 8001da6:	4313      	orrs	r3, r2
 8001da8:	4662      	mov	r2, ip
 8001daa:	08d4      	lsrs	r4, r2, #3
 8001dac:	e6b0      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001dae:	000b      	movs	r3, r1
 8001db0:	433b      	orrs	r3, r7
 8001db2:	d100      	bne.n	8001db6 <__aeabi_dsub+0x5ba>
 8001db4:	e728      	b.n	8001c08 <__aeabi_dsub+0x40c>
 8001db6:	08ff      	lsrs	r7, r7, #3
 8001db8:	074b      	lsls	r3, r1, #29
 8001dba:	465d      	mov	r5, fp
 8001dbc:	433b      	orrs	r3, r7
 8001dbe:	08cc      	lsrs	r4, r1, #3
 8001dc0:	e697      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	4698      	mov	r8, r3
 8001dc6:	e736      	b.n	8001c36 <__aeabi_dsub+0x43a>
 8001dc8:	1afc      	subs	r4, r7, r3
 8001dca:	42a7      	cmp	r7, r4
 8001dcc:	41bf      	sbcs	r7, r7
 8001dce:	4663      	mov	r3, ip
 8001dd0:	427f      	negs	r7, r7
 8001dd2:	1ac9      	subs	r1, r1, r3
 8001dd4:	1bcb      	subs	r3, r1, r7
 8001dd6:	4699      	mov	r9, r3
 8001dd8:	2301      	movs	r3, #1
 8001dda:	465d      	mov	r5, fp
 8001ddc:	4698      	mov	r8, r3
 8001dde:	e55e      	b.n	800189e <__aeabi_dsub+0xa2>
 8001de0:	074b      	lsls	r3, r1, #29
 8001de2:	08ff      	lsrs	r7, r7, #3
 8001de4:	433b      	orrs	r3, r7
 8001de6:	08cc      	lsrs	r4, r1, #3
 8001de8:	e692      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001dea:	1bdc      	subs	r4, r3, r7
 8001dec:	4660      	mov	r0, ip
 8001dee:	42a3      	cmp	r3, r4
 8001df0:	41b6      	sbcs	r6, r6
 8001df2:	1a40      	subs	r0, r0, r1
 8001df4:	4276      	negs	r6, r6
 8001df6:	1b80      	subs	r0, r0, r6
 8001df8:	4681      	mov	r9, r0
 8001dfa:	0200      	lsls	r0, r0, #8
 8001dfc:	d560      	bpl.n	8001ec0 <__aeabi_dsub+0x6c4>
 8001dfe:	1afc      	subs	r4, r7, r3
 8001e00:	42a7      	cmp	r7, r4
 8001e02:	41bf      	sbcs	r7, r7
 8001e04:	4663      	mov	r3, ip
 8001e06:	427f      	negs	r7, r7
 8001e08:	1ac9      	subs	r1, r1, r3
 8001e0a:	1bcb      	subs	r3, r1, r7
 8001e0c:	4699      	mov	r9, r3
 8001e0e:	465d      	mov	r5, fp
 8001e10:	e576      	b.n	8001900 <__aeabi_dsub+0x104>
 8001e12:	08ff      	lsrs	r7, r7, #3
 8001e14:	074b      	lsls	r3, r1, #29
 8001e16:	433b      	orrs	r3, r7
 8001e18:	08cc      	lsrs	r4, r1, #3
 8001e1a:	e667      	b.n	8001aec <__aeabi_dsub+0x2f0>
 8001e1c:	000a      	movs	r2, r1
 8001e1e:	08db      	lsrs	r3, r3, #3
 8001e20:	433a      	orrs	r2, r7
 8001e22:	d100      	bne.n	8001e26 <__aeabi_dsub+0x62a>
 8001e24:	e66f      	b.n	8001b06 <__aeabi_dsub+0x30a>
 8001e26:	4662      	mov	r2, ip
 8001e28:	0752      	lsls	r2, r2, #29
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	4662      	mov	r2, ip
 8001e2e:	08d4      	lsrs	r4, r2, #3
 8001e30:	2280      	movs	r2, #128	; 0x80
 8001e32:	0312      	lsls	r2, r2, #12
 8001e34:	4214      	tst	r4, r2
 8001e36:	d007      	beq.n	8001e48 <__aeabi_dsub+0x64c>
 8001e38:	08c8      	lsrs	r0, r1, #3
 8001e3a:	4210      	tst	r0, r2
 8001e3c:	d104      	bne.n	8001e48 <__aeabi_dsub+0x64c>
 8001e3e:	465d      	mov	r5, fp
 8001e40:	0004      	movs	r4, r0
 8001e42:	08fb      	lsrs	r3, r7, #3
 8001e44:	0749      	lsls	r1, r1, #29
 8001e46:	430b      	orrs	r3, r1
 8001e48:	0f5a      	lsrs	r2, r3, #29
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	08db      	lsrs	r3, r3, #3
 8001e4e:	0752      	lsls	r2, r2, #29
 8001e50:	4313      	orrs	r3, r2
 8001e52:	e65d      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001e54:	074b      	lsls	r3, r1, #29
 8001e56:	08ff      	lsrs	r7, r7, #3
 8001e58:	433b      	orrs	r3, r7
 8001e5a:	08cc      	lsrs	r4, r1, #3
 8001e5c:	e649      	b.n	8001af2 <__aeabi_dsub+0x2f6>
 8001e5e:	19dc      	adds	r4, r3, r7
 8001e60:	429c      	cmp	r4, r3
 8001e62:	419b      	sbcs	r3, r3
 8001e64:	4461      	add	r1, ip
 8001e66:	4689      	mov	r9, r1
 8001e68:	425b      	negs	r3, r3
 8001e6a:	4499      	add	r9, r3
 8001e6c:	464b      	mov	r3, r9
 8001e6e:	021b      	lsls	r3, r3, #8
 8001e70:	d400      	bmi.n	8001e74 <__aeabi_dsub+0x678>
 8001e72:	e631      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001e74:	464a      	mov	r2, r9
 8001e76:	4b17      	ldr	r3, [pc, #92]	; (8001ed4 <__aeabi_dsub+0x6d8>)
 8001e78:	401a      	ands	r2, r3
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	4691      	mov	r9, r2
 8001e7e:	4698      	mov	r8, r3
 8001e80:	e62a      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001e82:	0016      	movs	r6, r2
 8001e84:	4664      	mov	r4, ip
 8001e86:	3e20      	subs	r6, #32
 8001e88:	40f4      	lsrs	r4, r6
 8001e8a:	46a0      	mov	r8, r4
 8001e8c:	2a20      	cmp	r2, #32
 8001e8e:	d005      	beq.n	8001e9c <__aeabi_dsub+0x6a0>
 8001e90:	2640      	movs	r6, #64	; 0x40
 8001e92:	4664      	mov	r4, ip
 8001e94:	1ab2      	subs	r2, r6, r2
 8001e96:	4094      	lsls	r4, r2
 8001e98:	4323      	orrs	r3, r4
 8001e9a:	469a      	mov	sl, r3
 8001e9c:	4654      	mov	r4, sl
 8001e9e:	1e63      	subs	r3, r4, #1
 8001ea0:	419c      	sbcs	r4, r3
 8001ea2:	4643      	mov	r3, r8
 8001ea4:	431c      	orrs	r4, r3
 8001ea6:	e5db      	b.n	8001a60 <__aeabi_dsub+0x264>
 8001ea8:	0002      	movs	r2, r0
 8001eaa:	2400      	movs	r4, #0
 8001eac:	2300      	movs	r3, #0
 8001eae:	e548      	b.n	8001942 <__aeabi_dsub+0x146>
 8001eb0:	19dc      	adds	r4, r3, r7
 8001eb2:	42bc      	cmp	r4, r7
 8001eb4:	41bf      	sbcs	r7, r7
 8001eb6:	4461      	add	r1, ip
 8001eb8:	4689      	mov	r9, r1
 8001eba:	427f      	negs	r7, r7
 8001ebc:	44b9      	add	r9, r7
 8001ebe:	e738      	b.n	8001d32 <__aeabi_dsub+0x536>
 8001ec0:	464b      	mov	r3, r9
 8001ec2:	4323      	orrs	r3, r4
 8001ec4:	d100      	bne.n	8001ec8 <__aeabi_dsub+0x6cc>
 8001ec6:	e69f      	b.n	8001c08 <__aeabi_dsub+0x40c>
 8001ec8:	e606      	b.n	8001ad8 <__aeabi_dsub+0x2dc>
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	000007fe 	.word	0x000007fe
 8001ed0:	000007ff 	.word	0x000007ff
 8001ed4:	ff7fffff 	.word	0xff7fffff
 8001ed8:	08ff      	lsrs	r7, r7, #3
 8001eda:	074b      	lsls	r3, r1, #29
 8001edc:	433b      	orrs	r3, r7
 8001ede:	08cc      	lsrs	r4, r1, #3
 8001ee0:	e616      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001ee2:	4662      	mov	r2, ip
 8001ee4:	08db      	lsrs	r3, r3, #3
 8001ee6:	0752      	lsls	r2, r2, #29
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	4662      	mov	r2, ip
 8001eec:	08d4      	lsrs	r4, r2, #3
 8001eee:	2280      	movs	r2, #128	; 0x80
 8001ef0:	0312      	lsls	r2, r2, #12
 8001ef2:	4214      	tst	r4, r2
 8001ef4:	d007      	beq.n	8001f06 <__aeabi_dsub+0x70a>
 8001ef6:	08c8      	lsrs	r0, r1, #3
 8001ef8:	4210      	tst	r0, r2
 8001efa:	d104      	bne.n	8001f06 <__aeabi_dsub+0x70a>
 8001efc:	465d      	mov	r5, fp
 8001efe:	0004      	movs	r4, r0
 8001f00:	08fb      	lsrs	r3, r7, #3
 8001f02:	0749      	lsls	r1, r1, #29
 8001f04:	430b      	orrs	r3, r1
 8001f06:	0f5a      	lsrs	r2, r3, #29
 8001f08:	00db      	lsls	r3, r3, #3
 8001f0a:	0752      	lsls	r2, r2, #29
 8001f0c:	08db      	lsrs	r3, r3, #3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	e5fe      	b.n	8001b10 <__aeabi_dsub+0x314>
 8001f12:	2300      	movs	r3, #0
 8001f14:	4a01      	ldr	r2, [pc, #4]	; (8001f1c <__aeabi_dsub+0x720>)
 8001f16:	001c      	movs	r4, r3
 8001f18:	e513      	b.n	8001942 <__aeabi_dsub+0x146>
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	000007ff 	.word	0x000007ff

08001f20 <__aeabi_dcmpun>:
 8001f20:	b570      	push	{r4, r5, r6, lr}
 8001f22:	0005      	movs	r5, r0
 8001f24:	480c      	ldr	r0, [pc, #48]	; (8001f58 <__aeabi_dcmpun+0x38>)
 8001f26:	031c      	lsls	r4, r3, #12
 8001f28:	0016      	movs	r6, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	030a      	lsls	r2, r1, #12
 8001f2e:	0049      	lsls	r1, r1, #1
 8001f30:	0b12      	lsrs	r2, r2, #12
 8001f32:	0d49      	lsrs	r1, r1, #21
 8001f34:	0b24      	lsrs	r4, r4, #12
 8001f36:	0d5b      	lsrs	r3, r3, #21
 8001f38:	4281      	cmp	r1, r0
 8001f3a:	d008      	beq.n	8001f4e <__aeabi_dcmpun+0x2e>
 8001f3c:	4a06      	ldr	r2, [pc, #24]	; (8001f58 <__aeabi_dcmpun+0x38>)
 8001f3e:	2000      	movs	r0, #0
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d103      	bne.n	8001f4c <__aeabi_dcmpun+0x2c>
 8001f44:	0020      	movs	r0, r4
 8001f46:	4330      	orrs	r0, r6
 8001f48:	1e43      	subs	r3, r0, #1
 8001f4a:	4198      	sbcs	r0, r3
 8001f4c:	bd70      	pop	{r4, r5, r6, pc}
 8001f4e:	2001      	movs	r0, #1
 8001f50:	432a      	orrs	r2, r5
 8001f52:	d1fb      	bne.n	8001f4c <__aeabi_dcmpun+0x2c>
 8001f54:	e7f2      	b.n	8001f3c <__aeabi_dcmpun+0x1c>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	000007ff 	.word	0x000007ff

08001f5c <__aeabi_d2iz>:
 8001f5c:	000a      	movs	r2, r1
 8001f5e:	b530      	push	{r4, r5, lr}
 8001f60:	4c13      	ldr	r4, [pc, #76]	; (8001fb0 <__aeabi_d2iz+0x54>)
 8001f62:	0053      	lsls	r3, r2, #1
 8001f64:	0309      	lsls	r1, r1, #12
 8001f66:	0005      	movs	r5, r0
 8001f68:	0b09      	lsrs	r1, r1, #12
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	0d5b      	lsrs	r3, r3, #21
 8001f6e:	0fd2      	lsrs	r2, r2, #31
 8001f70:	42a3      	cmp	r3, r4
 8001f72:	dd04      	ble.n	8001f7e <__aeabi_d2iz+0x22>
 8001f74:	480f      	ldr	r0, [pc, #60]	; (8001fb4 <__aeabi_d2iz+0x58>)
 8001f76:	4283      	cmp	r3, r0
 8001f78:	dd02      	ble.n	8001f80 <__aeabi_d2iz+0x24>
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <__aeabi_d2iz+0x5c>)
 8001f7c:	18d0      	adds	r0, r2, r3
 8001f7e:	bd30      	pop	{r4, r5, pc}
 8001f80:	2080      	movs	r0, #128	; 0x80
 8001f82:	0340      	lsls	r0, r0, #13
 8001f84:	4301      	orrs	r1, r0
 8001f86:	480d      	ldr	r0, [pc, #52]	; (8001fbc <__aeabi_d2iz+0x60>)
 8001f88:	1ac0      	subs	r0, r0, r3
 8001f8a:	281f      	cmp	r0, #31
 8001f8c:	dd08      	ble.n	8001fa0 <__aeabi_d2iz+0x44>
 8001f8e:	480c      	ldr	r0, [pc, #48]	; (8001fc0 <__aeabi_d2iz+0x64>)
 8001f90:	1ac3      	subs	r3, r0, r3
 8001f92:	40d9      	lsrs	r1, r3
 8001f94:	000b      	movs	r3, r1
 8001f96:	4258      	negs	r0, r3
 8001f98:	2a00      	cmp	r2, #0
 8001f9a:	d1f0      	bne.n	8001f7e <__aeabi_d2iz+0x22>
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	e7ee      	b.n	8001f7e <__aeabi_d2iz+0x22>
 8001fa0:	4c08      	ldr	r4, [pc, #32]	; (8001fc4 <__aeabi_d2iz+0x68>)
 8001fa2:	40c5      	lsrs	r5, r0
 8001fa4:	46a4      	mov	ip, r4
 8001fa6:	4463      	add	r3, ip
 8001fa8:	4099      	lsls	r1, r3
 8001faa:	000b      	movs	r3, r1
 8001fac:	432b      	orrs	r3, r5
 8001fae:	e7f2      	b.n	8001f96 <__aeabi_d2iz+0x3a>
 8001fb0:	000003fe 	.word	0x000003fe
 8001fb4:	0000041d 	.word	0x0000041d
 8001fb8:	7fffffff 	.word	0x7fffffff
 8001fbc:	00000433 	.word	0x00000433
 8001fc0:	00000413 	.word	0x00000413
 8001fc4:	fffffbed 	.word	0xfffffbed

08001fc8 <__aeabi_i2d>:
 8001fc8:	b570      	push	{r4, r5, r6, lr}
 8001fca:	2800      	cmp	r0, #0
 8001fcc:	d016      	beq.n	8001ffc <__aeabi_i2d+0x34>
 8001fce:	17c3      	asrs	r3, r0, #31
 8001fd0:	18c5      	adds	r5, r0, r3
 8001fd2:	405d      	eors	r5, r3
 8001fd4:	0fc4      	lsrs	r4, r0, #31
 8001fd6:	0028      	movs	r0, r5
 8001fd8:	f000 f84c 	bl	8002074 <__clzsi2>
 8001fdc:	4a11      	ldr	r2, [pc, #68]	; (8002024 <__aeabi_i2d+0x5c>)
 8001fde:	1a12      	subs	r2, r2, r0
 8001fe0:	280a      	cmp	r0, #10
 8001fe2:	dc16      	bgt.n	8002012 <__aeabi_i2d+0x4a>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	002e      	movs	r6, r5
 8001fe8:	3315      	adds	r3, #21
 8001fea:	409e      	lsls	r6, r3
 8001fec:	230b      	movs	r3, #11
 8001fee:	1a18      	subs	r0, r3, r0
 8001ff0:	40c5      	lsrs	r5, r0
 8001ff2:	0552      	lsls	r2, r2, #21
 8001ff4:	032d      	lsls	r5, r5, #12
 8001ff6:	0b2d      	lsrs	r5, r5, #12
 8001ff8:	0d53      	lsrs	r3, r2, #21
 8001ffa:	e003      	b.n	8002004 <__aeabi_i2d+0x3c>
 8001ffc:	2400      	movs	r4, #0
 8001ffe:	2300      	movs	r3, #0
 8002000:	2500      	movs	r5, #0
 8002002:	2600      	movs	r6, #0
 8002004:	051b      	lsls	r3, r3, #20
 8002006:	432b      	orrs	r3, r5
 8002008:	07e4      	lsls	r4, r4, #31
 800200a:	4323      	orrs	r3, r4
 800200c:	0030      	movs	r0, r6
 800200e:	0019      	movs	r1, r3
 8002010:	bd70      	pop	{r4, r5, r6, pc}
 8002012:	380b      	subs	r0, #11
 8002014:	4085      	lsls	r5, r0
 8002016:	0552      	lsls	r2, r2, #21
 8002018:	032d      	lsls	r5, r5, #12
 800201a:	2600      	movs	r6, #0
 800201c:	0b2d      	lsrs	r5, r5, #12
 800201e:	0d53      	lsrs	r3, r2, #21
 8002020:	e7f0      	b.n	8002004 <__aeabi_i2d+0x3c>
 8002022:	46c0      	nop			; (mov r8, r8)
 8002024:	0000041e 	.word	0x0000041e

08002028 <__aeabi_ui2d>:
 8002028:	b510      	push	{r4, lr}
 800202a:	1e04      	subs	r4, r0, #0
 800202c:	d010      	beq.n	8002050 <__aeabi_ui2d+0x28>
 800202e:	f000 f821 	bl	8002074 <__clzsi2>
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <__aeabi_ui2d+0x48>)
 8002034:	1a1b      	subs	r3, r3, r0
 8002036:	280a      	cmp	r0, #10
 8002038:	dc11      	bgt.n	800205e <__aeabi_ui2d+0x36>
 800203a:	220b      	movs	r2, #11
 800203c:	0021      	movs	r1, r4
 800203e:	1a12      	subs	r2, r2, r0
 8002040:	40d1      	lsrs	r1, r2
 8002042:	3015      	adds	r0, #21
 8002044:	030a      	lsls	r2, r1, #12
 8002046:	055b      	lsls	r3, r3, #21
 8002048:	4084      	lsls	r4, r0
 800204a:	0b12      	lsrs	r2, r2, #12
 800204c:	0d5b      	lsrs	r3, r3, #21
 800204e:	e001      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002050:	2300      	movs	r3, #0
 8002052:	2200      	movs	r2, #0
 8002054:	051b      	lsls	r3, r3, #20
 8002056:	4313      	orrs	r3, r2
 8002058:	0020      	movs	r0, r4
 800205a:	0019      	movs	r1, r3
 800205c:	bd10      	pop	{r4, pc}
 800205e:	0022      	movs	r2, r4
 8002060:	380b      	subs	r0, #11
 8002062:	4082      	lsls	r2, r0
 8002064:	055b      	lsls	r3, r3, #21
 8002066:	0312      	lsls	r2, r2, #12
 8002068:	2400      	movs	r4, #0
 800206a:	0b12      	lsrs	r2, r2, #12
 800206c:	0d5b      	lsrs	r3, r3, #21
 800206e:	e7f1      	b.n	8002054 <__aeabi_ui2d+0x2c>
 8002070:	0000041e 	.word	0x0000041e

08002074 <__clzsi2>:
 8002074:	211c      	movs	r1, #28
 8002076:	2301      	movs	r3, #1
 8002078:	041b      	lsls	r3, r3, #16
 800207a:	4298      	cmp	r0, r3
 800207c:	d301      	bcc.n	8002082 <__clzsi2+0xe>
 800207e:	0c00      	lsrs	r0, r0, #16
 8002080:	3910      	subs	r1, #16
 8002082:	0a1b      	lsrs	r3, r3, #8
 8002084:	4298      	cmp	r0, r3
 8002086:	d301      	bcc.n	800208c <__clzsi2+0x18>
 8002088:	0a00      	lsrs	r0, r0, #8
 800208a:	3908      	subs	r1, #8
 800208c:	091b      	lsrs	r3, r3, #4
 800208e:	4298      	cmp	r0, r3
 8002090:	d301      	bcc.n	8002096 <__clzsi2+0x22>
 8002092:	0900      	lsrs	r0, r0, #4
 8002094:	3904      	subs	r1, #4
 8002096:	a202      	add	r2, pc, #8	; (adr r2, 80020a0 <__clzsi2+0x2c>)
 8002098:	5c10      	ldrb	r0, [r2, r0]
 800209a:	1840      	adds	r0, r0, r1
 800209c:	4770      	bx	lr
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	02020304 	.word	0x02020304
 80020a4:	01010101 	.word	0x01010101
	...

080020b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020b6:	f000 fd55 	bl	8002b64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020ba:	f000 f859 	bl	8002170 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020be:	f000 f9d9 	bl	8002474 <MX_GPIO_Init>
  MX_DMA_Init();
 80020c2:	f000 f9b1 	bl	8002428 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80020c6:	f000 f97f 	bl	80023c8 <MX_USART2_UART_Init>
  MX_ADC_Init();
 80020ca:	f000 f8a1 	bl	8002210 <MX_ADC_Init>
  MX_TIM3_Init();
 80020ce:	f000 f8fb 	bl	80022c8 <MX_TIM3_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (ADCRead == 1) {
 80020d2:	4b21      	ldr	r3, [pc, #132]	; (8002158 <main+0xa8>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d139      	bne.n	800214e <main+0x9e>
		  	HAL_ADC_Start(&hadc); 	//start ADC
 80020da:	4b20      	ldr	r3, [pc, #128]	; (800215c <main+0xac>)
 80020dc:	0018      	movs	r0, r3
 80020de:	f000 fef7 	bl	8002ed0 <HAL_ADC_Start>
			reading = pollADC(); 	//get ADC value (this reads from the pot)
 80020e2:	f000 fa5d 	bl	80025a0 <pollADC>
 80020e6:	0003      	movs	r3, r0
 80020e8:	001a      	movs	r2, r3
 80020ea:	4b1d      	ldr	r3, [pc, #116]	; (8002160 <main+0xb0>)
 80020ec:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Stop(&hadc); 	//stop ADC
 80020ee:	4b1b      	ldr	r3, [pc, #108]	; (800215c <main+0xac>)
 80020f0:	0018      	movs	r0, r3
 80020f2:	f000 ff41 	bl	8002f78 <HAL_ADC_Stop>
			ADCRead = 0;			//reset ADCRead so that ADC only reads once
 80020f6:	4b18      	ldr	r3, [pc, #96]	; (8002158 <main+0xa8>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]
			// format the message
			//sprintf(buffer, "\r\nADC: %ld\r\n", reading);
			// Send ADC reading over UART
			//HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sizeof(buffer), 1000);

			uint8_t value = 13;
 80020fc:	210b      	movs	r1, #11
 80020fe:	187b      	adds	r3, r7, r1
 8002100:	220d      	movs	r2, #13
 8002102:	701a      	strb	r2, [r3, #0]
			uint8_t *binaryArray = decToBinConvert(value);
 8002104:	187b      	adds	r3, r7, r1
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	0018      	movs	r0, r3
 800210a:	f000 fa61 	bl	80025d0 <decToBinConvert>
 800210e:	0003      	movs	r3, r0
 8002110:	607b      	str	r3, [r7, #4]
			/*** TEST POINT ****/
			for(int i =6;i>-1;i--){
 8002112:	2306      	movs	r3, #6
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	e013      	b.n	8002140 <main+0x90>
				sprintf(buffer, "\r\nbinary: %d\r\n",*(binaryArray+i));
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	18d3      	adds	r3, r2, r3
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	001a      	movs	r2, r3
 8002122:	4910      	ldr	r1, [pc, #64]	; (8002164 <main+0xb4>)
 8002124:	4b10      	ldr	r3, [pc, #64]	; (8002168 <main+0xb8>)
 8002126:	0018      	movs	r0, r3
 8002128:	f004 f810 	bl	800614c <siprintf>
				// Send ADC reading over UART
				HAL_UART_Transmit(&huart2, (uint8_t*)buffer, sizeof(buffer), 1000);
 800212c:	23fa      	movs	r3, #250	; 0xfa
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	490d      	ldr	r1, [pc, #52]	; (8002168 <main+0xb8>)
 8002132:	480e      	ldr	r0, [pc, #56]	; (800216c <main+0xbc>)
 8002134:	2214      	movs	r2, #20
 8002136:	f002 ffbf 	bl	80050b8 <HAL_UART_Transmit>
			for(int i =6;i>-1;i--){
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	3b01      	subs	r3, #1
 800213e:	60fb      	str	r3, [r7, #12]
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2b00      	cmp	r3, #0
 8002144:	dae8      	bge.n	8002118 <main+0x68>
			}

			transmit(binaryArray);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	0018      	movs	r0, r3
 800214a:	f000 fa73 	bl	8002634 <transmit>

	  }

	  HAL_Delay(5);
 800214e:	2005      	movs	r0, #5
 8002150:	f000 fd5a 	bl	8002c08 <HAL_Delay>
	  if (ADCRead == 1) {
 8002154:	e7bd      	b.n	80020d2 <main+0x22>
 8002156:	46c0      	nop			; (mov r8, r8)
 8002158:	2000038c 	.word	0x2000038c
 800215c:	200001f8 	.word	0x200001f8
 8002160:	2000038d 	.word	0x2000038d
 8002164:	080087c0 	.word	0x080087c0
 8002168:	20000390 	.word	0x20000390
 800216c:	200002c4 	.word	0x200002c4

08002170 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002170:	b590      	push	{r4, r7, lr}
 8002172:	b091      	sub	sp, #68	; 0x44
 8002174:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002176:	2410      	movs	r4, #16
 8002178:	193b      	adds	r3, r7, r4
 800217a:	0018      	movs	r0, r3
 800217c:	2330      	movs	r3, #48	; 0x30
 800217e:	001a      	movs	r2, r3
 8002180:	2100      	movs	r1, #0
 8002182:	f003 fb6d 	bl	8005860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002186:	003b      	movs	r3, r7
 8002188:	0018      	movs	r0, r3
 800218a:	2310      	movs	r3, #16
 800218c:	001a      	movs	r2, r3
 800218e:	2100      	movs	r1, #0
 8002190:	f003 fb66 	bl	8005860 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002194:	0021      	movs	r1, r4
 8002196:	187b      	adds	r3, r7, r1
 8002198:	2212      	movs	r2, #18
 800219a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800219c:	187b      	adds	r3, r7, r1
 800219e:	2201      	movs	r2, #1
 80021a0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80021a2:	187b      	adds	r3, r7, r1
 80021a4:	2201      	movs	r2, #1
 80021a6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021a8:	187b      	adds	r3, r7, r1
 80021aa:	2210      	movs	r2, #16
 80021ac:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80021ae:	187b      	adds	r3, r7, r1
 80021b0:	2210      	movs	r2, #16
 80021b2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80021b4:	187b      	adds	r3, r7, r1
 80021b6:	2202      	movs	r2, #2
 80021b8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80021ba:	187b      	adds	r3, r7, r1
 80021bc:	2200      	movs	r2, #0
 80021be:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80021c0:	187b      	adds	r3, r7, r1
 80021c2:	22a0      	movs	r2, #160	; 0xa0
 80021c4:	0392      	lsls	r2, r2, #14
 80021c6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80021c8:	187b      	adds	r3, r7, r1
 80021ca:	2200      	movs	r2, #0
 80021cc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ce:	187b      	adds	r3, r7, r1
 80021d0:	0018      	movs	r0, r3
 80021d2:	f001 fcfb 	bl	8003bcc <HAL_RCC_OscConfig>
 80021d6:	1e03      	subs	r3, r0, #0
 80021d8:	d001      	beq.n	80021de <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80021da:	f000 fa55 	bl	8002688 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021de:	003b      	movs	r3, r7
 80021e0:	2207      	movs	r2, #7
 80021e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021e4:	003b      	movs	r3, r7
 80021e6:	2202      	movs	r2, #2
 80021e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021ea:	003b      	movs	r3, r7
 80021ec:	2200      	movs	r2, #0
 80021ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021f0:	003b      	movs	r3, r7
 80021f2:	2200      	movs	r2, #0
 80021f4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80021f6:	003b      	movs	r3, r7
 80021f8:	2101      	movs	r1, #1
 80021fa:	0018      	movs	r0, r3
 80021fc:	f002 f800 	bl	8004200 <HAL_RCC_ClockConfig>
 8002200:	1e03      	subs	r3, r0, #0
 8002202:	d001      	beq.n	8002208 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002204:	f000 fa40 	bl	8002688 <Error_Handler>
  }
}
 8002208:	46c0      	nop			; (mov r8, r8)
 800220a:	46bd      	mov	sp, r7
 800220c:	b011      	add	sp, #68	; 0x44
 800220e:	bd90      	pop	{r4, r7, pc}

08002210 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002216:	1d3b      	adds	r3, r7, #4
 8002218:	0018      	movs	r0, r3
 800221a:	230c      	movs	r3, #12
 800221c:	001a      	movs	r2, r3
 800221e:	2100      	movs	r1, #0
 8002220:	f003 fb1e 	bl	8005860 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002224:	4b26      	ldr	r3, [pc, #152]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002226:	4a27      	ldr	r2, [pc, #156]	; (80022c4 <MX_ADC_Init+0xb4>)
 8002228:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800222a:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <MX_ADC_Init+0xb0>)
 800222c:	2200      	movs	r2, #0
 800222e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002230:	4b23      	ldr	r3, [pc, #140]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002232:	2200      	movs	r2, #0
 8002234:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002236:	4b22      	ldr	r3, [pc, #136]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002238:	2200      	movs	r2, #0
 800223a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800223c:	4b20      	ldr	r3, [pc, #128]	; (80022c0 <MX_ADC_Init+0xb0>)
 800223e:	2201      	movs	r2, #1
 8002240:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002242:	4b1f      	ldr	r3, [pc, #124]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002244:	2204      	movs	r2, #4
 8002246:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002248:	4b1d      	ldr	r3, [pc, #116]	; (80022c0 <MX_ADC_Init+0xb0>)
 800224a:	2200      	movs	r2, #0
 800224c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800224e:	4b1c      	ldr	r3, [pc, #112]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002250:	2200      	movs	r2, #0
 8002252:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002254:	4b1a      	ldr	r3, [pc, #104]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002256:	2200      	movs	r2, #0
 8002258:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800225a:	4b19      	ldr	r3, [pc, #100]	; (80022c0 <MX_ADC_Init+0xb0>)
 800225c:	2200      	movs	r2, #0
 800225e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002260:	4b17      	ldr	r3, [pc, #92]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002262:	22c2      	movs	r2, #194	; 0xc2
 8002264:	32ff      	adds	r2, #255	; 0xff
 8002266:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002268:	4b15      	ldr	r3, [pc, #84]	; (80022c0 <MX_ADC_Init+0xb0>)
 800226a:	2200      	movs	r2, #0
 800226c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800226e:	4b14      	ldr	r3, [pc, #80]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002270:	2224      	movs	r2, #36	; 0x24
 8002272:	2100      	movs	r1, #0
 8002274:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002276:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <MX_ADC_Init+0xb0>)
 8002278:	2201      	movs	r2, #1
 800227a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800227c:	4b10      	ldr	r3, [pc, #64]	; (80022c0 <MX_ADC_Init+0xb0>)
 800227e:	0018      	movs	r0, r3
 8002280:	f000 fce6 	bl	8002c50 <HAL_ADC_Init>
 8002284:	1e03      	subs	r3, r0, #0
 8002286:	d001      	beq.n	800228c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002288:	f000 f9fe 	bl	8002688 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800228c:	1d3b      	adds	r3, r7, #4
 800228e:	2207      	movs	r2, #7
 8002290:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002292:	1d3b      	adds	r3, r7, #4
 8002294:	2280      	movs	r2, #128	; 0x80
 8002296:	0152      	lsls	r2, r2, #5
 8002298:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800229a:	1d3b      	adds	r3, r7, #4
 800229c:	2280      	movs	r2, #128	; 0x80
 800229e:	0552      	lsls	r2, r2, #21
 80022a0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80022a2:	1d3a      	adds	r2, r7, #4
 80022a4:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <MX_ADC_Init+0xb0>)
 80022a6:	0011      	movs	r1, r2
 80022a8:	0018      	movs	r0, r3
 80022aa:	f000 ff49 	bl	8003140 <HAL_ADC_ConfigChannel>
 80022ae:	1e03      	subs	r3, r0, #0
 80022b0:	d001      	beq.n	80022b6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80022b2:	f000 f9e9 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80022b6:	46c0      	nop			; (mov r8, r8)
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b004      	add	sp, #16
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	46c0      	nop			; (mov r8, r8)
 80022c0:	200001f8 	.word	0x200001f8
 80022c4:	40012400 	.word	0x40012400

080022c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b08e      	sub	sp, #56	; 0x38
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ce:	2328      	movs	r3, #40	; 0x28
 80022d0:	18fb      	adds	r3, r7, r3
 80022d2:	0018      	movs	r0, r3
 80022d4:	2310      	movs	r3, #16
 80022d6:	001a      	movs	r2, r3
 80022d8:	2100      	movs	r1, #0
 80022da:	f003 fac1 	bl	8005860 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022de:	2320      	movs	r3, #32
 80022e0:	18fb      	adds	r3, r7, r3
 80022e2:	0018      	movs	r0, r3
 80022e4:	2308      	movs	r3, #8
 80022e6:	001a      	movs	r2, r3
 80022e8:	2100      	movs	r1, #0
 80022ea:	f003 fab9 	bl	8005860 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ee:	1d3b      	adds	r3, r7, #4
 80022f0:	0018      	movs	r0, r3
 80022f2:	231c      	movs	r3, #28
 80022f4:	001a      	movs	r2, r3
 80022f6:	2100      	movs	r1, #0
 80022f8:	f003 fab2 	bl	8005860 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022fc:	4b2f      	ldr	r3, [pc, #188]	; (80023bc <MX_TIM3_Init+0xf4>)
 80022fe:	4a30      	ldr	r2, [pc, #192]	; (80023c0 <MX_TIM3_Init+0xf8>)
 8002300:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002302:	4b2e      	ldr	r3, [pc, #184]	; (80023bc <MX_TIM3_Init+0xf4>)
 8002304:	2200      	movs	r2, #0
 8002306:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002308:	4b2c      	ldr	r3, [pc, #176]	; (80023bc <MX_TIM3_Init+0xf4>)
 800230a:	2200      	movs	r2, #0
 800230c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 47999;
 800230e:	4b2b      	ldr	r3, [pc, #172]	; (80023bc <MX_TIM3_Init+0xf4>)
 8002310:	4a2c      	ldr	r2, [pc, #176]	; (80023c4 <MX_TIM3_Init+0xfc>)
 8002312:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002314:	4b29      	ldr	r3, [pc, #164]	; (80023bc <MX_TIM3_Init+0xf4>)
 8002316:	2200      	movs	r2, #0
 8002318:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800231a:	4b28      	ldr	r3, [pc, #160]	; (80023bc <MX_TIM3_Init+0xf4>)
 800231c:	2280      	movs	r2, #128	; 0x80
 800231e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002320:	4b26      	ldr	r3, [pc, #152]	; (80023bc <MX_TIM3_Init+0xf4>)
 8002322:	0018      	movs	r0, r3
 8002324:	f002 f8be 	bl	80044a4 <HAL_TIM_Base_Init>
 8002328:	1e03      	subs	r3, r0, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 800232c:	f000 f9ac 	bl	8002688 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002330:	2128      	movs	r1, #40	; 0x28
 8002332:	187b      	adds	r3, r7, r1
 8002334:	2280      	movs	r2, #128	; 0x80
 8002336:	0152      	lsls	r2, r2, #5
 8002338:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800233a:	187a      	adds	r2, r7, r1
 800233c:	4b1f      	ldr	r3, [pc, #124]	; (80023bc <MX_TIM3_Init+0xf4>)
 800233e:	0011      	movs	r1, r2
 8002340:	0018      	movs	r0, r3
 8002342:	f002 fa1d 	bl	8004780 <HAL_TIM_ConfigClockSource>
 8002346:	1e03      	subs	r3, r0, #0
 8002348:	d001      	beq.n	800234e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 800234a:	f000 f99d 	bl	8002688 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800234e:	4b1b      	ldr	r3, [pc, #108]	; (80023bc <MX_TIM3_Init+0xf4>)
 8002350:	0018      	movs	r0, r3
 8002352:	f002 f8f7 	bl	8004544 <HAL_TIM_PWM_Init>
 8002356:	1e03      	subs	r3, r0, #0
 8002358:	d001      	beq.n	800235e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800235a:	f000 f995 	bl	8002688 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800235e:	2120      	movs	r1, #32
 8002360:	187b      	adds	r3, r7, r1
 8002362:	2200      	movs	r2, #0
 8002364:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002366:	187b      	adds	r3, r7, r1
 8002368:	2200      	movs	r2, #0
 800236a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800236c:	187a      	adds	r2, r7, r1
 800236e:	4b13      	ldr	r3, [pc, #76]	; (80023bc <MX_TIM3_Init+0xf4>)
 8002370:	0011      	movs	r1, r2
 8002372:	0018      	movs	r0, r3
 8002374:	f002 fdee 	bl	8004f54 <HAL_TIMEx_MasterConfigSynchronization>
 8002378:	1e03      	subs	r3, r0, #0
 800237a:	d001      	beq.n	8002380 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800237c:	f000 f984 	bl	8002688 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002380:	1d3b      	adds	r3, r7, #4
 8002382:	2260      	movs	r2, #96	; 0x60
 8002384:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002386:	1d3b      	adds	r3, r7, #4
 8002388:	2200      	movs	r2, #0
 800238a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	2200      	movs	r2, #0
 8002390:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002392:	1d3b      	adds	r3, r7, #4
 8002394:	2200      	movs	r2, #0
 8002396:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002398:	1d39      	adds	r1, r7, #4
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <MX_TIM3_Init+0xf4>)
 800239c:	220c      	movs	r2, #12
 800239e:	0018      	movs	r0, r3
 80023a0:	f002 f928 	bl	80045f4 <HAL_TIM_PWM_ConfigChannel>
 80023a4:	1e03      	subs	r3, r0, #0
 80023a6:	d001      	beq.n	80023ac <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 80023a8:	f000 f96e 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80023ac:	4b03      	ldr	r3, [pc, #12]	; (80023bc <MX_TIM3_Init+0xf4>)
 80023ae:	0018      	movs	r0, r3
 80023b0:	f000 fa2c 	bl	800280c <HAL_TIM_MspPostInit>

}
 80023b4:	46c0      	nop			; (mov r8, r8)
 80023b6:	46bd      	mov	sp, r7
 80023b8:	b00e      	add	sp, #56	; 0x38
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	2000027c 	.word	0x2000027c
 80023c0:	40000400 	.word	0x40000400
 80023c4:	0000bb7f 	.word	0x0000bb7f

080023c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80023cc:	4b14      	ldr	r3, [pc, #80]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023ce:	4a15      	ldr	r2, [pc, #84]	; (8002424 <MX_USART2_UART_Init+0x5c>)
 80023d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80023d2:	4b13      	ldr	r3, [pc, #76]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023d4:	2296      	movs	r2, #150	; 0x96
 80023d6:	0192      	lsls	r2, r2, #6
 80023d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80023da:	4b11      	ldr	r3, [pc, #68]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023dc:	2200      	movs	r2, #0
 80023de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80023e0:	4b0f      	ldr	r3, [pc, #60]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80023e6:	4b0e      	ldr	r3, [pc, #56]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023ee:	220c      	movs	r2, #12
 80023f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023f2:	4b0b      	ldr	r3, [pc, #44]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f8:	4b09      	ldr	r3, [pc, #36]	; (8002420 <MX_USART2_UART_Init+0x58>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023fe:	4b08      	ldr	r3, [pc, #32]	; (8002420 <MX_USART2_UART_Init+0x58>)
 8002400:	2200      	movs	r2, #0
 8002402:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002404:	4b06      	ldr	r3, [pc, #24]	; (8002420 <MX_USART2_UART_Init+0x58>)
 8002406:	2200      	movs	r2, #0
 8002408:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800240a:	4b05      	ldr	r3, [pc, #20]	; (8002420 <MX_USART2_UART_Init+0x58>)
 800240c:	0018      	movs	r0, r3
 800240e:	f002 fdff 	bl	8005010 <HAL_UART_Init>
 8002412:	1e03      	subs	r3, r0, #0
 8002414:	d001      	beq.n	800241a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002416:	f000 f937 	bl	8002688 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800241a:	46c0      	nop			; (mov r8, r8)
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	200002c4 	.word	0x200002c4
 8002424:	40004400 	.word	0x40004400

08002428 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b082      	sub	sp, #8
 800242c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800242e:	4b10      	ldr	r3, [pc, #64]	; (8002470 <MX_DMA_Init+0x48>)
 8002430:	695a      	ldr	r2, [r3, #20]
 8002432:	4b0f      	ldr	r3, [pc, #60]	; (8002470 <MX_DMA_Init+0x48>)
 8002434:	2101      	movs	r1, #1
 8002436:	430a      	orrs	r2, r1
 8002438:	615a      	str	r2, [r3, #20]
 800243a:	4b0d      	ldr	r3, [pc, #52]	; (8002470 <MX_DMA_Init+0x48>)
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	2201      	movs	r2, #1
 8002440:	4013      	ands	r3, r2
 8002442:	607b      	str	r3, [r7, #4]
 8002444:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002446:	2200      	movs	r2, #0
 8002448:	2100      	movs	r1, #0
 800244a:	2009      	movs	r0, #9
 800244c:	f001 f974 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002450:	2009      	movs	r0, #9
 8002452:	f001 f986 	bl	8003762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8002456:	2200      	movs	r2, #0
 8002458:	2100      	movs	r1, #0
 800245a:	200b      	movs	r0, #11
 800245c:	f001 f96c 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8002460:	200b      	movs	r0, #11
 8002462:	f001 f97e 	bl	8003762 <HAL_NVIC_EnableIRQ>

}
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	46bd      	mov	sp, r7
 800246a:	b002      	add	sp, #8
 800246c:	bd80      	pop	{r7, pc}
 800246e:	46c0      	nop			; (mov r8, r8)
 8002470:	40021000 	.word	0x40021000

08002474 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002474:	b590      	push	{r4, r7, lr}
 8002476:	b089      	sub	sp, #36	; 0x24
 8002478:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800247a:	240c      	movs	r4, #12
 800247c:	193b      	adds	r3, r7, r4
 800247e:	0018      	movs	r0, r3
 8002480:	2314      	movs	r3, #20
 8002482:	001a      	movs	r2, r3
 8002484:	2100      	movs	r1, #0
 8002486:	f003 f9eb 	bl	8005860 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800248a:	4b31      	ldr	r3, [pc, #196]	; (8002550 <MX_GPIO_Init+0xdc>)
 800248c:	695a      	ldr	r2, [r3, #20]
 800248e:	4b30      	ldr	r3, [pc, #192]	; (8002550 <MX_GPIO_Init+0xdc>)
 8002490:	2180      	movs	r1, #128	; 0x80
 8002492:	03c9      	lsls	r1, r1, #15
 8002494:	430a      	orrs	r2, r1
 8002496:	615a      	str	r2, [r3, #20]
 8002498:	4b2d      	ldr	r3, [pc, #180]	; (8002550 <MX_GPIO_Init+0xdc>)
 800249a:	695a      	ldr	r2, [r3, #20]
 800249c:	2380      	movs	r3, #128	; 0x80
 800249e:	03db      	lsls	r3, r3, #15
 80024a0:	4013      	ands	r3, r2
 80024a2:	60bb      	str	r3, [r7, #8]
 80024a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80024a6:	4b2a      	ldr	r3, [pc, #168]	; (8002550 <MX_GPIO_Init+0xdc>)
 80024a8:	695a      	ldr	r2, [r3, #20]
 80024aa:	4b29      	ldr	r3, [pc, #164]	; (8002550 <MX_GPIO_Init+0xdc>)
 80024ac:	2180      	movs	r1, #128	; 0x80
 80024ae:	0289      	lsls	r1, r1, #10
 80024b0:	430a      	orrs	r2, r1
 80024b2:	615a      	str	r2, [r3, #20]
 80024b4:	4b26      	ldr	r3, [pc, #152]	; (8002550 <MX_GPIO_Init+0xdc>)
 80024b6:	695a      	ldr	r2, [r3, #20]
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	029b      	lsls	r3, r3, #10
 80024bc:	4013      	ands	r3, r2
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024c2:	4b23      	ldr	r3, [pc, #140]	; (8002550 <MX_GPIO_Init+0xdc>)
 80024c4:	695a      	ldr	r2, [r3, #20]
 80024c6:	4b22      	ldr	r3, [pc, #136]	; (8002550 <MX_GPIO_Init+0xdc>)
 80024c8:	2180      	movs	r1, #128	; 0x80
 80024ca:	0309      	lsls	r1, r1, #12
 80024cc:	430a      	orrs	r2, r1
 80024ce:	615a      	str	r2, [r3, #20]
 80024d0:	4b1f      	ldr	r3, [pc, #124]	; (8002550 <MX_GPIO_Init+0xdc>)
 80024d2:	695a      	ldr	r2, [r3, #20]
 80024d4:	2380      	movs	r3, #128	; 0x80
 80024d6:	031b      	lsls	r3, r3, #12
 80024d8:	4013      	ands	r3, r2
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Laser_Diode_Pin|LD4_Pin, GPIO_PIN_RESET);
 80024de:	2390      	movs	r3, #144	; 0x90
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	481c      	ldr	r0, [pc, #112]	; (8002554 <MX_GPIO_Init+0xe0>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	0019      	movs	r1, r3
 80024e8:	f001 fb2c 	bl	8003b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80024ec:	193b      	adds	r3, r7, r4
 80024ee:	2201      	movs	r2, #1
 80024f0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80024f2:	193b      	adds	r3, r7, r4
 80024f4:	2284      	movs	r2, #132	; 0x84
 80024f6:	0392      	lsls	r2, r2, #14
 80024f8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	193b      	adds	r3, r7, r4
 80024fc:	2200      	movs	r2, #0
 80024fe:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002500:	193a      	adds	r2, r7, r4
 8002502:	2390      	movs	r3, #144	; 0x90
 8002504:	05db      	lsls	r3, r3, #23
 8002506:	0011      	movs	r1, r2
 8002508:	0018      	movs	r0, r3
 800250a:	f001 f9ab 	bl	8003864 <HAL_GPIO_Init>

  /*Configure GPIO pins : Laser_Diode_Pin LD4_Pin */
  GPIO_InitStruct.Pin = Laser_Diode_Pin|LD4_Pin;
 800250e:	0021      	movs	r1, r4
 8002510:	187b      	adds	r3, r7, r1
 8002512:	2290      	movs	r2, #144	; 0x90
 8002514:	0052      	lsls	r2, r2, #1
 8002516:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002518:	187b      	adds	r3, r7, r1
 800251a:	2201      	movs	r2, #1
 800251c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251e:	187b      	adds	r3, r7, r1
 8002520:	2200      	movs	r2, #0
 8002522:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002524:	187b      	adds	r3, r7, r1
 8002526:	2200      	movs	r2, #0
 8002528:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800252a:	187b      	adds	r3, r7, r1
 800252c:	4a09      	ldr	r2, [pc, #36]	; (8002554 <MX_GPIO_Init+0xe0>)
 800252e:	0019      	movs	r1, r3
 8002530:	0010      	movs	r0, r2
 8002532:	f001 f997 	bl	8003864 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002536:	2200      	movs	r2, #0
 8002538:	2100      	movs	r1, #0
 800253a:	2005      	movs	r0, #5
 800253c:	f001 f8fc 	bl	8003738 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002540:	2005      	movs	r0, #5
 8002542:	f001 f90e 	bl	8003762 <HAL_NVIC_EnableIRQ>

}
 8002546:	46c0      	nop			; (mov r8, r8)
 8002548:	46bd      	mov	sp, r7
 800254a:	b009      	add	sp, #36	; 0x24
 800254c:	bd90      	pop	{r4, r7, pc}
 800254e:	46c0      	nop			; (mov r8, r8)
 8002550:	40021000 	.word	0x40021000
 8002554:	48000800 	.word	0x48000800

08002558 <EXTI0_1_IRQHandler>:
/*
 * This method takes is used to set the user transmit mode to 0 and set the ADCRead value
 * to one if the blue push button is pressed so that the ADC is read in the main method.
 */
void EXTI0_1_IRQHandler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
	// Correct debouncing:
	uint32_t current = HAL_GetTick();
 800255e:	f000 fb49 	bl	8002bf4 <HAL_GetTick>
 8002562:	0003      	movs	r3, r0
 8002564:	603b      	str	r3, [r7, #0]
	for (int i = current; i < (current + 10); i++); //delay by 10 ticks
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	607b      	str	r3, [r7, #4]
 800256a:	e002      	b.n	8002572 <EXTI0_1_IRQHandler+0x1a>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3301      	adds	r3, #1
 8002570:	607b      	str	r3, [r7, #4]
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	330a      	adds	r3, #10
 8002576:	001a      	movs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	429a      	cmp	r2, r3
 800257c:	d8f6      	bhi.n	800256c <EXTI0_1_IRQHandler+0x14>

	mode = 0; // enter "transmit reading mode" when blue pushbutton pressed
 800257e:	4b06      	ldr	r3, [pc, #24]	; (8002598 <EXTI0_1_IRQHandler+0x40>)
 8002580:	2200      	movs	r2, #0
 8002582:	701a      	strb	r2, [r3, #0]
	ADCRead = 1; //if blue push button pressed,  set ADCRead to 1 so that ADC read once
 8002584:	4b05      	ldr	r3, [pc, #20]	; (800259c <EXTI0_1_IRQHandler+0x44>)
 8002586:	2201      	movs	r2, #1
 8002588:	701a      	strb	r2, [r3, #0]

	// Clear interrupt flags
	HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800258a:	2001      	movs	r0, #1
 800258c:	f001 faf8 	bl	8003b80 <HAL_GPIO_EXTI_IRQHandler>
}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	b002      	add	sp, #8
 8002596:	bd80      	pop	{r7, pc}
 8002598:	200003a4 	.word	0x200003a4
 800259c:	2000038c 	.word	0x2000038c

080025a0 <pollADC>:

/*
 * This method takes polls the ADC, gets the value and returns the
 * 8 bit unsigned integer value.
 */
uint8_t pollADC(void){
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
	HAL_ADC_PollForConversion(&hadc, 500);
 80025a6:	23fa      	movs	r3, #250	; 0xfa
 80025a8:	005a      	lsls	r2, r3, #1
 80025aa:	4b08      	ldr	r3, [pc, #32]	; (80025cc <pollADC+0x2c>)
 80025ac:	0011      	movs	r1, r2
 80025ae:	0018      	movs	r0, r3
 80025b0:	f000 fd22 	bl	8002ff8 <HAL_ADC_PollForConversion>
	// get digital value
	uint32_t val = HAL_ADC_GetValue(&hadc);
 80025b4:	4b05      	ldr	r3, [pc, #20]	; (80025cc <pollADC+0x2c>)
 80025b6:	0018      	movs	r0, r3
 80025b8:	f000 fdb6 	bl	8003128 <HAL_ADC_GetValue>
 80025bc:	0003      	movs	r3, r0
 80025be:	607b      	str	r3, [r7, #4]
	return val;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	b2db      	uxtb	r3, r3
}
 80025c4:	0018      	movs	r0, r3
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b002      	add	sp, #8
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	200001f8 	.word	0x200001f8

080025d0 <decToBinConvert>:
 * This method takes in a decimal value and converts it to its decimal version. The
 * binary bits are then returned.
 * The system pulses light to transmit the data and so needs known logic levels (1s and 0s) to know
 * when to turn the light on and off.
 */
uint8_t* decToBinConvert(uint8_t decimalValue){
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	0002      	movs	r2, r0
 80025d8:	1dfb      	adds	r3, r7, #7
 80025da:	701a      	strb	r2, [r3, #0]
	int counter=0;
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
	uint8_t temp = decimalValue;
 80025e0:	2313      	movs	r3, #19
 80025e2:	18fb      	adds	r3, r7, r3
 80025e4:	1dfa      	adds	r2, r7, #7
 80025e6:	7812      	ldrb	r2, [r2, #0]
 80025e8:	701a      	strb	r2, [r3, #0]
	if(decimalValue<256){
		  int remainder=0; // i is the scaling factor used to store the bit in the correct position.
 80025ea:	2300      	movs	r3, #0
 80025ec:	60fb      	str	r3, [r7, #12]

		  while (temp!=0) {
 80025ee:	e014      	b.n	800261a <decToBinConvert+0x4a>
		    remainder = temp % 2;
 80025f0:	2113      	movs	r1, #19
 80025f2:	187b      	adds	r3, r7, r1
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2201      	movs	r2, #1
 80025f8:	4013      	ands	r3, r2
 80025fa:	60fb      	str	r3, [r7, #12]
		    temp /= 2; // floors result of division because temp is integer
 80025fc:	187b      	adds	r3, r7, r1
 80025fe:	187a      	adds	r2, r7, r1
 8002600:	7812      	ldrb	r2, [r2, #0]
 8002602:	0852      	lsrs	r2, r2, #1
 8002604:	701a      	strb	r2, [r3, #0]

		    binary[counter] = remainder; // store the remainder in the binary number
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	b2d9      	uxtb	r1, r3
 800260a:	4a09      	ldr	r2, [pc, #36]	; (8002630 <decToBinConvert+0x60>)
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	18d3      	adds	r3, r2, r3
 8002610:	1c0a      	adds	r2, r1, #0
 8002612:	701a      	strb	r2, [r3, #0]
		    counter++;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3301      	adds	r3, #1
 8002618:	617b      	str	r3, [r7, #20]
		  while (temp!=0) {
 800261a:	2313      	movs	r3, #19
 800261c:	18fb      	adds	r3, r7, r3
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1e5      	bne.n	80025f0 <decToBinConvert+0x20>
		  }

		  return binary;
 8002624:	4b02      	ldr	r3, [pc, #8]	; (8002630 <decToBinConvert+0x60>)
	}
}
 8002626:	0018      	movs	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	b006      	add	sp, #24
 800262c:	bd80      	pop	{r7, pc}
 800262e:	46c0      	nop			; (mov r8, r8)
 8002630:	200003a8 	.word	0x200003a8

08002634 <transmit>:
/*
 * This method transmits the data by pulsing a light. This transmission follows the LoT message
 * protocol structure:
 * 	Start bit (1)		Mode(0/1)		Message (8bits)			Stop/Continue (0/1)
 */
void transmit(uint8_t *binaryValue){
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
	//Calc delay between transmits
	int delay = (1/RATE) *1000;
 800263c:	23fa      	movs	r3, #250	; 0xfa
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	60bb      	str	r3, [r7, #8]

	// Transmit Start Bit
	if(mode){ //if mode ==1, enter counter transmission mode
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <transmit+0x4c>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d116      	bne.n	8002678 <transmit+0x44>

	}else{
		for(int i =6;i>-1;i--){
 800264a:	2306      	movs	r3, #6
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	e010      	b.n	8002672 <transmit+0x3e>
			HAL_GPIO_WritePin(GPIOC, Laser_Diode_Pin|LD4_Pin,*(binaryValue+i));
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	687a      	ldr	r2, [r7, #4]
 8002654:	18d3      	adds	r3, r2, r3
 8002656:	781a      	ldrb	r2, [r3, #0]
 8002658:	2390      	movs	r3, #144	; 0x90
 800265a:	005b      	lsls	r3, r3, #1
 800265c:	4809      	ldr	r0, [pc, #36]	; (8002684 <transmit+0x50>)
 800265e:	0019      	movs	r1, r3
 8002660:	f001 fa70 	bl	8003b44 <HAL_GPIO_WritePin>
			HAL_Delay(delay);
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	0018      	movs	r0, r3
 8002668:	f000 face 	bl	8002c08 <HAL_Delay>
		for(int i =6;i>-1;i--){
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	3b01      	subs	r3, #1
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	daeb      	bge.n	8002650 <transmit+0x1c>
		}
	}

}
 8002678:	46c0      	nop			; (mov r8, r8)
 800267a:	46bd      	mov	sp, r7
 800267c:	b004      	add	sp, #16
 800267e:	bd80      	pop	{r7, pc}
 8002680:	200003a4 	.word	0x200003a4
 8002684:	48000800 	.word	0x48000800

08002688 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800268c:	b672      	cpsid	i
}
 800268e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002690:	e7fe      	b.n	8002690 <Error_Handler+0x8>
	...

08002694 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b082      	sub	sp, #8
 8002698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269a:	4b0f      	ldr	r3, [pc, #60]	; (80026d8 <HAL_MspInit+0x44>)
 800269c:	699a      	ldr	r2, [r3, #24]
 800269e:	4b0e      	ldr	r3, [pc, #56]	; (80026d8 <HAL_MspInit+0x44>)
 80026a0:	2101      	movs	r1, #1
 80026a2:	430a      	orrs	r2, r1
 80026a4:	619a      	str	r2, [r3, #24]
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <HAL_MspInit+0x44>)
 80026a8:	699b      	ldr	r3, [r3, #24]
 80026aa:	2201      	movs	r2, #1
 80026ac:	4013      	ands	r3, r2
 80026ae:	607b      	str	r3, [r7, #4]
 80026b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026b2:	4b09      	ldr	r3, [pc, #36]	; (80026d8 <HAL_MspInit+0x44>)
 80026b4:	69da      	ldr	r2, [r3, #28]
 80026b6:	4b08      	ldr	r3, [pc, #32]	; (80026d8 <HAL_MspInit+0x44>)
 80026b8:	2180      	movs	r1, #128	; 0x80
 80026ba:	0549      	lsls	r1, r1, #21
 80026bc:	430a      	orrs	r2, r1
 80026be:	61da      	str	r2, [r3, #28]
 80026c0:	4b05      	ldr	r3, [pc, #20]	; (80026d8 <HAL_MspInit+0x44>)
 80026c2:	69da      	ldr	r2, [r3, #28]
 80026c4:	2380      	movs	r3, #128	; 0x80
 80026c6:	055b      	lsls	r3, r3, #21
 80026c8:	4013      	ands	r3, r2
 80026ca:	603b      	str	r3, [r7, #0]
 80026cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026ce:	46c0      	nop			; (mov r8, r8)
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b002      	add	sp, #8
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			; (mov r8, r8)
 80026d8:	40021000 	.word	0x40021000

080026dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80026dc:	b590      	push	{r4, r7, lr}
 80026de:	b08b      	sub	sp, #44	; 0x2c
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e4:	2414      	movs	r4, #20
 80026e6:	193b      	adds	r3, r7, r4
 80026e8:	0018      	movs	r0, r3
 80026ea:	2314      	movs	r3, #20
 80026ec:	001a      	movs	r2, r3
 80026ee:	2100      	movs	r1, #0
 80026f0:	f003 f8b6 	bl	8005860 <memset>
  if(hadc->Instance==ADC1)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a31      	ldr	r2, [pc, #196]	; (80027c0 <HAL_ADC_MspInit+0xe4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d15b      	bne.n	80027b6 <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80026fe:	4b31      	ldr	r3, [pc, #196]	; (80027c4 <HAL_ADC_MspInit+0xe8>)
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	4b30      	ldr	r3, [pc, #192]	; (80027c4 <HAL_ADC_MspInit+0xe8>)
 8002704:	2180      	movs	r1, #128	; 0x80
 8002706:	0089      	lsls	r1, r1, #2
 8002708:	430a      	orrs	r2, r1
 800270a:	619a      	str	r2, [r3, #24]
 800270c:	4b2d      	ldr	r3, [pc, #180]	; (80027c4 <HAL_ADC_MspInit+0xe8>)
 800270e:	699a      	ldr	r2, [r3, #24]
 8002710:	2380      	movs	r3, #128	; 0x80
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	4013      	ands	r3, r2
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800271a:	4b2a      	ldr	r3, [pc, #168]	; (80027c4 <HAL_ADC_MspInit+0xe8>)
 800271c:	695a      	ldr	r2, [r3, #20]
 800271e:	4b29      	ldr	r3, [pc, #164]	; (80027c4 <HAL_ADC_MspInit+0xe8>)
 8002720:	2180      	movs	r1, #128	; 0x80
 8002722:	0289      	lsls	r1, r1, #10
 8002724:	430a      	orrs	r2, r1
 8002726:	615a      	str	r2, [r3, #20]
 8002728:	4b26      	ldr	r3, [pc, #152]	; (80027c4 <HAL_ADC_MspInit+0xe8>)
 800272a:	695a      	ldr	r2, [r3, #20]
 800272c:	2380      	movs	r3, #128	; 0x80
 800272e:	029b      	lsls	r3, r3, #10
 8002730:	4013      	ands	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002736:	193b      	adds	r3, r7, r4
 8002738:	2280      	movs	r2, #128	; 0x80
 800273a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800273c:	193b      	adds	r3, r7, r4
 800273e:	2203      	movs	r2, #3
 8002740:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002742:	193b      	adds	r3, r7, r4
 8002744:	2200      	movs	r2, #0
 8002746:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002748:	193a      	adds	r2, r7, r4
 800274a:	2390      	movs	r3, #144	; 0x90
 800274c:	05db      	lsls	r3, r3, #23
 800274e:	0011      	movs	r1, r2
 8002750:	0018      	movs	r0, r3
 8002752:	f001 f887 	bl	8003864 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002756:	4b1c      	ldr	r3, [pc, #112]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 8002758:	4a1c      	ldr	r2, [pc, #112]	; (80027cc <HAL_ADC_MspInit+0xf0>)
 800275a:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800275c:	4b1a      	ldr	r3, [pc, #104]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 800275e:	2200      	movs	r2, #0
 8002760:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002762:	4b19      	ldr	r3, [pc, #100]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 8002764:	2200      	movs	r2, #0
 8002766:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002768:	4b17      	ldr	r3, [pc, #92]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 800276a:	2280      	movs	r2, #128	; 0x80
 800276c:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800276e:	4b16      	ldr	r3, [pc, #88]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 8002770:	2280      	movs	r2, #128	; 0x80
 8002772:	0052      	lsls	r2, r2, #1
 8002774:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002776:	4b14      	ldr	r3, [pc, #80]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 8002778:	2280      	movs	r2, #128	; 0x80
 800277a:	00d2      	lsls	r2, r2, #3
 800277c:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_NORMAL;
 800277e:	4b12      	ldr	r3, [pc, #72]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002784:	4b10      	ldr	r3, [pc, #64]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 8002786:	2200      	movs	r2, #0
 8002788:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800278a:	4b0f      	ldr	r3, [pc, #60]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 800278c:	0018      	movs	r0, r3
 800278e:	f001 f805 	bl	800379c <HAL_DMA_Init>
 8002792:	1e03      	subs	r3, r0, #0
 8002794:	d001      	beq.n	800279a <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 8002796:	f7ff ff77 	bl	8002688 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a0a      	ldr	r2, [pc, #40]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 800279e:	631a      	str	r2, [r3, #48]	; 0x30
 80027a0:	4b09      	ldr	r3, [pc, #36]	; (80027c8 <HAL_ADC_MspInit+0xec>)
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2100      	movs	r1, #0
 80027aa:	200c      	movs	r0, #12
 80027ac:	f000 ffc4 	bl	8003738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 80027b0:	200c      	movs	r0, #12
 80027b2:	f000 ffd6 	bl	8003762 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80027b6:	46c0      	nop			; (mov r8, r8)
 80027b8:	46bd      	mov	sp, r7
 80027ba:	b00b      	add	sp, #44	; 0x2c
 80027bc:	bd90      	pop	{r4, r7, pc}
 80027be:	46c0      	nop			; (mov r8, r8)
 80027c0:	40012400 	.word	0x40012400
 80027c4:	40021000 	.word	0x40021000
 80027c8:	20000238 	.word	0x20000238
 80027cc:	40020008 	.word	0x40020008

080027d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a09      	ldr	r2, [pc, #36]	; (8002804 <HAL_TIM_Base_MspInit+0x34>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d10b      	bne.n	80027fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <HAL_TIM_Base_MspInit+0x38>)
 80027e4:	69da      	ldr	r2, [r3, #28]
 80027e6:	4b08      	ldr	r3, [pc, #32]	; (8002808 <HAL_TIM_Base_MspInit+0x38>)
 80027e8:	2102      	movs	r1, #2
 80027ea:	430a      	orrs	r2, r1
 80027ec:	61da      	str	r2, [r3, #28]
 80027ee:	4b06      	ldr	r3, [pc, #24]	; (8002808 <HAL_TIM_Base_MspInit+0x38>)
 80027f0:	69db      	ldr	r3, [r3, #28]
 80027f2:	2202      	movs	r2, #2
 80027f4:	4013      	ands	r3, r2
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80027fa:	46c0      	nop			; (mov r8, r8)
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b004      	add	sp, #16
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	40000400 	.word	0x40000400
 8002808:	40021000 	.word	0x40021000

0800280c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800280c:	b590      	push	{r4, r7, lr}
 800280e:	b089      	sub	sp, #36	; 0x24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002814:	240c      	movs	r4, #12
 8002816:	193b      	adds	r3, r7, r4
 8002818:	0018      	movs	r0, r3
 800281a:	2314      	movs	r3, #20
 800281c:	001a      	movs	r2, r3
 800281e:	2100      	movs	r1, #0
 8002820:	f003 f81e 	bl	8005860 <memset>
  if(htim->Instance==TIM3)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a15      	ldr	r2, [pc, #84]	; (8002880 <HAL_TIM_MspPostInit+0x74>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d124      	bne.n	8002878 <HAL_TIM_MspPostInit+0x6c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <HAL_TIM_MspPostInit+0x78>)
 8002830:	695a      	ldr	r2, [r3, #20]
 8002832:	4b14      	ldr	r3, [pc, #80]	; (8002884 <HAL_TIM_MspPostInit+0x78>)
 8002834:	2180      	movs	r1, #128	; 0x80
 8002836:	0309      	lsls	r1, r1, #12
 8002838:	430a      	orrs	r2, r1
 800283a:	615a      	str	r2, [r3, #20]
 800283c:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_TIM_MspPostInit+0x78>)
 800283e:	695a      	ldr	r2, [r3, #20]
 8002840:	2380      	movs	r3, #128	; 0x80
 8002842:	031b      	lsls	r3, r3, #12
 8002844:	4013      	ands	r3, r2
 8002846:	60bb      	str	r3, [r7, #8]
 8002848:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC9     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800284a:	193b      	adds	r3, r7, r4
 800284c:	2280      	movs	r2, #128	; 0x80
 800284e:	0092      	lsls	r2, r2, #2
 8002850:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002852:	0021      	movs	r1, r4
 8002854:	187b      	adds	r3, r7, r1
 8002856:	2202      	movs	r2, #2
 8002858:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	187b      	adds	r3, r7, r1
 800285c:	2200      	movs	r2, #0
 800285e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002860:	187b      	adds	r3, r7, r1
 8002862:	2200      	movs	r2, #0
 8002864:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8002866:	187b      	adds	r3, r7, r1
 8002868:	2200      	movs	r2, #0
 800286a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800286c:	187b      	adds	r3, r7, r1
 800286e:	4a06      	ldr	r2, [pc, #24]	; (8002888 <HAL_TIM_MspPostInit+0x7c>)
 8002870:	0019      	movs	r1, r3
 8002872:	0010      	movs	r0, r2
 8002874:	f000 fff6 	bl	8003864 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002878:	46c0      	nop			; (mov r8, r8)
 800287a:	46bd      	mov	sp, r7
 800287c:	b009      	add	sp, #36	; 0x24
 800287e:	bd90      	pop	{r4, r7, pc}
 8002880:	40000400 	.word	0x40000400
 8002884:	40021000 	.word	0x40021000
 8002888:	48000800 	.word	0x48000800

0800288c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800288c:	b590      	push	{r4, r7, lr}
 800288e:	b08b      	sub	sp, #44	; 0x2c
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002894:	2414      	movs	r4, #20
 8002896:	193b      	adds	r3, r7, r4
 8002898:	0018      	movs	r0, r3
 800289a:	2314      	movs	r3, #20
 800289c:	001a      	movs	r2, r3
 800289e:	2100      	movs	r1, #0
 80028a0:	f002 ffde 	bl	8005860 <memset>
  if(huart->Instance==USART2)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a33      	ldr	r2, [pc, #204]	; (8002978 <HAL_UART_MspInit+0xec>)
 80028aa:	4293      	cmp	r3, r2
 80028ac:	d160      	bne.n	8002970 <HAL_UART_MspInit+0xe4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028ae:	4b33      	ldr	r3, [pc, #204]	; (800297c <HAL_UART_MspInit+0xf0>)
 80028b0:	69da      	ldr	r2, [r3, #28]
 80028b2:	4b32      	ldr	r3, [pc, #200]	; (800297c <HAL_UART_MspInit+0xf0>)
 80028b4:	2180      	movs	r1, #128	; 0x80
 80028b6:	0289      	lsls	r1, r1, #10
 80028b8:	430a      	orrs	r2, r1
 80028ba:	61da      	str	r2, [r3, #28]
 80028bc:	4b2f      	ldr	r3, [pc, #188]	; (800297c <HAL_UART_MspInit+0xf0>)
 80028be:	69da      	ldr	r2, [r3, #28]
 80028c0:	2380      	movs	r3, #128	; 0x80
 80028c2:	029b      	lsls	r3, r3, #10
 80028c4:	4013      	ands	r3, r2
 80028c6:	613b      	str	r3, [r7, #16]
 80028c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ca:	4b2c      	ldr	r3, [pc, #176]	; (800297c <HAL_UART_MspInit+0xf0>)
 80028cc:	695a      	ldr	r2, [r3, #20]
 80028ce:	4b2b      	ldr	r3, [pc, #172]	; (800297c <HAL_UART_MspInit+0xf0>)
 80028d0:	2180      	movs	r1, #128	; 0x80
 80028d2:	0289      	lsls	r1, r1, #10
 80028d4:	430a      	orrs	r2, r1
 80028d6:	615a      	str	r2, [r3, #20]
 80028d8:	4b28      	ldr	r3, [pc, #160]	; (800297c <HAL_UART_MspInit+0xf0>)
 80028da:	695a      	ldr	r2, [r3, #20]
 80028dc:	2380      	movs	r3, #128	; 0x80
 80028de:	029b      	lsls	r3, r3, #10
 80028e0:	4013      	ands	r3, r2
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80028e6:	0021      	movs	r1, r4
 80028e8:	187b      	adds	r3, r7, r1
 80028ea:	220c      	movs	r2, #12
 80028ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ee:	187b      	adds	r3, r7, r1
 80028f0:	2202      	movs	r2, #2
 80028f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	187b      	adds	r3, r7, r1
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	2203      	movs	r2, #3
 80028fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002900:	187b      	adds	r3, r7, r1
 8002902:	2201      	movs	r2, #1
 8002904:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002906:	187a      	adds	r2, r7, r1
 8002908:	2390      	movs	r3, #144	; 0x90
 800290a:	05db      	lsls	r3, r3, #23
 800290c:	0011      	movs	r1, r2
 800290e:	0018      	movs	r0, r3
 8002910:	f000 ffa8 	bl	8003864 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel4;
 8002914:	4b1a      	ldr	r3, [pc, #104]	; (8002980 <HAL_UART_MspInit+0xf4>)
 8002916:	4a1b      	ldr	r2, [pc, #108]	; (8002984 <HAL_UART_MspInit+0xf8>)
 8002918:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800291a:	4b19      	ldr	r3, [pc, #100]	; (8002980 <HAL_UART_MspInit+0xf4>)
 800291c:	2210      	movs	r2, #16
 800291e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002920:	4b17      	ldr	r3, [pc, #92]	; (8002980 <HAL_UART_MspInit+0xf4>)
 8002922:	2200      	movs	r2, #0
 8002924:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002926:	4b16      	ldr	r3, [pc, #88]	; (8002980 <HAL_UART_MspInit+0xf4>)
 8002928:	2280      	movs	r2, #128	; 0x80
 800292a:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800292c:	4b14      	ldr	r3, [pc, #80]	; (8002980 <HAL_UART_MspInit+0xf4>)
 800292e:	2200      	movs	r2, #0
 8002930:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002932:	4b13      	ldr	r3, [pc, #76]	; (8002980 <HAL_UART_MspInit+0xf4>)
 8002934:	2200      	movs	r2, #0
 8002936:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002938:	4b11      	ldr	r3, [pc, #68]	; (8002980 <HAL_UART_MspInit+0xf4>)
 800293a:	2200      	movs	r2, #0
 800293c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800293e:	4b10      	ldr	r3, [pc, #64]	; (8002980 <HAL_UART_MspInit+0xf4>)
 8002940:	2200      	movs	r2, #0
 8002942:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002944:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <HAL_UART_MspInit+0xf4>)
 8002946:	0018      	movs	r0, r3
 8002948:	f000 ff28 	bl	800379c <HAL_DMA_Init>
 800294c:	1e03      	subs	r3, r0, #0
 800294e:	d001      	beq.n	8002954 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8002950:	f7ff fe9a 	bl	8002688 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	4a0a      	ldr	r2, [pc, #40]	; (8002980 <HAL_UART_MspInit+0xf4>)
 8002958:	66da      	str	r2, [r3, #108]	; 0x6c
 800295a:	4b09      	ldr	r3, [pc, #36]	; (8002980 <HAL_UART_MspInit+0xf4>)
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002960:	2200      	movs	r2, #0
 8002962:	2100      	movs	r1, #0
 8002964:	201c      	movs	r0, #28
 8002966:	f000 fee7 	bl	8003738 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800296a:	201c      	movs	r0, #28
 800296c:	f000 fef9 	bl	8003762 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002970:	46c0      	nop			; (mov r8, r8)
 8002972:	46bd      	mov	sp, r7
 8002974:	b00b      	add	sp, #44	; 0x2c
 8002976:	bd90      	pop	{r4, r7, pc}
 8002978:	40004400 	.word	0x40004400
 800297c:	40021000 	.word	0x40021000
 8002980:	20000348 	.word	0x20000348
 8002984:	40020044 	.word	0x40020044

08002988 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
	return 1;
 800298c:	2301      	movs	r3, #1
}
 800298e:	0018      	movs	r0, r3
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <_kill>:

int _kill(int pid, int sig)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800299e:	f002 ff35 	bl	800580c <__errno>
 80029a2:	0003      	movs	r3, r0
 80029a4:	2216      	movs	r2, #22
 80029a6:	601a      	str	r2, [r3, #0]
	return -1;
 80029a8:	2301      	movs	r3, #1
 80029aa:	425b      	negs	r3, r3
}
 80029ac:	0018      	movs	r0, r3
 80029ae:	46bd      	mov	sp, r7
 80029b0:	b002      	add	sp, #8
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <_exit>:

void _exit (int status)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029bc:	2301      	movs	r3, #1
 80029be:	425a      	negs	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	0011      	movs	r1, r2
 80029c4:	0018      	movs	r0, r3
 80029c6:	f7ff ffe5 	bl	8002994 <_kill>
	while (1) {}		/* Make sure we hang here */
 80029ca:	e7fe      	b.n	80029ca <_exit+0x16>

080029cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b086      	sub	sp, #24
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]
 80029dc:	e00a      	b.n	80029f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029de:	e000      	b.n	80029e2 <_read+0x16>
 80029e0:	bf00      	nop
 80029e2:	0001      	movs	r1, r0
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	1c5a      	adds	r2, r3, #1
 80029e8:	60ba      	str	r2, [r7, #8]
 80029ea:	b2ca      	uxtb	r2, r1
 80029ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	3301      	adds	r3, #1
 80029f2:	617b      	str	r3, [r7, #20]
 80029f4:	697a      	ldr	r2, [r7, #20]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	429a      	cmp	r2, r3
 80029fa:	dbf0      	blt.n	80029de <_read+0x12>
	}

return len;
 80029fc:	687b      	ldr	r3, [r7, #4]
}
 80029fe:	0018      	movs	r0, r3
 8002a00:	46bd      	mov	sp, r7
 8002a02:	b006      	add	sp, #24
 8002a04:	bd80      	pop	{r7, pc}

08002a06 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	60f8      	str	r0, [r7, #12]
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a12:	2300      	movs	r3, #0
 8002a14:	617b      	str	r3, [r7, #20]
 8002a16:	e009      	b.n	8002a2c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	1c5a      	adds	r2, r3, #1
 8002a1c:	60ba      	str	r2, [r7, #8]
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	0018      	movs	r0, r3
 8002a22:	e000      	b.n	8002a26 <_write+0x20>
 8002a24:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	697a      	ldr	r2, [r7, #20]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	dbf1      	blt.n	8002a18 <_write+0x12>
	}
	return len;
 8002a34:	687b      	ldr	r3, [r7, #4]
}
 8002a36:	0018      	movs	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	b006      	add	sp, #24
 8002a3c:	bd80      	pop	{r7, pc}

08002a3e <_close>:

int _close(int file)
{
 8002a3e:	b580      	push	{r7, lr}
 8002a40:	b082      	sub	sp, #8
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
	return -1;
 8002a46:	2301      	movs	r3, #1
 8002a48:	425b      	negs	r3, r3
}
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	b002      	add	sp, #8
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b082      	sub	sp, #8
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	6078      	str	r0, [r7, #4]
 8002a5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2280      	movs	r2, #128	; 0x80
 8002a60:	0192      	lsls	r2, r2, #6
 8002a62:	605a      	str	r2, [r3, #4]
	return 0;
 8002a64:	2300      	movs	r3, #0
}
 8002a66:	0018      	movs	r0, r3
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	b002      	add	sp, #8
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <_isatty>:

int _isatty(int file)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b082      	sub	sp, #8
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
	return 1;
 8002a76:	2301      	movs	r3, #1
}
 8002a78:	0018      	movs	r0, r3
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	b002      	add	sp, #8
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
	return 0;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	0018      	movs	r0, r3
 8002a90:	46bd      	mov	sp, r7
 8002a92:	b004      	add	sp, #16
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b086      	sub	sp, #24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002aa0:	4a14      	ldr	r2, [pc, #80]	; (8002af4 <_sbrk+0x5c>)
 8002aa2:	4b15      	ldr	r3, [pc, #84]	; (8002af8 <_sbrk+0x60>)
 8002aa4:	1ad3      	subs	r3, r2, r3
 8002aa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aac:	4b13      	ldr	r3, [pc, #76]	; (8002afc <_sbrk+0x64>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d102      	bne.n	8002aba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ab4:	4b11      	ldr	r3, [pc, #68]	; (8002afc <_sbrk+0x64>)
 8002ab6:	4a12      	ldr	r2, [pc, #72]	; (8002b00 <_sbrk+0x68>)
 8002ab8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002aba:	4b10      	ldr	r3, [pc, #64]	; (8002afc <_sbrk+0x64>)
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	18d3      	adds	r3, r2, r3
 8002ac2:	693a      	ldr	r2, [r7, #16]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d207      	bcs.n	8002ad8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ac8:	f002 fea0 	bl	800580c <__errno>
 8002acc:	0003      	movs	r3, r0
 8002ace:	220c      	movs	r2, #12
 8002ad0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	425b      	negs	r3, r3
 8002ad6:	e009      	b.n	8002aec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ad8:	4b08      	ldr	r3, [pc, #32]	; (8002afc <_sbrk+0x64>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ade:	4b07      	ldr	r3, [pc, #28]	; (8002afc <_sbrk+0x64>)
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	18d2      	adds	r2, r2, r3
 8002ae6:	4b05      	ldr	r3, [pc, #20]	; (8002afc <_sbrk+0x64>)
 8002ae8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002aea:	68fb      	ldr	r3, [r7, #12]
}
 8002aec:	0018      	movs	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b006      	add	sp, #24
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	20002000 	.word	0x20002000
 8002af8:	00000400 	.word	0x00000400
 8002afc:	200003b0 	.word	0x200003b0
 8002b00:	200003c8 	.word	0x200003c8

08002b04 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002b08:	46c0      	nop			; (mov r8, r8)
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <Reset_Handler>:
 8002b10:	480d      	ldr	r0, [pc, #52]	; (8002b48 <LoopForever+0x2>)
 8002b12:	4685      	mov	sp, r0
 8002b14:	480d      	ldr	r0, [pc, #52]	; (8002b4c <LoopForever+0x6>)
 8002b16:	490e      	ldr	r1, [pc, #56]	; (8002b50 <LoopForever+0xa>)
 8002b18:	4a0e      	ldr	r2, [pc, #56]	; (8002b54 <LoopForever+0xe>)
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	e002      	b.n	8002b24 <LoopCopyDataInit>

08002b1e <CopyDataInit>:
 8002b1e:	58d4      	ldr	r4, [r2, r3]
 8002b20:	50c4      	str	r4, [r0, r3]
 8002b22:	3304      	adds	r3, #4

08002b24 <LoopCopyDataInit>:
 8002b24:	18c4      	adds	r4, r0, r3
 8002b26:	428c      	cmp	r4, r1
 8002b28:	d3f9      	bcc.n	8002b1e <CopyDataInit>
 8002b2a:	4a0b      	ldr	r2, [pc, #44]	; (8002b58 <LoopForever+0x12>)
 8002b2c:	4c0b      	ldr	r4, [pc, #44]	; (8002b5c <LoopForever+0x16>)
 8002b2e:	2300      	movs	r3, #0
 8002b30:	e001      	b.n	8002b36 <LoopFillZerobss>

08002b32 <FillZerobss>:
 8002b32:	6013      	str	r3, [r2, #0]
 8002b34:	3204      	adds	r2, #4

08002b36 <LoopFillZerobss>:
 8002b36:	42a2      	cmp	r2, r4
 8002b38:	d3fb      	bcc.n	8002b32 <FillZerobss>
 8002b3a:	f7ff ffe3 	bl	8002b04 <SystemInit>
 8002b3e:	f002 fe6b 	bl	8005818 <__libc_init_array>
 8002b42:	f7ff fab5 	bl	80020b0 <main>

08002b46 <LoopForever>:
 8002b46:	e7fe      	b.n	8002b46 <LoopForever>
 8002b48:	20002000 	.word	0x20002000
 8002b4c:	20000000 	.word	0x20000000
 8002b50:	200001dc 	.word	0x200001dc
 8002b54:	08008c6c 	.word	0x08008c6c
 8002b58:	200001dc 	.word	0x200001dc
 8002b5c:	200003c8 	.word	0x200003c8

08002b60 <ADC1_COMP_IRQHandler>:
 8002b60:	e7fe      	b.n	8002b60 <ADC1_COMP_IRQHandler>
	...

08002b64 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b68:	4b07      	ldr	r3, [pc, #28]	; (8002b88 <HAL_Init+0x24>)
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <HAL_Init+0x24>)
 8002b6e:	2110      	movs	r1, #16
 8002b70:	430a      	orrs	r2, r1
 8002b72:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002b74:	2000      	movs	r0, #0
 8002b76:	f000 f809 	bl	8002b8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b7a:	f7ff fd8b 	bl	8002694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	0018      	movs	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	46c0      	nop			; (mov r8, r8)
 8002b88:	40022000 	.word	0x40022000

08002b8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b8c:	b590      	push	{r4, r7, lr}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b94:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <HAL_InitTick+0x5c>)
 8002b96:	681c      	ldr	r4, [r3, #0]
 8002b98:	4b14      	ldr	r3, [pc, #80]	; (8002bec <HAL_InitTick+0x60>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	0019      	movs	r1, r3
 8002b9e:	23fa      	movs	r3, #250	; 0xfa
 8002ba0:	0098      	lsls	r0, r3, #2
 8002ba2:	f7fd facd 	bl	8000140 <__udivsi3>
 8002ba6:	0003      	movs	r3, r0
 8002ba8:	0019      	movs	r1, r3
 8002baa:	0020      	movs	r0, r4
 8002bac:	f7fd fac8 	bl	8000140 <__udivsi3>
 8002bb0:	0003      	movs	r3, r0
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f000 fde5 	bl	8003782 <HAL_SYSTICK_Config>
 8002bb8:	1e03      	subs	r3, r0, #0
 8002bba:	d001      	beq.n	8002bc0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e00f      	b.n	8002be0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b03      	cmp	r3, #3
 8002bc4:	d80b      	bhi.n	8002bde <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bc6:	6879      	ldr	r1, [r7, #4]
 8002bc8:	2301      	movs	r3, #1
 8002bca:	425b      	negs	r3, r3
 8002bcc:	2200      	movs	r2, #0
 8002bce:	0018      	movs	r0, r3
 8002bd0:	f000 fdb2 	bl	8003738 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bd4:	4b06      	ldr	r3, [pc, #24]	; (8002bf0 <HAL_InitTick+0x64>)
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e000      	b.n	8002be0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
}
 8002be0:	0018      	movs	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b003      	add	sp, #12
 8002be6:	bd90      	pop	{r4, r7, pc}
 8002be8:	20000000 	.word	0x20000000
 8002bec:	20000008 	.word	0x20000008
 8002bf0:	20000004 	.word	0x20000004

08002bf4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8002bf8:	4b02      	ldr	r3, [pc, #8]	; (8002c04 <HAL_GetTick+0x10>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
}
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	200003b4 	.word	0x200003b4

08002c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c10:	f7ff fff0 	bl	8002bf4 <HAL_GetTick>
 8002c14:	0003      	movs	r3, r0
 8002c16:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	d005      	beq.n	8002c2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c22:	4b0a      	ldr	r3, [pc, #40]	; (8002c4c <HAL_Delay+0x44>)
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	001a      	movs	r2, r3
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	189b      	adds	r3, r3, r2
 8002c2c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002c2e:	46c0      	nop			; (mov r8, r8)
 8002c30:	f7ff ffe0 	bl	8002bf4 <HAL_GetTick>
 8002c34:	0002      	movs	r2, r0
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d8f7      	bhi.n	8002c30 <HAL_Delay+0x28>
  {
  }
}
 8002c40:	46c0      	nop			; (mov r8, r8)
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	46bd      	mov	sp, r7
 8002c46:	b004      	add	sp, #16
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	46c0      	nop			; (mov r8, r8)
 8002c4c:	20000008 	.word	0x20000008

08002c50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c58:	230f      	movs	r3, #15
 8002c5a:	18fb      	adds	r3, r7, r3
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8002c60:	2300      	movs	r3, #0
 8002c62:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d101      	bne.n	8002c6e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e125      	b.n	8002eba <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d10a      	bne.n	8002c8c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2234      	movs	r2, #52	; 0x34
 8002c80:	2100      	movs	r1, #0
 8002c82:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	0018      	movs	r0, r3
 8002c88:	f7ff fd28 	bl	80026dc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c90:	2210      	movs	r2, #16
 8002c92:	4013      	ands	r3, r2
 8002c94:	d000      	beq.n	8002c98 <HAL_ADC_Init+0x48>
 8002c96:	e103      	b.n	8002ea0 <HAL_ADC_Init+0x250>
 8002c98:	230f      	movs	r3, #15
 8002c9a:	18fb      	adds	r3, r7, r3
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d000      	beq.n	8002ca4 <HAL_ADC_Init+0x54>
 8002ca2:	e0fd      	b.n	8002ea0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	689b      	ldr	r3, [r3, #8]
 8002caa:	2204      	movs	r2, #4
 8002cac:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8002cae:	d000      	beq.n	8002cb2 <HAL_ADC_Init+0x62>
 8002cb0:	e0f6      	b.n	8002ea0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb6:	4a83      	ldr	r2, [pc, #524]	; (8002ec4 <HAL_ADC_Init+0x274>)
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2202      	movs	r2, #2
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	2203      	movs	r2, #3
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b01      	cmp	r3, #1
 8002cce:	d112      	bne.n	8002cf6 <HAL_ADC_Init+0xa6>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	4013      	ands	r3, r2
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d009      	beq.n	8002cf2 <HAL_ADC_Init+0xa2>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	2380      	movs	r3, #128	; 0x80
 8002ce6:	021b      	lsls	r3, r3, #8
 8002ce8:	401a      	ands	r2, r3
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	021b      	lsls	r3, r3, #8
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d101      	bne.n	8002cf6 <HAL_ADC_Init+0xa6>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <HAL_ADC_Init+0xa8>
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d116      	bne.n	8002d2a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	2218      	movs	r2, #24
 8002d04:	4393      	bics	r3, r2
 8002d06:	0019      	movs	r1, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	430a      	orrs	r2, r1
 8002d12:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	0899      	lsrs	r1, r3, #2
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68da      	ldr	r2, [r3, #12]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4964      	ldr	r1, [pc, #400]	; (8002ec8 <HAL_ADC_Init+0x278>)
 8002d36:	400a      	ands	r2, r1
 8002d38:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	7e1b      	ldrb	r3, [r3, #24]
 8002d3e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	7e5b      	ldrb	r3, [r3, #25]
 8002d44:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d46:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	7e9b      	ldrb	r3, [r3, #26]
 8002d4c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8002d4e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d002      	beq.n	8002d5e <HAL_ADC_Init+0x10e>
 8002d58:	2380      	movs	r3, #128	; 0x80
 8002d5a:	015b      	lsls	r3, r3, #5
 8002d5c:	e000      	b.n	8002d60 <HAL_ADC_Init+0x110>
 8002d5e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8002d60:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8002d66:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	691b      	ldr	r3, [r3, #16]
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d101      	bne.n	8002d74 <HAL_ADC_Init+0x124>
 8002d70:	2304      	movs	r3, #4
 8002d72:	e000      	b.n	8002d76 <HAL_ADC_Init+0x126>
 8002d74:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8002d76:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2124      	movs	r1, #36	; 0x24
 8002d7c:	5c5b      	ldrb	r3, [r3, r1]
 8002d7e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8002d80:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	4313      	orrs	r3, r2
 8002d86:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	7edb      	ldrb	r3, [r3, #27]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d115      	bne.n	8002dbc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	7e9b      	ldrb	r3, [r3, #26]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d105      	bne.n	8002da4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2280      	movs	r2, #128	; 0x80
 8002d9c:	0252      	lsls	r2, r2, #9
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	e00b      	b.n	8002dbc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002da8:	2220      	movs	r2, #32
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002db4:	2201      	movs	r2, #1
 8002db6:	431a      	orrs	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	69da      	ldr	r2, [r3, #28]
 8002dc0:	23c2      	movs	r3, #194	; 0xc2
 8002dc2:	33ff      	adds	r3, #255	; 0xff
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d007      	beq.n	8002dd8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	68d9      	ldr	r1, [r3, #12]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68ba      	ldr	r2, [r7, #8]
 8002de4:	430a      	orrs	r2, r1
 8002de6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dec:	2380      	movs	r3, #128	; 0x80
 8002dee:	055b      	lsls	r3, r3, #21
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d01b      	beq.n	8002e2c <HAL_ADC_Init+0x1dc>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	d017      	beq.n	8002e2c <HAL_ADC_Init+0x1dc>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	d013      	beq.n	8002e2c <HAL_ADC_Init+0x1dc>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	d00f      	beq.n	8002e2c <HAL_ADC_Init+0x1dc>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e10:	2b04      	cmp	r3, #4
 8002e12:	d00b      	beq.n	8002e2c <HAL_ADC_Init+0x1dc>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e18:	2b05      	cmp	r3, #5
 8002e1a:	d007      	beq.n	8002e2c <HAL_ADC_Init+0x1dc>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e20:	2b06      	cmp	r3, #6
 8002e22:	d003      	beq.n	8002e2c <HAL_ADC_Init+0x1dc>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e28:	2b07      	cmp	r3, #7
 8002e2a:	d112      	bne.n	8002e52 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	695a      	ldr	r2, [r3, #20]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2107      	movs	r1, #7
 8002e38:	438a      	bics	r2, r1
 8002e3a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6959      	ldr	r1, [r3, #20]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e46:	2207      	movs	r2, #7
 8002e48:	401a      	ands	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	430a      	orrs	r2, r1
 8002e50:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	4a1c      	ldr	r2, [pc, #112]	; (8002ecc <HAL_ADC_Init+0x27c>)
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	68ba      	ldr	r2, [r7, #8]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d10b      	bne.n	8002e7a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e6c:	2203      	movs	r2, #3
 8002e6e:	4393      	bics	r3, r2
 8002e70:	2201      	movs	r2, #1
 8002e72:	431a      	orrs	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002e78:	e01c      	b.n	8002eb4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e7e:	2212      	movs	r2, #18
 8002e80:	4393      	bics	r3, r2
 8002e82:	2210      	movs	r2, #16
 8002e84:	431a      	orrs	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e8e:	2201      	movs	r2, #1
 8002e90:	431a      	orrs	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8002e96:	230f      	movs	r3, #15
 8002e98:	18fb      	adds	r3, r7, r3
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8002e9e:	e009      	b.n	8002eb4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea4:	2210      	movs	r2, #16
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8002eac:	230f      	movs	r3, #15
 8002eae:	18fb      	adds	r3, r7, r3
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002eb4:	230f      	movs	r3, #15
 8002eb6:	18fb      	adds	r3, r7, r3
 8002eb8:	781b      	ldrb	r3, [r3, #0]
}
 8002eba:	0018      	movs	r0, r3
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	b004      	add	sp, #16
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	46c0      	nop			; (mov r8, r8)
 8002ec4:	fffffefd 	.word	0xfffffefd
 8002ec8:	fffe0219 	.word	0xfffe0219
 8002ecc:	833fffe7 	.word	0x833fffe7

08002ed0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002ed0:	b590      	push	{r4, r7, lr}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ed8:	230f      	movs	r3, #15
 8002eda:	18fb      	adds	r3, r7, r3
 8002edc:	2200      	movs	r2, #0
 8002ede:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	2204      	movs	r2, #4
 8002ee8:	4013      	ands	r3, r2
 8002eea:	d138      	bne.n	8002f5e <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2234      	movs	r2, #52	; 0x34
 8002ef0:	5c9b      	ldrb	r3, [r3, r2]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_ADC_Start+0x2a>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e038      	b.n	8002f6c <HAL_ADC_Start+0x9c>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2234      	movs	r2, #52	; 0x34
 8002efe:	2101      	movs	r1, #1
 8002f00:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	7e5b      	ldrb	r3, [r3, #25]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d007      	beq.n	8002f1a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8002f0a:	230f      	movs	r3, #15
 8002f0c:	18fc      	adds	r4, r7, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	0018      	movs	r0, r3
 8002f12:	f000 fa23 	bl	800335c <ADC_Enable>
 8002f16:	0003      	movs	r3, r0
 8002f18:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002f1a:	230f      	movs	r3, #15
 8002f1c:	18fb      	adds	r3, r7, r3
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d120      	bne.n	8002f66 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f28:	4a12      	ldr	r2, [pc, #72]	; (8002f74 <HAL_ADC_Start+0xa4>)
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	2280      	movs	r2, #128	; 0x80
 8002f2e:	0052      	lsls	r2, r2, #1
 8002f30:	431a      	orrs	r2, r3
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2234      	movs	r2, #52	; 0x34
 8002f40:	2100      	movs	r1, #0
 8002f42:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	221c      	movs	r2, #28
 8002f4a:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	2104      	movs	r1, #4
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	609a      	str	r2, [r3, #8]
 8002f5c:	e003      	b.n	8002f66 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002f5e:	230f      	movs	r3, #15
 8002f60:	18fb      	adds	r3, r7, r3
 8002f62:	2202      	movs	r2, #2
 8002f64:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002f66:	230f      	movs	r3, #15
 8002f68:	18fb      	adds	r3, r7, r3
 8002f6a:	781b      	ldrb	r3, [r3, #0]
}
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	b005      	add	sp, #20
 8002f72:	bd90      	pop	{r4, r7, pc}
 8002f74:	fffff0fe 	.word	0xfffff0fe

08002f78 <HAL_ADC_Stop>:
  * @brief  Stop ADC conversion of regular group, disable ADC peripheral.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{ 
 8002f78:	b5b0      	push	{r4, r5, r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f80:	230f      	movs	r3, #15
 8002f82:	18fb      	adds	r3, r7, r3
 8002f84:	2200      	movs	r2, #0
 8002f86:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2234      	movs	r2, #52	; 0x34
 8002f8c:	5c9b      	ldrb	r3, [r3, r2]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d101      	bne.n	8002f96 <HAL_ADC_Stop+0x1e>
 8002f92:	2302      	movs	r3, #2
 8002f94:	e029      	b.n	8002fea <HAL_ADC_Stop+0x72>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2234      	movs	r2, #52	; 0x34
 8002f9a:	2101      	movs	r1, #1
 8002f9c:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8002f9e:	250f      	movs	r5, #15
 8002fa0:	197c      	adds	r4, r7, r5
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	0018      	movs	r0, r3
 8002fa6:	f000 face 	bl	8003546 <ADC_ConversionStop>
 8002faa:	0003      	movs	r3, r0
 8002fac:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002fae:	197b      	adds	r3, r7, r5
 8002fb0:	781b      	ldrb	r3, [r3, #0]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d112      	bne.n	8002fdc <HAL_ADC_Stop+0x64>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002fb6:	197c      	adds	r4, r7, r5
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f000 fa52 	bl	8003464 <ADC_Disable>
 8002fc0:	0003      	movs	r3, r0
 8002fc2:	7023      	strb	r3, [r4, #0]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002fc4:	197b      	adds	r3, r7, r5
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d107      	bne.n	8002fdc <HAL_ADC_Stop+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd0:	4a08      	ldr	r2, [pc, #32]	; (8002ff4 <HAL_ADC_Stop+0x7c>)
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	431a      	orrs	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2234      	movs	r2, #52	; 0x34
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002fe4:	230f      	movs	r3, #15
 8002fe6:	18fb      	adds	r3, r7, r3
 8002fe8:	781b      	ldrb	r3, [r3, #0]
}
 8002fea:	0018      	movs	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	b004      	add	sp, #16
 8002ff0:	bdb0      	pop	{r4, r5, r7, pc}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	fffffefe 	.word	0xfffffefe

08002ff8 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
 8003000:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	695b      	ldr	r3, [r3, #20]
 8003006:	2b08      	cmp	r3, #8
 8003008:	d102      	bne.n	8003010 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800300a:	2308      	movs	r3, #8
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	e014      	b.n	800303a <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68db      	ldr	r3, [r3, #12]
 8003016:	2201      	movs	r2, #1
 8003018:	4013      	ands	r3, r2
 800301a:	2b01      	cmp	r3, #1
 800301c:	d10b      	bne.n	8003036 <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003022:	2220      	movs	r2, #32
 8003024:	431a      	orrs	r2, r3
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2234      	movs	r2, #52	; 0x34
 800302e:	2100      	movs	r1, #0
 8003030:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e071      	b.n	800311a <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003036:	230c      	movs	r3, #12
 8003038:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800303a:	f7ff fddb 	bl	8002bf4 <HAL_GetTick>
 800303e:	0003      	movs	r3, r0
 8003040:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003042:	e01f      	b.n	8003084 <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	3301      	adds	r3, #1
 8003048:	d01c      	beq.n	8003084 <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d007      	beq.n	8003060 <HAL_ADC_PollForConversion+0x68>
 8003050:	f7ff fdd0 	bl	8002bf4 <HAL_GetTick>
 8003054:	0002      	movs	r2, r0
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	683a      	ldr	r2, [r7, #0]
 800305c:	429a      	cmp	r2, r3
 800305e:	d211      	bcs.n	8003084 <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	4013      	ands	r3, r2
 800306a:	d10b      	bne.n	8003084 <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003070:	2204      	movs	r2, #4
 8003072:	431a      	orrs	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2234      	movs	r2, #52	; 0x34
 800307c:	2100      	movs	r1, #0
 800307e:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e04a      	b.n	800311a <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68fa      	ldr	r2, [r7, #12]
 800308c:	4013      	ands	r3, r2
 800308e:	d0d9      	beq.n	8003044 <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003094:	2280      	movs	r2, #128	; 0x80
 8003096:	0092      	lsls	r2, r2, #2
 8003098:	431a      	orrs	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	68da      	ldr	r2, [r3, #12]
 80030a4:	23c0      	movs	r3, #192	; 0xc0
 80030a6:	011b      	lsls	r3, r3, #4
 80030a8:	4013      	ands	r3, r2
 80030aa:	d12d      	bne.n	8003108 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d129      	bne.n	8003108 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2208      	movs	r2, #8
 80030bc:	4013      	ands	r3, r2
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d122      	bne.n	8003108 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	2204      	movs	r2, #4
 80030ca:	4013      	ands	r3, r2
 80030cc:	d110      	bne.n	80030f0 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	210c      	movs	r1, #12
 80030da:	438a      	bics	r2, r1
 80030dc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030e2:	4a10      	ldr	r2, [pc, #64]	; (8003124 <HAL_ADC_PollForConversion+0x12c>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	2201      	movs	r2, #1
 80030e8:	431a      	orrs	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	639a      	str	r2, [r3, #56]	; 0x38
 80030ee:	e00b      	b.n	8003108 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f4:	2220      	movs	r2, #32
 80030f6:	431a      	orrs	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003100:	2201      	movs	r2, #1
 8003102:	431a      	orrs	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	7e1b      	ldrb	r3, [r3, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d103      	bne.n	8003118 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	220c      	movs	r2, #12
 8003116:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	0018      	movs	r0, r3
 800311c:	46bd      	mov	sp, r7
 800311e:	b004      	add	sp, #16
 8003120:	bd80      	pop	{r7, pc}
 8003122:	46c0      	nop			; (mov r8, r8)
 8003124:	fffffefe 	.word	0xfffffefe

08003128 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003136:	0018      	movs	r0, r3
 8003138:	46bd      	mov	sp, r7
 800313a:	b002      	add	sp, #8
 800313c:	bd80      	pop	{r7, pc}
	...

08003140 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b084      	sub	sp, #16
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800314a:	230f      	movs	r3, #15
 800314c:	18fb      	adds	r3, r7, r3
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8003152:	2300      	movs	r3, #0
 8003154:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800315a:	2380      	movs	r3, #128	; 0x80
 800315c:	055b      	lsls	r3, r3, #21
 800315e:	429a      	cmp	r2, r3
 8003160:	d011      	beq.n	8003186 <HAL_ADC_ConfigChannel+0x46>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	2b01      	cmp	r3, #1
 8003168:	d00d      	beq.n	8003186 <HAL_ADC_ConfigChannel+0x46>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800316e:	2b02      	cmp	r3, #2
 8003170:	d009      	beq.n	8003186 <HAL_ADC_ConfigChannel+0x46>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003176:	2b03      	cmp	r3, #3
 8003178:	d005      	beq.n	8003186 <HAL_ADC_ConfigChannel+0x46>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800317e:	2b04      	cmp	r3, #4
 8003180:	d001      	beq.n	8003186 <HAL_ADC_ConfigChannel+0x46>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2234      	movs	r2, #52	; 0x34
 800318a:	5c9b      	ldrb	r3, [r3, r2]
 800318c:	2b01      	cmp	r3, #1
 800318e:	d101      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x54>
 8003190:	2302      	movs	r3, #2
 8003192:	e0d0      	b.n	8003336 <HAL_ADC_ConfigChannel+0x1f6>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2234      	movs	r2, #52	; 0x34
 8003198:	2101      	movs	r1, #1
 800319a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	2204      	movs	r2, #4
 80031a4:	4013      	ands	r3, r2
 80031a6:	d000      	beq.n	80031aa <HAL_ADC_ConfigChannel+0x6a>
 80031a8:	e0b4      	b.n	8003314 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	4a64      	ldr	r2, [pc, #400]	; (8003340 <HAL_ADC_ConfigChannel+0x200>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d100      	bne.n	80031b6 <HAL_ADC_ConfigChannel+0x76>
 80031b4:	e082      	b.n	80032bc <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2201      	movs	r2, #1
 80031c2:	409a      	lsls	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d0:	2380      	movs	r3, #128	; 0x80
 80031d2:	055b      	lsls	r3, r3, #21
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d037      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d033      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d02f      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ec:	2b03      	cmp	r3, #3
 80031ee:	d02b      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	2b04      	cmp	r3, #4
 80031f6:	d027      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031fc:	2b05      	cmp	r3, #5
 80031fe:	d023      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003204:	2b06      	cmp	r3, #6
 8003206:	d01f      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800320c:	2b07      	cmp	r3, #7
 800320e:	d01b      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	2107      	movs	r1, #7
 800321c:	400b      	ands	r3, r1
 800321e:	429a      	cmp	r2, r3
 8003220:	d012      	beq.n	8003248 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	695a      	ldr	r2, [r3, #20]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2107      	movs	r1, #7
 800322e:	438a      	bics	r2, r1
 8003230:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	6959      	ldr	r1, [r3, #20]
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	2207      	movs	r2, #7
 800323e:	401a      	ands	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	430a      	orrs	r2, r1
 8003246:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	2b10      	cmp	r3, #16
 800324e:	d007      	beq.n	8003260 <HAL_ADC_ConfigChannel+0x120>
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2b11      	cmp	r3, #17
 8003256:	d003      	beq.n	8003260 <HAL_ADC_ConfigChannel+0x120>
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b12      	cmp	r3, #18
 800325e:	d163      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003260:	4b38      	ldr	r3, [pc, #224]	; (8003344 <HAL_ADC_ConfigChannel+0x204>)
 8003262:	6819      	ldr	r1, [r3, #0]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b10      	cmp	r3, #16
 800326a:	d009      	beq.n	8003280 <HAL_ADC_ConfigChannel+0x140>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2b11      	cmp	r3, #17
 8003272:	d102      	bne.n	800327a <HAL_ADC_ConfigChannel+0x13a>
 8003274:	2380      	movs	r3, #128	; 0x80
 8003276:	03db      	lsls	r3, r3, #15
 8003278:	e004      	b.n	8003284 <HAL_ADC_ConfigChannel+0x144>
 800327a:	2380      	movs	r3, #128	; 0x80
 800327c:	045b      	lsls	r3, r3, #17
 800327e:	e001      	b.n	8003284 <HAL_ADC_ConfigChannel+0x144>
 8003280:	2380      	movs	r3, #128	; 0x80
 8003282:	041b      	lsls	r3, r3, #16
 8003284:	4a2f      	ldr	r2, [pc, #188]	; (8003344 <HAL_ADC_ConfigChannel+0x204>)
 8003286:	430b      	orrs	r3, r1
 8003288:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	2b10      	cmp	r3, #16
 8003290:	d14a      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003292:	4b2d      	ldr	r3, [pc, #180]	; (8003348 <HAL_ADC_ConfigChannel+0x208>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	492d      	ldr	r1, [pc, #180]	; (800334c <HAL_ADC_ConfigChannel+0x20c>)
 8003298:	0018      	movs	r0, r3
 800329a:	f7fc ff51 	bl	8000140 <__udivsi3>
 800329e:	0003      	movs	r3, r0
 80032a0:	001a      	movs	r2, r3
 80032a2:	0013      	movs	r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	189b      	adds	r3, r3, r2
 80032a8:	005b      	lsls	r3, r3, #1
 80032aa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032ac:	e002      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	3b01      	subs	r3, #1
 80032b2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80032b4:	68bb      	ldr	r3, [r7, #8]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d1f9      	bne.n	80032ae <HAL_ADC_ConfigChannel+0x16e>
 80032ba:	e035      	b.n	8003328 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	2101      	movs	r1, #1
 80032c8:	4099      	lsls	r1, r3
 80032ca:	000b      	movs	r3, r1
 80032cc:	43d9      	mvns	r1, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	400a      	ands	r2, r1
 80032d4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	2b10      	cmp	r3, #16
 80032dc:	d007      	beq.n	80032ee <HAL_ADC_ConfigChannel+0x1ae>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b11      	cmp	r3, #17
 80032e4:	d003      	beq.n	80032ee <HAL_ADC_ConfigChannel+0x1ae>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b12      	cmp	r3, #18
 80032ec:	d11c      	bne.n	8003328 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80032ee:	4b15      	ldr	r3, [pc, #84]	; (8003344 <HAL_ADC_ConfigChannel+0x204>)
 80032f0:	6819      	ldr	r1, [r3, #0]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2b10      	cmp	r3, #16
 80032f8:	d007      	beq.n	800330a <HAL_ADC_ConfigChannel+0x1ca>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2b11      	cmp	r3, #17
 8003300:	d101      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x1c6>
 8003302:	4b13      	ldr	r3, [pc, #76]	; (8003350 <HAL_ADC_ConfigChannel+0x210>)
 8003304:	e002      	b.n	800330c <HAL_ADC_ConfigChannel+0x1cc>
 8003306:	4b13      	ldr	r3, [pc, #76]	; (8003354 <HAL_ADC_ConfigChannel+0x214>)
 8003308:	e000      	b.n	800330c <HAL_ADC_ConfigChannel+0x1cc>
 800330a:	4b13      	ldr	r3, [pc, #76]	; (8003358 <HAL_ADC_ConfigChannel+0x218>)
 800330c:	4a0d      	ldr	r2, [pc, #52]	; (8003344 <HAL_ADC_ConfigChannel+0x204>)
 800330e:	400b      	ands	r3, r1
 8003310:	6013      	str	r3, [r2, #0]
 8003312:	e009      	b.n	8003328 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003318:	2220      	movs	r2, #32
 800331a:	431a      	orrs	r2, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003320:	230f      	movs	r3, #15
 8003322:	18fb      	adds	r3, r7, r3
 8003324:	2201      	movs	r2, #1
 8003326:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2234      	movs	r2, #52	; 0x34
 800332c:	2100      	movs	r1, #0
 800332e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003330:	230f      	movs	r3, #15
 8003332:	18fb      	adds	r3, r7, r3
 8003334:	781b      	ldrb	r3, [r3, #0]
}
 8003336:	0018      	movs	r0, r3
 8003338:	46bd      	mov	sp, r7
 800333a:	b004      	add	sp, #16
 800333c:	bd80      	pop	{r7, pc}
 800333e:	46c0      	nop			; (mov r8, r8)
 8003340:	00001001 	.word	0x00001001
 8003344:	40012708 	.word	0x40012708
 8003348:	20000000 	.word	0x20000000
 800334c:	000f4240 	.word	0x000f4240
 8003350:	ffbfffff 	.word	0xffbfffff
 8003354:	feffffff 	.word	0xfeffffff
 8003358:	ff7fffff 	.word	0xff7fffff

0800335c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003364:	2300      	movs	r3, #0
 8003366:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	2203      	movs	r2, #3
 8003374:	4013      	ands	r3, r2
 8003376:	2b01      	cmp	r3, #1
 8003378:	d112      	bne.n	80033a0 <ADC_Enable+0x44>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2201      	movs	r2, #1
 8003382:	4013      	ands	r3, r2
 8003384:	2b01      	cmp	r3, #1
 8003386:	d009      	beq.n	800339c <ADC_Enable+0x40>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	2380      	movs	r3, #128	; 0x80
 8003390:	021b      	lsls	r3, r3, #8
 8003392:	401a      	ands	r2, r3
 8003394:	2380      	movs	r3, #128	; 0x80
 8003396:	021b      	lsls	r3, r3, #8
 8003398:	429a      	cmp	r2, r3
 800339a:	d101      	bne.n	80033a0 <ADC_Enable+0x44>
 800339c:	2301      	movs	r3, #1
 800339e:	e000      	b.n	80033a2 <ADC_Enable+0x46>
 80033a0:	2300      	movs	r3, #0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d152      	bne.n	800344c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	4a2a      	ldr	r2, [pc, #168]	; (8003458 <ADC_Enable+0xfc>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	d00d      	beq.n	80033ce <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b6:	2210      	movs	r2, #16
 80033b8:	431a      	orrs	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c2:	2201      	movs	r2, #1
 80033c4:	431a      	orrs	r2, r3
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e03f      	b.n	800344e <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2101      	movs	r1, #1
 80033da:	430a      	orrs	r2, r1
 80033dc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80033de:	4b1f      	ldr	r3, [pc, #124]	; (800345c <ADC_Enable+0x100>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	491f      	ldr	r1, [pc, #124]	; (8003460 <ADC_Enable+0x104>)
 80033e4:	0018      	movs	r0, r3
 80033e6:	f7fc feab 	bl	8000140 <__udivsi3>
 80033ea:	0003      	movs	r3, r0
 80033ec:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033ee:	e002      	b.n	80033f6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80033f0:	68bb      	ldr	r3, [r7, #8]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1f9      	bne.n	80033f0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80033fc:	f7ff fbfa 	bl	8002bf4 <HAL_GetTick>
 8003400:	0003      	movs	r3, r0
 8003402:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003404:	e01b      	b.n	800343e <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003406:	f7ff fbf5 	bl	8002bf4 <HAL_GetTick>
 800340a:	0002      	movs	r2, r0
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1ad3      	subs	r3, r2, r3
 8003410:	2b02      	cmp	r3, #2
 8003412:	d914      	bls.n	800343e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2201      	movs	r2, #1
 800341c:	4013      	ands	r3, r2
 800341e:	2b01      	cmp	r3, #1
 8003420:	d00d      	beq.n	800343e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003426:	2210      	movs	r2, #16
 8003428:	431a      	orrs	r2, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003432:	2201      	movs	r2, #1
 8003434:	431a      	orrs	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e007      	b.n	800344e <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2201      	movs	r2, #1
 8003446:	4013      	ands	r3, r2
 8003448:	2b01      	cmp	r3, #1
 800344a:	d1dc      	bne.n	8003406 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800344c:	2300      	movs	r3, #0
}
 800344e:	0018      	movs	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	b004      	add	sp, #16
 8003454:	bd80      	pop	{r7, pc}
 8003456:	46c0      	nop			; (mov r8, r8)
 8003458:	80000017 	.word	0x80000017
 800345c:	20000000 	.word	0x20000000
 8003460:	000f4240 	.word	0x000f4240

08003464 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800346c:	2300      	movs	r3, #0
 800346e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2203      	movs	r2, #3
 8003478:	4013      	ands	r3, r2
 800347a:	2b01      	cmp	r3, #1
 800347c:	d112      	bne.n	80034a4 <ADC_Disable+0x40>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	2201      	movs	r2, #1
 8003486:	4013      	ands	r3, r2
 8003488:	2b01      	cmp	r3, #1
 800348a:	d009      	beq.n	80034a0 <ADC_Disable+0x3c>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68da      	ldr	r2, [r3, #12]
 8003492:	2380      	movs	r3, #128	; 0x80
 8003494:	021b      	lsls	r3, r3, #8
 8003496:	401a      	ands	r2, r3
 8003498:	2380      	movs	r3, #128	; 0x80
 800349a:	021b      	lsls	r3, r3, #8
 800349c:	429a      	cmp	r2, r3
 800349e:	d101      	bne.n	80034a4 <ADC_Disable+0x40>
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <ADC_Disable+0x42>
 80034a4:	2300      	movs	r3, #0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d048      	beq.n	800353c <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	2205      	movs	r2, #5
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d110      	bne.n	80034da <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2102      	movs	r1, #2
 80034c4:	430a      	orrs	r2, r1
 80034c6:	609a      	str	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2203      	movs	r2, #3
 80034ce:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034d0:	f7ff fb90 	bl	8002bf4 <HAL_GetTick>
 80034d4:	0003      	movs	r3, r0
 80034d6:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80034d8:	e029      	b.n	800352e <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034de:	2210      	movs	r2, #16
 80034e0:	431a      	orrs	r2, r3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ea:	2201      	movs	r2, #1
 80034ec:	431a      	orrs	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e023      	b.n	800353e <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034f6:	f7ff fb7d 	bl	8002bf4 <HAL_GetTick>
 80034fa:	0002      	movs	r2, r0
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d914      	bls.n	800352e <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	2201      	movs	r2, #1
 800350c:	4013      	ands	r3, r2
 800350e:	2b01      	cmp	r3, #1
 8003510:	d10d      	bne.n	800352e <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003516:	2210      	movs	r2, #16
 8003518:	431a      	orrs	r2, r3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003522:	2201      	movs	r2, #1
 8003524:	431a      	orrs	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e007      	b.n	800353e <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	2201      	movs	r2, #1
 8003536:	4013      	ands	r3, r2
 8003538:	2b01      	cmp	r3, #1
 800353a:	d0dc      	beq.n	80034f6 <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	0018      	movs	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	b004      	add	sp, #16
 8003544:	bd80      	pop	{r7, pc}

08003546 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b084      	sub	sp, #16
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800354e:	2300      	movs	r3, #0
 8003550:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	2204      	movs	r2, #4
 800355a:	4013      	ands	r3, r2
 800355c:	d03a      	beq.n	80035d4 <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	2204      	movs	r2, #4
 8003566:	4013      	ands	r3, r2
 8003568:	2b04      	cmp	r3, #4
 800356a:	d10d      	bne.n	8003588 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	2202      	movs	r2, #2
 8003574:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8003576:	d107      	bne.n	8003588 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	689a      	ldr	r2, [r3, #8]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	2110      	movs	r1, #16
 8003584:	430a      	orrs	r2, r1
 8003586:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003588:	f7ff fb34 	bl	8002bf4 <HAL_GetTick>
 800358c:	0003      	movs	r3, r0
 800358e:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8003590:	e01a      	b.n	80035c8 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003592:	f7ff fb2f 	bl	8002bf4 <HAL_GetTick>
 8003596:	0002      	movs	r2, r0
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	2b02      	cmp	r3, #2
 800359e:	d913      	bls.n	80035c8 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	689b      	ldr	r3, [r3, #8]
 80035a6:	2204      	movs	r2, #4
 80035a8:	4013      	ands	r3, r2
 80035aa:	d00d      	beq.n	80035c8 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b0:	2210      	movs	r2, #16
 80035b2:	431a      	orrs	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035bc:	2201      	movs	r2, #1
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e006      	b.n	80035d6 <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	2204      	movs	r2, #4
 80035d0:	4013      	ands	r3, r2
 80035d2:	d1de      	bne.n	8003592 <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80035d4:	2300      	movs	r3, #0
}
 80035d6:	0018      	movs	r0, r3
 80035d8:	46bd      	mov	sp, r7
 80035da:	b004      	add	sp, #16
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	0002      	movs	r2, r0
 80035e8:	1dfb      	adds	r3, r7, #7
 80035ea:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80035ec:	1dfb      	adds	r3, r7, #7
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	2b7f      	cmp	r3, #127	; 0x7f
 80035f2:	d809      	bhi.n	8003608 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035f4:	1dfb      	adds	r3, r7, #7
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	001a      	movs	r2, r3
 80035fa:	231f      	movs	r3, #31
 80035fc:	401a      	ands	r2, r3
 80035fe:	4b04      	ldr	r3, [pc, #16]	; (8003610 <__NVIC_EnableIRQ+0x30>)
 8003600:	2101      	movs	r1, #1
 8003602:	4091      	lsls	r1, r2
 8003604:	000a      	movs	r2, r1
 8003606:	601a      	str	r2, [r3, #0]
  }
}
 8003608:	46c0      	nop			; (mov r8, r8)
 800360a:	46bd      	mov	sp, r7
 800360c:	b002      	add	sp, #8
 800360e:	bd80      	pop	{r7, pc}
 8003610:	e000e100 	.word	0xe000e100

08003614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	0002      	movs	r2, r0
 800361c:	6039      	str	r1, [r7, #0]
 800361e:	1dfb      	adds	r3, r7, #7
 8003620:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003622:	1dfb      	adds	r3, r7, #7
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	2b7f      	cmp	r3, #127	; 0x7f
 8003628:	d828      	bhi.n	800367c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800362a:	4a2f      	ldr	r2, [pc, #188]	; (80036e8 <__NVIC_SetPriority+0xd4>)
 800362c:	1dfb      	adds	r3, r7, #7
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	b25b      	sxtb	r3, r3
 8003632:	089b      	lsrs	r3, r3, #2
 8003634:	33c0      	adds	r3, #192	; 0xc0
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	589b      	ldr	r3, [r3, r2]
 800363a:	1dfa      	adds	r2, r7, #7
 800363c:	7812      	ldrb	r2, [r2, #0]
 800363e:	0011      	movs	r1, r2
 8003640:	2203      	movs	r2, #3
 8003642:	400a      	ands	r2, r1
 8003644:	00d2      	lsls	r2, r2, #3
 8003646:	21ff      	movs	r1, #255	; 0xff
 8003648:	4091      	lsls	r1, r2
 800364a:	000a      	movs	r2, r1
 800364c:	43d2      	mvns	r2, r2
 800364e:	401a      	ands	r2, r3
 8003650:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	019b      	lsls	r3, r3, #6
 8003656:	22ff      	movs	r2, #255	; 0xff
 8003658:	401a      	ands	r2, r3
 800365a:	1dfb      	adds	r3, r7, #7
 800365c:	781b      	ldrb	r3, [r3, #0]
 800365e:	0018      	movs	r0, r3
 8003660:	2303      	movs	r3, #3
 8003662:	4003      	ands	r3, r0
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003668:	481f      	ldr	r0, [pc, #124]	; (80036e8 <__NVIC_SetPriority+0xd4>)
 800366a:	1dfb      	adds	r3, r7, #7
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	b25b      	sxtb	r3, r3
 8003670:	089b      	lsrs	r3, r3, #2
 8003672:	430a      	orrs	r2, r1
 8003674:	33c0      	adds	r3, #192	; 0xc0
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800367a:	e031      	b.n	80036e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800367c:	4a1b      	ldr	r2, [pc, #108]	; (80036ec <__NVIC_SetPriority+0xd8>)
 800367e:	1dfb      	adds	r3, r7, #7
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	0019      	movs	r1, r3
 8003684:	230f      	movs	r3, #15
 8003686:	400b      	ands	r3, r1
 8003688:	3b08      	subs	r3, #8
 800368a:	089b      	lsrs	r3, r3, #2
 800368c:	3306      	adds	r3, #6
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	18d3      	adds	r3, r2, r3
 8003692:	3304      	adds	r3, #4
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	1dfa      	adds	r2, r7, #7
 8003698:	7812      	ldrb	r2, [r2, #0]
 800369a:	0011      	movs	r1, r2
 800369c:	2203      	movs	r2, #3
 800369e:	400a      	ands	r2, r1
 80036a0:	00d2      	lsls	r2, r2, #3
 80036a2:	21ff      	movs	r1, #255	; 0xff
 80036a4:	4091      	lsls	r1, r2
 80036a6:	000a      	movs	r2, r1
 80036a8:	43d2      	mvns	r2, r2
 80036aa:	401a      	ands	r2, r3
 80036ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	019b      	lsls	r3, r3, #6
 80036b2:	22ff      	movs	r2, #255	; 0xff
 80036b4:	401a      	ands	r2, r3
 80036b6:	1dfb      	adds	r3, r7, #7
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	0018      	movs	r0, r3
 80036bc:	2303      	movs	r3, #3
 80036be:	4003      	ands	r3, r0
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80036c4:	4809      	ldr	r0, [pc, #36]	; (80036ec <__NVIC_SetPriority+0xd8>)
 80036c6:	1dfb      	adds	r3, r7, #7
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	001c      	movs	r4, r3
 80036cc:	230f      	movs	r3, #15
 80036ce:	4023      	ands	r3, r4
 80036d0:	3b08      	subs	r3, #8
 80036d2:	089b      	lsrs	r3, r3, #2
 80036d4:	430a      	orrs	r2, r1
 80036d6:	3306      	adds	r3, #6
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	18c3      	adds	r3, r0, r3
 80036dc:	3304      	adds	r3, #4
 80036de:	601a      	str	r2, [r3, #0]
}
 80036e0:	46c0      	nop			; (mov r8, r8)
 80036e2:	46bd      	mov	sp, r7
 80036e4:	b003      	add	sp, #12
 80036e6:	bd90      	pop	{r4, r7, pc}
 80036e8:	e000e100 	.word	0xe000e100
 80036ec:	e000ed00 	.word	0xe000ed00

080036f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	1e5a      	subs	r2, r3, #1
 80036fc:	2380      	movs	r3, #128	; 0x80
 80036fe:	045b      	lsls	r3, r3, #17
 8003700:	429a      	cmp	r2, r3
 8003702:	d301      	bcc.n	8003708 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003704:	2301      	movs	r3, #1
 8003706:	e010      	b.n	800372a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003708:	4b0a      	ldr	r3, [pc, #40]	; (8003734 <SysTick_Config+0x44>)
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	3a01      	subs	r2, #1
 800370e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003710:	2301      	movs	r3, #1
 8003712:	425b      	negs	r3, r3
 8003714:	2103      	movs	r1, #3
 8003716:	0018      	movs	r0, r3
 8003718:	f7ff ff7c 	bl	8003614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800371c:	4b05      	ldr	r3, [pc, #20]	; (8003734 <SysTick_Config+0x44>)
 800371e:	2200      	movs	r2, #0
 8003720:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003722:	4b04      	ldr	r3, [pc, #16]	; (8003734 <SysTick_Config+0x44>)
 8003724:	2207      	movs	r2, #7
 8003726:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003728:	2300      	movs	r3, #0
}
 800372a:	0018      	movs	r0, r3
 800372c:	46bd      	mov	sp, r7
 800372e:	b002      	add	sp, #8
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			; (mov r8, r8)
 8003734:	e000e010 	.word	0xe000e010

08003738 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	60b9      	str	r1, [r7, #8]
 8003740:	607a      	str	r2, [r7, #4]
 8003742:	210f      	movs	r1, #15
 8003744:	187b      	adds	r3, r7, r1
 8003746:	1c02      	adds	r2, r0, #0
 8003748:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	187b      	adds	r3, r7, r1
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	b25b      	sxtb	r3, r3
 8003752:	0011      	movs	r1, r2
 8003754:	0018      	movs	r0, r3
 8003756:	f7ff ff5d 	bl	8003614 <__NVIC_SetPriority>
}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	46bd      	mov	sp, r7
 800375e:	b004      	add	sp, #16
 8003760:	bd80      	pop	{r7, pc}

08003762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b082      	sub	sp, #8
 8003766:	af00      	add	r7, sp, #0
 8003768:	0002      	movs	r2, r0
 800376a:	1dfb      	adds	r3, r7, #7
 800376c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800376e:	1dfb      	adds	r3, r7, #7
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	b25b      	sxtb	r3, r3
 8003774:	0018      	movs	r0, r3
 8003776:	f7ff ff33 	bl	80035e0 <__NVIC_EnableIRQ>
}
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	46bd      	mov	sp, r7
 800377e:	b002      	add	sp, #8
 8003780:	bd80      	pop	{r7, pc}

08003782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	0018      	movs	r0, r3
 800378e:	f7ff ffaf 	bl	80036f0 <SysTick_Config>
 8003792:	0003      	movs	r3, r0
}
 8003794:	0018      	movs	r0, r3
 8003796:	46bd      	mov	sp, r7
 8003798:	b002      	add	sp, #8
 800379a:	bd80      	pop	{r7, pc}

0800379c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037a4:	2300      	movs	r3, #0
 80037a6:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d101      	bne.n	80037b2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e036      	b.n	8003820 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2221      	movs	r2, #33	; 0x21
 80037b6:	2102      	movs	r1, #2
 80037b8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4a18      	ldr	r2, [pc, #96]	; (8003828 <HAL_DMA_Init+0x8c>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80037d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	695b      	ldr	r3, [r3, #20]
 80037e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	69db      	ldr	r3, [r3, #28]
 80037f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	0018      	movs	r0, r3
 8003804:	f000 f812 	bl	800382c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2221      	movs	r2, #33	; 0x21
 8003812:	2101      	movs	r1, #1
 8003814:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2220      	movs	r2, #32
 800381a:	2100      	movs	r1, #0
 800381c:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}  
 8003820:	0018      	movs	r0, r3
 8003822:	46bd      	mov	sp, r7
 8003824:	b004      	add	sp, #16
 8003826:	bd80      	pop	{r7, pc}
 8003828:	ffffc00f 	.word	0xffffc00f

0800382c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a08      	ldr	r2, [pc, #32]	; (800385c <DMA_CalcBaseAndBitshift+0x30>)
 800383a:	4694      	mov	ip, r2
 800383c:	4463      	add	r3, ip
 800383e:	2114      	movs	r1, #20
 8003840:	0018      	movs	r0, r3
 8003842:	f7fc fc7d 	bl	8000140 <__udivsi3>
 8003846:	0003      	movs	r3, r0
 8003848:	009a      	lsls	r2, r3, #2
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a03      	ldr	r2, [pc, #12]	; (8003860 <DMA_CalcBaseAndBitshift+0x34>)
 8003852:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8003854:	46c0      	nop			; (mov r8, r8)
 8003856:	46bd      	mov	sp, r7
 8003858:	b002      	add	sp, #8
 800385a:	bd80      	pop	{r7, pc}
 800385c:	bffdfff8 	.word	0xbffdfff8
 8003860:	40020000 	.word	0x40020000

08003864 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003872:	e14f      	b.n	8003b14 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	2101      	movs	r1, #1
 800387a:	697a      	ldr	r2, [r7, #20]
 800387c:	4091      	lsls	r1, r2
 800387e:	000a      	movs	r2, r1
 8003880:	4013      	ands	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d100      	bne.n	800388c <HAL_GPIO_Init+0x28>
 800388a:	e140      	b.n	8003b0e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	2203      	movs	r2, #3
 8003892:	4013      	ands	r3, r2
 8003894:	2b01      	cmp	r3, #1
 8003896:	d005      	beq.n	80038a4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	2203      	movs	r2, #3
 800389e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d130      	bne.n	8003906 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	005b      	lsls	r3, r3, #1
 80038ae:	2203      	movs	r2, #3
 80038b0:	409a      	lsls	r2, r3
 80038b2:	0013      	movs	r3, r2
 80038b4:	43da      	mvns	r2, r3
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	4013      	ands	r3, r2
 80038ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	68da      	ldr	r2, [r3, #12]
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	005b      	lsls	r3, r3, #1
 80038c4:	409a      	lsls	r2, r3
 80038c6:	0013      	movs	r3, r2
 80038c8:	693a      	ldr	r2, [r7, #16]
 80038ca:	4313      	orrs	r3, r2
 80038cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038da:	2201      	movs	r2, #1
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	409a      	lsls	r2, r3
 80038e0:	0013      	movs	r3, r2
 80038e2:	43da      	mvns	r2, r3
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	4013      	ands	r3, r2
 80038e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	091b      	lsrs	r3, r3, #4
 80038f0:	2201      	movs	r2, #1
 80038f2:	401a      	ands	r2, r3
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	409a      	lsls	r2, r3
 80038f8:	0013      	movs	r3, r2
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2203      	movs	r2, #3
 800390c:	4013      	ands	r3, r2
 800390e:	2b03      	cmp	r3, #3
 8003910:	d017      	beq.n	8003942 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003918:	697b      	ldr	r3, [r7, #20]
 800391a:	005b      	lsls	r3, r3, #1
 800391c:	2203      	movs	r2, #3
 800391e:	409a      	lsls	r2, r3
 8003920:	0013      	movs	r3, r2
 8003922:	43da      	mvns	r2, r3
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	4013      	ands	r3, r2
 8003928:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	689a      	ldr	r2, [r3, #8]
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	005b      	lsls	r3, r3, #1
 8003932:	409a      	lsls	r2, r3
 8003934:	0013      	movs	r3, r2
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	4313      	orrs	r3, r2
 800393a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	2203      	movs	r2, #3
 8003948:	4013      	ands	r3, r2
 800394a:	2b02      	cmp	r3, #2
 800394c:	d123      	bne.n	8003996 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800394e:	697b      	ldr	r3, [r7, #20]
 8003950:	08da      	lsrs	r2, r3, #3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	3208      	adds	r2, #8
 8003956:	0092      	lsls	r2, r2, #2
 8003958:	58d3      	ldr	r3, [r2, r3]
 800395a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	2207      	movs	r2, #7
 8003960:	4013      	ands	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	220f      	movs	r2, #15
 8003966:	409a      	lsls	r2, r3
 8003968:	0013      	movs	r3, r2
 800396a:	43da      	mvns	r2, r3
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	4013      	ands	r3, r2
 8003970:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	691a      	ldr	r2, [r3, #16]
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	2107      	movs	r1, #7
 800397a:	400b      	ands	r3, r1
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	409a      	lsls	r2, r3
 8003980:	0013      	movs	r3, r2
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	4313      	orrs	r3, r2
 8003986:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	08da      	lsrs	r2, r3, #3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	3208      	adds	r2, #8
 8003990:	0092      	lsls	r2, r2, #2
 8003992:	6939      	ldr	r1, [r7, #16]
 8003994:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	2203      	movs	r2, #3
 80039a2:	409a      	lsls	r2, r3
 80039a4:	0013      	movs	r3, r2
 80039a6:	43da      	mvns	r2, r3
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	4013      	ands	r3, r2
 80039ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039ae:	683b      	ldr	r3, [r7, #0]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2203      	movs	r2, #3
 80039b4:	401a      	ands	r2, r3
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	005b      	lsls	r3, r3, #1
 80039ba:	409a      	lsls	r2, r3
 80039bc:	0013      	movs	r3, r2
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	23c0      	movs	r3, #192	; 0xc0
 80039d0:	029b      	lsls	r3, r3, #10
 80039d2:	4013      	ands	r3, r2
 80039d4:	d100      	bne.n	80039d8 <HAL_GPIO_Init+0x174>
 80039d6:	e09a      	b.n	8003b0e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039d8:	4b54      	ldr	r3, [pc, #336]	; (8003b2c <HAL_GPIO_Init+0x2c8>)
 80039da:	699a      	ldr	r2, [r3, #24]
 80039dc:	4b53      	ldr	r3, [pc, #332]	; (8003b2c <HAL_GPIO_Init+0x2c8>)
 80039de:	2101      	movs	r1, #1
 80039e0:	430a      	orrs	r2, r1
 80039e2:	619a      	str	r2, [r3, #24]
 80039e4:	4b51      	ldr	r3, [pc, #324]	; (8003b2c <HAL_GPIO_Init+0x2c8>)
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	2201      	movs	r2, #1
 80039ea:	4013      	ands	r3, r2
 80039ec:	60bb      	str	r3, [r7, #8]
 80039ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80039f0:	4a4f      	ldr	r2, [pc, #316]	; (8003b30 <HAL_GPIO_Init+0x2cc>)
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	089b      	lsrs	r3, r3, #2
 80039f6:	3302      	adds	r3, #2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	589b      	ldr	r3, [r3, r2]
 80039fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2203      	movs	r2, #3
 8003a02:	4013      	ands	r3, r2
 8003a04:	009b      	lsls	r3, r3, #2
 8003a06:	220f      	movs	r2, #15
 8003a08:	409a      	lsls	r2, r3
 8003a0a:	0013      	movs	r3, r2
 8003a0c:	43da      	mvns	r2, r3
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	4013      	ands	r3, r2
 8003a12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	2390      	movs	r3, #144	; 0x90
 8003a18:	05db      	lsls	r3, r3, #23
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d013      	beq.n	8003a46 <HAL_GPIO_Init+0x1e2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a44      	ldr	r2, [pc, #272]	; (8003b34 <HAL_GPIO_Init+0x2d0>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d00d      	beq.n	8003a42 <HAL_GPIO_Init+0x1de>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a43      	ldr	r2, [pc, #268]	; (8003b38 <HAL_GPIO_Init+0x2d4>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d007      	beq.n	8003a3e <HAL_GPIO_Init+0x1da>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a42      	ldr	r2, [pc, #264]	; (8003b3c <HAL_GPIO_Init+0x2d8>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d101      	bne.n	8003a3a <HAL_GPIO_Init+0x1d6>
 8003a36:	2303      	movs	r3, #3
 8003a38:	e006      	b.n	8003a48 <HAL_GPIO_Init+0x1e4>
 8003a3a:	2305      	movs	r3, #5
 8003a3c:	e004      	b.n	8003a48 <HAL_GPIO_Init+0x1e4>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e002      	b.n	8003a48 <HAL_GPIO_Init+0x1e4>
 8003a42:	2301      	movs	r3, #1
 8003a44:	e000      	b.n	8003a48 <HAL_GPIO_Init+0x1e4>
 8003a46:	2300      	movs	r3, #0
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	2103      	movs	r1, #3
 8003a4c:	400a      	ands	r2, r1
 8003a4e:	0092      	lsls	r2, r2, #2
 8003a50:	4093      	lsls	r3, r2
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003a58:	4935      	ldr	r1, [pc, #212]	; (8003b30 <HAL_GPIO_Init+0x2cc>)
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	089b      	lsrs	r3, r3, #2
 8003a5e:	3302      	adds	r3, #2
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a66:	4b36      	ldr	r3, [pc, #216]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	43da      	mvns	r2, r3
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	4013      	ands	r3, r2
 8003a74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	2380      	movs	r3, #128	; 0x80
 8003a7c:	025b      	lsls	r3, r3, #9
 8003a7e:	4013      	ands	r3, r2
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003a8a:	4b2d      	ldr	r3, [pc, #180]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003a8c:	693a      	ldr	r2, [r7, #16]
 8003a8e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003a90:	4b2b      	ldr	r3, [pc, #172]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	43da      	mvns	r2, r3
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	2380      	movs	r3, #128	; 0x80
 8003aa6:	029b      	lsls	r3, r3, #10
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	d003      	beq.n	8003ab4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8003aac:	693a      	ldr	r2, [r7, #16]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003ab4:	4b22      	ldr	r3, [pc, #136]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003aba:	4b21      	ldr	r3, [pc, #132]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	43da      	mvns	r2, r3
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	685a      	ldr	r2, [r3, #4]
 8003ace:	2380      	movs	r3, #128	; 0x80
 8003ad0:	035b      	lsls	r3, r3, #13
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	d003      	beq.n	8003ade <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8003ad6:	693a      	ldr	r2, [r7, #16]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003ade:	4b18      	ldr	r3, [pc, #96]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003ae0:	693a      	ldr	r2, [r7, #16]
 8003ae2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003ae4:	4b16      	ldr	r3, [pc, #88]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	43da      	mvns	r2, r3
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	685a      	ldr	r2, [r3, #4]
 8003af8:	2380      	movs	r3, #128	; 0x80
 8003afa:	039b      	lsls	r3, r3, #14
 8003afc:	4013      	ands	r3, r2
 8003afe:	d003      	beq.n	8003b08 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003b08:	4b0d      	ldr	r3, [pc, #52]	; (8003b40 <HAL_GPIO_Init+0x2dc>)
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	3301      	adds	r3, #1
 8003b12:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	697b      	ldr	r3, [r7, #20]
 8003b1a:	40da      	lsrs	r2, r3
 8003b1c:	1e13      	subs	r3, r2, #0
 8003b1e:	d000      	beq.n	8003b22 <HAL_GPIO_Init+0x2be>
 8003b20:	e6a8      	b.n	8003874 <HAL_GPIO_Init+0x10>
  } 
}
 8003b22:	46c0      	nop			; (mov r8, r8)
 8003b24:	46c0      	nop			; (mov r8, r8)
 8003b26:	46bd      	mov	sp, r7
 8003b28:	b006      	add	sp, #24
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	40010000 	.word	0x40010000
 8003b34:	48000400 	.word	0x48000400
 8003b38:	48000800 	.word	0x48000800
 8003b3c:	48000c00 	.word	0x48000c00
 8003b40:	40010400 	.word	0x40010400

08003b44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	0008      	movs	r0, r1
 8003b4e:	0011      	movs	r1, r2
 8003b50:	1cbb      	adds	r3, r7, #2
 8003b52:	1c02      	adds	r2, r0, #0
 8003b54:	801a      	strh	r2, [r3, #0]
 8003b56:	1c7b      	adds	r3, r7, #1
 8003b58:	1c0a      	adds	r2, r1, #0
 8003b5a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b5c:	1c7b      	adds	r3, r7, #1
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d004      	beq.n	8003b6e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b64:	1cbb      	adds	r3, r7, #2
 8003b66:	881a      	ldrh	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b6c:	e003      	b.n	8003b76 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b6e:	1cbb      	adds	r3, r7, #2
 8003b70:	881a      	ldrh	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b76:	46c0      	nop			; (mov r8, r8)
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	b002      	add	sp, #8
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b082      	sub	sp, #8
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	0002      	movs	r2, r0
 8003b88:	1dbb      	adds	r3, r7, #6
 8003b8a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003b8c:	4b09      	ldr	r3, [pc, #36]	; (8003bb4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	1dba      	adds	r2, r7, #6
 8003b92:	8812      	ldrh	r2, [r2, #0]
 8003b94:	4013      	ands	r3, r2
 8003b96:	d008      	beq.n	8003baa <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b98:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8003b9a:	1dba      	adds	r2, r7, #6
 8003b9c:	8812      	ldrh	r2, [r2, #0]
 8003b9e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ba0:	1dbb      	adds	r3, r7, #6
 8003ba2:	881b      	ldrh	r3, [r3, #0]
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	f000 f807 	bl	8003bb8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003baa:	46c0      	nop			; (mov r8, r8)
 8003bac:	46bd      	mov	sp, r7
 8003bae:	b002      	add	sp, #8
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	46c0      	nop			; (mov r8, r8)
 8003bb4:	40010400 	.word	0x40010400

08003bb8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b082      	sub	sp, #8
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	0002      	movs	r2, r0
 8003bc0:	1dbb      	adds	r3, r7, #6
 8003bc2:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 8003bc4:	46c0      	nop			; (mov r8, r8)
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	b002      	add	sp, #8
 8003bca:	bd80      	pop	{r7, pc}

08003bcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b088      	sub	sp, #32
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e301      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	2201      	movs	r2, #1
 8003be4:	4013      	ands	r3, r2
 8003be6:	d100      	bne.n	8003bea <HAL_RCC_OscConfig+0x1e>
 8003be8:	e08d      	b.n	8003d06 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003bea:	4bc3      	ldr	r3, [pc, #780]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	220c      	movs	r2, #12
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	2b04      	cmp	r3, #4
 8003bf4:	d00e      	beq.n	8003c14 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003bf6:	4bc0      	ldr	r3, [pc, #768]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	220c      	movs	r2, #12
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d116      	bne.n	8003c30 <HAL_RCC_OscConfig+0x64>
 8003c02:	4bbd      	ldr	r3, [pc, #756]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c04:	685a      	ldr	r2, [r3, #4]
 8003c06:	2380      	movs	r3, #128	; 0x80
 8003c08:	025b      	lsls	r3, r3, #9
 8003c0a:	401a      	ands	r2, r3
 8003c0c:	2380      	movs	r3, #128	; 0x80
 8003c0e:	025b      	lsls	r3, r3, #9
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d10d      	bne.n	8003c30 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c14:	4bb8      	ldr	r3, [pc, #736]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	2380      	movs	r3, #128	; 0x80
 8003c1a:	029b      	lsls	r3, r3, #10
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	d100      	bne.n	8003c22 <HAL_RCC_OscConfig+0x56>
 8003c20:	e070      	b.n	8003d04 <HAL_RCC_OscConfig+0x138>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d000      	beq.n	8003c2c <HAL_RCC_OscConfig+0x60>
 8003c2a:	e06b      	b.n	8003d04 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e2d8      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d107      	bne.n	8003c48 <HAL_RCC_OscConfig+0x7c>
 8003c38:	4baf      	ldr	r3, [pc, #700]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	4bae      	ldr	r3, [pc, #696]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c3e:	2180      	movs	r1, #128	; 0x80
 8003c40:	0249      	lsls	r1, r1, #9
 8003c42:	430a      	orrs	r2, r1
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	e02f      	b.n	8003ca8 <HAL_RCC_OscConfig+0xdc>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d10c      	bne.n	8003c6a <HAL_RCC_OscConfig+0x9e>
 8003c50:	4ba9      	ldr	r3, [pc, #676]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	4ba8      	ldr	r3, [pc, #672]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c56:	49a9      	ldr	r1, [pc, #676]	; (8003efc <HAL_RCC_OscConfig+0x330>)
 8003c58:	400a      	ands	r2, r1
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	4ba6      	ldr	r3, [pc, #664]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	4ba5      	ldr	r3, [pc, #660]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c62:	49a7      	ldr	r1, [pc, #668]	; (8003f00 <HAL_RCC_OscConfig+0x334>)
 8003c64:	400a      	ands	r2, r1
 8003c66:	601a      	str	r2, [r3, #0]
 8003c68:	e01e      	b.n	8003ca8 <HAL_RCC_OscConfig+0xdc>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	2b05      	cmp	r3, #5
 8003c70:	d10e      	bne.n	8003c90 <HAL_RCC_OscConfig+0xc4>
 8003c72:	4ba1      	ldr	r3, [pc, #644]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	4ba0      	ldr	r3, [pc, #640]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c78:	2180      	movs	r1, #128	; 0x80
 8003c7a:	02c9      	lsls	r1, r1, #11
 8003c7c:	430a      	orrs	r2, r1
 8003c7e:	601a      	str	r2, [r3, #0]
 8003c80:	4b9d      	ldr	r3, [pc, #628]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4b9c      	ldr	r3, [pc, #624]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c86:	2180      	movs	r1, #128	; 0x80
 8003c88:	0249      	lsls	r1, r1, #9
 8003c8a:	430a      	orrs	r2, r1
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	e00b      	b.n	8003ca8 <HAL_RCC_OscConfig+0xdc>
 8003c90:	4b99      	ldr	r3, [pc, #612]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	4b98      	ldr	r3, [pc, #608]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c96:	4999      	ldr	r1, [pc, #612]	; (8003efc <HAL_RCC_OscConfig+0x330>)
 8003c98:	400a      	ands	r2, r1
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	4b96      	ldr	r3, [pc, #600]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4b95      	ldr	r3, [pc, #596]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003ca2:	4997      	ldr	r1, [pc, #604]	; (8003f00 <HAL_RCC_OscConfig+0x334>)
 8003ca4:	400a      	ands	r2, r1
 8003ca6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d014      	beq.n	8003cda <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb0:	f7fe ffa0 	bl	8002bf4 <HAL_GetTick>
 8003cb4:	0003      	movs	r3, r0
 8003cb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cba:	f7fe ff9b 	bl	8002bf4 <HAL_GetTick>
 8003cbe:	0002      	movs	r2, r0
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b64      	cmp	r3, #100	; 0x64
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e28a      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ccc:	4b8a      	ldr	r3, [pc, #552]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	2380      	movs	r3, #128	; 0x80
 8003cd2:	029b      	lsls	r3, r3, #10
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d0f0      	beq.n	8003cba <HAL_RCC_OscConfig+0xee>
 8003cd8:	e015      	b.n	8003d06 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cda:	f7fe ff8b 	bl	8002bf4 <HAL_GetTick>
 8003cde:	0003      	movs	r3, r0
 8003ce0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce2:	e008      	b.n	8003cf6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ce4:	f7fe ff86 	bl	8002bf4 <HAL_GetTick>
 8003ce8:	0002      	movs	r2, r0
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	2b64      	cmp	r3, #100	; 0x64
 8003cf0:	d901      	bls.n	8003cf6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003cf2:	2303      	movs	r3, #3
 8003cf4:	e275      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cf6:	4b80      	ldr	r3, [pc, #512]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	2380      	movs	r3, #128	; 0x80
 8003cfc:	029b      	lsls	r3, r3, #10
 8003cfe:	4013      	ands	r3, r2
 8003d00:	d1f0      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x118>
 8003d02:	e000      	b.n	8003d06 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d04:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	4013      	ands	r3, r2
 8003d0e:	d100      	bne.n	8003d12 <HAL_RCC_OscConfig+0x146>
 8003d10:	e069      	b.n	8003de6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003d12:	4b79      	ldr	r3, [pc, #484]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d14:	685b      	ldr	r3, [r3, #4]
 8003d16:	220c      	movs	r2, #12
 8003d18:	4013      	ands	r3, r2
 8003d1a:	d00b      	beq.n	8003d34 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003d1c:	4b76      	ldr	r3, [pc, #472]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	220c      	movs	r2, #12
 8003d22:	4013      	ands	r3, r2
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d11c      	bne.n	8003d62 <HAL_RCC_OscConfig+0x196>
 8003d28:	4b73      	ldr	r3, [pc, #460]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d2a:	685a      	ldr	r2, [r3, #4]
 8003d2c:	2380      	movs	r3, #128	; 0x80
 8003d2e:	025b      	lsls	r3, r3, #9
 8003d30:	4013      	ands	r3, r2
 8003d32:	d116      	bne.n	8003d62 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d34:	4b70      	ldr	r3, [pc, #448]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2202      	movs	r2, #2
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	d005      	beq.n	8003d4a <HAL_RCC_OscConfig+0x17e>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d001      	beq.n	8003d4a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e24b      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4a:	4b6b      	ldr	r3, [pc, #428]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	22f8      	movs	r2, #248	; 0xf8
 8003d50:	4393      	bics	r3, r2
 8003d52:	0019      	movs	r1, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	00da      	lsls	r2, r3, #3
 8003d5a:	4b67      	ldr	r3, [pc, #412]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d5c:	430a      	orrs	r2, r1
 8003d5e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d60:	e041      	b.n	8003de6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d024      	beq.n	8003db4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6a:	4b63      	ldr	r3, [pc, #396]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	4b62      	ldr	r3, [pc, #392]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d70:	2101      	movs	r1, #1
 8003d72:	430a      	orrs	r2, r1
 8003d74:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d76:	f7fe ff3d 	bl	8002bf4 <HAL_GetTick>
 8003d7a:	0003      	movs	r3, r0
 8003d7c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d80:	f7fe ff38 	bl	8002bf4 <HAL_GetTick>
 8003d84:	0002      	movs	r2, r0
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e227      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d92:	4b59      	ldr	r3, [pc, #356]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	2202      	movs	r2, #2
 8003d98:	4013      	ands	r3, r2
 8003d9a:	d0f1      	beq.n	8003d80 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d9c:	4b56      	ldr	r3, [pc, #344]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	22f8      	movs	r2, #248	; 0xf8
 8003da2:	4393      	bics	r3, r2
 8003da4:	0019      	movs	r1, r3
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	00da      	lsls	r2, r3, #3
 8003dac:	4b52      	ldr	r3, [pc, #328]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003dae:	430a      	orrs	r2, r1
 8003db0:	601a      	str	r2, [r3, #0]
 8003db2:	e018      	b.n	8003de6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003db4:	4b50      	ldr	r3, [pc, #320]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	4b4f      	ldr	r3, [pc, #316]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003dba:	2101      	movs	r1, #1
 8003dbc:	438a      	bics	r2, r1
 8003dbe:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dc0:	f7fe ff18 	bl	8002bf4 <HAL_GetTick>
 8003dc4:	0003      	movs	r3, r0
 8003dc6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dc8:	e008      	b.n	8003ddc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dca:	f7fe ff13 	bl	8002bf4 <HAL_GetTick>
 8003dce:	0002      	movs	r2, r0
 8003dd0:	69bb      	ldr	r3, [r7, #24]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d901      	bls.n	8003ddc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8003dd8:	2303      	movs	r3, #3
 8003dda:	e202      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ddc:	4b46      	ldr	r3, [pc, #280]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2202      	movs	r2, #2
 8003de2:	4013      	ands	r3, r2
 8003de4:	d1f1      	bne.n	8003dca <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2208      	movs	r2, #8
 8003dec:	4013      	ands	r3, r2
 8003dee:	d036      	beq.n	8003e5e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	69db      	ldr	r3, [r3, #28]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d019      	beq.n	8003e2c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003df8:	4b3f      	ldr	r3, [pc, #252]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003dfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dfc:	4b3e      	ldr	r3, [pc, #248]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003dfe:	2101      	movs	r1, #1
 8003e00:	430a      	orrs	r2, r1
 8003e02:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e04:	f7fe fef6 	bl	8002bf4 <HAL_GetTick>
 8003e08:	0003      	movs	r3, r0
 8003e0a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e0e:	f7fe fef1 	bl	8002bf4 <HAL_GetTick>
 8003e12:	0002      	movs	r2, r0
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e1e0      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e20:	4b35      	ldr	r3, [pc, #212]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	2202      	movs	r2, #2
 8003e26:	4013      	ands	r3, r2
 8003e28:	d0f1      	beq.n	8003e0e <HAL_RCC_OscConfig+0x242>
 8003e2a:	e018      	b.n	8003e5e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e2c:	4b32      	ldr	r3, [pc, #200]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e30:	4b31      	ldr	r3, [pc, #196]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e32:	2101      	movs	r1, #1
 8003e34:	438a      	bics	r2, r1
 8003e36:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e38:	f7fe fedc 	bl	8002bf4 <HAL_GetTick>
 8003e3c:	0003      	movs	r3, r0
 8003e3e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e40:	e008      	b.n	8003e54 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e42:	f7fe fed7 	bl	8002bf4 <HAL_GetTick>
 8003e46:	0002      	movs	r2, r0
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	d901      	bls.n	8003e54 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e1c6      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e54:	4b28      	ldr	r3, [pc, #160]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	2202      	movs	r2, #2
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d1f1      	bne.n	8003e42 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2204      	movs	r2, #4
 8003e64:	4013      	ands	r3, r2
 8003e66:	d100      	bne.n	8003e6a <HAL_RCC_OscConfig+0x29e>
 8003e68:	e0b4      	b.n	8003fd4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e6a:	201f      	movs	r0, #31
 8003e6c:	183b      	adds	r3, r7, r0
 8003e6e:	2200      	movs	r2, #0
 8003e70:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e72:	4b21      	ldr	r3, [pc, #132]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e74:	69da      	ldr	r2, [r3, #28]
 8003e76:	2380      	movs	r3, #128	; 0x80
 8003e78:	055b      	lsls	r3, r3, #21
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	d110      	bne.n	8003ea0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e7e:	4b1e      	ldr	r3, [pc, #120]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e80:	69da      	ldr	r2, [r3, #28]
 8003e82:	4b1d      	ldr	r3, [pc, #116]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e84:	2180      	movs	r1, #128	; 0x80
 8003e86:	0549      	lsls	r1, r1, #21
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	61da      	str	r2, [r3, #28]
 8003e8c:	4b1a      	ldr	r3, [pc, #104]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003e8e:	69da      	ldr	r2, [r3, #28]
 8003e90:	2380      	movs	r3, #128	; 0x80
 8003e92:	055b      	lsls	r3, r3, #21
 8003e94:	4013      	ands	r3, r2
 8003e96:	60fb      	str	r3, [r7, #12]
 8003e98:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e9a:	183b      	adds	r3, r7, r0
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea0:	4b18      	ldr	r3, [pc, #96]	; (8003f04 <HAL_RCC_OscConfig+0x338>)
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	2380      	movs	r3, #128	; 0x80
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	4013      	ands	r3, r2
 8003eaa:	d11a      	bne.n	8003ee2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003eac:	4b15      	ldr	r3, [pc, #84]	; (8003f04 <HAL_RCC_OscConfig+0x338>)
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	4b14      	ldr	r3, [pc, #80]	; (8003f04 <HAL_RCC_OscConfig+0x338>)
 8003eb2:	2180      	movs	r1, #128	; 0x80
 8003eb4:	0049      	lsls	r1, r1, #1
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eba:	f7fe fe9b 	bl	8002bf4 <HAL_GetTick>
 8003ebe:	0003      	movs	r3, r0
 8003ec0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec2:	e008      	b.n	8003ed6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ec4:	f7fe fe96 	bl	8002bf4 <HAL_GetTick>
 8003ec8:	0002      	movs	r2, r0
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	2b64      	cmp	r3, #100	; 0x64
 8003ed0:	d901      	bls.n	8003ed6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8003ed2:	2303      	movs	r3, #3
 8003ed4:	e185      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed6:	4b0b      	ldr	r3, [pc, #44]	; (8003f04 <HAL_RCC_OscConfig+0x338>)
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	2380      	movs	r3, #128	; 0x80
 8003edc:	005b      	lsls	r3, r3, #1
 8003ede:	4013      	ands	r3, r2
 8003ee0:	d0f0      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d10e      	bne.n	8003f08 <HAL_RCC_OscConfig+0x33c>
 8003eea:	4b03      	ldr	r3, [pc, #12]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003eec:	6a1a      	ldr	r2, [r3, #32]
 8003eee:	4b02      	ldr	r3, [pc, #8]	; (8003ef8 <HAL_RCC_OscConfig+0x32c>)
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	621a      	str	r2, [r3, #32]
 8003ef6:	e035      	b.n	8003f64 <HAL_RCC_OscConfig+0x398>
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	fffeffff 	.word	0xfffeffff
 8003f00:	fffbffff 	.word	0xfffbffff
 8003f04:	40007000 	.word	0x40007000
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10c      	bne.n	8003f2a <HAL_RCC_OscConfig+0x35e>
 8003f10:	4bb6      	ldr	r3, [pc, #728]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f12:	6a1a      	ldr	r2, [r3, #32]
 8003f14:	4bb5      	ldr	r3, [pc, #724]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f16:	2101      	movs	r1, #1
 8003f18:	438a      	bics	r2, r1
 8003f1a:	621a      	str	r2, [r3, #32]
 8003f1c:	4bb3      	ldr	r3, [pc, #716]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f1e:	6a1a      	ldr	r2, [r3, #32]
 8003f20:	4bb2      	ldr	r3, [pc, #712]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f22:	2104      	movs	r1, #4
 8003f24:	438a      	bics	r2, r1
 8003f26:	621a      	str	r2, [r3, #32]
 8003f28:	e01c      	b.n	8003f64 <HAL_RCC_OscConfig+0x398>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b05      	cmp	r3, #5
 8003f30:	d10c      	bne.n	8003f4c <HAL_RCC_OscConfig+0x380>
 8003f32:	4bae      	ldr	r3, [pc, #696]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f34:	6a1a      	ldr	r2, [r3, #32]
 8003f36:	4bad      	ldr	r3, [pc, #692]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f38:	2104      	movs	r1, #4
 8003f3a:	430a      	orrs	r2, r1
 8003f3c:	621a      	str	r2, [r3, #32]
 8003f3e:	4bab      	ldr	r3, [pc, #684]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f40:	6a1a      	ldr	r2, [r3, #32]
 8003f42:	4baa      	ldr	r3, [pc, #680]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f44:	2101      	movs	r1, #1
 8003f46:	430a      	orrs	r2, r1
 8003f48:	621a      	str	r2, [r3, #32]
 8003f4a:	e00b      	b.n	8003f64 <HAL_RCC_OscConfig+0x398>
 8003f4c:	4ba7      	ldr	r3, [pc, #668]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f4e:	6a1a      	ldr	r2, [r3, #32]
 8003f50:	4ba6      	ldr	r3, [pc, #664]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f52:	2101      	movs	r1, #1
 8003f54:	438a      	bics	r2, r1
 8003f56:	621a      	str	r2, [r3, #32]
 8003f58:	4ba4      	ldr	r3, [pc, #656]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f5a:	6a1a      	ldr	r2, [r3, #32]
 8003f5c:	4ba3      	ldr	r3, [pc, #652]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f5e:	2104      	movs	r1, #4
 8003f60:	438a      	bics	r2, r1
 8003f62:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d014      	beq.n	8003f96 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f6c:	f7fe fe42 	bl	8002bf4 <HAL_GetTick>
 8003f70:	0003      	movs	r3, r0
 8003f72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f74:	e009      	b.n	8003f8a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f76:	f7fe fe3d 	bl	8002bf4 <HAL_GetTick>
 8003f7a:	0002      	movs	r2, r0
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	4a9b      	ldr	r2, [pc, #620]	; (80041f0 <HAL_RCC_OscConfig+0x624>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e12b      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8a:	4b98      	ldr	r3, [pc, #608]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003f8c:	6a1b      	ldr	r3, [r3, #32]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	4013      	ands	r3, r2
 8003f92:	d0f0      	beq.n	8003f76 <HAL_RCC_OscConfig+0x3aa>
 8003f94:	e013      	b.n	8003fbe <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f96:	f7fe fe2d 	bl	8002bf4 <HAL_GetTick>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f9e:	e009      	b.n	8003fb4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fa0:	f7fe fe28 	bl	8002bf4 <HAL_GetTick>
 8003fa4:	0002      	movs	r2, r0
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	4a91      	ldr	r2, [pc, #580]	; (80041f0 <HAL_RCC_OscConfig+0x624>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d901      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e116      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fb4:	4b8d      	ldr	r3, [pc, #564]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	2202      	movs	r2, #2
 8003fba:	4013      	ands	r3, r2
 8003fbc:	d1f0      	bne.n	8003fa0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003fbe:	231f      	movs	r3, #31
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d105      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fc8:	4b88      	ldr	r3, [pc, #544]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003fca:	69da      	ldr	r2, [r3, #28]
 8003fcc:	4b87      	ldr	r3, [pc, #540]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003fce:	4989      	ldr	r1, [pc, #548]	; (80041f4 <HAL_RCC_OscConfig+0x628>)
 8003fd0:	400a      	ands	r2, r1
 8003fd2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2210      	movs	r2, #16
 8003fda:	4013      	ands	r3, r2
 8003fdc:	d063      	beq.n	80040a6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d12a      	bne.n	800403c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003fe6:	4b81      	ldr	r3, [pc, #516]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003fe8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fea:	4b80      	ldr	r3, [pc, #512]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003fec:	2104      	movs	r1, #4
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8003ff2:	4b7e      	ldr	r3, [pc, #504]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003ff4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ff6:	4b7d      	ldr	r3, [pc, #500]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ffe:	f7fe fdf9 	bl	8002bf4 <HAL_GetTick>
 8004002:	0003      	movs	r3, r0
 8004004:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004008:	f7fe fdf4 	bl	8002bf4 <HAL_GetTick>
 800400c:	0002      	movs	r2, r0
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e0e3      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800401a:	4b74      	ldr	r3, [pc, #464]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800401c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800401e:	2202      	movs	r2, #2
 8004020:	4013      	ands	r3, r2
 8004022:	d0f1      	beq.n	8004008 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004024:	4b71      	ldr	r3, [pc, #452]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004028:	22f8      	movs	r2, #248	; 0xf8
 800402a:	4393      	bics	r3, r2
 800402c:	0019      	movs	r1, r3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	00da      	lsls	r2, r3, #3
 8004034:	4b6d      	ldr	r3, [pc, #436]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004036:	430a      	orrs	r2, r1
 8004038:	635a      	str	r2, [r3, #52]	; 0x34
 800403a:	e034      	b.n	80040a6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	3305      	adds	r3, #5
 8004042:	d111      	bne.n	8004068 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004044:	4b69      	ldr	r3, [pc, #420]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004046:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004048:	4b68      	ldr	r3, [pc, #416]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800404a:	2104      	movs	r1, #4
 800404c:	438a      	bics	r2, r1
 800404e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004050:	4b66      	ldr	r3, [pc, #408]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004052:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004054:	22f8      	movs	r2, #248	; 0xf8
 8004056:	4393      	bics	r3, r2
 8004058:	0019      	movs	r1, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	00da      	lsls	r2, r3, #3
 8004060:	4b62      	ldr	r3, [pc, #392]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004062:	430a      	orrs	r2, r1
 8004064:	635a      	str	r2, [r3, #52]	; 0x34
 8004066:	e01e      	b.n	80040a6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004068:	4b60      	ldr	r3, [pc, #384]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800406a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800406c:	4b5f      	ldr	r3, [pc, #380]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800406e:	2104      	movs	r1, #4
 8004070:	430a      	orrs	r2, r1
 8004072:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004074:	4b5d      	ldr	r3, [pc, #372]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004076:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004078:	4b5c      	ldr	r3, [pc, #368]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800407a:	2101      	movs	r1, #1
 800407c:	438a      	bics	r2, r1
 800407e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004080:	f7fe fdb8 	bl	8002bf4 <HAL_GetTick>
 8004084:	0003      	movs	r3, r0
 8004086:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800408a:	f7fe fdb3 	bl	8002bf4 <HAL_GetTick>
 800408e:	0002      	movs	r2, r0
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e0a2      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800409c:	4b53      	ldr	r3, [pc, #332]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800409e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040a0:	2202      	movs	r2, #2
 80040a2:	4013      	ands	r3, r2
 80040a4:	d1f1      	bne.n	800408a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a1b      	ldr	r3, [r3, #32]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d100      	bne.n	80040b0 <HAL_RCC_OscConfig+0x4e4>
 80040ae:	e097      	b.n	80041e0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040b0:	4b4e      	ldr	r3, [pc, #312]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	220c      	movs	r2, #12
 80040b6:	4013      	ands	r3, r2
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d100      	bne.n	80040be <HAL_RCC_OscConfig+0x4f2>
 80040bc:	e06b      	b.n	8004196 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	2b02      	cmp	r3, #2
 80040c4:	d14c      	bne.n	8004160 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040c6:	4b49      	ldr	r3, [pc, #292]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	4b48      	ldr	r3, [pc, #288]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 80040cc:	494a      	ldr	r1, [pc, #296]	; (80041f8 <HAL_RCC_OscConfig+0x62c>)
 80040ce:	400a      	ands	r2, r1
 80040d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d2:	f7fe fd8f 	bl	8002bf4 <HAL_GetTick>
 80040d6:	0003      	movs	r3, r0
 80040d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040da:	e008      	b.n	80040ee <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040dc:	f7fe fd8a 	bl	8002bf4 <HAL_GetTick>
 80040e0:	0002      	movs	r2, r0
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e079      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ee:	4b3f      	ldr	r3, [pc, #252]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	2380      	movs	r3, #128	; 0x80
 80040f4:	049b      	lsls	r3, r3, #18
 80040f6:	4013      	ands	r3, r2
 80040f8:	d1f0      	bne.n	80040dc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040fa:	4b3c      	ldr	r3, [pc, #240]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 80040fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fe:	220f      	movs	r2, #15
 8004100:	4393      	bics	r3, r2
 8004102:	0019      	movs	r1, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004108:	4b38      	ldr	r3, [pc, #224]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800410a:	430a      	orrs	r2, r1
 800410c:	62da      	str	r2, [r3, #44]	; 0x2c
 800410e:	4b37      	ldr	r3, [pc, #220]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	4a3a      	ldr	r2, [pc, #232]	; (80041fc <HAL_RCC_OscConfig+0x630>)
 8004114:	4013      	ands	r3, r2
 8004116:	0019      	movs	r1, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004120:	431a      	orrs	r2, r3
 8004122:	4b32      	ldr	r3, [pc, #200]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004124:	430a      	orrs	r2, r1
 8004126:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004128:	4b30      	ldr	r3, [pc, #192]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	4b2f      	ldr	r3, [pc, #188]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800412e:	2180      	movs	r1, #128	; 0x80
 8004130:	0449      	lsls	r1, r1, #17
 8004132:	430a      	orrs	r2, r1
 8004134:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004136:	f7fe fd5d 	bl	8002bf4 <HAL_GetTick>
 800413a:	0003      	movs	r3, r0
 800413c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800413e:	e008      	b.n	8004152 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004140:	f7fe fd58 	bl	8002bf4 <HAL_GetTick>
 8004144:	0002      	movs	r2, r0
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	2b02      	cmp	r3, #2
 800414c:	d901      	bls.n	8004152 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800414e:	2303      	movs	r3, #3
 8004150:	e047      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004152:	4b26      	ldr	r3, [pc, #152]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	2380      	movs	r3, #128	; 0x80
 8004158:	049b      	lsls	r3, r3, #18
 800415a:	4013      	ands	r3, r2
 800415c:	d0f0      	beq.n	8004140 <HAL_RCC_OscConfig+0x574>
 800415e:	e03f      	b.n	80041e0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004160:	4b22      	ldr	r3, [pc, #136]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	4b21      	ldr	r3, [pc, #132]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 8004166:	4924      	ldr	r1, [pc, #144]	; (80041f8 <HAL_RCC_OscConfig+0x62c>)
 8004168:	400a      	ands	r2, r1
 800416a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416c:	f7fe fd42 	bl	8002bf4 <HAL_GetTick>
 8004170:	0003      	movs	r3, r0
 8004172:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004176:	f7fe fd3d 	bl	8002bf4 <HAL_GetTick>
 800417a:	0002      	movs	r2, r0
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e02c      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004188:	4b18      	ldr	r3, [pc, #96]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	2380      	movs	r3, #128	; 0x80
 800418e:	049b      	lsls	r3, r3, #18
 8004190:	4013      	ands	r3, r2
 8004192:	d1f0      	bne.n	8004176 <HAL_RCC_OscConfig+0x5aa>
 8004194:	e024      	b.n	80041e0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	2b01      	cmp	r3, #1
 800419c:	d101      	bne.n	80041a2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	e01f      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80041a2:	4b12      	ldr	r3, [pc, #72]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80041a8:	4b10      	ldr	r3, [pc, #64]	; (80041ec <HAL_RCC_OscConfig+0x620>)
 80041aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ac:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	2380      	movs	r3, #128	; 0x80
 80041b2:	025b      	lsls	r3, r3, #9
 80041b4:	401a      	ands	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ba:	429a      	cmp	r2, r3
 80041bc:	d10e      	bne.n	80041dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	220f      	movs	r2, #15
 80041c2:	401a      	ands	r2, r3
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d107      	bne.n	80041dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	23f0      	movs	r3, #240	; 0xf0
 80041d0:	039b      	lsls	r3, r3, #14
 80041d2:	401a      	ands	r2, r3
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80041d8:	429a      	cmp	r2, r3
 80041da:	d001      	beq.n	80041e0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e000      	b.n	80041e2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	0018      	movs	r0, r3
 80041e4:	46bd      	mov	sp, r7
 80041e6:	b008      	add	sp, #32
 80041e8:	bd80      	pop	{r7, pc}
 80041ea:	46c0      	nop			; (mov r8, r8)
 80041ec:	40021000 	.word	0x40021000
 80041f0:	00001388 	.word	0x00001388
 80041f4:	efffffff 	.word	0xefffffff
 80041f8:	feffffff 	.word	0xfeffffff
 80041fc:	ffc2ffff 	.word	0xffc2ffff

08004200 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d101      	bne.n	8004214 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004210:	2301      	movs	r3, #1
 8004212:	e0b3      	b.n	800437c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004214:	4b5b      	ldr	r3, [pc, #364]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	2201      	movs	r2, #1
 800421a:	4013      	ands	r3, r2
 800421c:	683a      	ldr	r2, [r7, #0]
 800421e:	429a      	cmp	r2, r3
 8004220:	d911      	bls.n	8004246 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004222:	4b58      	ldr	r3, [pc, #352]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	2201      	movs	r2, #1
 8004228:	4393      	bics	r3, r2
 800422a:	0019      	movs	r1, r3
 800422c:	4b55      	ldr	r3, [pc, #340]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 800422e:	683a      	ldr	r2, [r7, #0]
 8004230:	430a      	orrs	r2, r1
 8004232:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004234:	4b53      	ldr	r3, [pc, #332]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2201      	movs	r2, #1
 800423a:	4013      	ands	r3, r2
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	429a      	cmp	r2, r3
 8004240:	d001      	beq.n	8004246 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004242:	2301      	movs	r3, #1
 8004244:	e09a      	b.n	800437c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2202      	movs	r2, #2
 800424c:	4013      	ands	r3, r2
 800424e:	d015      	beq.n	800427c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2204      	movs	r2, #4
 8004256:	4013      	ands	r3, r2
 8004258:	d006      	beq.n	8004268 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800425a:	4b4b      	ldr	r3, [pc, #300]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	4b4a      	ldr	r3, [pc, #296]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 8004260:	21e0      	movs	r1, #224	; 0xe0
 8004262:	00c9      	lsls	r1, r1, #3
 8004264:	430a      	orrs	r2, r1
 8004266:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004268:	4b47      	ldr	r3, [pc, #284]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	22f0      	movs	r2, #240	; 0xf0
 800426e:	4393      	bics	r3, r2
 8004270:	0019      	movs	r1, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	689a      	ldr	r2, [r3, #8]
 8004276:	4b44      	ldr	r3, [pc, #272]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 8004278:	430a      	orrs	r2, r1
 800427a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2201      	movs	r2, #1
 8004282:	4013      	ands	r3, r2
 8004284:	d040      	beq.n	8004308 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	2b01      	cmp	r3, #1
 800428c:	d107      	bne.n	800429e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800428e:	4b3e      	ldr	r3, [pc, #248]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	2380      	movs	r3, #128	; 0x80
 8004294:	029b      	lsls	r3, r3, #10
 8004296:	4013      	ands	r3, r2
 8004298:	d114      	bne.n	80042c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e06e      	b.n	800437c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d107      	bne.n	80042b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042a6:	4b38      	ldr	r3, [pc, #224]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	2380      	movs	r3, #128	; 0x80
 80042ac:	049b      	lsls	r3, r3, #18
 80042ae:	4013      	ands	r3, r2
 80042b0:	d108      	bne.n	80042c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	e062      	b.n	800437c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042b6:	4b34      	ldr	r3, [pc, #208]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2202      	movs	r2, #2
 80042bc:	4013      	ands	r3, r2
 80042be:	d101      	bne.n	80042c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	e05b      	b.n	800437c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042c4:	4b30      	ldr	r3, [pc, #192]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	2203      	movs	r2, #3
 80042ca:	4393      	bics	r3, r2
 80042cc:	0019      	movs	r1, r3
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	4b2d      	ldr	r3, [pc, #180]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 80042d4:	430a      	orrs	r2, r1
 80042d6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042d8:	f7fe fc8c 	bl	8002bf4 <HAL_GetTick>
 80042dc:	0003      	movs	r3, r0
 80042de:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e0:	e009      	b.n	80042f6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e2:	f7fe fc87 	bl	8002bf4 <HAL_GetTick>
 80042e6:	0002      	movs	r2, r0
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	1ad3      	subs	r3, r2, r3
 80042ec:	4a27      	ldr	r2, [pc, #156]	; (800438c <HAL_RCC_ClockConfig+0x18c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e042      	b.n	800437c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042f6:	4b24      	ldr	r3, [pc, #144]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	220c      	movs	r2, #12
 80042fc:	401a      	ands	r2, r3
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	429a      	cmp	r2, r3
 8004306:	d1ec      	bne.n	80042e2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004308:	4b1e      	ldr	r3, [pc, #120]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2201      	movs	r2, #1
 800430e:	4013      	ands	r3, r2
 8004310:	683a      	ldr	r2, [r7, #0]
 8004312:	429a      	cmp	r2, r3
 8004314:	d211      	bcs.n	800433a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004316:	4b1b      	ldr	r3, [pc, #108]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2201      	movs	r2, #1
 800431c:	4393      	bics	r3, r2
 800431e:	0019      	movs	r1, r3
 8004320:	4b18      	ldr	r3, [pc, #96]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004328:	4b16      	ldr	r3, [pc, #88]	; (8004384 <HAL_RCC_ClockConfig+0x184>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2201      	movs	r2, #1
 800432e:	4013      	ands	r3, r2
 8004330:	683a      	ldr	r2, [r7, #0]
 8004332:	429a      	cmp	r2, r3
 8004334:	d001      	beq.n	800433a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e020      	b.n	800437c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2204      	movs	r2, #4
 8004340:	4013      	ands	r3, r2
 8004342:	d009      	beq.n	8004358 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004344:	4b10      	ldr	r3, [pc, #64]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	4a11      	ldr	r2, [pc, #68]	; (8004390 <HAL_RCC_ClockConfig+0x190>)
 800434a:	4013      	ands	r3, r2
 800434c:	0019      	movs	r1, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	68da      	ldr	r2, [r3, #12]
 8004352:	4b0d      	ldr	r3, [pc, #52]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 8004354:	430a      	orrs	r2, r1
 8004356:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004358:	f000 f820 	bl	800439c <HAL_RCC_GetSysClockFreq>
 800435c:	0001      	movs	r1, r0
 800435e:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <HAL_RCC_ClockConfig+0x188>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	091b      	lsrs	r3, r3, #4
 8004364:	220f      	movs	r2, #15
 8004366:	4013      	ands	r3, r2
 8004368:	4a0a      	ldr	r2, [pc, #40]	; (8004394 <HAL_RCC_ClockConfig+0x194>)
 800436a:	5cd3      	ldrb	r3, [r2, r3]
 800436c:	000a      	movs	r2, r1
 800436e:	40da      	lsrs	r2, r3
 8004370:	4b09      	ldr	r3, [pc, #36]	; (8004398 <HAL_RCC_ClockConfig+0x198>)
 8004372:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004374:	2000      	movs	r0, #0
 8004376:	f7fe fc09 	bl	8002b8c <HAL_InitTick>
  
  return HAL_OK;
 800437a:	2300      	movs	r3, #0
}
 800437c:	0018      	movs	r0, r3
 800437e:	46bd      	mov	sp, r7
 8004380:	b004      	add	sp, #16
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40022000 	.word	0x40022000
 8004388:	40021000 	.word	0x40021000
 800438c:	00001388 	.word	0x00001388
 8004390:	fffff8ff 	.word	0xfffff8ff
 8004394:	08008870 	.word	0x08008870
 8004398:	20000000 	.word	0x20000000

0800439c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800439c:	b590      	push	{r4, r7, lr}
 800439e:	b08f      	sub	sp, #60	; 0x3c
 80043a0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80043a2:	2314      	movs	r3, #20
 80043a4:	18fb      	adds	r3, r7, r3
 80043a6:	4a2b      	ldr	r2, [pc, #172]	; (8004454 <HAL_RCC_GetSysClockFreq+0xb8>)
 80043a8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80043aa:	c313      	stmia	r3!, {r0, r1, r4}
 80043ac:	6812      	ldr	r2, [r2, #0]
 80043ae:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80043b0:	1d3b      	adds	r3, r7, #4
 80043b2:	4a29      	ldr	r2, [pc, #164]	; (8004458 <HAL_RCC_GetSysClockFreq+0xbc>)
 80043b4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80043b6:	c313      	stmia	r3!, {r0, r1, r4}
 80043b8:	6812      	ldr	r2, [r2, #0]
 80043ba:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043c0:	2300      	movs	r3, #0
 80043c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80043c4:	2300      	movs	r3, #0
 80043c6:	637b      	str	r3, [r7, #52]	; 0x34
 80043c8:	2300      	movs	r3, #0
 80043ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80043d0:	4b22      	ldr	r3, [pc, #136]	; (800445c <HAL_RCC_GetSysClockFreq+0xc0>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d8:	220c      	movs	r2, #12
 80043da:	4013      	ands	r3, r2
 80043dc:	2b04      	cmp	r3, #4
 80043de:	d002      	beq.n	80043e6 <HAL_RCC_GetSysClockFreq+0x4a>
 80043e0:	2b08      	cmp	r3, #8
 80043e2:	d003      	beq.n	80043ec <HAL_RCC_GetSysClockFreq+0x50>
 80043e4:	e02d      	b.n	8004442 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80043e6:	4b1e      	ldr	r3, [pc, #120]	; (8004460 <HAL_RCC_GetSysClockFreq+0xc4>)
 80043e8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80043ea:	e02d      	b.n	8004448 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80043ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043ee:	0c9b      	lsrs	r3, r3, #18
 80043f0:	220f      	movs	r2, #15
 80043f2:	4013      	ands	r3, r2
 80043f4:	2214      	movs	r2, #20
 80043f6:	18ba      	adds	r2, r7, r2
 80043f8:	5cd3      	ldrb	r3, [r2, r3]
 80043fa:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80043fc:	4b17      	ldr	r3, [pc, #92]	; (800445c <HAL_RCC_GetSysClockFreq+0xc0>)
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	220f      	movs	r2, #15
 8004402:	4013      	ands	r3, r2
 8004404:	1d3a      	adds	r2, r7, #4
 8004406:	5cd3      	ldrb	r3, [r2, r3]
 8004408:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800440a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800440c:	2380      	movs	r3, #128	; 0x80
 800440e:	025b      	lsls	r3, r3, #9
 8004410:	4013      	ands	r3, r2
 8004412:	d009      	beq.n	8004428 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004414:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004416:	4812      	ldr	r0, [pc, #72]	; (8004460 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004418:	f7fb fe92 	bl	8000140 <__udivsi3>
 800441c:	0003      	movs	r3, r0
 800441e:	001a      	movs	r2, r3
 8004420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004422:	4353      	muls	r3, r2
 8004424:	637b      	str	r3, [r7, #52]	; 0x34
 8004426:	e009      	b.n	800443c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004428:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800442a:	000a      	movs	r2, r1
 800442c:	0152      	lsls	r2, r2, #5
 800442e:	1a52      	subs	r2, r2, r1
 8004430:	0193      	lsls	r3, r2, #6
 8004432:	1a9b      	subs	r3, r3, r2
 8004434:	00db      	lsls	r3, r3, #3
 8004436:	185b      	adds	r3, r3, r1
 8004438:	021b      	lsls	r3, r3, #8
 800443a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 800443c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800443e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004440:	e002      	b.n	8004448 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004442:	4b07      	ldr	r3, [pc, #28]	; (8004460 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004444:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004446:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800444a:	0018      	movs	r0, r3
 800444c:	46bd      	mov	sp, r7
 800444e:	b00f      	add	sp, #60	; 0x3c
 8004450:	bd90      	pop	{r4, r7, pc}
 8004452:	46c0      	nop			; (mov r8, r8)
 8004454:	080087d0 	.word	0x080087d0
 8004458:	080087e0 	.word	0x080087e0
 800445c:	40021000 	.word	0x40021000
 8004460:	007a1200 	.word	0x007a1200

08004464 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004468:	4b02      	ldr	r3, [pc, #8]	; (8004474 <HAL_RCC_GetHCLKFreq+0x10>)
 800446a:	681b      	ldr	r3, [r3, #0]
}
 800446c:	0018      	movs	r0, r3
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	46c0      	nop			; (mov r8, r8)
 8004474:	20000000 	.word	0x20000000

08004478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800447c:	f7ff fff2 	bl	8004464 <HAL_RCC_GetHCLKFreq>
 8004480:	0001      	movs	r1, r0
 8004482:	4b06      	ldr	r3, [pc, #24]	; (800449c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	0a1b      	lsrs	r3, r3, #8
 8004488:	2207      	movs	r2, #7
 800448a:	4013      	ands	r3, r2
 800448c:	4a04      	ldr	r2, [pc, #16]	; (80044a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800448e:	5cd3      	ldrb	r3, [r2, r3]
 8004490:	40d9      	lsrs	r1, r3
 8004492:	000b      	movs	r3, r1
}    
 8004494:	0018      	movs	r0, r3
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	46c0      	nop			; (mov r8, r8)
 800449c:	40021000 	.word	0x40021000
 80044a0:	08008880 	.word	0x08008880

080044a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e042      	b.n	800453c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	223d      	movs	r2, #61	; 0x3d
 80044ba:	5c9b      	ldrb	r3, [r3, r2]
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d107      	bne.n	80044d2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	223c      	movs	r2, #60	; 0x3c
 80044c6:	2100      	movs	r1, #0
 80044c8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	0018      	movs	r0, r3
 80044ce:	f7fe f97f 	bl	80027d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	223d      	movs	r2, #61	; 0x3d
 80044d6:	2102      	movs	r1, #2
 80044d8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	3304      	adds	r3, #4
 80044e2:	0019      	movs	r1, r3
 80044e4:	0010      	movs	r0, r2
 80044e6:	f000 fa1f 	bl	8004928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2246      	movs	r2, #70	; 0x46
 80044ee:	2101      	movs	r1, #1
 80044f0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	223e      	movs	r2, #62	; 0x3e
 80044f6:	2101      	movs	r1, #1
 80044f8:	5499      	strb	r1, [r3, r2]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	223f      	movs	r2, #63	; 0x3f
 80044fe:	2101      	movs	r1, #1
 8004500:	5499      	strb	r1, [r3, r2]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2240      	movs	r2, #64	; 0x40
 8004506:	2101      	movs	r1, #1
 8004508:	5499      	strb	r1, [r3, r2]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2241      	movs	r2, #65	; 0x41
 800450e:	2101      	movs	r1, #1
 8004510:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2242      	movs	r2, #66	; 0x42
 8004516:	2101      	movs	r1, #1
 8004518:	5499      	strb	r1, [r3, r2]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2243      	movs	r2, #67	; 0x43
 800451e:	2101      	movs	r1, #1
 8004520:	5499      	strb	r1, [r3, r2]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2244      	movs	r2, #68	; 0x44
 8004526:	2101      	movs	r1, #1
 8004528:	5499      	strb	r1, [r3, r2]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2245      	movs	r2, #69	; 0x45
 800452e:	2101      	movs	r1, #1
 8004530:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	223d      	movs	r2, #61	; 0x3d
 8004536:	2101      	movs	r1, #1
 8004538:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800453a:	2300      	movs	r3, #0
}
 800453c:	0018      	movs	r0, r3
 800453e:	46bd      	mov	sp, r7
 8004540:	b002      	add	sp, #8
 8004542:	bd80      	pop	{r7, pc}

08004544 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e042      	b.n	80045dc <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	223d      	movs	r2, #61	; 0x3d
 800455a:	5c9b      	ldrb	r3, [r3, r2]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d107      	bne.n	8004572 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	223c      	movs	r2, #60	; 0x3c
 8004566:	2100      	movs	r1, #0
 8004568:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	0018      	movs	r0, r3
 800456e:	f000 f839 	bl	80045e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	223d      	movs	r2, #61	; 0x3d
 8004576:	2102      	movs	r1, #2
 8004578:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	3304      	adds	r3, #4
 8004582:	0019      	movs	r1, r3
 8004584:	0010      	movs	r0, r2
 8004586:	f000 f9cf 	bl	8004928 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2246      	movs	r2, #70	; 0x46
 800458e:	2101      	movs	r1, #1
 8004590:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	223e      	movs	r2, #62	; 0x3e
 8004596:	2101      	movs	r1, #1
 8004598:	5499      	strb	r1, [r3, r2]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	223f      	movs	r2, #63	; 0x3f
 800459e:	2101      	movs	r1, #1
 80045a0:	5499      	strb	r1, [r3, r2]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2240      	movs	r2, #64	; 0x40
 80045a6:	2101      	movs	r1, #1
 80045a8:	5499      	strb	r1, [r3, r2]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2241      	movs	r2, #65	; 0x41
 80045ae:	2101      	movs	r1, #1
 80045b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2242      	movs	r2, #66	; 0x42
 80045b6:	2101      	movs	r1, #1
 80045b8:	5499      	strb	r1, [r3, r2]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2243      	movs	r2, #67	; 0x43
 80045be:	2101      	movs	r1, #1
 80045c0:	5499      	strb	r1, [r3, r2]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2244      	movs	r2, #68	; 0x44
 80045c6:	2101      	movs	r1, #1
 80045c8:	5499      	strb	r1, [r3, r2]
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2245      	movs	r2, #69	; 0x45
 80045ce:	2101      	movs	r1, #1
 80045d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	223d      	movs	r2, #61	; 0x3d
 80045d6:	2101      	movs	r1, #1
 80045d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045da:	2300      	movs	r3, #0
}
 80045dc:	0018      	movs	r0, r3
 80045de:	46bd      	mov	sp, r7
 80045e0:	b002      	add	sp, #8
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045ec:	46c0      	nop			; (mov r8, r8)
 80045ee:	46bd      	mov	sp, r7
 80045f0:	b002      	add	sp, #8
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b086      	sub	sp, #24
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004600:	2317      	movs	r3, #23
 8004602:	18fb      	adds	r3, r7, r3
 8004604:	2200      	movs	r2, #0
 8004606:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	223c      	movs	r2, #60	; 0x3c
 800460c:	5c9b      	ldrb	r3, [r3, r2]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d101      	bne.n	8004616 <HAL_TIM_PWM_ConfigChannel+0x22>
 8004612:	2302      	movs	r3, #2
 8004614:	e0ad      	b.n	8004772 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	223c      	movs	r2, #60	; 0x3c
 800461a:	2101      	movs	r1, #1
 800461c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2b0c      	cmp	r3, #12
 8004622:	d100      	bne.n	8004626 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004624:	e076      	b.n	8004714 <HAL_TIM_PWM_ConfigChannel+0x120>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2b0c      	cmp	r3, #12
 800462a:	d900      	bls.n	800462e <HAL_TIM_PWM_ConfigChannel+0x3a>
 800462c:	e095      	b.n	800475a <HAL_TIM_PWM_ConfigChannel+0x166>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b08      	cmp	r3, #8
 8004632:	d04e      	beq.n	80046d2 <HAL_TIM_PWM_ConfigChannel+0xde>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b08      	cmp	r3, #8
 8004638:	d900      	bls.n	800463c <HAL_TIM_PWM_ConfigChannel+0x48>
 800463a:	e08e      	b.n	800475a <HAL_TIM_PWM_ConfigChannel+0x166>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_TIM_PWM_ConfigChannel+0x56>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2b04      	cmp	r3, #4
 8004646:	d021      	beq.n	800468c <HAL_TIM_PWM_ConfigChannel+0x98>
 8004648:	e087      	b.n	800475a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	0011      	movs	r1, r2
 8004652:	0018      	movs	r0, r3
 8004654:	f000 f9e8 	bl	8004a28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	699a      	ldr	r2, [r3, #24]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	2108      	movs	r1, #8
 8004664:	430a      	orrs	r2, r1
 8004666:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	699a      	ldr	r2, [r3, #24]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	2104      	movs	r1, #4
 8004674:	438a      	bics	r2, r1
 8004676:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6999      	ldr	r1, [r3, #24]
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	691a      	ldr	r2, [r3, #16]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	619a      	str	r2, [r3, #24]
      break;
 800468a:	e06b      	b.n	8004764 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	0011      	movs	r1, r2
 8004694:	0018      	movs	r0, r3
 8004696:	f000 fa4f 	bl	8004b38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	699a      	ldr	r2, [r3, #24]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2180      	movs	r1, #128	; 0x80
 80046a6:	0109      	lsls	r1, r1, #4
 80046a8:	430a      	orrs	r2, r1
 80046aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	699a      	ldr	r2, [r3, #24]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4931      	ldr	r1, [pc, #196]	; (800477c <HAL_TIM_PWM_ConfigChannel+0x188>)
 80046b8:	400a      	ands	r2, r1
 80046ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	6999      	ldr	r1, [r3, #24]
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	021a      	lsls	r2, r3, #8
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	430a      	orrs	r2, r1
 80046ce:	619a      	str	r2, [r3, #24]
      break;
 80046d0:	e048      	b.n	8004764 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	0011      	movs	r1, r2
 80046da:	0018      	movs	r0, r3
 80046dc:	f000 fab0 	bl	8004c40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	69da      	ldr	r2, [r3, #28]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	2108      	movs	r1, #8
 80046ec:	430a      	orrs	r2, r1
 80046ee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	69da      	ldr	r2, [r3, #28]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2104      	movs	r1, #4
 80046fc:	438a      	bics	r2, r1
 80046fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	69d9      	ldr	r1, [r3, #28]
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	691a      	ldr	r2, [r3, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	430a      	orrs	r2, r1
 8004710:	61da      	str	r2, [r3, #28]
      break;
 8004712:	e027      	b.n	8004764 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	0011      	movs	r1, r2
 800471c:	0018      	movs	r0, r3
 800471e:	f000 fb15 	bl	8004d4c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69da      	ldr	r2, [r3, #28]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2180      	movs	r1, #128	; 0x80
 800472e:	0109      	lsls	r1, r1, #4
 8004730:	430a      	orrs	r2, r1
 8004732:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	69da      	ldr	r2, [r3, #28]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	490f      	ldr	r1, [pc, #60]	; (800477c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004740:	400a      	ands	r2, r1
 8004742:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	69d9      	ldr	r1, [r3, #28]
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	691b      	ldr	r3, [r3, #16]
 800474e:	021a      	lsls	r2, r3, #8
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	430a      	orrs	r2, r1
 8004756:	61da      	str	r2, [r3, #28]
      break;
 8004758:	e004      	b.n	8004764 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 800475a:	2317      	movs	r3, #23
 800475c:	18fb      	adds	r3, r7, r3
 800475e:	2201      	movs	r2, #1
 8004760:	701a      	strb	r2, [r3, #0]
      break;
 8004762:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	223c      	movs	r2, #60	; 0x3c
 8004768:	2100      	movs	r1, #0
 800476a:	5499      	strb	r1, [r3, r2]

  return status;
 800476c:	2317      	movs	r3, #23
 800476e:	18fb      	adds	r3, r7, r3
 8004770:	781b      	ldrb	r3, [r3, #0]
}
 8004772:	0018      	movs	r0, r3
 8004774:	46bd      	mov	sp, r7
 8004776:	b006      	add	sp, #24
 8004778:	bd80      	pop	{r7, pc}
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	fffffbff 	.word	0xfffffbff

08004780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800478a:	230f      	movs	r3, #15
 800478c:	18fb      	adds	r3, r7, r3
 800478e:	2200      	movs	r2, #0
 8004790:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	223c      	movs	r2, #60	; 0x3c
 8004796:	5c9b      	ldrb	r3, [r3, r2]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d101      	bne.n	80047a0 <HAL_TIM_ConfigClockSource+0x20>
 800479c:	2302      	movs	r3, #2
 800479e:	e0bc      	b.n	800491a <HAL_TIM_ConfigClockSource+0x19a>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	223c      	movs	r2, #60	; 0x3c
 80047a4:	2101      	movs	r1, #1
 80047a6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	223d      	movs	r2, #61	; 0x3d
 80047ac:	2102      	movs	r1, #2
 80047ae:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	2277      	movs	r2, #119	; 0x77
 80047bc:	4393      	bics	r3, r2
 80047be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	4a58      	ldr	r2, [pc, #352]	; (8004924 <HAL_TIM_ConfigClockSource+0x1a4>)
 80047c4:	4013      	ands	r3, r2
 80047c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2280      	movs	r2, #128	; 0x80
 80047d6:	0192      	lsls	r2, r2, #6
 80047d8:	4293      	cmp	r3, r2
 80047da:	d040      	beq.n	800485e <HAL_TIM_ConfigClockSource+0xde>
 80047dc:	2280      	movs	r2, #128	; 0x80
 80047de:	0192      	lsls	r2, r2, #6
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d900      	bls.n	80047e6 <HAL_TIM_ConfigClockSource+0x66>
 80047e4:	e088      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 80047e6:	2280      	movs	r2, #128	; 0x80
 80047e8:	0152      	lsls	r2, r2, #5
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d100      	bne.n	80047f0 <HAL_TIM_ConfigClockSource+0x70>
 80047ee:	e088      	b.n	8004902 <HAL_TIM_ConfigClockSource+0x182>
 80047f0:	2280      	movs	r2, #128	; 0x80
 80047f2:	0152      	lsls	r2, r2, #5
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d900      	bls.n	80047fa <HAL_TIM_ConfigClockSource+0x7a>
 80047f8:	e07e      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 80047fa:	2b70      	cmp	r3, #112	; 0x70
 80047fc:	d018      	beq.n	8004830 <HAL_TIM_ConfigClockSource+0xb0>
 80047fe:	d900      	bls.n	8004802 <HAL_TIM_ConfigClockSource+0x82>
 8004800:	e07a      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 8004802:	2b60      	cmp	r3, #96	; 0x60
 8004804:	d04f      	beq.n	80048a6 <HAL_TIM_ConfigClockSource+0x126>
 8004806:	d900      	bls.n	800480a <HAL_TIM_ConfigClockSource+0x8a>
 8004808:	e076      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 800480a:	2b50      	cmp	r3, #80	; 0x50
 800480c:	d03b      	beq.n	8004886 <HAL_TIM_ConfigClockSource+0x106>
 800480e:	d900      	bls.n	8004812 <HAL_TIM_ConfigClockSource+0x92>
 8004810:	e072      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 8004812:	2b40      	cmp	r3, #64	; 0x40
 8004814:	d057      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0x146>
 8004816:	d900      	bls.n	800481a <HAL_TIM_ConfigClockSource+0x9a>
 8004818:	e06e      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 800481a:	2b30      	cmp	r3, #48	; 0x30
 800481c:	d063      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x166>
 800481e:	d86b      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 8004820:	2b20      	cmp	r3, #32
 8004822:	d060      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x166>
 8004824:	d868      	bhi.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
 8004826:	2b00      	cmp	r3, #0
 8004828:	d05d      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x166>
 800482a:	2b10      	cmp	r3, #16
 800482c:	d05b      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x166>
 800482e:	e063      	b.n	80048f8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6818      	ldr	r0, [r3, #0]
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	6899      	ldr	r1, [r3, #8]
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	f000 fb68 	bl	8004f14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	2277      	movs	r2, #119	; 0x77
 8004850:	4313      	orrs	r3, r2
 8004852:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	68ba      	ldr	r2, [r7, #8]
 800485a:	609a      	str	r2, [r3, #8]
      break;
 800485c:	e052      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6818      	ldr	r0, [r3, #0]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	6899      	ldr	r1, [r3, #8]
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	f000 fb51 	bl	8004f14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	689a      	ldr	r2, [r3, #8]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2180      	movs	r1, #128	; 0x80
 800487e:	01c9      	lsls	r1, r1, #7
 8004880:	430a      	orrs	r2, r1
 8004882:	609a      	str	r2, [r3, #8]
      break;
 8004884:	e03e      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6818      	ldr	r0, [r3, #0]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	6859      	ldr	r1, [r3, #4]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	001a      	movs	r2, r3
 8004894:	f000 fac4 	bl	8004e20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2150      	movs	r1, #80	; 0x50
 800489e:	0018      	movs	r0, r3
 80048a0:	f000 fb1e 	bl	8004ee0 <TIM_ITRx_SetConfig>
      break;
 80048a4:	e02e      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6818      	ldr	r0, [r3, #0]
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	6859      	ldr	r1, [r3, #4]
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	001a      	movs	r2, r3
 80048b4:	f000 fae2 	bl	8004e7c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2160      	movs	r1, #96	; 0x60
 80048be:	0018      	movs	r0, r3
 80048c0:	f000 fb0e 	bl	8004ee0 <TIM_ITRx_SetConfig>
      break;
 80048c4:	e01e      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6818      	ldr	r0, [r3, #0]
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	6859      	ldr	r1, [r3, #4]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	001a      	movs	r2, r3
 80048d4:	f000 faa4 	bl	8004e20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2140      	movs	r1, #64	; 0x40
 80048de:	0018      	movs	r0, r3
 80048e0:	f000 fafe 	bl	8004ee0 <TIM_ITRx_SetConfig>
      break;
 80048e4:	e00e      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	0019      	movs	r1, r3
 80048f0:	0010      	movs	r0, r2
 80048f2:	f000 faf5 	bl	8004ee0 <TIM_ITRx_SetConfig>
      break;
 80048f6:	e005      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80048f8:	230f      	movs	r3, #15
 80048fa:	18fb      	adds	r3, r7, r3
 80048fc:	2201      	movs	r2, #1
 80048fe:	701a      	strb	r2, [r3, #0]
      break;
 8004900:	e000      	b.n	8004904 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004902:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	223d      	movs	r2, #61	; 0x3d
 8004908:	2101      	movs	r1, #1
 800490a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	223c      	movs	r2, #60	; 0x3c
 8004910:	2100      	movs	r1, #0
 8004912:	5499      	strb	r1, [r3, r2]

  return status;
 8004914:	230f      	movs	r3, #15
 8004916:	18fb      	adds	r3, r7, r3
 8004918:	781b      	ldrb	r3, [r3, #0]
}
 800491a:	0018      	movs	r0, r3
 800491c:	46bd      	mov	sp, r7
 800491e:	b004      	add	sp, #16
 8004920:	bd80      	pop	{r7, pc}
 8004922:	46c0      	nop			; (mov r8, r8)
 8004924:	ffff00ff 	.word	0xffff00ff

08004928 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a34      	ldr	r2, [pc, #208]	; (8004a0c <TIM_Base_SetConfig+0xe4>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d008      	beq.n	8004952 <TIM_Base_SetConfig+0x2a>
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	2380      	movs	r3, #128	; 0x80
 8004944:	05db      	lsls	r3, r3, #23
 8004946:	429a      	cmp	r2, r3
 8004948:	d003      	beq.n	8004952 <TIM_Base_SetConfig+0x2a>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a30      	ldr	r2, [pc, #192]	; (8004a10 <TIM_Base_SetConfig+0xe8>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d108      	bne.n	8004964 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2270      	movs	r2, #112	; 0x70
 8004956:	4393      	bics	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	4313      	orrs	r3, r2
 8004962:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	4a29      	ldr	r2, [pc, #164]	; (8004a0c <TIM_Base_SetConfig+0xe4>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d018      	beq.n	800499e <TIM_Base_SetConfig+0x76>
 800496c:	687a      	ldr	r2, [r7, #4]
 800496e:	2380      	movs	r3, #128	; 0x80
 8004970:	05db      	lsls	r3, r3, #23
 8004972:	429a      	cmp	r2, r3
 8004974:	d013      	beq.n	800499e <TIM_Base_SetConfig+0x76>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a25      	ldr	r2, [pc, #148]	; (8004a10 <TIM_Base_SetConfig+0xe8>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00f      	beq.n	800499e <TIM_Base_SetConfig+0x76>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a24      	ldr	r2, [pc, #144]	; (8004a14 <TIM_Base_SetConfig+0xec>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00b      	beq.n	800499e <TIM_Base_SetConfig+0x76>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a23      	ldr	r2, [pc, #140]	; (8004a18 <TIM_Base_SetConfig+0xf0>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d007      	beq.n	800499e <TIM_Base_SetConfig+0x76>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a22      	ldr	r2, [pc, #136]	; (8004a1c <TIM_Base_SetConfig+0xf4>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d003      	beq.n	800499e <TIM_Base_SetConfig+0x76>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a21      	ldr	r2, [pc, #132]	; (8004a20 <TIM_Base_SetConfig+0xf8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d108      	bne.n	80049b0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	4a20      	ldr	r2, [pc, #128]	; (8004a24 <TIM_Base_SetConfig+0xfc>)
 80049a2:	4013      	ands	r3, r2
 80049a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2280      	movs	r2, #128	; 0x80
 80049b4:	4393      	bics	r3, r2
 80049b6:	001a      	movs	r2, r3
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	689a      	ldr	r2, [r3, #8]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a0c      	ldr	r2, [pc, #48]	; (8004a0c <TIM_Base_SetConfig+0xe4>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d00b      	beq.n	80049f6 <TIM_Base_SetConfig+0xce>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a0d      	ldr	r2, [pc, #52]	; (8004a18 <TIM_Base_SetConfig+0xf0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d007      	beq.n	80049f6 <TIM_Base_SetConfig+0xce>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a0c      	ldr	r2, [pc, #48]	; (8004a1c <TIM_Base_SetConfig+0xf4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d003      	beq.n	80049f6 <TIM_Base_SetConfig+0xce>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a0b      	ldr	r2, [pc, #44]	; (8004a20 <TIM_Base_SetConfig+0xf8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d103      	bne.n	80049fe <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	691a      	ldr	r2, [r3, #16]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2201      	movs	r2, #1
 8004a02:	615a      	str	r2, [r3, #20]
}
 8004a04:	46c0      	nop			; (mov r8, r8)
 8004a06:	46bd      	mov	sp, r7
 8004a08:	b004      	add	sp, #16
 8004a0a:	bd80      	pop	{r7, pc}
 8004a0c:	40012c00 	.word	0x40012c00
 8004a10:	40000400 	.word	0x40000400
 8004a14:	40002000 	.word	0x40002000
 8004a18:	40014000 	.word	0x40014000
 8004a1c:	40014400 	.word	0x40014400
 8004a20:	40014800 	.word	0x40014800
 8004a24:	fffffcff 	.word	0xfffffcff

08004a28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b086      	sub	sp, #24
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	2201      	movs	r2, #1
 8004a38:	4393      	bics	r3, r2
 8004a3a:	001a      	movs	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6a1b      	ldr	r3, [r3, #32]
 8004a44:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2270      	movs	r2, #112	; 0x70
 8004a56:	4393      	bics	r3, r2
 8004a58:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2203      	movs	r2, #3
 8004a5e:	4393      	bics	r3, r2
 8004a60:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	4393      	bics	r3, r2
 8004a72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a27      	ldr	r2, [pc, #156]	; (8004b20 <TIM_OC1_SetConfig+0xf8>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d00b      	beq.n	8004a9e <TIM_OC1_SetConfig+0x76>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a26      	ldr	r2, [pc, #152]	; (8004b24 <TIM_OC1_SetConfig+0xfc>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d007      	beq.n	8004a9e <TIM_OC1_SetConfig+0x76>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a25      	ldr	r2, [pc, #148]	; (8004b28 <TIM_OC1_SetConfig+0x100>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d003      	beq.n	8004a9e <TIM_OC1_SetConfig+0x76>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	4a24      	ldr	r2, [pc, #144]	; (8004b2c <TIM_OC1_SetConfig+0x104>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d10c      	bne.n	8004ab8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2208      	movs	r2, #8
 8004aa2:	4393      	bics	r3, r2
 8004aa4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	68db      	ldr	r3, [r3, #12]
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	2204      	movs	r2, #4
 8004ab4:	4393      	bics	r3, r2
 8004ab6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a19      	ldr	r2, [pc, #100]	; (8004b20 <TIM_OC1_SetConfig+0xf8>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d00b      	beq.n	8004ad8 <TIM_OC1_SetConfig+0xb0>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	4a18      	ldr	r2, [pc, #96]	; (8004b24 <TIM_OC1_SetConfig+0xfc>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d007      	beq.n	8004ad8 <TIM_OC1_SetConfig+0xb0>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a17      	ldr	r2, [pc, #92]	; (8004b28 <TIM_OC1_SetConfig+0x100>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d003      	beq.n	8004ad8 <TIM_OC1_SetConfig+0xb0>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	4a16      	ldr	r2, [pc, #88]	; (8004b2c <TIM_OC1_SetConfig+0x104>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d111      	bne.n	8004afc <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	4a15      	ldr	r2, [pc, #84]	; (8004b30 <TIM_OC1_SetConfig+0x108>)
 8004adc:	4013      	ands	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	4a14      	ldr	r2, [pc, #80]	; (8004b34 <TIM_OC1_SetConfig+0x10c>)
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	693a      	ldr	r2, [r7, #16]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	693a      	ldr	r2, [r7, #16]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	621a      	str	r2, [r3, #32]
}
 8004b16:	46c0      	nop			; (mov r8, r8)
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	b006      	add	sp, #24
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	46c0      	nop			; (mov r8, r8)
 8004b20:	40012c00 	.word	0x40012c00
 8004b24:	40014000 	.word	0x40014000
 8004b28:	40014400 	.word	0x40014400
 8004b2c:	40014800 	.word	0x40014800
 8004b30:	fffffeff 	.word	0xfffffeff
 8004b34:	fffffdff 	.word	0xfffffdff

08004b38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b086      	sub	sp, #24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a1b      	ldr	r3, [r3, #32]
 8004b46:	2210      	movs	r2, #16
 8004b48:	4393      	bics	r3, r2
 8004b4a:	001a      	movs	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	699b      	ldr	r3, [r3, #24]
 8004b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	4a2e      	ldr	r2, [pc, #184]	; (8004c20 <TIM_OC2_SetConfig+0xe8>)
 8004b66:	4013      	ands	r3, r2
 8004b68:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	4a2d      	ldr	r2, [pc, #180]	; (8004c24 <TIM_OC2_SetConfig+0xec>)
 8004b6e:	4013      	ands	r3, r2
 8004b70:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	021b      	lsls	r3, r3, #8
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	2220      	movs	r2, #32
 8004b82:	4393      	bics	r3, r2
 8004b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	011b      	lsls	r3, r3, #4
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a24      	ldr	r2, [pc, #144]	; (8004c28 <TIM_OC2_SetConfig+0xf0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d10d      	bne.n	8004bb6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	2280      	movs	r2, #128	; 0x80
 8004b9e:	4393      	bics	r3, r2
 8004ba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	697a      	ldr	r2, [r7, #20]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2240      	movs	r2, #64	; 0x40
 8004bb2:	4393      	bics	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a1b      	ldr	r2, [pc, #108]	; (8004c28 <TIM_OC2_SetConfig+0xf0>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d00b      	beq.n	8004bd6 <TIM_OC2_SetConfig+0x9e>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a1a      	ldr	r2, [pc, #104]	; (8004c2c <TIM_OC2_SetConfig+0xf4>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d007      	beq.n	8004bd6 <TIM_OC2_SetConfig+0x9e>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a19      	ldr	r2, [pc, #100]	; (8004c30 <TIM_OC2_SetConfig+0xf8>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d003      	beq.n	8004bd6 <TIM_OC2_SetConfig+0x9e>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a18      	ldr	r2, [pc, #96]	; (8004c34 <TIM_OC2_SetConfig+0xfc>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d113      	bne.n	8004bfe <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	4a17      	ldr	r2, [pc, #92]	; (8004c38 <TIM_OC2_SetConfig+0x100>)
 8004bda:	4013      	ands	r3, r2
 8004bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	4a16      	ldr	r2, [pc, #88]	; (8004c3c <TIM_OC2_SetConfig+0x104>)
 8004be2:	4013      	ands	r3, r2
 8004be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	693a      	ldr	r2, [r7, #16]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	693a      	ldr	r2, [r7, #16]
 8004c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	621a      	str	r2, [r3, #32]
}
 8004c18:	46c0      	nop			; (mov r8, r8)
 8004c1a:	46bd      	mov	sp, r7
 8004c1c:	b006      	add	sp, #24
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	ffff8fff 	.word	0xffff8fff
 8004c24:	fffffcff 	.word	0xfffffcff
 8004c28:	40012c00 	.word	0x40012c00
 8004c2c:	40014000 	.word	0x40014000
 8004c30:	40014400 	.word	0x40014400
 8004c34:	40014800 	.word	0x40014800
 8004c38:	fffffbff 	.word	0xfffffbff
 8004c3c:	fffff7ff 	.word	0xfffff7ff

08004c40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b086      	sub	sp, #24
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	4a35      	ldr	r2, [pc, #212]	; (8004d24 <TIM_OC3_SetConfig+0xe4>)
 8004c50:	401a      	ands	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	2270      	movs	r2, #112	; 0x70
 8004c6c:	4393      	bics	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2203      	movs	r2, #3
 8004c74:	4393      	bics	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	4a28      	ldr	r2, [pc, #160]	; (8004d28 <TIM_OC3_SetConfig+0xe8>)
 8004c86:	4013      	ands	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	689b      	ldr	r3, [r3, #8]
 8004c8e:	021b      	lsls	r3, r3, #8
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a24      	ldr	r2, [pc, #144]	; (8004d2c <TIM_OC3_SetConfig+0xec>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d10d      	bne.n	8004cba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	4a23      	ldr	r2, [pc, #140]	; (8004d30 <TIM_OC3_SetConfig+0xf0>)
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	021b      	lsls	r3, r3, #8
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	4a1f      	ldr	r2, [pc, #124]	; (8004d34 <TIM_OC3_SetConfig+0xf4>)
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	4a1b      	ldr	r2, [pc, #108]	; (8004d2c <TIM_OC3_SetConfig+0xec>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d00b      	beq.n	8004cda <TIM_OC3_SetConfig+0x9a>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a1c      	ldr	r2, [pc, #112]	; (8004d38 <TIM_OC3_SetConfig+0xf8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d007      	beq.n	8004cda <TIM_OC3_SetConfig+0x9a>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a1b      	ldr	r2, [pc, #108]	; (8004d3c <TIM_OC3_SetConfig+0xfc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d003      	beq.n	8004cda <TIM_OC3_SetConfig+0x9a>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	4a1a      	ldr	r2, [pc, #104]	; (8004d40 <TIM_OC3_SetConfig+0x100>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d113      	bne.n	8004d02 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	4a19      	ldr	r2, [pc, #100]	; (8004d44 <TIM_OC3_SetConfig+0x104>)
 8004cde:	4013      	ands	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	4a18      	ldr	r2, [pc, #96]	; (8004d48 <TIM_OC3_SetConfig+0x108>)
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	011b      	lsls	r3, r3, #4
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	011b      	lsls	r3, r3, #4
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	697a      	ldr	r2, [r7, #20]
 8004d1a:	621a      	str	r2, [r3, #32]
}
 8004d1c:	46c0      	nop			; (mov r8, r8)
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	b006      	add	sp, #24
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	fffffeff 	.word	0xfffffeff
 8004d28:	fffffdff 	.word	0xfffffdff
 8004d2c:	40012c00 	.word	0x40012c00
 8004d30:	fffff7ff 	.word	0xfffff7ff
 8004d34:	fffffbff 	.word	0xfffffbff
 8004d38:	40014000 	.word	0x40014000
 8004d3c:	40014400 	.word	0x40014400
 8004d40:	40014800 	.word	0x40014800
 8004d44:	ffffefff 	.word	0xffffefff
 8004d48:	ffffdfff 	.word	0xffffdfff

08004d4c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1b      	ldr	r3, [r3, #32]
 8004d5a:	4a28      	ldr	r2, [pc, #160]	; (8004dfc <TIM_OC4_SetConfig+0xb0>)
 8004d5c:	401a      	ands	r2, r3
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69db      	ldr	r3, [r3, #28]
 8004d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	4a22      	ldr	r2, [pc, #136]	; (8004e00 <TIM_OC4_SetConfig+0xb4>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4a21      	ldr	r2, [pc, #132]	; (8004e04 <TIM_OC4_SetConfig+0xb8>)
 8004d80:	4013      	ands	r3, r2
 8004d82:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	021b      	lsls	r3, r3, #8
 8004d8a:	68fa      	ldr	r2, [r7, #12]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	4a1d      	ldr	r2, [pc, #116]	; (8004e08 <TIM_OC4_SetConfig+0xbc>)
 8004d94:	4013      	ands	r3, r2
 8004d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	031b      	lsls	r3, r3, #12
 8004d9e:	693a      	ldr	r2, [r7, #16]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a19      	ldr	r2, [pc, #100]	; (8004e0c <TIM_OC4_SetConfig+0xc0>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d00b      	beq.n	8004dc4 <TIM_OC4_SetConfig+0x78>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a18      	ldr	r2, [pc, #96]	; (8004e10 <TIM_OC4_SetConfig+0xc4>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d007      	beq.n	8004dc4 <TIM_OC4_SetConfig+0x78>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a17      	ldr	r2, [pc, #92]	; (8004e14 <TIM_OC4_SetConfig+0xc8>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d003      	beq.n	8004dc4 <TIM_OC4_SetConfig+0x78>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	4a16      	ldr	r2, [pc, #88]	; (8004e18 <TIM_OC4_SetConfig+0xcc>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d109      	bne.n	8004dd8 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	4a15      	ldr	r2, [pc, #84]	; (8004e1c <TIM_OC4_SetConfig+0xd0>)
 8004dc8:	4013      	ands	r3, r2
 8004dca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	019b      	lsls	r3, r3, #6
 8004dd2:	697a      	ldr	r2, [r7, #20]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	697a      	ldr	r2, [r7, #20]
 8004ddc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685a      	ldr	r2, [r3, #4]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	621a      	str	r2, [r3, #32]
}
 8004df2:	46c0      	nop			; (mov r8, r8)
 8004df4:	46bd      	mov	sp, r7
 8004df6:	b006      	add	sp, #24
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	46c0      	nop			; (mov r8, r8)
 8004dfc:	ffffefff 	.word	0xffffefff
 8004e00:	ffff8fff 	.word	0xffff8fff
 8004e04:	fffffcff 	.word	0xfffffcff
 8004e08:	ffffdfff 	.word	0xffffdfff
 8004e0c:	40012c00 	.word	0x40012c00
 8004e10:	40014000 	.word	0x40014000
 8004e14:	40014400 	.word	0x40014400
 8004e18:	40014800 	.word	0x40014800
 8004e1c:	ffffbfff 	.word	0xffffbfff

08004e20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6a1b      	ldr	r3, [r3, #32]
 8004e36:	2201      	movs	r2, #1
 8004e38:	4393      	bics	r3, r2
 8004e3a:	001a      	movs	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	22f0      	movs	r2, #240	; 0xf0
 8004e4a:	4393      	bics	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	011b      	lsls	r3, r3, #4
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	220a      	movs	r2, #10
 8004e5c:	4393      	bics	r3, r2
 8004e5e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	693a      	ldr	r2, [r7, #16]
 8004e6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	697a      	ldr	r2, [r7, #20]
 8004e72:	621a      	str	r2, [r3, #32]
}
 8004e74:	46c0      	nop			; (mov r8, r8)
 8004e76:	46bd      	mov	sp, r7
 8004e78:	b006      	add	sp, #24
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b086      	sub	sp, #24
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	60f8      	str	r0, [r7, #12]
 8004e84:	60b9      	str	r1, [r7, #8]
 8004e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	2210      	movs	r2, #16
 8004e8e:	4393      	bics	r3, r2
 8004e90:	001a      	movs	r2, r3
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	699b      	ldr	r3, [r3, #24]
 8004e9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6a1b      	ldr	r3, [r3, #32]
 8004ea0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	4a0d      	ldr	r2, [pc, #52]	; (8004edc <TIM_TI2_ConfigInputStage+0x60>)
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	031b      	lsls	r3, r3, #12
 8004eae:	697a      	ldr	r2, [r7, #20]
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	22a0      	movs	r2, #160	; 0xa0
 8004eb8:	4393      	bics	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	693a      	ldr	r2, [r7, #16]
 8004ed0:	621a      	str	r2, [r3, #32]
}
 8004ed2:	46c0      	nop			; (mov r8, r8)
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	b006      	add	sp, #24
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	46c0      	nop			; (mov r8, r8)
 8004edc:	ffff0fff 	.word	0xffff0fff

08004ee0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b084      	sub	sp, #16
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	2270      	movs	r2, #112	; 0x70
 8004ef4:	4393      	bics	r3, r2
 8004ef6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	2207      	movs	r2, #7
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68fa      	ldr	r2, [r7, #12]
 8004f08:	609a      	str	r2, [r3, #8]
}
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	b004      	add	sp, #16
 8004f10:	bd80      	pop	{r7, pc}
	...

08004f14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
 8004f20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	4a09      	ldr	r2, [pc, #36]	; (8004f50 <TIM_ETR_SetConfig+0x3c>)
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	021a      	lsls	r2, r3, #8
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	431a      	orrs	r2, r3
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	697a      	ldr	r2, [r7, #20]
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	609a      	str	r2, [r3, #8]
}
 8004f48:	46c0      	nop			; (mov r8, r8)
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	b006      	add	sp, #24
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	ffff00ff 	.word	0xffff00ff

08004f54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	b084      	sub	sp, #16
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
 8004f5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	223c      	movs	r2, #60	; 0x3c
 8004f62:	5c9b      	ldrb	r3, [r3, r2]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d101      	bne.n	8004f6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	e047      	b.n	8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	223c      	movs	r2, #60	; 0x3c
 8004f70:	2101      	movs	r1, #1
 8004f72:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	223d      	movs	r2, #61	; 0x3d
 8004f78:	2102      	movs	r1, #2
 8004f7a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2270      	movs	r2, #112	; 0x70
 8004f90:	4393      	bics	r3, r2
 8004f92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	68fa      	ldr	r2, [r7, #12]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68fa      	ldr	r2, [r7, #12]
 8004fa4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a16      	ldr	r2, [pc, #88]	; (8005004 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d00f      	beq.n	8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681a      	ldr	r2, [r3, #0]
 8004fb4:	2380      	movs	r3, #128	; 0x80
 8004fb6:	05db      	lsls	r3, r3, #23
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d009      	beq.n	8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a11      	ldr	r2, [pc, #68]	; (8005008 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d004      	beq.n	8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a10      	ldr	r2, [pc, #64]	; (800500c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d10c      	bne.n	8004fea <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	2280      	movs	r2, #128	; 0x80
 8004fd4:	4393      	bics	r3, r2
 8004fd6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	68ba      	ldr	r2, [r7, #8]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	223d      	movs	r2, #61	; 0x3d
 8004fee:	2101      	movs	r1, #1
 8004ff0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	223c      	movs	r2, #60	; 0x3c
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
}
 8004ffc:	0018      	movs	r0, r3
 8004ffe:	46bd      	mov	sp, r7
 8005000:	b004      	add	sp, #16
 8005002:	bd80      	pop	{r7, pc}
 8005004:	40012c00 	.word	0x40012c00
 8005008:	40000400 	.word	0x40000400
 800500c:	40014000 	.word	0x40014000

08005010 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d101      	bne.n	8005022 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	e044      	b.n	80050ac <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005026:	2b00      	cmp	r3, #0
 8005028:	d107      	bne.n	800503a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2274      	movs	r2, #116	; 0x74
 800502e:	2100      	movs	r1, #0
 8005030:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	0018      	movs	r0, r3
 8005036:	f7fd fc29 	bl	800288c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2224      	movs	r2, #36	; 0x24
 800503e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	2101      	movs	r1, #1
 800504c:	438a      	bics	r2, r1
 800504e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	0018      	movs	r0, r3
 8005054:	f000 f8da 	bl	800520c <UART_SetConfig>
 8005058:	0003      	movs	r3, r0
 800505a:	2b01      	cmp	r3, #1
 800505c:	d101      	bne.n	8005062 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	e024      	b.n	80050ac <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	2b00      	cmp	r3, #0
 8005068:	d003      	beq.n	8005072 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	0018      	movs	r0, r3
 800506e:	f000 fa0d 	bl	800548c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	490d      	ldr	r1, [pc, #52]	; (80050b4 <HAL_UART_Init+0xa4>)
 800507e:	400a      	ands	r2, r1
 8005080:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	212a      	movs	r1, #42	; 0x2a
 800508e:	438a      	bics	r2, r1
 8005090:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2101      	movs	r1, #1
 800509e:	430a      	orrs	r2, r1
 80050a0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	0018      	movs	r0, r3
 80050a6:	f000 faa5 	bl	80055f4 <UART_CheckIdleState>
 80050aa:	0003      	movs	r3, r0
}
 80050ac:	0018      	movs	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	b002      	add	sp, #8
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	ffffb7ff 	.word	0xffffb7ff

080050b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	; 0x28
 80050bc:	af02      	add	r7, sp, #8
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	603b      	str	r3, [r7, #0]
 80050c4:	1dbb      	adds	r3, r7, #6
 80050c6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050cc:	2b20      	cmp	r3, #32
 80050ce:	d000      	beq.n	80050d2 <HAL_UART_Transmit+0x1a>
 80050d0:	e096      	b.n	8005200 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d003      	beq.n	80050e0 <HAL_UART_Transmit+0x28>
 80050d8:	1dbb      	adds	r3, r7, #6
 80050da:	881b      	ldrh	r3, [r3, #0]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e08e      	b.n	8005202 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	689a      	ldr	r2, [r3, #8]
 80050e8:	2380      	movs	r3, #128	; 0x80
 80050ea:	015b      	lsls	r3, r3, #5
 80050ec:	429a      	cmp	r2, r3
 80050ee:	d109      	bne.n	8005104 <HAL_UART_Transmit+0x4c>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	691b      	ldr	r3, [r3, #16]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d105      	bne.n	8005104 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	2201      	movs	r2, #1
 80050fc:	4013      	ands	r3, r2
 80050fe:	d001      	beq.n	8005104 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e07e      	b.n	8005202 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2274      	movs	r2, #116	; 0x74
 8005108:	5c9b      	ldrb	r3, [r3, r2]
 800510a:	2b01      	cmp	r3, #1
 800510c:	d101      	bne.n	8005112 <HAL_UART_Transmit+0x5a>
 800510e:	2302      	movs	r3, #2
 8005110:	e077      	b.n	8005202 <HAL_UART_Transmit+0x14a>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2274      	movs	r2, #116	; 0x74
 8005116:	2101      	movs	r1, #1
 8005118:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2280      	movs	r2, #128	; 0x80
 800511e:	2100      	movs	r1, #0
 8005120:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2221      	movs	r2, #33	; 0x21
 8005126:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005128:	f7fd fd64 	bl	8002bf4 <HAL_GetTick>
 800512c:	0003      	movs	r3, r0
 800512e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	1dba      	adds	r2, r7, #6
 8005134:	2150      	movs	r1, #80	; 0x50
 8005136:	8812      	ldrh	r2, [r2, #0]
 8005138:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	1dba      	adds	r2, r7, #6
 800513e:	2152      	movs	r1, #82	; 0x52
 8005140:	8812      	ldrh	r2, [r2, #0]
 8005142:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	689a      	ldr	r2, [r3, #8]
 8005148:	2380      	movs	r3, #128	; 0x80
 800514a:	015b      	lsls	r3, r3, #5
 800514c:	429a      	cmp	r2, r3
 800514e:	d108      	bne.n	8005162 <HAL_UART_Transmit+0xaa>
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	691b      	ldr	r3, [r3, #16]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d104      	bne.n	8005162 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005158:	2300      	movs	r3, #0
 800515a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	61bb      	str	r3, [r7, #24]
 8005160:	e003      	b.n	800516a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005166:	2300      	movs	r3, #0
 8005168:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2274      	movs	r2, #116	; 0x74
 800516e:	2100      	movs	r1, #0
 8005170:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005172:	e02d      	b.n	80051d0 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005174:	697a      	ldr	r2, [r7, #20]
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	9300      	str	r3, [sp, #0]
 800517c:	0013      	movs	r3, r2
 800517e:	2200      	movs	r2, #0
 8005180:	2180      	movs	r1, #128	; 0x80
 8005182:	f000 fa7f 	bl	8005684 <UART_WaitOnFlagUntilTimeout>
 8005186:	1e03      	subs	r3, r0, #0
 8005188:	d001      	beq.n	800518e <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800518a:	2303      	movs	r3, #3
 800518c:	e039      	b.n	8005202 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d10b      	bne.n	80051ac <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	881a      	ldrh	r2, [r3, #0]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	05d2      	lsls	r2, r2, #23
 800519e:	0dd2      	lsrs	r2, r2, #23
 80051a0:	b292      	uxth	r2, r2
 80051a2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	3302      	adds	r3, #2
 80051a8:	61bb      	str	r3, [r7, #24]
 80051aa:	e008      	b.n	80051be <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	781a      	ldrb	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	b292      	uxth	r2, r2
 80051b6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	3301      	adds	r3, #1
 80051bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2252      	movs	r2, #82	; 0x52
 80051c2:	5a9b      	ldrh	r3, [r3, r2]
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	3b01      	subs	r3, #1
 80051c8:	b299      	uxth	r1, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2252      	movs	r2, #82	; 0x52
 80051ce:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2252      	movs	r2, #82	; 0x52
 80051d4:	5a9b      	ldrh	r3, [r3, r2]
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1cb      	bne.n	8005174 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	68f8      	ldr	r0, [r7, #12]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	9300      	str	r3, [sp, #0]
 80051e4:	0013      	movs	r3, r2
 80051e6:	2200      	movs	r2, #0
 80051e8:	2140      	movs	r1, #64	; 0x40
 80051ea:	f000 fa4b 	bl	8005684 <UART_WaitOnFlagUntilTimeout>
 80051ee:	1e03      	subs	r3, r0, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e005      	b.n	8005202 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2220      	movs	r2, #32
 80051fa:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80051fc:	2300      	movs	r3, #0
 80051fe:	e000      	b.n	8005202 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005200:	2302      	movs	r3, #2
  }
}
 8005202:	0018      	movs	r0, r3
 8005204:	46bd      	mov	sp, r7
 8005206:	b008      	add	sp, #32
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b088      	sub	sp, #32
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005214:	231e      	movs	r3, #30
 8005216:	18fb      	adds	r3, r7, r3
 8005218:	2200      	movs	r2, #0
 800521a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	431a      	orrs	r2, r3
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	431a      	orrs	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	69db      	ldr	r3, [r3, #28]
 8005230:	4313      	orrs	r3, r2
 8005232:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a8d      	ldr	r2, [pc, #564]	; (8005470 <UART_SetConfig+0x264>)
 800523c:	4013      	ands	r3, r2
 800523e:	0019      	movs	r1, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	430a      	orrs	r2, r1
 8005248:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	4a88      	ldr	r2, [pc, #544]	; (8005474 <UART_SetConfig+0x268>)
 8005252:	4013      	ands	r3, r2
 8005254:	0019      	movs	r1, r3
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	68da      	ldr	r2, [r3, #12]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a1b      	ldr	r3, [r3, #32]
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	4a7f      	ldr	r2, [pc, #508]	; (8005478 <UART_SetConfig+0x26c>)
 800527a:	4013      	ands	r3, r2
 800527c:	0019      	movs	r1, r3
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	430a      	orrs	r2, r1
 8005286:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a7b      	ldr	r2, [pc, #492]	; (800547c <UART_SetConfig+0x270>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d127      	bne.n	80052e2 <UART_SetConfig+0xd6>
 8005292:	4b7b      	ldr	r3, [pc, #492]	; (8005480 <UART_SetConfig+0x274>)
 8005294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005296:	2203      	movs	r2, #3
 8005298:	4013      	ands	r3, r2
 800529a:	2b03      	cmp	r3, #3
 800529c:	d00d      	beq.n	80052ba <UART_SetConfig+0xae>
 800529e:	d81b      	bhi.n	80052d8 <UART_SetConfig+0xcc>
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d014      	beq.n	80052ce <UART_SetConfig+0xc2>
 80052a4:	d818      	bhi.n	80052d8 <UART_SetConfig+0xcc>
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <UART_SetConfig+0xa4>
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d00a      	beq.n	80052c4 <UART_SetConfig+0xb8>
 80052ae:	e013      	b.n	80052d8 <UART_SetConfig+0xcc>
 80052b0:	231f      	movs	r3, #31
 80052b2:	18fb      	adds	r3, r7, r3
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]
 80052b8:	e021      	b.n	80052fe <UART_SetConfig+0xf2>
 80052ba:	231f      	movs	r3, #31
 80052bc:	18fb      	adds	r3, r7, r3
 80052be:	2202      	movs	r2, #2
 80052c0:	701a      	strb	r2, [r3, #0]
 80052c2:	e01c      	b.n	80052fe <UART_SetConfig+0xf2>
 80052c4:	231f      	movs	r3, #31
 80052c6:	18fb      	adds	r3, r7, r3
 80052c8:	2204      	movs	r2, #4
 80052ca:	701a      	strb	r2, [r3, #0]
 80052cc:	e017      	b.n	80052fe <UART_SetConfig+0xf2>
 80052ce:	231f      	movs	r3, #31
 80052d0:	18fb      	adds	r3, r7, r3
 80052d2:	2208      	movs	r2, #8
 80052d4:	701a      	strb	r2, [r3, #0]
 80052d6:	e012      	b.n	80052fe <UART_SetConfig+0xf2>
 80052d8:	231f      	movs	r3, #31
 80052da:	18fb      	adds	r3, r7, r3
 80052dc:	2210      	movs	r2, #16
 80052de:	701a      	strb	r2, [r3, #0]
 80052e0:	e00d      	b.n	80052fe <UART_SetConfig+0xf2>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a67      	ldr	r2, [pc, #412]	; (8005484 <UART_SetConfig+0x278>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d104      	bne.n	80052f6 <UART_SetConfig+0xea>
 80052ec:	231f      	movs	r3, #31
 80052ee:	18fb      	adds	r3, r7, r3
 80052f0:	2200      	movs	r2, #0
 80052f2:	701a      	strb	r2, [r3, #0]
 80052f4:	e003      	b.n	80052fe <UART_SetConfig+0xf2>
 80052f6:	231f      	movs	r3, #31
 80052f8:	18fb      	adds	r3, r7, r3
 80052fa:	2210      	movs	r2, #16
 80052fc:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	69da      	ldr	r2, [r3, #28]
 8005302:	2380      	movs	r3, #128	; 0x80
 8005304:	021b      	lsls	r3, r3, #8
 8005306:	429a      	cmp	r2, r3
 8005308:	d15d      	bne.n	80053c6 <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 800530a:	231f      	movs	r3, #31
 800530c:	18fb      	adds	r3, r7, r3
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	2b08      	cmp	r3, #8
 8005312:	d015      	beq.n	8005340 <UART_SetConfig+0x134>
 8005314:	dc18      	bgt.n	8005348 <UART_SetConfig+0x13c>
 8005316:	2b04      	cmp	r3, #4
 8005318:	d00d      	beq.n	8005336 <UART_SetConfig+0x12a>
 800531a:	dc15      	bgt.n	8005348 <UART_SetConfig+0x13c>
 800531c:	2b00      	cmp	r3, #0
 800531e:	d002      	beq.n	8005326 <UART_SetConfig+0x11a>
 8005320:	2b02      	cmp	r3, #2
 8005322:	d005      	beq.n	8005330 <UART_SetConfig+0x124>
 8005324:	e010      	b.n	8005348 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005326:	f7ff f8a7 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
 800532a:	0003      	movs	r3, r0
 800532c:	61bb      	str	r3, [r7, #24]
        break;
 800532e:	e012      	b.n	8005356 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005330:	4b55      	ldr	r3, [pc, #340]	; (8005488 <UART_SetConfig+0x27c>)
 8005332:	61bb      	str	r3, [r7, #24]
        break;
 8005334:	e00f      	b.n	8005356 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005336:	f7ff f831 	bl	800439c <HAL_RCC_GetSysClockFreq>
 800533a:	0003      	movs	r3, r0
 800533c:	61bb      	str	r3, [r7, #24]
        break;
 800533e:	e00a      	b.n	8005356 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005340:	2380      	movs	r3, #128	; 0x80
 8005342:	021b      	lsls	r3, r3, #8
 8005344:	61bb      	str	r3, [r7, #24]
        break;
 8005346:	e006      	b.n	8005356 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8005348:	2300      	movs	r3, #0
 800534a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800534c:	231e      	movs	r3, #30
 800534e:	18fb      	adds	r3, r7, r3
 8005350:	2201      	movs	r2, #1
 8005352:	701a      	strb	r2, [r3, #0]
        break;
 8005354:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d100      	bne.n	800535e <UART_SetConfig+0x152>
 800535c:	e07b      	b.n	8005456 <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	005a      	lsls	r2, r3, #1
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	085b      	lsrs	r3, r3, #1
 8005368:	18d2      	adds	r2, r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	685b      	ldr	r3, [r3, #4]
 800536e:	0019      	movs	r1, r3
 8005370:	0010      	movs	r0, r2
 8005372:	f7fa fee5 	bl	8000140 <__udivsi3>
 8005376:	0003      	movs	r3, r0
 8005378:	b29b      	uxth	r3, r3
 800537a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	2b0f      	cmp	r3, #15
 8005380:	d91c      	bls.n	80053bc <UART_SetConfig+0x1b0>
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	2380      	movs	r3, #128	; 0x80
 8005386:	025b      	lsls	r3, r3, #9
 8005388:	429a      	cmp	r2, r3
 800538a:	d217      	bcs.n	80053bc <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	b29a      	uxth	r2, r3
 8005390:	200e      	movs	r0, #14
 8005392:	183b      	adds	r3, r7, r0
 8005394:	210f      	movs	r1, #15
 8005396:	438a      	bics	r2, r1
 8005398:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	085b      	lsrs	r3, r3, #1
 800539e:	b29b      	uxth	r3, r3
 80053a0:	2207      	movs	r2, #7
 80053a2:	4013      	ands	r3, r2
 80053a4:	b299      	uxth	r1, r3
 80053a6:	183b      	adds	r3, r7, r0
 80053a8:	183a      	adds	r2, r7, r0
 80053aa:	8812      	ldrh	r2, [r2, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	183a      	adds	r2, r7, r0
 80053b6:	8812      	ldrh	r2, [r2, #0]
 80053b8:	60da      	str	r2, [r3, #12]
 80053ba:	e04c      	b.n	8005456 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80053bc:	231e      	movs	r3, #30
 80053be:	18fb      	adds	r3, r7, r3
 80053c0:	2201      	movs	r2, #1
 80053c2:	701a      	strb	r2, [r3, #0]
 80053c4:	e047      	b.n	8005456 <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80053c6:	231f      	movs	r3, #31
 80053c8:	18fb      	adds	r3, r7, r3
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b08      	cmp	r3, #8
 80053ce:	d015      	beq.n	80053fc <UART_SetConfig+0x1f0>
 80053d0:	dc18      	bgt.n	8005404 <UART_SetConfig+0x1f8>
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d00d      	beq.n	80053f2 <UART_SetConfig+0x1e6>
 80053d6:	dc15      	bgt.n	8005404 <UART_SetConfig+0x1f8>
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d002      	beq.n	80053e2 <UART_SetConfig+0x1d6>
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d005      	beq.n	80053ec <UART_SetConfig+0x1e0>
 80053e0:	e010      	b.n	8005404 <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053e2:	f7ff f849 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
 80053e6:	0003      	movs	r3, r0
 80053e8:	61bb      	str	r3, [r7, #24]
        break;
 80053ea:	e012      	b.n	8005412 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053ec:	4b26      	ldr	r3, [pc, #152]	; (8005488 <UART_SetConfig+0x27c>)
 80053ee:	61bb      	str	r3, [r7, #24]
        break;
 80053f0:	e00f      	b.n	8005412 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053f2:	f7fe ffd3 	bl	800439c <HAL_RCC_GetSysClockFreq>
 80053f6:	0003      	movs	r3, r0
 80053f8:	61bb      	str	r3, [r7, #24]
        break;
 80053fa:	e00a      	b.n	8005412 <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053fc:	2380      	movs	r3, #128	; 0x80
 80053fe:	021b      	lsls	r3, r3, #8
 8005400:	61bb      	str	r3, [r7, #24]
        break;
 8005402:	e006      	b.n	8005412 <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 8005404:	2300      	movs	r3, #0
 8005406:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005408:	231e      	movs	r3, #30
 800540a:	18fb      	adds	r3, r7, r3
 800540c:	2201      	movs	r2, #1
 800540e:	701a      	strb	r2, [r3, #0]
        break;
 8005410:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d01e      	beq.n	8005456 <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	085a      	lsrs	r2, r3, #1
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	18d2      	adds	r2, r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	685b      	ldr	r3, [r3, #4]
 8005426:	0019      	movs	r1, r3
 8005428:	0010      	movs	r0, r2
 800542a:	f7fa fe89 	bl	8000140 <__udivsi3>
 800542e:	0003      	movs	r3, r0
 8005430:	b29b      	uxth	r3, r3
 8005432:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	2b0f      	cmp	r3, #15
 8005438:	d909      	bls.n	800544e <UART_SetConfig+0x242>
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	2380      	movs	r3, #128	; 0x80
 800543e:	025b      	lsls	r3, r3, #9
 8005440:	429a      	cmp	r2, r3
 8005442:	d204      	bcs.n	800544e <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	60da      	str	r2, [r3, #12]
 800544c:	e003      	b.n	8005456 <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 800544e:	231e      	movs	r3, #30
 8005450:	18fb      	adds	r3, r7, r3
 8005452:	2201      	movs	r2, #1
 8005454:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2200      	movs	r2, #0
 8005460:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005462:	231e      	movs	r3, #30
 8005464:	18fb      	adds	r3, r7, r3
 8005466:	781b      	ldrb	r3, [r3, #0]
}
 8005468:	0018      	movs	r0, r3
 800546a:	46bd      	mov	sp, r7
 800546c:	b008      	add	sp, #32
 800546e:	bd80      	pop	{r7, pc}
 8005470:	ffff69f3 	.word	0xffff69f3
 8005474:	ffffcfff 	.word	0xffffcfff
 8005478:	fffff4ff 	.word	0xfffff4ff
 800547c:	40013800 	.word	0x40013800
 8005480:	40021000 	.word	0x40021000
 8005484:	40004400 	.word	0x40004400
 8005488:	007a1200 	.word	0x007a1200

0800548c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b082      	sub	sp, #8
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	2201      	movs	r2, #1
 800549a:	4013      	ands	r3, r2
 800549c:	d00b      	beq.n	80054b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4a4a      	ldr	r2, [pc, #296]	; (80055d0 <UART_AdvFeatureConfig+0x144>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	0019      	movs	r1, r3
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ba:	2202      	movs	r2, #2
 80054bc:	4013      	ands	r3, r2
 80054be:	d00b      	beq.n	80054d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	4a43      	ldr	r2, [pc, #268]	; (80055d4 <UART_AdvFeatureConfig+0x148>)
 80054c8:	4013      	ands	r3, r2
 80054ca:	0019      	movs	r1, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054dc:	2204      	movs	r2, #4
 80054de:	4013      	ands	r3, r2
 80054e0:	d00b      	beq.n	80054fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	4a3b      	ldr	r2, [pc, #236]	; (80055d8 <UART_AdvFeatureConfig+0x14c>)
 80054ea:	4013      	ands	r3, r2
 80054ec:	0019      	movs	r1, r3
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054fe:	2208      	movs	r2, #8
 8005500:	4013      	ands	r3, r2
 8005502:	d00b      	beq.n	800551c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	4a34      	ldr	r2, [pc, #208]	; (80055dc <UART_AdvFeatureConfig+0x150>)
 800550c:	4013      	ands	r3, r2
 800550e:	0019      	movs	r1, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005520:	2210      	movs	r2, #16
 8005522:	4013      	ands	r3, r2
 8005524:	d00b      	beq.n	800553e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689b      	ldr	r3, [r3, #8]
 800552c:	4a2c      	ldr	r2, [pc, #176]	; (80055e0 <UART_AdvFeatureConfig+0x154>)
 800552e:	4013      	ands	r3, r2
 8005530:	0019      	movs	r1, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	430a      	orrs	r2, r1
 800553c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005542:	2220      	movs	r2, #32
 8005544:	4013      	ands	r3, r2
 8005546:	d00b      	beq.n	8005560 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	4a25      	ldr	r2, [pc, #148]	; (80055e4 <UART_AdvFeatureConfig+0x158>)
 8005550:	4013      	ands	r3, r2
 8005552:	0019      	movs	r1, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005564:	2240      	movs	r2, #64	; 0x40
 8005566:	4013      	ands	r3, r2
 8005568:	d01d      	beq.n	80055a6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	4a1d      	ldr	r2, [pc, #116]	; (80055e8 <UART_AdvFeatureConfig+0x15c>)
 8005572:	4013      	ands	r3, r2
 8005574:	0019      	movs	r1, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	430a      	orrs	r2, r1
 8005580:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005586:	2380      	movs	r3, #128	; 0x80
 8005588:	035b      	lsls	r3, r3, #13
 800558a:	429a      	cmp	r2, r3
 800558c:	d10b      	bne.n	80055a6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	4a15      	ldr	r2, [pc, #84]	; (80055ec <UART_AdvFeatureConfig+0x160>)
 8005596:	4013      	ands	r3, r2
 8005598:	0019      	movs	r1, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	430a      	orrs	r2, r1
 80055a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055aa:	2280      	movs	r2, #128	; 0x80
 80055ac:	4013      	ands	r3, r2
 80055ae:	d00b      	beq.n	80055c8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	4a0e      	ldr	r2, [pc, #56]	; (80055f0 <UART_AdvFeatureConfig+0x164>)
 80055b8:	4013      	ands	r3, r2
 80055ba:	0019      	movs	r1, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	430a      	orrs	r2, r1
 80055c6:	605a      	str	r2, [r3, #4]
  }
}
 80055c8:	46c0      	nop			; (mov r8, r8)
 80055ca:	46bd      	mov	sp, r7
 80055cc:	b002      	add	sp, #8
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	fffdffff 	.word	0xfffdffff
 80055d4:	fffeffff 	.word	0xfffeffff
 80055d8:	fffbffff 	.word	0xfffbffff
 80055dc:	ffff7fff 	.word	0xffff7fff
 80055e0:	ffffefff 	.word	0xffffefff
 80055e4:	ffffdfff 	.word	0xffffdfff
 80055e8:	ffefffff 	.word	0xffefffff
 80055ec:	ff9fffff 	.word	0xff9fffff
 80055f0:	fff7ffff 	.word	0xfff7ffff

080055f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b086      	sub	sp, #24
 80055f8:	af02      	add	r7, sp, #8
 80055fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2280      	movs	r2, #128	; 0x80
 8005600:	2100      	movs	r1, #0
 8005602:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005604:	f7fd faf6 	bl	8002bf4 <HAL_GetTick>
 8005608:	0003      	movs	r3, r0
 800560a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	2208      	movs	r2, #8
 8005614:	4013      	ands	r3, r2
 8005616:	2b08      	cmp	r3, #8
 8005618:	d10c      	bne.n	8005634 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2280      	movs	r2, #128	; 0x80
 800561e:	0391      	lsls	r1, r2, #14
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	4a17      	ldr	r2, [pc, #92]	; (8005680 <UART_CheckIdleState+0x8c>)
 8005624:	9200      	str	r2, [sp, #0]
 8005626:	2200      	movs	r2, #0
 8005628:	f000 f82c 	bl	8005684 <UART_WaitOnFlagUntilTimeout>
 800562c:	1e03      	subs	r3, r0, #0
 800562e:	d001      	beq.n	8005634 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e021      	b.n	8005678 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	2204      	movs	r2, #4
 800563c:	4013      	ands	r3, r2
 800563e:	2b04      	cmp	r3, #4
 8005640:	d10c      	bne.n	800565c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2280      	movs	r2, #128	; 0x80
 8005646:	03d1      	lsls	r1, r2, #15
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	4a0d      	ldr	r2, [pc, #52]	; (8005680 <UART_CheckIdleState+0x8c>)
 800564c:	9200      	str	r2, [sp, #0]
 800564e:	2200      	movs	r2, #0
 8005650:	f000 f818 	bl	8005684 <UART_WaitOnFlagUntilTimeout>
 8005654:	1e03      	subs	r3, r0, #0
 8005656:	d001      	beq.n	800565c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e00d      	b.n	8005678 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2220      	movs	r2, #32
 8005660:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2220      	movs	r2, #32
 8005666:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2274      	movs	r2, #116	; 0x74
 8005672:	2100      	movs	r1, #0
 8005674:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005676:	2300      	movs	r3, #0
}
 8005678:	0018      	movs	r0, r3
 800567a:	46bd      	mov	sp, r7
 800567c:	b004      	add	sp, #16
 800567e:	bd80      	pop	{r7, pc}
 8005680:	01ffffff 	.word	0x01ffffff

08005684 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b094      	sub	sp, #80	; 0x50
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	603b      	str	r3, [r7, #0]
 8005690:	1dfb      	adds	r3, r7, #7
 8005692:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005694:	e0a3      	b.n	80057de <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005696:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005698:	3301      	adds	r3, #1
 800569a:	d100      	bne.n	800569e <UART_WaitOnFlagUntilTimeout+0x1a>
 800569c:	e09f      	b.n	80057de <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569e:	f7fd faa9 	bl	8002bf4 <HAL_GetTick>
 80056a2:	0002      	movs	r2, r0
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d302      	bcc.n	80056b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80056ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d13d      	bne.n	8005730 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056b4:	f3ef 8310 	mrs	r3, PRIMASK
 80056b8:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80056ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80056bc:	647b      	str	r3, [r7, #68]	; 0x44
 80056be:	2301      	movs	r3, #1
 80056c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c4:	f383 8810 	msr	PRIMASK, r3
}
 80056c8:	46c0      	nop			; (mov r8, r8)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	494c      	ldr	r1, [pc, #304]	; (8005808 <UART_WaitOnFlagUntilTimeout+0x184>)
 80056d6:	400a      	ands	r2, r1
 80056d8:	601a      	str	r2, [r3, #0]
 80056da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056dc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e0:	f383 8810 	msr	PRIMASK, r3
}
 80056e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056e6:	f3ef 8310 	mrs	r3, PRIMASK
 80056ea:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80056ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ee:	643b      	str	r3, [r7, #64]	; 0x40
 80056f0:	2301      	movs	r3, #1
 80056f2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056f6:	f383 8810 	msr	PRIMASK, r3
}
 80056fa:	46c0      	nop			; (mov r8, r8)
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	689a      	ldr	r2, [r3, #8]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2101      	movs	r1, #1
 8005708:	438a      	bics	r2, r1
 800570a:	609a      	str	r2, [r3, #8]
 800570c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800570e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005710:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005712:	f383 8810 	msr	PRIMASK, r3
}
 8005716:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2220      	movs	r2, #32
 800571c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2220      	movs	r2, #32
 8005722:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2274      	movs	r2, #116	; 0x74
 8005728:	2100      	movs	r1, #0
 800572a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e067      	b.n	8005800 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	2204      	movs	r2, #4
 8005738:	4013      	ands	r3, r2
 800573a:	d050      	beq.n	80057de <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	69da      	ldr	r2, [r3, #28]
 8005742:	2380      	movs	r3, #128	; 0x80
 8005744:	011b      	lsls	r3, r3, #4
 8005746:	401a      	ands	r2, r3
 8005748:	2380      	movs	r3, #128	; 0x80
 800574a:	011b      	lsls	r3, r3, #4
 800574c:	429a      	cmp	r2, r3
 800574e:	d146      	bne.n	80057de <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2280      	movs	r2, #128	; 0x80
 8005756:	0112      	lsls	r2, r2, #4
 8005758:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800575a:	f3ef 8310 	mrs	r3, PRIMASK
 800575e:	613b      	str	r3, [r7, #16]
  return(result);
 8005760:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005764:	2301      	movs	r3, #1
 8005766:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f383 8810 	msr	PRIMASK, r3
}
 800576e:	46c0      	nop			; (mov r8, r8)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4923      	ldr	r1, [pc, #140]	; (8005808 <UART_WaitOnFlagUntilTimeout+0x184>)
 800577c:	400a      	ands	r2, r1
 800577e:	601a      	str	r2, [r3, #0]
 8005780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005782:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005784:	69bb      	ldr	r3, [r7, #24]
 8005786:	f383 8810 	msr	PRIMASK, r3
}
 800578a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800578c:	f3ef 8310 	mrs	r3, PRIMASK
 8005790:	61fb      	str	r3, [r7, #28]
  return(result);
 8005792:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005794:	64bb      	str	r3, [r7, #72]	; 0x48
 8005796:	2301      	movs	r3, #1
 8005798:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800579a:	6a3b      	ldr	r3, [r7, #32]
 800579c:	f383 8810 	msr	PRIMASK, r3
}
 80057a0:	46c0      	nop			; (mov r8, r8)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	689a      	ldr	r2, [r3, #8]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2101      	movs	r1, #1
 80057ae:	438a      	bics	r2, r1
 80057b0:	609a      	str	r2, [r3, #8]
 80057b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057b4:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80057b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b8:	f383 8810 	msr	PRIMASK, r3
}
 80057bc:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2220      	movs	r2, #32
 80057c2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2220      	movs	r2, #32
 80057c8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2280      	movs	r2, #128	; 0x80
 80057ce:	2120      	movs	r1, #32
 80057d0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2274      	movs	r2, #116	; 0x74
 80057d6:	2100      	movs	r1, #0
 80057d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e010      	b.n	8005800 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	69db      	ldr	r3, [r3, #28]
 80057e4:	68ba      	ldr	r2, [r7, #8]
 80057e6:	4013      	ands	r3, r2
 80057e8:	68ba      	ldr	r2, [r7, #8]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	425a      	negs	r2, r3
 80057ee:	4153      	adcs	r3, r2
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	001a      	movs	r2, r3
 80057f4:	1dfb      	adds	r3, r7, #7
 80057f6:	781b      	ldrb	r3, [r3, #0]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d100      	bne.n	80057fe <UART_WaitOnFlagUntilTimeout+0x17a>
 80057fc:	e74b      	b.n	8005696 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	0018      	movs	r0, r3
 8005802:	46bd      	mov	sp, r7
 8005804:	b014      	add	sp, #80	; 0x50
 8005806:	bd80      	pop	{r7, pc}
 8005808:	fffffe5f 	.word	0xfffffe5f

0800580c <__errno>:
 800580c:	4b01      	ldr	r3, [pc, #4]	; (8005814 <__errno+0x8>)
 800580e:	6818      	ldr	r0, [r3, #0]
 8005810:	4770      	bx	lr
 8005812:	46c0      	nop			; (mov r8, r8)
 8005814:	2000000c 	.word	0x2000000c

08005818 <__libc_init_array>:
 8005818:	b570      	push	{r4, r5, r6, lr}
 800581a:	2600      	movs	r6, #0
 800581c:	4d0c      	ldr	r5, [pc, #48]	; (8005850 <__libc_init_array+0x38>)
 800581e:	4c0d      	ldr	r4, [pc, #52]	; (8005854 <__libc_init_array+0x3c>)
 8005820:	1b64      	subs	r4, r4, r5
 8005822:	10a4      	asrs	r4, r4, #2
 8005824:	42a6      	cmp	r6, r4
 8005826:	d109      	bne.n	800583c <__libc_init_array+0x24>
 8005828:	2600      	movs	r6, #0
 800582a:	f002 ffbb 	bl	80087a4 <_init>
 800582e:	4d0a      	ldr	r5, [pc, #40]	; (8005858 <__libc_init_array+0x40>)
 8005830:	4c0a      	ldr	r4, [pc, #40]	; (800585c <__libc_init_array+0x44>)
 8005832:	1b64      	subs	r4, r4, r5
 8005834:	10a4      	asrs	r4, r4, #2
 8005836:	42a6      	cmp	r6, r4
 8005838:	d105      	bne.n	8005846 <__libc_init_array+0x2e>
 800583a:	bd70      	pop	{r4, r5, r6, pc}
 800583c:	00b3      	lsls	r3, r6, #2
 800583e:	58eb      	ldr	r3, [r5, r3]
 8005840:	4798      	blx	r3
 8005842:	3601      	adds	r6, #1
 8005844:	e7ee      	b.n	8005824 <__libc_init_array+0xc>
 8005846:	00b3      	lsls	r3, r6, #2
 8005848:	58eb      	ldr	r3, [r5, r3]
 800584a:	4798      	blx	r3
 800584c:	3601      	adds	r6, #1
 800584e:	e7f2      	b.n	8005836 <__libc_init_array+0x1e>
 8005850:	08008c64 	.word	0x08008c64
 8005854:	08008c64 	.word	0x08008c64
 8005858:	08008c64 	.word	0x08008c64
 800585c:	08008c68 	.word	0x08008c68

08005860 <memset>:
 8005860:	0003      	movs	r3, r0
 8005862:	1882      	adds	r2, r0, r2
 8005864:	4293      	cmp	r3, r2
 8005866:	d100      	bne.n	800586a <memset+0xa>
 8005868:	4770      	bx	lr
 800586a:	7019      	strb	r1, [r3, #0]
 800586c:	3301      	adds	r3, #1
 800586e:	e7f9      	b.n	8005864 <memset+0x4>

08005870 <__cvt>:
 8005870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005872:	001e      	movs	r6, r3
 8005874:	2300      	movs	r3, #0
 8005876:	0014      	movs	r4, r2
 8005878:	b08b      	sub	sp, #44	; 0x2c
 800587a:	429e      	cmp	r6, r3
 800587c:	da04      	bge.n	8005888 <__cvt+0x18>
 800587e:	2180      	movs	r1, #128	; 0x80
 8005880:	0609      	lsls	r1, r1, #24
 8005882:	1873      	adds	r3, r6, r1
 8005884:	001e      	movs	r6, r3
 8005886:	232d      	movs	r3, #45	; 0x2d
 8005888:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800588a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800588c:	7013      	strb	r3, [r2, #0]
 800588e:	2320      	movs	r3, #32
 8005890:	2203      	movs	r2, #3
 8005892:	439f      	bics	r7, r3
 8005894:	2f46      	cmp	r7, #70	; 0x46
 8005896:	d007      	beq.n	80058a8 <__cvt+0x38>
 8005898:	003b      	movs	r3, r7
 800589a:	3b45      	subs	r3, #69	; 0x45
 800589c:	4259      	negs	r1, r3
 800589e:	414b      	adcs	r3, r1
 80058a0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80058a2:	3a01      	subs	r2, #1
 80058a4:	18cb      	adds	r3, r1, r3
 80058a6:	9310      	str	r3, [sp, #64]	; 0x40
 80058a8:	ab09      	add	r3, sp, #36	; 0x24
 80058aa:	9304      	str	r3, [sp, #16]
 80058ac:	ab08      	add	r3, sp, #32
 80058ae:	9303      	str	r3, [sp, #12]
 80058b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80058b2:	9200      	str	r2, [sp, #0]
 80058b4:	9302      	str	r3, [sp, #8]
 80058b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80058b8:	0022      	movs	r2, r4
 80058ba:	9301      	str	r3, [sp, #4]
 80058bc:	0033      	movs	r3, r6
 80058be:	f000 fcf1 	bl	80062a4 <_dtoa_r>
 80058c2:	0005      	movs	r5, r0
 80058c4:	2f47      	cmp	r7, #71	; 0x47
 80058c6:	d102      	bne.n	80058ce <__cvt+0x5e>
 80058c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80058ca:	07db      	lsls	r3, r3, #31
 80058cc:	d528      	bpl.n	8005920 <__cvt+0xb0>
 80058ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80058d0:	18eb      	adds	r3, r5, r3
 80058d2:	9307      	str	r3, [sp, #28]
 80058d4:	2f46      	cmp	r7, #70	; 0x46
 80058d6:	d114      	bne.n	8005902 <__cvt+0x92>
 80058d8:	782b      	ldrb	r3, [r5, #0]
 80058da:	2b30      	cmp	r3, #48	; 0x30
 80058dc:	d10c      	bne.n	80058f8 <__cvt+0x88>
 80058de:	2200      	movs	r2, #0
 80058e0:	2300      	movs	r3, #0
 80058e2:	0020      	movs	r0, r4
 80058e4:	0031      	movs	r1, r6
 80058e6:	f7fa fdb1 	bl	800044c <__aeabi_dcmpeq>
 80058ea:	2800      	cmp	r0, #0
 80058ec:	d104      	bne.n	80058f8 <__cvt+0x88>
 80058ee:	2301      	movs	r3, #1
 80058f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80058f2:	1a9b      	subs	r3, r3, r2
 80058f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80058f6:	6013      	str	r3, [r2, #0]
 80058f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80058fa:	9a07      	ldr	r2, [sp, #28]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	18d3      	adds	r3, r2, r3
 8005900:	9307      	str	r3, [sp, #28]
 8005902:	2200      	movs	r2, #0
 8005904:	2300      	movs	r3, #0
 8005906:	0020      	movs	r0, r4
 8005908:	0031      	movs	r1, r6
 800590a:	f7fa fd9f 	bl	800044c <__aeabi_dcmpeq>
 800590e:	2800      	cmp	r0, #0
 8005910:	d001      	beq.n	8005916 <__cvt+0xa6>
 8005912:	9b07      	ldr	r3, [sp, #28]
 8005914:	9309      	str	r3, [sp, #36]	; 0x24
 8005916:	2230      	movs	r2, #48	; 0x30
 8005918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800591a:	9907      	ldr	r1, [sp, #28]
 800591c:	428b      	cmp	r3, r1
 800591e:	d306      	bcc.n	800592e <__cvt+0xbe>
 8005920:	0028      	movs	r0, r5
 8005922:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005924:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005926:	1b5b      	subs	r3, r3, r5
 8005928:	6013      	str	r3, [r2, #0]
 800592a:	b00b      	add	sp, #44	; 0x2c
 800592c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800592e:	1c59      	adds	r1, r3, #1
 8005930:	9109      	str	r1, [sp, #36]	; 0x24
 8005932:	701a      	strb	r2, [r3, #0]
 8005934:	e7f0      	b.n	8005918 <__cvt+0xa8>

08005936 <__exponent>:
 8005936:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005938:	1c83      	adds	r3, r0, #2
 800593a:	b087      	sub	sp, #28
 800593c:	9303      	str	r3, [sp, #12]
 800593e:	0005      	movs	r5, r0
 8005940:	000c      	movs	r4, r1
 8005942:	232b      	movs	r3, #43	; 0x2b
 8005944:	7002      	strb	r2, [r0, #0]
 8005946:	2900      	cmp	r1, #0
 8005948:	da01      	bge.n	800594e <__exponent+0x18>
 800594a:	424c      	negs	r4, r1
 800594c:	3302      	adds	r3, #2
 800594e:	706b      	strb	r3, [r5, #1]
 8005950:	2c09      	cmp	r4, #9
 8005952:	dd31      	ble.n	80059b8 <__exponent+0x82>
 8005954:	270a      	movs	r7, #10
 8005956:	ab04      	add	r3, sp, #16
 8005958:	1dde      	adds	r6, r3, #7
 800595a:	0020      	movs	r0, r4
 800595c:	0039      	movs	r1, r7
 800595e:	9601      	str	r6, [sp, #4]
 8005960:	f7fa fd5e 	bl	8000420 <__aeabi_idivmod>
 8005964:	3e01      	subs	r6, #1
 8005966:	3130      	adds	r1, #48	; 0x30
 8005968:	0020      	movs	r0, r4
 800596a:	7031      	strb	r1, [r6, #0]
 800596c:	0039      	movs	r1, r7
 800596e:	9402      	str	r4, [sp, #8]
 8005970:	f7fa fc70 	bl	8000254 <__divsi3>
 8005974:	9b02      	ldr	r3, [sp, #8]
 8005976:	0004      	movs	r4, r0
 8005978:	2b63      	cmp	r3, #99	; 0x63
 800597a:	dcee      	bgt.n	800595a <__exponent+0x24>
 800597c:	9b01      	ldr	r3, [sp, #4]
 800597e:	3430      	adds	r4, #48	; 0x30
 8005980:	1e9a      	subs	r2, r3, #2
 8005982:	0013      	movs	r3, r2
 8005984:	9903      	ldr	r1, [sp, #12]
 8005986:	7014      	strb	r4, [r2, #0]
 8005988:	a804      	add	r0, sp, #16
 800598a:	3007      	adds	r0, #7
 800598c:	4298      	cmp	r0, r3
 800598e:	d80e      	bhi.n	80059ae <__exponent+0x78>
 8005990:	ab04      	add	r3, sp, #16
 8005992:	3307      	adds	r3, #7
 8005994:	2000      	movs	r0, #0
 8005996:	429a      	cmp	r2, r3
 8005998:	d804      	bhi.n	80059a4 <__exponent+0x6e>
 800599a:	ab04      	add	r3, sp, #16
 800599c:	3009      	adds	r0, #9
 800599e:	18c0      	adds	r0, r0, r3
 80059a0:	9b01      	ldr	r3, [sp, #4]
 80059a2:	1ac0      	subs	r0, r0, r3
 80059a4:	9b03      	ldr	r3, [sp, #12]
 80059a6:	1818      	adds	r0, r3, r0
 80059a8:	1b40      	subs	r0, r0, r5
 80059aa:	b007      	add	sp, #28
 80059ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ae:	7818      	ldrb	r0, [r3, #0]
 80059b0:	3301      	adds	r3, #1
 80059b2:	7008      	strb	r0, [r1, #0]
 80059b4:	3101      	adds	r1, #1
 80059b6:	e7e7      	b.n	8005988 <__exponent+0x52>
 80059b8:	2330      	movs	r3, #48	; 0x30
 80059ba:	18e4      	adds	r4, r4, r3
 80059bc:	70ab      	strb	r3, [r5, #2]
 80059be:	1d28      	adds	r0, r5, #4
 80059c0:	70ec      	strb	r4, [r5, #3]
 80059c2:	e7f1      	b.n	80059a8 <__exponent+0x72>

080059c4 <_printf_float>:
 80059c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059c6:	b095      	sub	sp, #84	; 0x54
 80059c8:	000c      	movs	r4, r1
 80059ca:	9209      	str	r2, [sp, #36]	; 0x24
 80059cc:	001e      	movs	r6, r3
 80059ce:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80059d0:	0007      	movs	r7, r0
 80059d2:	f001 fa81 	bl	8006ed8 <_localeconv_r>
 80059d6:	6803      	ldr	r3, [r0, #0]
 80059d8:	0018      	movs	r0, r3
 80059da:	930c      	str	r3, [sp, #48]	; 0x30
 80059dc:	f7fa fb94 	bl	8000108 <strlen>
 80059e0:	2300      	movs	r3, #0
 80059e2:	9312      	str	r3, [sp, #72]	; 0x48
 80059e4:	7e23      	ldrb	r3, [r4, #24]
 80059e6:	2207      	movs	r2, #7
 80059e8:	930a      	str	r3, [sp, #40]	; 0x28
 80059ea:	6823      	ldr	r3, [r4, #0]
 80059ec:	900e      	str	r0, [sp, #56]	; 0x38
 80059ee:	930d      	str	r3, [sp, #52]	; 0x34
 80059f0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80059f2:	682b      	ldr	r3, [r5, #0]
 80059f4:	05c9      	lsls	r1, r1, #23
 80059f6:	d547      	bpl.n	8005a88 <_printf_float+0xc4>
 80059f8:	189b      	adds	r3, r3, r2
 80059fa:	4393      	bics	r3, r2
 80059fc:	001a      	movs	r2, r3
 80059fe:	3208      	adds	r2, #8
 8005a00:	602a      	str	r2, [r5, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	64a2      	str	r2, [r4, #72]	; 0x48
 8005a08:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005a0e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005a10:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a12:	006b      	lsls	r3, r5, #1
 8005a14:	085b      	lsrs	r3, r3, #1
 8005a16:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a18:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005a1a:	4ba7      	ldr	r3, [pc, #668]	; (8005cb8 <_printf_float+0x2f4>)
 8005a1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005a1e:	4252      	negs	r2, r2
 8005a20:	f7fc fa7e 	bl	8001f20 <__aeabi_dcmpun>
 8005a24:	2800      	cmp	r0, #0
 8005a26:	d131      	bne.n	8005a8c <_printf_float+0xc8>
 8005a28:	2201      	movs	r2, #1
 8005a2a:	4ba3      	ldr	r3, [pc, #652]	; (8005cb8 <_printf_float+0x2f4>)
 8005a2c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005a2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005a30:	4252      	negs	r2, r2
 8005a32:	f7fa fd1b 	bl	800046c <__aeabi_dcmple>
 8005a36:	2800      	cmp	r0, #0
 8005a38:	d128      	bne.n	8005a8c <_printf_float+0xc8>
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	0029      	movs	r1, r5
 8005a40:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8005a42:	f7fa fd09 	bl	8000458 <__aeabi_dcmplt>
 8005a46:	2800      	cmp	r0, #0
 8005a48:	d003      	beq.n	8005a52 <_printf_float+0x8e>
 8005a4a:	0023      	movs	r3, r4
 8005a4c:	222d      	movs	r2, #45	; 0x2d
 8005a4e:	3343      	adds	r3, #67	; 0x43
 8005a50:	701a      	strb	r2, [r3, #0]
 8005a52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a54:	4d99      	ldr	r5, [pc, #612]	; (8005cbc <_printf_float+0x2f8>)
 8005a56:	2b47      	cmp	r3, #71	; 0x47
 8005a58:	d900      	bls.n	8005a5c <_printf_float+0x98>
 8005a5a:	4d99      	ldr	r5, [pc, #612]	; (8005cc0 <_printf_float+0x2fc>)
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a60:	6123      	str	r3, [r4, #16]
 8005a62:	3301      	adds	r3, #1
 8005a64:	439a      	bics	r2, r3
 8005a66:	2300      	movs	r3, #0
 8005a68:	6022      	str	r2, [r4, #0]
 8005a6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a6e:	0021      	movs	r1, r4
 8005a70:	0038      	movs	r0, r7
 8005a72:	9600      	str	r6, [sp, #0]
 8005a74:	aa13      	add	r2, sp, #76	; 0x4c
 8005a76:	f000 f9e7 	bl	8005e48 <_printf_common>
 8005a7a:	1c43      	adds	r3, r0, #1
 8005a7c:	d000      	beq.n	8005a80 <_printf_float+0xbc>
 8005a7e:	e0a2      	b.n	8005bc6 <_printf_float+0x202>
 8005a80:	2001      	movs	r0, #1
 8005a82:	4240      	negs	r0, r0
 8005a84:	b015      	add	sp, #84	; 0x54
 8005a86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a88:	3307      	adds	r3, #7
 8005a8a:	e7b6      	b.n	80059fa <_printf_float+0x36>
 8005a8c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a8e:	002b      	movs	r3, r5
 8005a90:	0010      	movs	r0, r2
 8005a92:	0029      	movs	r1, r5
 8005a94:	f7fc fa44 	bl	8001f20 <__aeabi_dcmpun>
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	d00b      	beq.n	8005ab4 <_printf_float+0xf0>
 8005a9c:	2d00      	cmp	r5, #0
 8005a9e:	da03      	bge.n	8005aa8 <_printf_float+0xe4>
 8005aa0:	0023      	movs	r3, r4
 8005aa2:	222d      	movs	r2, #45	; 0x2d
 8005aa4:	3343      	adds	r3, #67	; 0x43
 8005aa6:	701a      	strb	r2, [r3, #0]
 8005aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aaa:	4d86      	ldr	r5, [pc, #536]	; (8005cc4 <_printf_float+0x300>)
 8005aac:	2b47      	cmp	r3, #71	; 0x47
 8005aae:	d9d5      	bls.n	8005a5c <_printf_float+0x98>
 8005ab0:	4d85      	ldr	r5, [pc, #532]	; (8005cc8 <_printf_float+0x304>)
 8005ab2:	e7d3      	b.n	8005a5c <_printf_float+0x98>
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005ab8:	6863      	ldr	r3, [r4, #4]
 8005aba:	4391      	bics	r1, r2
 8005abc:	910f      	str	r1, [sp, #60]	; 0x3c
 8005abe:	1c5a      	adds	r2, r3, #1
 8005ac0:	d149      	bne.n	8005b56 <_printf_float+0x192>
 8005ac2:	3307      	adds	r3, #7
 8005ac4:	6063      	str	r3, [r4, #4]
 8005ac6:	2380      	movs	r3, #128	; 0x80
 8005ac8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005aca:	00db      	lsls	r3, r3, #3
 8005acc:	4313      	orrs	r3, r2
 8005ace:	2200      	movs	r2, #0
 8005ad0:	9206      	str	r2, [sp, #24]
 8005ad2:	aa12      	add	r2, sp, #72	; 0x48
 8005ad4:	9205      	str	r2, [sp, #20]
 8005ad6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ad8:	a908      	add	r1, sp, #32
 8005ada:	9204      	str	r2, [sp, #16]
 8005adc:	aa11      	add	r2, sp, #68	; 0x44
 8005ade:	9203      	str	r2, [sp, #12]
 8005ae0:	2223      	movs	r2, #35	; 0x23
 8005ae2:	6023      	str	r3, [r4, #0]
 8005ae4:	9301      	str	r3, [sp, #4]
 8005ae6:	6863      	ldr	r3, [r4, #4]
 8005ae8:	1852      	adds	r2, r2, r1
 8005aea:	9202      	str	r2, [sp, #8]
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	0038      	movs	r0, r7
 8005af0:	002b      	movs	r3, r5
 8005af2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005af4:	f7ff febc 	bl	8005870 <__cvt>
 8005af8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005afa:	0005      	movs	r5, r0
 8005afc:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005afe:	2b47      	cmp	r3, #71	; 0x47
 8005b00:	d108      	bne.n	8005b14 <_printf_float+0x150>
 8005b02:	1ccb      	adds	r3, r1, #3
 8005b04:	db02      	blt.n	8005b0c <_printf_float+0x148>
 8005b06:	6863      	ldr	r3, [r4, #4]
 8005b08:	4299      	cmp	r1, r3
 8005b0a:	dd48      	ble.n	8005b9e <_printf_float+0x1da>
 8005b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b0e:	3b02      	subs	r3, #2
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	930a      	str	r3, [sp, #40]	; 0x28
 8005b14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b16:	2b65      	cmp	r3, #101	; 0x65
 8005b18:	d824      	bhi.n	8005b64 <_printf_float+0x1a0>
 8005b1a:	0020      	movs	r0, r4
 8005b1c:	001a      	movs	r2, r3
 8005b1e:	3901      	subs	r1, #1
 8005b20:	3050      	adds	r0, #80	; 0x50
 8005b22:	9111      	str	r1, [sp, #68]	; 0x44
 8005b24:	f7ff ff07 	bl	8005936 <__exponent>
 8005b28:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b2a:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b2c:	1813      	adds	r3, r2, r0
 8005b2e:	6123      	str	r3, [r4, #16]
 8005b30:	2a01      	cmp	r2, #1
 8005b32:	dc02      	bgt.n	8005b3a <_printf_float+0x176>
 8005b34:	6822      	ldr	r2, [r4, #0]
 8005b36:	07d2      	lsls	r2, r2, #31
 8005b38:	d501      	bpl.n	8005b3e <_printf_float+0x17a>
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	6123      	str	r3, [r4, #16]
 8005b3e:	2323      	movs	r3, #35	; 0x23
 8005b40:	aa08      	add	r2, sp, #32
 8005b42:	189b      	adds	r3, r3, r2
 8005b44:	781b      	ldrb	r3, [r3, #0]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d100      	bne.n	8005b4c <_printf_float+0x188>
 8005b4a:	e78f      	b.n	8005a6c <_printf_float+0xa8>
 8005b4c:	0023      	movs	r3, r4
 8005b4e:	222d      	movs	r2, #45	; 0x2d
 8005b50:	3343      	adds	r3, #67	; 0x43
 8005b52:	701a      	strb	r2, [r3, #0]
 8005b54:	e78a      	b.n	8005a6c <_printf_float+0xa8>
 8005b56:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005b58:	2a47      	cmp	r2, #71	; 0x47
 8005b5a:	d1b4      	bne.n	8005ac6 <_printf_float+0x102>
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1b2      	bne.n	8005ac6 <_printf_float+0x102>
 8005b60:	3301      	adds	r3, #1
 8005b62:	e7af      	b.n	8005ac4 <_printf_float+0x100>
 8005b64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b66:	2b66      	cmp	r3, #102	; 0x66
 8005b68:	d11b      	bne.n	8005ba2 <_printf_float+0x1de>
 8005b6a:	6863      	ldr	r3, [r4, #4]
 8005b6c:	2900      	cmp	r1, #0
 8005b6e:	dd0d      	ble.n	8005b8c <_printf_float+0x1c8>
 8005b70:	6121      	str	r1, [r4, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d102      	bne.n	8005b7c <_printf_float+0x1b8>
 8005b76:	6822      	ldr	r2, [r4, #0]
 8005b78:	07d2      	lsls	r2, r2, #31
 8005b7a:	d502      	bpl.n	8005b82 <_printf_float+0x1be>
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	1859      	adds	r1, r3, r1
 8005b80:	6121      	str	r1, [r4, #16]
 8005b82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b84:	65a3      	str	r3, [r4, #88]	; 0x58
 8005b86:	2300      	movs	r3, #0
 8005b88:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b8a:	e7d8      	b.n	8005b3e <_printf_float+0x17a>
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d103      	bne.n	8005b98 <_printf_float+0x1d4>
 8005b90:	2201      	movs	r2, #1
 8005b92:	6821      	ldr	r1, [r4, #0]
 8005b94:	4211      	tst	r1, r2
 8005b96:	d000      	beq.n	8005b9a <_printf_float+0x1d6>
 8005b98:	1c9a      	adds	r2, r3, #2
 8005b9a:	6122      	str	r2, [r4, #16]
 8005b9c:	e7f1      	b.n	8005b82 <_printf_float+0x1be>
 8005b9e:	2367      	movs	r3, #103	; 0x67
 8005ba0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ba2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ba4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	db06      	blt.n	8005bb8 <_printf_float+0x1f4>
 8005baa:	6822      	ldr	r2, [r4, #0]
 8005bac:	6123      	str	r3, [r4, #16]
 8005bae:	07d2      	lsls	r2, r2, #31
 8005bb0:	d5e7      	bpl.n	8005b82 <_printf_float+0x1be>
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	6123      	str	r3, [r4, #16]
 8005bb6:	e7e4      	b.n	8005b82 <_printf_float+0x1be>
 8005bb8:	2101      	movs	r1, #1
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	dc01      	bgt.n	8005bc2 <_printf_float+0x1fe>
 8005bbe:	1849      	adds	r1, r1, r1
 8005bc0:	1ac9      	subs	r1, r1, r3
 8005bc2:	1852      	adds	r2, r2, r1
 8005bc4:	e7e9      	b.n	8005b9a <_printf_float+0x1d6>
 8005bc6:	6822      	ldr	r2, [r4, #0]
 8005bc8:	0553      	lsls	r3, r2, #21
 8005bca:	d407      	bmi.n	8005bdc <_printf_float+0x218>
 8005bcc:	6923      	ldr	r3, [r4, #16]
 8005bce:	002a      	movs	r2, r5
 8005bd0:	0038      	movs	r0, r7
 8005bd2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bd4:	47b0      	blx	r6
 8005bd6:	1c43      	adds	r3, r0, #1
 8005bd8:	d128      	bne.n	8005c2c <_printf_float+0x268>
 8005bda:	e751      	b.n	8005a80 <_printf_float+0xbc>
 8005bdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005bde:	2b65      	cmp	r3, #101	; 0x65
 8005be0:	d800      	bhi.n	8005be4 <_printf_float+0x220>
 8005be2:	e0e1      	b.n	8005da8 <_printf_float+0x3e4>
 8005be4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005be6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005be8:	2200      	movs	r2, #0
 8005bea:	2300      	movs	r3, #0
 8005bec:	f7fa fc2e 	bl	800044c <__aeabi_dcmpeq>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d031      	beq.n	8005c58 <_printf_float+0x294>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	0038      	movs	r0, r7
 8005bf8:	4a34      	ldr	r2, [pc, #208]	; (8005ccc <_printf_float+0x308>)
 8005bfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bfc:	47b0      	blx	r6
 8005bfe:	1c43      	adds	r3, r0, #1
 8005c00:	d100      	bne.n	8005c04 <_printf_float+0x240>
 8005c02:	e73d      	b.n	8005a80 <_printf_float+0xbc>
 8005c04:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c06:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	db02      	blt.n	8005c12 <_printf_float+0x24e>
 8005c0c:	6823      	ldr	r3, [r4, #0]
 8005c0e:	07db      	lsls	r3, r3, #31
 8005c10:	d50c      	bpl.n	8005c2c <_printf_float+0x268>
 8005c12:	0038      	movs	r0, r7
 8005c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c1a:	47b0      	blx	r6
 8005c1c:	2500      	movs	r5, #0
 8005c1e:	1c43      	adds	r3, r0, #1
 8005c20:	d100      	bne.n	8005c24 <_printf_float+0x260>
 8005c22:	e72d      	b.n	8005a80 <_printf_float+0xbc>
 8005c24:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c26:	3b01      	subs	r3, #1
 8005c28:	42ab      	cmp	r3, r5
 8005c2a:	dc0a      	bgt.n	8005c42 <_printf_float+0x27e>
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	079b      	lsls	r3, r3, #30
 8005c30:	d500      	bpl.n	8005c34 <_printf_float+0x270>
 8005c32:	e106      	b.n	8005e42 <_printf_float+0x47e>
 8005c34:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c36:	68e0      	ldr	r0, [r4, #12]
 8005c38:	4298      	cmp	r0, r3
 8005c3a:	db00      	blt.n	8005c3e <_printf_float+0x27a>
 8005c3c:	e722      	b.n	8005a84 <_printf_float+0xc0>
 8005c3e:	0018      	movs	r0, r3
 8005c40:	e720      	b.n	8005a84 <_printf_float+0xc0>
 8005c42:	0022      	movs	r2, r4
 8005c44:	2301      	movs	r3, #1
 8005c46:	0038      	movs	r0, r7
 8005c48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c4a:	321a      	adds	r2, #26
 8005c4c:	47b0      	blx	r6
 8005c4e:	1c43      	adds	r3, r0, #1
 8005c50:	d100      	bne.n	8005c54 <_printf_float+0x290>
 8005c52:	e715      	b.n	8005a80 <_printf_float+0xbc>
 8005c54:	3501      	adds	r5, #1
 8005c56:	e7e5      	b.n	8005c24 <_printf_float+0x260>
 8005c58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	dc38      	bgt.n	8005cd0 <_printf_float+0x30c>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	0038      	movs	r0, r7
 8005c62:	4a1a      	ldr	r2, [pc, #104]	; (8005ccc <_printf_float+0x308>)
 8005c64:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c66:	47b0      	blx	r6
 8005c68:	1c43      	adds	r3, r0, #1
 8005c6a:	d100      	bne.n	8005c6e <_printf_float+0x2aa>
 8005c6c:	e708      	b.n	8005a80 <_printf_float+0xbc>
 8005c6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c72:	4313      	orrs	r3, r2
 8005c74:	d102      	bne.n	8005c7c <_printf_float+0x2b8>
 8005c76:	6823      	ldr	r3, [r4, #0]
 8005c78:	07db      	lsls	r3, r3, #31
 8005c7a:	d5d7      	bpl.n	8005c2c <_printf_float+0x268>
 8005c7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c7e:	0038      	movs	r0, r7
 8005c80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c82:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c84:	47b0      	blx	r6
 8005c86:	1c43      	adds	r3, r0, #1
 8005c88:	d100      	bne.n	8005c8c <_printf_float+0x2c8>
 8005c8a:	e6f9      	b.n	8005a80 <_printf_float+0xbc>
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	930a      	str	r3, [sp, #40]	; 0x28
 8005c90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005c94:	425b      	negs	r3, r3
 8005c96:	4293      	cmp	r3, r2
 8005c98:	dc01      	bgt.n	8005c9e <_printf_float+0x2da>
 8005c9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005c9c:	e797      	b.n	8005bce <_printf_float+0x20a>
 8005c9e:	0022      	movs	r2, r4
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	0038      	movs	r0, r7
 8005ca4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005ca6:	321a      	adds	r2, #26
 8005ca8:	47b0      	blx	r6
 8005caa:	1c43      	adds	r3, r0, #1
 8005cac:	d100      	bne.n	8005cb0 <_printf_float+0x2ec>
 8005cae:	e6e7      	b.n	8005a80 <_printf_float+0xbc>
 8005cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cb2:	3301      	adds	r3, #1
 8005cb4:	e7eb      	b.n	8005c8e <_printf_float+0x2ca>
 8005cb6:	46c0      	nop			; (mov r8, r8)
 8005cb8:	7fefffff 	.word	0x7fefffff
 8005cbc:	0800888c 	.word	0x0800888c
 8005cc0:	08008890 	.word	0x08008890
 8005cc4:	08008894 	.word	0x08008894
 8005cc8:	08008898 	.word	0x08008898
 8005ccc:	0800889c 	.word	0x0800889c
 8005cd0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005cd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cd4:	920a      	str	r2, [sp, #40]	; 0x28
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	dd00      	ble.n	8005cdc <_printf_float+0x318>
 8005cda:	930a      	str	r3, [sp, #40]	; 0x28
 8005cdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	dc3c      	bgt.n	8005d5c <_printf_float+0x398>
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	930d      	str	r3, [sp, #52]	; 0x34
 8005ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ce8:	43db      	mvns	r3, r3
 8005cea:	17db      	asrs	r3, r3, #31
 8005cec:	930f      	str	r3, [sp, #60]	; 0x3c
 8005cee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cf0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005cf2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cf6:	4013      	ands	r3, r2
 8005cf8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	dc34      	bgt.n	8005d6c <_printf_float+0x3a8>
 8005d02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005d06:	4293      	cmp	r3, r2
 8005d08:	db3d      	blt.n	8005d86 <_printf_float+0x3c2>
 8005d0a:	6823      	ldr	r3, [r4, #0]
 8005d0c:	07db      	lsls	r3, r3, #31
 8005d0e:	d43a      	bmi.n	8005d86 <_printf_float+0x3c2>
 8005d10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005d12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d14:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	1a52      	subs	r2, r2, r1
 8005d1a:	920a      	str	r2, [sp, #40]	; 0x28
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	dd00      	ble.n	8005d22 <_printf_float+0x35e>
 8005d20:	930a      	str	r3, [sp, #40]	; 0x28
 8005d22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	dc36      	bgt.n	8005d96 <_printf_float+0x3d2>
 8005d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d2a:	2500      	movs	r5, #0
 8005d2c:	43db      	mvns	r3, r3
 8005d2e:	17db      	asrs	r3, r3, #31
 8005d30:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d32:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005d34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005d36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d38:	1a9b      	subs	r3, r3, r2
 8005d3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d3c:	400a      	ands	r2, r1
 8005d3e:	1a9b      	subs	r3, r3, r2
 8005d40:	42ab      	cmp	r3, r5
 8005d42:	dc00      	bgt.n	8005d46 <_printf_float+0x382>
 8005d44:	e772      	b.n	8005c2c <_printf_float+0x268>
 8005d46:	0022      	movs	r2, r4
 8005d48:	2301      	movs	r3, #1
 8005d4a:	0038      	movs	r0, r7
 8005d4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d4e:	321a      	adds	r2, #26
 8005d50:	47b0      	blx	r6
 8005d52:	1c43      	adds	r3, r0, #1
 8005d54:	d100      	bne.n	8005d58 <_printf_float+0x394>
 8005d56:	e693      	b.n	8005a80 <_printf_float+0xbc>
 8005d58:	3501      	adds	r5, #1
 8005d5a:	e7ea      	b.n	8005d32 <_printf_float+0x36e>
 8005d5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d5e:	002a      	movs	r2, r5
 8005d60:	0038      	movs	r0, r7
 8005d62:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d64:	47b0      	blx	r6
 8005d66:	1c43      	adds	r3, r0, #1
 8005d68:	d1bb      	bne.n	8005ce2 <_printf_float+0x31e>
 8005d6a:	e689      	b.n	8005a80 <_printf_float+0xbc>
 8005d6c:	0022      	movs	r2, r4
 8005d6e:	2301      	movs	r3, #1
 8005d70:	0038      	movs	r0, r7
 8005d72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d74:	321a      	adds	r2, #26
 8005d76:	47b0      	blx	r6
 8005d78:	1c43      	adds	r3, r0, #1
 8005d7a:	d100      	bne.n	8005d7e <_printf_float+0x3ba>
 8005d7c:	e680      	b.n	8005a80 <_printf_float+0xbc>
 8005d7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d80:	3301      	adds	r3, #1
 8005d82:	930d      	str	r3, [sp, #52]	; 0x34
 8005d84:	e7b3      	b.n	8005cee <_printf_float+0x32a>
 8005d86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d88:	0038      	movs	r0, r7
 8005d8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d8e:	47b0      	blx	r6
 8005d90:	1c43      	adds	r3, r0, #1
 8005d92:	d1bd      	bne.n	8005d10 <_printf_float+0x34c>
 8005d94:	e674      	b.n	8005a80 <_printf_float+0xbc>
 8005d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d98:	0038      	movs	r0, r7
 8005d9a:	18ea      	adds	r2, r5, r3
 8005d9c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005da0:	47b0      	blx	r6
 8005da2:	1c43      	adds	r3, r0, #1
 8005da4:	d1c0      	bne.n	8005d28 <_printf_float+0x364>
 8005da6:	e66b      	b.n	8005a80 <_printf_float+0xbc>
 8005da8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	dc02      	bgt.n	8005db4 <_printf_float+0x3f0>
 8005dae:	2301      	movs	r3, #1
 8005db0:	421a      	tst	r2, r3
 8005db2:	d034      	beq.n	8005e1e <_printf_float+0x45a>
 8005db4:	2301      	movs	r3, #1
 8005db6:	002a      	movs	r2, r5
 8005db8:	0038      	movs	r0, r7
 8005dba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dbc:	47b0      	blx	r6
 8005dbe:	1c43      	adds	r3, r0, #1
 8005dc0:	d100      	bne.n	8005dc4 <_printf_float+0x400>
 8005dc2:	e65d      	b.n	8005a80 <_printf_float+0xbc>
 8005dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005dc6:	0038      	movs	r0, r7
 8005dc8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dca:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dcc:	47b0      	blx	r6
 8005dce:	1c43      	adds	r3, r0, #1
 8005dd0:	d100      	bne.n	8005dd4 <_printf_float+0x410>
 8005dd2:	e655      	b.n	8005a80 <_printf_float+0xbc>
 8005dd4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005dd6:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005dd8:	2200      	movs	r2, #0
 8005dda:	2300      	movs	r3, #0
 8005ddc:	f7fa fb36 	bl	800044c <__aeabi_dcmpeq>
 8005de0:	2800      	cmp	r0, #0
 8005de2:	d11a      	bne.n	8005e1a <_printf_float+0x456>
 8005de4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005de6:	1c6a      	adds	r2, r5, #1
 8005de8:	3b01      	subs	r3, #1
 8005dea:	0038      	movs	r0, r7
 8005dec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dee:	47b0      	blx	r6
 8005df0:	1c43      	adds	r3, r0, #1
 8005df2:	d10e      	bne.n	8005e12 <_printf_float+0x44e>
 8005df4:	e644      	b.n	8005a80 <_printf_float+0xbc>
 8005df6:	0022      	movs	r2, r4
 8005df8:	2301      	movs	r3, #1
 8005dfa:	0038      	movs	r0, r7
 8005dfc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005dfe:	321a      	adds	r2, #26
 8005e00:	47b0      	blx	r6
 8005e02:	1c43      	adds	r3, r0, #1
 8005e04:	d100      	bne.n	8005e08 <_printf_float+0x444>
 8005e06:	e63b      	b.n	8005a80 <_printf_float+0xbc>
 8005e08:	3501      	adds	r5, #1
 8005e0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	42ab      	cmp	r3, r5
 8005e10:	dcf1      	bgt.n	8005df6 <_printf_float+0x432>
 8005e12:	0022      	movs	r2, r4
 8005e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e16:	3250      	adds	r2, #80	; 0x50
 8005e18:	e6da      	b.n	8005bd0 <_printf_float+0x20c>
 8005e1a:	2500      	movs	r5, #0
 8005e1c:	e7f5      	b.n	8005e0a <_printf_float+0x446>
 8005e1e:	002a      	movs	r2, r5
 8005e20:	e7e3      	b.n	8005dea <_printf_float+0x426>
 8005e22:	0022      	movs	r2, r4
 8005e24:	2301      	movs	r3, #1
 8005e26:	0038      	movs	r0, r7
 8005e28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e2a:	3219      	adds	r2, #25
 8005e2c:	47b0      	blx	r6
 8005e2e:	1c43      	adds	r3, r0, #1
 8005e30:	d100      	bne.n	8005e34 <_printf_float+0x470>
 8005e32:	e625      	b.n	8005a80 <_printf_float+0xbc>
 8005e34:	3501      	adds	r5, #1
 8005e36:	68e3      	ldr	r3, [r4, #12]
 8005e38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005e3a:	1a9b      	subs	r3, r3, r2
 8005e3c:	42ab      	cmp	r3, r5
 8005e3e:	dcf0      	bgt.n	8005e22 <_printf_float+0x45e>
 8005e40:	e6f8      	b.n	8005c34 <_printf_float+0x270>
 8005e42:	2500      	movs	r5, #0
 8005e44:	e7f7      	b.n	8005e36 <_printf_float+0x472>
 8005e46:	46c0      	nop			; (mov r8, r8)

08005e48 <_printf_common>:
 8005e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e4a:	0015      	movs	r5, r2
 8005e4c:	9301      	str	r3, [sp, #4]
 8005e4e:	688a      	ldr	r2, [r1, #8]
 8005e50:	690b      	ldr	r3, [r1, #16]
 8005e52:	000c      	movs	r4, r1
 8005e54:	9000      	str	r0, [sp, #0]
 8005e56:	4293      	cmp	r3, r2
 8005e58:	da00      	bge.n	8005e5c <_printf_common+0x14>
 8005e5a:	0013      	movs	r3, r2
 8005e5c:	0022      	movs	r2, r4
 8005e5e:	602b      	str	r3, [r5, #0]
 8005e60:	3243      	adds	r2, #67	; 0x43
 8005e62:	7812      	ldrb	r2, [r2, #0]
 8005e64:	2a00      	cmp	r2, #0
 8005e66:	d001      	beq.n	8005e6c <_printf_common+0x24>
 8005e68:	3301      	adds	r3, #1
 8005e6a:	602b      	str	r3, [r5, #0]
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	069b      	lsls	r3, r3, #26
 8005e70:	d502      	bpl.n	8005e78 <_printf_common+0x30>
 8005e72:	682b      	ldr	r3, [r5, #0]
 8005e74:	3302      	adds	r3, #2
 8005e76:	602b      	str	r3, [r5, #0]
 8005e78:	6822      	ldr	r2, [r4, #0]
 8005e7a:	2306      	movs	r3, #6
 8005e7c:	0017      	movs	r7, r2
 8005e7e:	401f      	ands	r7, r3
 8005e80:	421a      	tst	r2, r3
 8005e82:	d027      	beq.n	8005ed4 <_printf_common+0x8c>
 8005e84:	0023      	movs	r3, r4
 8005e86:	3343      	adds	r3, #67	; 0x43
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	1e5a      	subs	r2, r3, #1
 8005e8c:	4193      	sbcs	r3, r2
 8005e8e:	6822      	ldr	r2, [r4, #0]
 8005e90:	0692      	lsls	r2, r2, #26
 8005e92:	d430      	bmi.n	8005ef6 <_printf_common+0xae>
 8005e94:	0022      	movs	r2, r4
 8005e96:	9901      	ldr	r1, [sp, #4]
 8005e98:	9800      	ldr	r0, [sp, #0]
 8005e9a:	9e08      	ldr	r6, [sp, #32]
 8005e9c:	3243      	adds	r2, #67	; 0x43
 8005e9e:	47b0      	blx	r6
 8005ea0:	1c43      	adds	r3, r0, #1
 8005ea2:	d025      	beq.n	8005ef0 <_printf_common+0xa8>
 8005ea4:	2306      	movs	r3, #6
 8005ea6:	6820      	ldr	r0, [r4, #0]
 8005ea8:	682a      	ldr	r2, [r5, #0]
 8005eaa:	68e1      	ldr	r1, [r4, #12]
 8005eac:	2500      	movs	r5, #0
 8005eae:	4003      	ands	r3, r0
 8005eb0:	2b04      	cmp	r3, #4
 8005eb2:	d103      	bne.n	8005ebc <_printf_common+0x74>
 8005eb4:	1a8d      	subs	r5, r1, r2
 8005eb6:	43eb      	mvns	r3, r5
 8005eb8:	17db      	asrs	r3, r3, #31
 8005eba:	401d      	ands	r5, r3
 8005ebc:	68a3      	ldr	r3, [r4, #8]
 8005ebe:	6922      	ldr	r2, [r4, #16]
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	dd01      	ble.n	8005ec8 <_printf_common+0x80>
 8005ec4:	1a9b      	subs	r3, r3, r2
 8005ec6:	18ed      	adds	r5, r5, r3
 8005ec8:	2700      	movs	r7, #0
 8005eca:	42bd      	cmp	r5, r7
 8005ecc:	d120      	bne.n	8005f10 <_printf_common+0xc8>
 8005ece:	2000      	movs	r0, #0
 8005ed0:	e010      	b.n	8005ef4 <_printf_common+0xac>
 8005ed2:	3701      	adds	r7, #1
 8005ed4:	68e3      	ldr	r3, [r4, #12]
 8005ed6:	682a      	ldr	r2, [r5, #0]
 8005ed8:	1a9b      	subs	r3, r3, r2
 8005eda:	42bb      	cmp	r3, r7
 8005edc:	ddd2      	ble.n	8005e84 <_printf_common+0x3c>
 8005ede:	0022      	movs	r2, r4
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	9901      	ldr	r1, [sp, #4]
 8005ee4:	9800      	ldr	r0, [sp, #0]
 8005ee6:	9e08      	ldr	r6, [sp, #32]
 8005ee8:	3219      	adds	r2, #25
 8005eea:	47b0      	blx	r6
 8005eec:	1c43      	adds	r3, r0, #1
 8005eee:	d1f0      	bne.n	8005ed2 <_printf_common+0x8a>
 8005ef0:	2001      	movs	r0, #1
 8005ef2:	4240      	negs	r0, r0
 8005ef4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ef6:	2030      	movs	r0, #48	; 0x30
 8005ef8:	18e1      	adds	r1, r4, r3
 8005efa:	3143      	adds	r1, #67	; 0x43
 8005efc:	7008      	strb	r0, [r1, #0]
 8005efe:	0021      	movs	r1, r4
 8005f00:	1c5a      	adds	r2, r3, #1
 8005f02:	3145      	adds	r1, #69	; 0x45
 8005f04:	7809      	ldrb	r1, [r1, #0]
 8005f06:	18a2      	adds	r2, r4, r2
 8005f08:	3243      	adds	r2, #67	; 0x43
 8005f0a:	3302      	adds	r3, #2
 8005f0c:	7011      	strb	r1, [r2, #0]
 8005f0e:	e7c1      	b.n	8005e94 <_printf_common+0x4c>
 8005f10:	0022      	movs	r2, r4
 8005f12:	2301      	movs	r3, #1
 8005f14:	9901      	ldr	r1, [sp, #4]
 8005f16:	9800      	ldr	r0, [sp, #0]
 8005f18:	9e08      	ldr	r6, [sp, #32]
 8005f1a:	321a      	adds	r2, #26
 8005f1c:	47b0      	blx	r6
 8005f1e:	1c43      	adds	r3, r0, #1
 8005f20:	d0e6      	beq.n	8005ef0 <_printf_common+0xa8>
 8005f22:	3701      	adds	r7, #1
 8005f24:	e7d1      	b.n	8005eca <_printf_common+0x82>
	...

08005f28 <_printf_i>:
 8005f28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f2a:	b08b      	sub	sp, #44	; 0x2c
 8005f2c:	9206      	str	r2, [sp, #24]
 8005f2e:	000a      	movs	r2, r1
 8005f30:	3243      	adds	r2, #67	; 0x43
 8005f32:	9307      	str	r3, [sp, #28]
 8005f34:	9005      	str	r0, [sp, #20]
 8005f36:	9204      	str	r2, [sp, #16]
 8005f38:	7e0a      	ldrb	r2, [r1, #24]
 8005f3a:	000c      	movs	r4, r1
 8005f3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005f3e:	2a78      	cmp	r2, #120	; 0x78
 8005f40:	d807      	bhi.n	8005f52 <_printf_i+0x2a>
 8005f42:	2a62      	cmp	r2, #98	; 0x62
 8005f44:	d809      	bhi.n	8005f5a <_printf_i+0x32>
 8005f46:	2a00      	cmp	r2, #0
 8005f48:	d100      	bne.n	8005f4c <_printf_i+0x24>
 8005f4a:	e0c1      	b.n	80060d0 <_printf_i+0x1a8>
 8005f4c:	2a58      	cmp	r2, #88	; 0x58
 8005f4e:	d100      	bne.n	8005f52 <_printf_i+0x2a>
 8005f50:	e08c      	b.n	800606c <_printf_i+0x144>
 8005f52:	0026      	movs	r6, r4
 8005f54:	3642      	adds	r6, #66	; 0x42
 8005f56:	7032      	strb	r2, [r6, #0]
 8005f58:	e022      	b.n	8005fa0 <_printf_i+0x78>
 8005f5a:	0010      	movs	r0, r2
 8005f5c:	3863      	subs	r0, #99	; 0x63
 8005f5e:	2815      	cmp	r0, #21
 8005f60:	d8f7      	bhi.n	8005f52 <_printf_i+0x2a>
 8005f62:	f7fa f8e3 	bl	800012c <__gnu_thumb1_case_shi>
 8005f66:	0016      	.short	0x0016
 8005f68:	fff6001f 	.word	0xfff6001f
 8005f6c:	fff6fff6 	.word	0xfff6fff6
 8005f70:	001ffff6 	.word	0x001ffff6
 8005f74:	fff6fff6 	.word	0xfff6fff6
 8005f78:	fff6fff6 	.word	0xfff6fff6
 8005f7c:	003600a8 	.word	0x003600a8
 8005f80:	fff6009a 	.word	0xfff6009a
 8005f84:	00b9fff6 	.word	0x00b9fff6
 8005f88:	0036fff6 	.word	0x0036fff6
 8005f8c:	fff6fff6 	.word	0xfff6fff6
 8005f90:	009e      	.short	0x009e
 8005f92:	0026      	movs	r6, r4
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	3642      	adds	r6, #66	; 0x42
 8005f98:	1d11      	adds	r1, r2, #4
 8005f9a:	6019      	str	r1, [r3, #0]
 8005f9c:	6813      	ldr	r3, [r2, #0]
 8005f9e:	7033      	strb	r3, [r6, #0]
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	e0a7      	b.n	80060f4 <_printf_i+0x1cc>
 8005fa4:	6808      	ldr	r0, [r1, #0]
 8005fa6:	6819      	ldr	r1, [r3, #0]
 8005fa8:	1d0a      	adds	r2, r1, #4
 8005faa:	0605      	lsls	r5, r0, #24
 8005fac:	d50b      	bpl.n	8005fc6 <_printf_i+0x9e>
 8005fae:	680d      	ldr	r5, [r1, #0]
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	2d00      	cmp	r5, #0
 8005fb4:	da03      	bge.n	8005fbe <_printf_i+0x96>
 8005fb6:	232d      	movs	r3, #45	; 0x2d
 8005fb8:	9a04      	ldr	r2, [sp, #16]
 8005fba:	426d      	negs	r5, r5
 8005fbc:	7013      	strb	r3, [r2, #0]
 8005fbe:	4b61      	ldr	r3, [pc, #388]	; (8006144 <_printf_i+0x21c>)
 8005fc0:	270a      	movs	r7, #10
 8005fc2:	9303      	str	r3, [sp, #12]
 8005fc4:	e01b      	b.n	8005ffe <_printf_i+0xd6>
 8005fc6:	680d      	ldr	r5, [r1, #0]
 8005fc8:	601a      	str	r2, [r3, #0]
 8005fca:	0641      	lsls	r1, r0, #25
 8005fcc:	d5f1      	bpl.n	8005fb2 <_printf_i+0x8a>
 8005fce:	b22d      	sxth	r5, r5
 8005fd0:	e7ef      	b.n	8005fb2 <_printf_i+0x8a>
 8005fd2:	680d      	ldr	r5, [r1, #0]
 8005fd4:	6819      	ldr	r1, [r3, #0]
 8005fd6:	1d08      	adds	r0, r1, #4
 8005fd8:	6018      	str	r0, [r3, #0]
 8005fda:	062e      	lsls	r6, r5, #24
 8005fdc:	d501      	bpl.n	8005fe2 <_printf_i+0xba>
 8005fde:	680d      	ldr	r5, [r1, #0]
 8005fe0:	e003      	b.n	8005fea <_printf_i+0xc2>
 8005fe2:	066d      	lsls	r5, r5, #25
 8005fe4:	d5fb      	bpl.n	8005fde <_printf_i+0xb6>
 8005fe6:	680d      	ldr	r5, [r1, #0]
 8005fe8:	b2ad      	uxth	r5, r5
 8005fea:	4b56      	ldr	r3, [pc, #344]	; (8006144 <_printf_i+0x21c>)
 8005fec:	2708      	movs	r7, #8
 8005fee:	9303      	str	r3, [sp, #12]
 8005ff0:	2a6f      	cmp	r2, #111	; 0x6f
 8005ff2:	d000      	beq.n	8005ff6 <_printf_i+0xce>
 8005ff4:	3702      	adds	r7, #2
 8005ff6:	0023      	movs	r3, r4
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	3343      	adds	r3, #67	; 0x43
 8005ffc:	701a      	strb	r2, [r3, #0]
 8005ffe:	6863      	ldr	r3, [r4, #4]
 8006000:	60a3      	str	r3, [r4, #8]
 8006002:	2b00      	cmp	r3, #0
 8006004:	db03      	blt.n	800600e <_printf_i+0xe6>
 8006006:	2204      	movs	r2, #4
 8006008:	6821      	ldr	r1, [r4, #0]
 800600a:	4391      	bics	r1, r2
 800600c:	6021      	str	r1, [r4, #0]
 800600e:	2d00      	cmp	r5, #0
 8006010:	d102      	bne.n	8006018 <_printf_i+0xf0>
 8006012:	9e04      	ldr	r6, [sp, #16]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00c      	beq.n	8006032 <_printf_i+0x10a>
 8006018:	9e04      	ldr	r6, [sp, #16]
 800601a:	0028      	movs	r0, r5
 800601c:	0039      	movs	r1, r7
 800601e:	f7fa f915 	bl	800024c <__aeabi_uidivmod>
 8006022:	9b03      	ldr	r3, [sp, #12]
 8006024:	3e01      	subs	r6, #1
 8006026:	5c5b      	ldrb	r3, [r3, r1]
 8006028:	7033      	strb	r3, [r6, #0]
 800602a:	002b      	movs	r3, r5
 800602c:	0005      	movs	r5, r0
 800602e:	429f      	cmp	r7, r3
 8006030:	d9f3      	bls.n	800601a <_printf_i+0xf2>
 8006032:	2f08      	cmp	r7, #8
 8006034:	d109      	bne.n	800604a <_printf_i+0x122>
 8006036:	6823      	ldr	r3, [r4, #0]
 8006038:	07db      	lsls	r3, r3, #31
 800603a:	d506      	bpl.n	800604a <_printf_i+0x122>
 800603c:	6863      	ldr	r3, [r4, #4]
 800603e:	6922      	ldr	r2, [r4, #16]
 8006040:	4293      	cmp	r3, r2
 8006042:	dc02      	bgt.n	800604a <_printf_i+0x122>
 8006044:	2330      	movs	r3, #48	; 0x30
 8006046:	3e01      	subs	r6, #1
 8006048:	7033      	strb	r3, [r6, #0]
 800604a:	9b04      	ldr	r3, [sp, #16]
 800604c:	1b9b      	subs	r3, r3, r6
 800604e:	6123      	str	r3, [r4, #16]
 8006050:	9b07      	ldr	r3, [sp, #28]
 8006052:	0021      	movs	r1, r4
 8006054:	9300      	str	r3, [sp, #0]
 8006056:	9805      	ldr	r0, [sp, #20]
 8006058:	9b06      	ldr	r3, [sp, #24]
 800605a:	aa09      	add	r2, sp, #36	; 0x24
 800605c:	f7ff fef4 	bl	8005e48 <_printf_common>
 8006060:	1c43      	adds	r3, r0, #1
 8006062:	d14c      	bne.n	80060fe <_printf_i+0x1d6>
 8006064:	2001      	movs	r0, #1
 8006066:	4240      	negs	r0, r0
 8006068:	b00b      	add	sp, #44	; 0x2c
 800606a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800606c:	3145      	adds	r1, #69	; 0x45
 800606e:	700a      	strb	r2, [r1, #0]
 8006070:	4a34      	ldr	r2, [pc, #208]	; (8006144 <_printf_i+0x21c>)
 8006072:	9203      	str	r2, [sp, #12]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	6821      	ldr	r1, [r4, #0]
 8006078:	ca20      	ldmia	r2!, {r5}
 800607a:	601a      	str	r2, [r3, #0]
 800607c:	0608      	lsls	r0, r1, #24
 800607e:	d516      	bpl.n	80060ae <_printf_i+0x186>
 8006080:	07cb      	lsls	r3, r1, #31
 8006082:	d502      	bpl.n	800608a <_printf_i+0x162>
 8006084:	2320      	movs	r3, #32
 8006086:	4319      	orrs	r1, r3
 8006088:	6021      	str	r1, [r4, #0]
 800608a:	2710      	movs	r7, #16
 800608c:	2d00      	cmp	r5, #0
 800608e:	d1b2      	bne.n	8005ff6 <_printf_i+0xce>
 8006090:	2320      	movs	r3, #32
 8006092:	6822      	ldr	r2, [r4, #0]
 8006094:	439a      	bics	r2, r3
 8006096:	6022      	str	r2, [r4, #0]
 8006098:	e7ad      	b.n	8005ff6 <_printf_i+0xce>
 800609a:	2220      	movs	r2, #32
 800609c:	6809      	ldr	r1, [r1, #0]
 800609e:	430a      	orrs	r2, r1
 80060a0:	6022      	str	r2, [r4, #0]
 80060a2:	0022      	movs	r2, r4
 80060a4:	2178      	movs	r1, #120	; 0x78
 80060a6:	3245      	adds	r2, #69	; 0x45
 80060a8:	7011      	strb	r1, [r2, #0]
 80060aa:	4a27      	ldr	r2, [pc, #156]	; (8006148 <_printf_i+0x220>)
 80060ac:	e7e1      	b.n	8006072 <_printf_i+0x14a>
 80060ae:	0648      	lsls	r0, r1, #25
 80060b0:	d5e6      	bpl.n	8006080 <_printf_i+0x158>
 80060b2:	b2ad      	uxth	r5, r5
 80060b4:	e7e4      	b.n	8006080 <_printf_i+0x158>
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	680d      	ldr	r5, [r1, #0]
 80060ba:	1d10      	adds	r0, r2, #4
 80060bc:	6949      	ldr	r1, [r1, #20]
 80060be:	6018      	str	r0, [r3, #0]
 80060c0:	6813      	ldr	r3, [r2, #0]
 80060c2:	062e      	lsls	r6, r5, #24
 80060c4:	d501      	bpl.n	80060ca <_printf_i+0x1a2>
 80060c6:	6019      	str	r1, [r3, #0]
 80060c8:	e002      	b.n	80060d0 <_printf_i+0x1a8>
 80060ca:	066d      	lsls	r5, r5, #25
 80060cc:	d5fb      	bpl.n	80060c6 <_printf_i+0x19e>
 80060ce:	8019      	strh	r1, [r3, #0]
 80060d0:	2300      	movs	r3, #0
 80060d2:	9e04      	ldr	r6, [sp, #16]
 80060d4:	6123      	str	r3, [r4, #16]
 80060d6:	e7bb      	b.n	8006050 <_printf_i+0x128>
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	1d11      	adds	r1, r2, #4
 80060dc:	6019      	str	r1, [r3, #0]
 80060de:	6816      	ldr	r6, [r2, #0]
 80060e0:	2100      	movs	r1, #0
 80060e2:	0030      	movs	r0, r6
 80060e4:	6862      	ldr	r2, [r4, #4]
 80060e6:	f000 ff05 	bl	8006ef4 <memchr>
 80060ea:	2800      	cmp	r0, #0
 80060ec:	d001      	beq.n	80060f2 <_printf_i+0x1ca>
 80060ee:	1b80      	subs	r0, r0, r6
 80060f0:	6060      	str	r0, [r4, #4]
 80060f2:	6863      	ldr	r3, [r4, #4]
 80060f4:	6123      	str	r3, [r4, #16]
 80060f6:	2300      	movs	r3, #0
 80060f8:	9a04      	ldr	r2, [sp, #16]
 80060fa:	7013      	strb	r3, [r2, #0]
 80060fc:	e7a8      	b.n	8006050 <_printf_i+0x128>
 80060fe:	6923      	ldr	r3, [r4, #16]
 8006100:	0032      	movs	r2, r6
 8006102:	9906      	ldr	r1, [sp, #24]
 8006104:	9805      	ldr	r0, [sp, #20]
 8006106:	9d07      	ldr	r5, [sp, #28]
 8006108:	47a8      	blx	r5
 800610a:	1c43      	adds	r3, r0, #1
 800610c:	d0aa      	beq.n	8006064 <_printf_i+0x13c>
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	079b      	lsls	r3, r3, #30
 8006112:	d415      	bmi.n	8006140 <_printf_i+0x218>
 8006114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006116:	68e0      	ldr	r0, [r4, #12]
 8006118:	4298      	cmp	r0, r3
 800611a:	daa5      	bge.n	8006068 <_printf_i+0x140>
 800611c:	0018      	movs	r0, r3
 800611e:	e7a3      	b.n	8006068 <_printf_i+0x140>
 8006120:	0022      	movs	r2, r4
 8006122:	2301      	movs	r3, #1
 8006124:	9906      	ldr	r1, [sp, #24]
 8006126:	9805      	ldr	r0, [sp, #20]
 8006128:	9e07      	ldr	r6, [sp, #28]
 800612a:	3219      	adds	r2, #25
 800612c:	47b0      	blx	r6
 800612e:	1c43      	adds	r3, r0, #1
 8006130:	d098      	beq.n	8006064 <_printf_i+0x13c>
 8006132:	3501      	adds	r5, #1
 8006134:	68e3      	ldr	r3, [r4, #12]
 8006136:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006138:	1a9b      	subs	r3, r3, r2
 800613a:	42ab      	cmp	r3, r5
 800613c:	dcf0      	bgt.n	8006120 <_printf_i+0x1f8>
 800613e:	e7e9      	b.n	8006114 <_printf_i+0x1ec>
 8006140:	2500      	movs	r5, #0
 8006142:	e7f7      	b.n	8006134 <_printf_i+0x20c>
 8006144:	0800889e 	.word	0x0800889e
 8006148:	080088af 	.word	0x080088af

0800614c <siprintf>:
 800614c:	b40e      	push	{r1, r2, r3}
 800614e:	b500      	push	{lr}
 8006150:	490b      	ldr	r1, [pc, #44]	; (8006180 <siprintf+0x34>)
 8006152:	b09c      	sub	sp, #112	; 0x70
 8006154:	ab1d      	add	r3, sp, #116	; 0x74
 8006156:	9002      	str	r0, [sp, #8]
 8006158:	9006      	str	r0, [sp, #24]
 800615a:	9107      	str	r1, [sp, #28]
 800615c:	9104      	str	r1, [sp, #16]
 800615e:	4809      	ldr	r0, [pc, #36]	; (8006184 <siprintf+0x38>)
 8006160:	4909      	ldr	r1, [pc, #36]	; (8006188 <siprintf+0x3c>)
 8006162:	cb04      	ldmia	r3!, {r2}
 8006164:	9105      	str	r1, [sp, #20]
 8006166:	6800      	ldr	r0, [r0, #0]
 8006168:	a902      	add	r1, sp, #8
 800616a:	9301      	str	r3, [sp, #4]
 800616c:	f001 fbe2 	bl	8007934 <_svfiprintf_r>
 8006170:	2300      	movs	r3, #0
 8006172:	9a02      	ldr	r2, [sp, #8]
 8006174:	7013      	strb	r3, [r2, #0]
 8006176:	b01c      	add	sp, #112	; 0x70
 8006178:	bc08      	pop	{r3}
 800617a:	b003      	add	sp, #12
 800617c:	4718      	bx	r3
 800617e:	46c0      	nop			; (mov r8, r8)
 8006180:	7fffffff 	.word	0x7fffffff
 8006184:	2000000c 	.word	0x2000000c
 8006188:	ffff0208 	.word	0xffff0208

0800618c <quorem>:
 800618c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800618e:	0006      	movs	r6, r0
 8006190:	690b      	ldr	r3, [r1, #16]
 8006192:	6932      	ldr	r2, [r6, #16]
 8006194:	b087      	sub	sp, #28
 8006196:	2000      	movs	r0, #0
 8006198:	9103      	str	r1, [sp, #12]
 800619a:	429a      	cmp	r2, r3
 800619c:	db65      	blt.n	800626a <quorem+0xde>
 800619e:	3b01      	subs	r3, #1
 80061a0:	009c      	lsls	r4, r3, #2
 80061a2:	9300      	str	r3, [sp, #0]
 80061a4:	000b      	movs	r3, r1
 80061a6:	3314      	adds	r3, #20
 80061a8:	9305      	str	r3, [sp, #20]
 80061aa:	191b      	adds	r3, r3, r4
 80061ac:	9304      	str	r3, [sp, #16]
 80061ae:	0033      	movs	r3, r6
 80061b0:	3314      	adds	r3, #20
 80061b2:	9302      	str	r3, [sp, #8]
 80061b4:	191c      	adds	r4, r3, r4
 80061b6:	9b04      	ldr	r3, [sp, #16]
 80061b8:	6827      	ldr	r7, [r4, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	0038      	movs	r0, r7
 80061be:	1c5d      	adds	r5, r3, #1
 80061c0:	0029      	movs	r1, r5
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	f7f9 ffbc 	bl	8000140 <__udivsi3>
 80061c8:	9001      	str	r0, [sp, #4]
 80061ca:	42af      	cmp	r7, r5
 80061cc:	d324      	bcc.n	8006218 <quorem+0x8c>
 80061ce:	2500      	movs	r5, #0
 80061d0:	46ac      	mov	ip, r5
 80061d2:	9802      	ldr	r0, [sp, #8]
 80061d4:	9f05      	ldr	r7, [sp, #20]
 80061d6:	cf08      	ldmia	r7!, {r3}
 80061d8:	9a01      	ldr	r2, [sp, #4]
 80061da:	b299      	uxth	r1, r3
 80061dc:	4351      	muls	r1, r2
 80061de:	0c1b      	lsrs	r3, r3, #16
 80061e0:	4353      	muls	r3, r2
 80061e2:	1949      	adds	r1, r1, r5
 80061e4:	0c0a      	lsrs	r2, r1, #16
 80061e6:	189b      	adds	r3, r3, r2
 80061e8:	6802      	ldr	r2, [r0, #0]
 80061ea:	b289      	uxth	r1, r1
 80061ec:	b292      	uxth	r2, r2
 80061ee:	4462      	add	r2, ip
 80061f0:	1a52      	subs	r2, r2, r1
 80061f2:	6801      	ldr	r1, [r0, #0]
 80061f4:	0c1d      	lsrs	r5, r3, #16
 80061f6:	0c09      	lsrs	r1, r1, #16
 80061f8:	b29b      	uxth	r3, r3
 80061fa:	1acb      	subs	r3, r1, r3
 80061fc:	1411      	asrs	r1, r2, #16
 80061fe:	185b      	adds	r3, r3, r1
 8006200:	1419      	asrs	r1, r3, #16
 8006202:	b292      	uxth	r2, r2
 8006204:	041b      	lsls	r3, r3, #16
 8006206:	431a      	orrs	r2, r3
 8006208:	9b04      	ldr	r3, [sp, #16]
 800620a:	468c      	mov	ip, r1
 800620c:	c004      	stmia	r0!, {r2}
 800620e:	42bb      	cmp	r3, r7
 8006210:	d2e1      	bcs.n	80061d6 <quorem+0x4a>
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	2b00      	cmp	r3, #0
 8006216:	d030      	beq.n	800627a <quorem+0xee>
 8006218:	0030      	movs	r0, r6
 800621a:	9903      	ldr	r1, [sp, #12]
 800621c:	f001 f902 	bl	8007424 <__mcmp>
 8006220:	2800      	cmp	r0, #0
 8006222:	db21      	blt.n	8006268 <quorem+0xdc>
 8006224:	0030      	movs	r0, r6
 8006226:	2400      	movs	r4, #0
 8006228:	9b01      	ldr	r3, [sp, #4]
 800622a:	9903      	ldr	r1, [sp, #12]
 800622c:	3301      	adds	r3, #1
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	3014      	adds	r0, #20
 8006232:	3114      	adds	r1, #20
 8006234:	6803      	ldr	r3, [r0, #0]
 8006236:	c920      	ldmia	r1!, {r5}
 8006238:	b29a      	uxth	r2, r3
 800623a:	1914      	adds	r4, r2, r4
 800623c:	b2aa      	uxth	r2, r5
 800623e:	1aa2      	subs	r2, r4, r2
 8006240:	0c1b      	lsrs	r3, r3, #16
 8006242:	0c2d      	lsrs	r5, r5, #16
 8006244:	1414      	asrs	r4, r2, #16
 8006246:	1b5b      	subs	r3, r3, r5
 8006248:	191b      	adds	r3, r3, r4
 800624a:	141c      	asrs	r4, r3, #16
 800624c:	b292      	uxth	r2, r2
 800624e:	041b      	lsls	r3, r3, #16
 8006250:	4313      	orrs	r3, r2
 8006252:	c008      	stmia	r0!, {r3}
 8006254:	9b04      	ldr	r3, [sp, #16]
 8006256:	428b      	cmp	r3, r1
 8006258:	d2ec      	bcs.n	8006234 <quorem+0xa8>
 800625a:	9b00      	ldr	r3, [sp, #0]
 800625c:	9a02      	ldr	r2, [sp, #8]
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	18d3      	adds	r3, r2, r3
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	2a00      	cmp	r2, #0
 8006266:	d015      	beq.n	8006294 <quorem+0x108>
 8006268:	9801      	ldr	r0, [sp, #4]
 800626a:	b007      	add	sp, #28
 800626c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d106      	bne.n	8006282 <quorem+0xf6>
 8006274:	9b00      	ldr	r3, [sp, #0]
 8006276:	3b01      	subs	r3, #1
 8006278:	9300      	str	r3, [sp, #0]
 800627a:	9b02      	ldr	r3, [sp, #8]
 800627c:	3c04      	subs	r4, #4
 800627e:	42a3      	cmp	r3, r4
 8006280:	d3f5      	bcc.n	800626e <quorem+0xe2>
 8006282:	9b00      	ldr	r3, [sp, #0]
 8006284:	6133      	str	r3, [r6, #16]
 8006286:	e7c7      	b.n	8006218 <quorem+0x8c>
 8006288:	681a      	ldr	r2, [r3, #0]
 800628a:	2a00      	cmp	r2, #0
 800628c:	d106      	bne.n	800629c <quorem+0x110>
 800628e:	9a00      	ldr	r2, [sp, #0]
 8006290:	3a01      	subs	r2, #1
 8006292:	9200      	str	r2, [sp, #0]
 8006294:	9a02      	ldr	r2, [sp, #8]
 8006296:	3b04      	subs	r3, #4
 8006298:	429a      	cmp	r2, r3
 800629a:	d3f5      	bcc.n	8006288 <quorem+0xfc>
 800629c:	9b00      	ldr	r3, [sp, #0]
 800629e:	6133      	str	r3, [r6, #16]
 80062a0:	e7e2      	b.n	8006268 <quorem+0xdc>
	...

080062a4 <_dtoa_r>:
 80062a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062a6:	b09d      	sub	sp, #116	; 0x74
 80062a8:	9202      	str	r2, [sp, #8]
 80062aa:	9303      	str	r3, [sp, #12]
 80062ac:	9b02      	ldr	r3, [sp, #8]
 80062ae:	9c03      	ldr	r4, [sp, #12]
 80062b0:	9308      	str	r3, [sp, #32]
 80062b2:	9409      	str	r4, [sp, #36]	; 0x24
 80062b4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80062b6:	0007      	movs	r7, r0
 80062b8:	9d25      	ldr	r5, [sp, #148]	; 0x94
 80062ba:	2c00      	cmp	r4, #0
 80062bc:	d10e      	bne.n	80062dc <_dtoa_r+0x38>
 80062be:	2010      	movs	r0, #16
 80062c0:	f000 fe0e 	bl	8006ee0 <malloc>
 80062c4:	1e02      	subs	r2, r0, #0
 80062c6:	6278      	str	r0, [r7, #36]	; 0x24
 80062c8:	d104      	bne.n	80062d4 <_dtoa_r+0x30>
 80062ca:	21ea      	movs	r1, #234	; 0xea
 80062cc:	4bc7      	ldr	r3, [pc, #796]	; (80065ec <_dtoa_r+0x348>)
 80062ce:	48c8      	ldr	r0, [pc, #800]	; (80065f0 <_dtoa_r+0x34c>)
 80062d0:	f001 fc42 	bl	8007b58 <__assert_func>
 80062d4:	6044      	str	r4, [r0, #4]
 80062d6:	6084      	str	r4, [r0, #8]
 80062d8:	6004      	str	r4, [r0, #0]
 80062da:	60c4      	str	r4, [r0, #12]
 80062dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062de:	6819      	ldr	r1, [r3, #0]
 80062e0:	2900      	cmp	r1, #0
 80062e2:	d00a      	beq.n	80062fa <_dtoa_r+0x56>
 80062e4:	685a      	ldr	r2, [r3, #4]
 80062e6:	2301      	movs	r3, #1
 80062e8:	4093      	lsls	r3, r2
 80062ea:	604a      	str	r2, [r1, #4]
 80062ec:	608b      	str	r3, [r1, #8]
 80062ee:	0038      	movs	r0, r7
 80062f0:	f000 fe58 	bl	8006fa4 <_Bfree>
 80062f4:	2200      	movs	r2, #0
 80062f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f8:	601a      	str	r2, [r3, #0]
 80062fa:	9b03      	ldr	r3, [sp, #12]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	da20      	bge.n	8006342 <_dtoa_r+0x9e>
 8006300:	2301      	movs	r3, #1
 8006302:	602b      	str	r3, [r5, #0]
 8006304:	9b03      	ldr	r3, [sp, #12]
 8006306:	005b      	lsls	r3, r3, #1
 8006308:	085b      	lsrs	r3, r3, #1
 800630a:	9309      	str	r3, [sp, #36]	; 0x24
 800630c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800630e:	4bb9      	ldr	r3, [pc, #740]	; (80065f4 <_dtoa_r+0x350>)
 8006310:	4ab8      	ldr	r2, [pc, #736]	; (80065f4 <_dtoa_r+0x350>)
 8006312:	402b      	ands	r3, r5
 8006314:	4293      	cmp	r3, r2
 8006316:	d117      	bne.n	8006348 <_dtoa_r+0xa4>
 8006318:	4bb7      	ldr	r3, [pc, #732]	; (80065f8 <_dtoa_r+0x354>)
 800631a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800631c:	0328      	lsls	r0, r5, #12
 800631e:	6013      	str	r3, [r2, #0]
 8006320:	9b02      	ldr	r3, [sp, #8]
 8006322:	0b00      	lsrs	r0, r0, #12
 8006324:	4318      	orrs	r0, r3
 8006326:	d101      	bne.n	800632c <_dtoa_r+0x88>
 8006328:	f000 fdbf 	bl	8006eaa <_dtoa_r+0xc06>
 800632c:	48b3      	ldr	r0, [pc, #716]	; (80065fc <_dtoa_r+0x358>)
 800632e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006330:	9006      	str	r0, [sp, #24]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d002      	beq.n	800633c <_dtoa_r+0x98>
 8006336:	4bb2      	ldr	r3, [pc, #712]	; (8006600 <_dtoa_r+0x35c>)
 8006338:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800633a:	6013      	str	r3, [r2, #0]
 800633c:	9806      	ldr	r0, [sp, #24]
 800633e:	b01d      	add	sp, #116	; 0x74
 8006340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006342:	2300      	movs	r3, #0
 8006344:	602b      	str	r3, [r5, #0]
 8006346:	e7e1      	b.n	800630c <_dtoa_r+0x68>
 8006348:	9b08      	ldr	r3, [sp, #32]
 800634a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800634c:	9312      	str	r3, [sp, #72]	; 0x48
 800634e:	9413      	str	r4, [sp, #76]	; 0x4c
 8006350:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006352:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006354:	2200      	movs	r2, #0
 8006356:	2300      	movs	r3, #0
 8006358:	f7fa f878 	bl	800044c <__aeabi_dcmpeq>
 800635c:	1e04      	subs	r4, r0, #0
 800635e:	d009      	beq.n	8006374 <_dtoa_r+0xd0>
 8006360:	2301      	movs	r3, #1
 8006362:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	4ba7      	ldr	r3, [pc, #668]	; (8006604 <_dtoa_r+0x360>)
 8006368:	9306      	str	r3, [sp, #24]
 800636a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800636c:	2b00      	cmp	r3, #0
 800636e:	d0e5      	beq.n	800633c <_dtoa_r+0x98>
 8006370:	4ba5      	ldr	r3, [pc, #660]	; (8006608 <_dtoa_r+0x364>)
 8006372:	e7e1      	b.n	8006338 <_dtoa_r+0x94>
 8006374:	ab1a      	add	r3, sp, #104	; 0x68
 8006376:	9301      	str	r3, [sp, #4]
 8006378:	ab1b      	add	r3, sp, #108	; 0x6c
 800637a:	9300      	str	r3, [sp, #0]
 800637c:	0038      	movs	r0, r7
 800637e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006380:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006382:	f001 f903 	bl	800758c <__d2b>
 8006386:	006e      	lsls	r6, r5, #1
 8006388:	9005      	str	r0, [sp, #20]
 800638a:	0d76      	lsrs	r6, r6, #21
 800638c:	d100      	bne.n	8006390 <_dtoa_r+0xec>
 800638e:	e07c      	b.n	800648a <_dtoa_r+0x1e6>
 8006390:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006392:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006394:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006396:	4a9d      	ldr	r2, [pc, #628]	; (800660c <_dtoa_r+0x368>)
 8006398:	031b      	lsls	r3, r3, #12
 800639a:	0b1b      	lsrs	r3, r3, #12
 800639c:	431a      	orrs	r2, r3
 800639e:	0011      	movs	r1, r2
 80063a0:	4b9b      	ldr	r3, [pc, #620]	; (8006610 <_dtoa_r+0x36c>)
 80063a2:	9418      	str	r4, [sp, #96]	; 0x60
 80063a4:	18f6      	adds	r6, r6, r3
 80063a6:	2200      	movs	r2, #0
 80063a8:	4b9a      	ldr	r3, [pc, #616]	; (8006614 <_dtoa_r+0x370>)
 80063aa:	f7fb fa27 	bl	80017fc <__aeabi_dsub>
 80063ae:	4a9a      	ldr	r2, [pc, #616]	; (8006618 <_dtoa_r+0x374>)
 80063b0:	4b9a      	ldr	r3, [pc, #616]	; (800661c <_dtoa_r+0x378>)
 80063b2:	f7fa ffb7 	bl	8001324 <__aeabi_dmul>
 80063b6:	4a9a      	ldr	r2, [pc, #616]	; (8006620 <_dtoa_r+0x37c>)
 80063b8:	4b9a      	ldr	r3, [pc, #616]	; (8006624 <_dtoa_r+0x380>)
 80063ba:	f7fa f875 	bl	80004a8 <__aeabi_dadd>
 80063be:	0004      	movs	r4, r0
 80063c0:	0030      	movs	r0, r6
 80063c2:	000d      	movs	r5, r1
 80063c4:	f7fb fe00 	bl	8001fc8 <__aeabi_i2d>
 80063c8:	4a97      	ldr	r2, [pc, #604]	; (8006628 <_dtoa_r+0x384>)
 80063ca:	4b98      	ldr	r3, [pc, #608]	; (800662c <_dtoa_r+0x388>)
 80063cc:	f7fa ffaa 	bl	8001324 <__aeabi_dmul>
 80063d0:	0002      	movs	r2, r0
 80063d2:	000b      	movs	r3, r1
 80063d4:	0020      	movs	r0, r4
 80063d6:	0029      	movs	r1, r5
 80063d8:	f7fa f866 	bl	80004a8 <__aeabi_dadd>
 80063dc:	0004      	movs	r4, r0
 80063de:	000d      	movs	r5, r1
 80063e0:	f7fb fdbc 	bl	8001f5c <__aeabi_d2iz>
 80063e4:	2200      	movs	r2, #0
 80063e6:	9002      	str	r0, [sp, #8]
 80063e8:	2300      	movs	r3, #0
 80063ea:	0020      	movs	r0, r4
 80063ec:	0029      	movs	r1, r5
 80063ee:	f7fa f833 	bl	8000458 <__aeabi_dcmplt>
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d00b      	beq.n	800640e <_dtoa_r+0x16a>
 80063f6:	9802      	ldr	r0, [sp, #8]
 80063f8:	f7fb fde6 	bl	8001fc8 <__aeabi_i2d>
 80063fc:	002b      	movs	r3, r5
 80063fe:	0022      	movs	r2, r4
 8006400:	f7fa f824 	bl	800044c <__aeabi_dcmpeq>
 8006404:	4243      	negs	r3, r0
 8006406:	4158      	adcs	r0, r3
 8006408:	9b02      	ldr	r3, [sp, #8]
 800640a:	1a1b      	subs	r3, r3, r0
 800640c:	9302      	str	r3, [sp, #8]
 800640e:	2301      	movs	r3, #1
 8006410:	9316      	str	r3, [sp, #88]	; 0x58
 8006412:	9b02      	ldr	r3, [sp, #8]
 8006414:	2b16      	cmp	r3, #22
 8006416:	d80f      	bhi.n	8006438 <_dtoa_r+0x194>
 8006418:	9812      	ldr	r0, [sp, #72]	; 0x48
 800641a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800641c:	00da      	lsls	r2, r3, #3
 800641e:	4b84      	ldr	r3, [pc, #528]	; (8006630 <_dtoa_r+0x38c>)
 8006420:	189b      	adds	r3, r3, r2
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f7fa f817 	bl	8000458 <__aeabi_dcmplt>
 800642a:	2800      	cmp	r0, #0
 800642c:	d049      	beq.n	80064c2 <_dtoa_r+0x21e>
 800642e:	9b02      	ldr	r3, [sp, #8]
 8006430:	3b01      	subs	r3, #1
 8006432:	9302      	str	r3, [sp, #8]
 8006434:	2300      	movs	r3, #0
 8006436:	9316      	str	r3, [sp, #88]	; 0x58
 8006438:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800643a:	1b9e      	subs	r6, r3, r6
 800643c:	2300      	movs	r3, #0
 800643e:	930a      	str	r3, [sp, #40]	; 0x28
 8006440:	0033      	movs	r3, r6
 8006442:	3b01      	subs	r3, #1
 8006444:	930d      	str	r3, [sp, #52]	; 0x34
 8006446:	d504      	bpl.n	8006452 <_dtoa_r+0x1ae>
 8006448:	2301      	movs	r3, #1
 800644a:	1b9b      	subs	r3, r3, r6
 800644c:	930a      	str	r3, [sp, #40]	; 0x28
 800644e:	2300      	movs	r3, #0
 8006450:	930d      	str	r3, [sp, #52]	; 0x34
 8006452:	9b02      	ldr	r3, [sp, #8]
 8006454:	2b00      	cmp	r3, #0
 8006456:	db36      	blt.n	80064c6 <_dtoa_r+0x222>
 8006458:	9a02      	ldr	r2, [sp, #8]
 800645a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800645c:	4694      	mov	ip, r2
 800645e:	4463      	add	r3, ip
 8006460:	930d      	str	r3, [sp, #52]	; 0x34
 8006462:	2300      	movs	r3, #0
 8006464:	9215      	str	r2, [sp, #84]	; 0x54
 8006466:	930e      	str	r3, [sp, #56]	; 0x38
 8006468:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800646a:	2401      	movs	r4, #1
 800646c:	2b09      	cmp	r3, #9
 800646e:	d864      	bhi.n	800653a <_dtoa_r+0x296>
 8006470:	2b05      	cmp	r3, #5
 8006472:	dd02      	ble.n	800647a <_dtoa_r+0x1d6>
 8006474:	2400      	movs	r4, #0
 8006476:	3b04      	subs	r3, #4
 8006478:	9322      	str	r3, [sp, #136]	; 0x88
 800647a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800647c:	1e98      	subs	r0, r3, #2
 800647e:	2803      	cmp	r0, #3
 8006480:	d864      	bhi.n	800654c <_dtoa_r+0x2a8>
 8006482:	f7f9 fe49 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006486:	3829      	.short	0x3829
 8006488:	5836      	.short	0x5836
 800648a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800648c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800648e:	189e      	adds	r6, r3, r2
 8006490:	4b68      	ldr	r3, [pc, #416]	; (8006634 <_dtoa_r+0x390>)
 8006492:	18f2      	adds	r2, r6, r3
 8006494:	2a20      	cmp	r2, #32
 8006496:	dd0f      	ble.n	80064b8 <_dtoa_r+0x214>
 8006498:	2340      	movs	r3, #64	; 0x40
 800649a:	1a9b      	subs	r3, r3, r2
 800649c:	409d      	lsls	r5, r3
 800649e:	4b66      	ldr	r3, [pc, #408]	; (8006638 <_dtoa_r+0x394>)
 80064a0:	9802      	ldr	r0, [sp, #8]
 80064a2:	18f3      	adds	r3, r6, r3
 80064a4:	40d8      	lsrs	r0, r3
 80064a6:	4328      	orrs	r0, r5
 80064a8:	f7fb fdbe 	bl	8002028 <__aeabi_ui2d>
 80064ac:	2301      	movs	r3, #1
 80064ae:	4c63      	ldr	r4, [pc, #396]	; (800663c <_dtoa_r+0x398>)
 80064b0:	3e01      	subs	r6, #1
 80064b2:	1909      	adds	r1, r1, r4
 80064b4:	9318      	str	r3, [sp, #96]	; 0x60
 80064b6:	e776      	b.n	80063a6 <_dtoa_r+0x102>
 80064b8:	2320      	movs	r3, #32
 80064ba:	9802      	ldr	r0, [sp, #8]
 80064bc:	1a9b      	subs	r3, r3, r2
 80064be:	4098      	lsls	r0, r3
 80064c0:	e7f2      	b.n	80064a8 <_dtoa_r+0x204>
 80064c2:	9016      	str	r0, [sp, #88]	; 0x58
 80064c4:	e7b8      	b.n	8006438 <_dtoa_r+0x194>
 80064c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064c8:	9a02      	ldr	r2, [sp, #8]
 80064ca:	1a9b      	subs	r3, r3, r2
 80064cc:	930a      	str	r3, [sp, #40]	; 0x28
 80064ce:	4253      	negs	r3, r2
 80064d0:	930e      	str	r3, [sp, #56]	; 0x38
 80064d2:	2300      	movs	r3, #0
 80064d4:	9315      	str	r3, [sp, #84]	; 0x54
 80064d6:	e7c7      	b.n	8006468 <_dtoa_r+0x1c4>
 80064d8:	2300      	movs	r3, #0
 80064da:	930f      	str	r3, [sp, #60]	; 0x3c
 80064dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80064de:	930c      	str	r3, [sp, #48]	; 0x30
 80064e0:	9307      	str	r3, [sp, #28]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	dc13      	bgt.n	800650e <_dtoa_r+0x26a>
 80064e6:	2301      	movs	r3, #1
 80064e8:	001a      	movs	r2, r3
 80064ea:	930c      	str	r3, [sp, #48]	; 0x30
 80064ec:	9307      	str	r3, [sp, #28]
 80064ee:	9223      	str	r2, [sp, #140]	; 0x8c
 80064f0:	e00d      	b.n	800650e <_dtoa_r+0x26a>
 80064f2:	2301      	movs	r3, #1
 80064f4:	e7f1      	b.n	80064da <_dtoa_r+0x236>
 80064f6:	2300      	movs	r3, #0
 80064f8:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80064fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80064fc:	4694      	mov	ip, r2
 80064fe:	9b02      	ldr	r3, [sp, #8]
 8006500:	4463      	add	r3, ip
 8006502:	930c      	str	r3, [sp, #48]	; 0x30
 8006504:	3301      	adds	r3, #1
 8006506:	9307      	str	r3, [sp, #28]
 8006508:	2b00      	cmp	r3, #0
 800650a:	dc00      	bgt.n	800650e <_dtoa_r+0x26a>
 800650c:	2301      	movs	r3, #1
 800650e:	2200      	movs	r2, #0
 8006510:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006512:	6042      	str	r2, [r0, #4]
 8006514:	3204      	adds	r2, #4
 8006516:	0015      	movs	r5, r2
 8006518:	3514      	adds	r5, #20
 800651a:	6841      	ldr	r1, [r0, #4]
 800651c:	429d      	cmp	r5, r3
 800651e:	d919      	bls.n	8006554 <_dtoa_r+0x2b0>
 8006520:	0038      	movs	r0, r7
 8006522:	f000 fcfb 	bl	8006f1c <_Balloc>
 8006526:	9006      	str	r0, [sp, #24]
 8006528:	2800      	cmp	r0, #0
 800652a:	d117      	bne.n	800655c <_dtoa_r+0x2b8>
 800652c:	21d5      	movs	r1, #213	; 0xd5
 800652e:	0002      	movs	r2, r0
 8006530:	4b43      	ldr	r3, [pc, #268]	; (8006640 <_dtoa_r+0x39c>)
 8006532:	0049      	lsls	r1, r1, #1
 8006534:	e6cb      	b.n	80062ce <_dtoa_r+0x2a>
 8006536:	2301      	movs	r3, #1
 8006538:	e7de      	b.n	80064f8 <_dtoa_r+0x254>
 800653a:	2300      	movs	r3, #0
 800653c:	940f      	str	r4, [sp, #60]	; 0x3c
 800653e:	9322      	str	r3, [sp, #136]	; 0x88
 8006540:	3b01      	subs	r3, #1
 8006542:	930c      	str	r3, [sp, #48]	; 0x30
 8006544:	9307      	str	r3, [sp, #28]
 8006546:	2200      	movs	r2, #0
 8006548:	3313      	adds	r3, #19
 800654a:	e7d0      	b.n	80064ee <_dtoa_r+0x24a>
 800654c:	2301      	movs	r3, #1
 800654e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006550:	3b02      	subs	r3, #2
 8006552:	e7f6      	b.n	8006542 <_dtoa_r+0x29e>
 8006554:	3101      	adds	r1, #1
 8006556:	6041      	str	r1, [r0, #4]
 8006558:	0052      	lsls	r2, r2, #1
 800655a:	e7dc      	b.n	8006516 <_dtoa_r+0x272>
 800655c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800655e:	9a06      	ldr	r2, [sp, #24]
 8006560:	601a      	str	r2, [r3, #0]
 8006562:	9b07      	ldr	r3, [sp, #28]
 8006564:	2b0e      	cmp	r3, #14
 8006566:	d900      	bls.n	800656a <_dtoa_r+0x2c6>
 8006568:	e0eb      	b.n	8006742 <_dtoa_r+0x49e>
 800656a:	2c00      	cmp	r4, #0
 800656c:	d100      	bne.n	8006570 <_dtoa_r+0x2cc>
 800656e:	e0e8      	b.n	8006742 <_dtoa_r+0x49e>
 8006570:	9b02      	ldr	r3, [sp, #8]
 8006572:	2b00      	cmp	r3, #0
 8006574:	dd68      	ble.n	8006648 <_dtoa_r+0x3a4>
 8006576:	001a      	movs	r2, r3
 8006578:	210f      	movs	r1, #15
 800657a:	4b2d      	ldr	r3, [pc, #180]	; (8006630 <_dtoa_r+0x38c>)
 800657c:	400a      	ands	r2, r1
 800657e:	00d2      	lsls	r2, r2, #3
 8006580:	189b      	adds	r3, r3, r2
 8006582:	681d      	ldr	r5, [r3, #0]
 8006584:	685e      	ldr	r6, [r3, #4]
 8006586:	9b02      	ldr	r3, [sp, #8]
 8006588:	111c      	asrs	r4, r3, #4
 800658a:	2302      	movs	r3, #2
 800658c:	9310      	str	r3, [sp, #64]	; 0x40
 800658e:	9b02      	ldr	r3, [sp, #8]
 8006590:	05db      	lsls	r3, r3, #23
 8006592:	d50b      	bpl.n	80065ac <_dtoa_r+0x308>
 8006594:	4b2b      	ldr	r3, [pc, #172]	; (8006644 <_dtoa_r+0x3a0>)
 8006596:	400c      	ands	r4, r1
 8006598:	6a1a      	ldr	r2, [r3, #32]
 800659a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800659e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80065a0:	f7fa fabe 	bl	8000b20 <__aeabi_ddiv>
 80065a4:	2303      	movs	r3, #3
 80065a6:	9008      	str	r0, [sp, #32]
 80065a8:	9109      	str	r1, [sp, #36]	; 0x24
 80065aa:	9310      	str	r3, [sp, #64]	; 0x40
 80065ac:	4b25      	ldr	r3, [pc, #148]	; (8006644 <_dtoa_r+0x3a0>)
 80065ae:	9314      	str	r3, [sp, #80]	; 0x50
 80065b0:	2c00      	cmp	r4, #0
 80065b2:	d108      	bne.n	80065c6 <_dtoa_r+0x322>
 80065b4:	9808      	ldr	r0, [sp, #32]
 80065b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065b8:	002a      	movs	r2, r5
 80065ba:	0033      	movs	r3, r6
 80065bc:	f7fa fab0 	bl	8000b20 <__aeabi_ddiv>
 80065c0:	9008      	str	r0, [sp, #32]
 80065c2:	9109      	str	r1, [sp, #36]	; 0x24
 80065c4:	e05c      	b.n	8006680 <_dtoa_r+0x3dc>
 80065c6:	2301      	movs	r3, #1
 80065c8:	421c      	tst	r4, r3
 80065ca:	d00b      	beq.n	80065e4 <_dtoa_r+0x340>
 80065cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80065ce:	0028      	movs	r0, r5
 80065d0:	3301      	adds	r3, #1
 80065d2:	9310      	str	r3, [sp, #64]	; 0x40
 80065d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065d6:	0031      	movs	r1, r6
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	f7fa fea2 	bl	8001324 <__aeabi_dmul>
 80065e0:	0005      	movs	r5, r0
 80065e2:	000e      	movs	r6, r1
 80065e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80065e6:	1064      	asrs	r4, r4, #1
 80065e8:	3308      	adds	r3, #8
 80065ea:	e7e0      	b.n	80065ae <_dtoa_r+0x30a>
 80065ec:	080088cd 	.word	0x080088cd
 80065f0:	080088e4 	.word	0x080088e4
 80065f4:	7ff00000 	.word	0x7ff00000
 80065f8:	0000270f 	.word	0x0000270f
 80065fc:	080088c9 	.word	0x080088c9
 8006600:	080088cc 	.word	0x080088cc
 8006604:	0800889c 	.word	0x0800889c
 8006608:	0800889d 	.word	0x0800889d
 800660c:	3ff00000 	.word	0x3ff00000
 8006610:	fffffc01 	.word	0xfffffc01
 8006614:	3ff80000 	.word	0x3ff80000
 8006618:	636f4361 	.word	0x636f4361
 800661c:	3fd287a7 	.word	0x3fd287a7
 8006620:	8b60c8b3 	.word	0x8b60c8b3
 8006624:	3fc68a28 	.word	0x3fc68a28
 8006628:	509f79fb 	.word	0x509f79fb
 800662c:	3fd34413 	.word	0x3fd34413
 8006630:	080089d8 	.word	0x080089d8
 8006634:	00000432 	.word	0x00000432
 8006638:	00000412 	.word	0x00000412
 800663c:	fe100000 	.word	0xfe100000
 8006640:	0800893f 	.word	0x0800893f
 8006644:	080089b0 	.word	0x080089b0
 8006648:	2302      	movs	r3, #2
 800664a:	9310      	str	r3, [sp, #64]	; 0x40
 800664c:	9b02      	ldr	r3, [sp, #8]
 800664e:	2b00      	cmp	r3, #0
 8006650:	d016      	beq.n	8006680 <_dtoa_r+0x3dc>
 8006652:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006654:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006656:	425c      	negs	r4, r3
 8006658:	230f      	movs	r3, #15
 800665a:	4ab6      	ldr	r2, [pc, #728]	; (8006934 <_dtoa_r+0x690>)
 800665c:	4023      	ands	r3, r4
 800665e:	00db      	lsls	r3, r3, #3
 8006660:	18d3      	adds	r3, r2, r3
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f7fa fe5d 	bl	8001324 <__aeabi_dmul>
 800666a:	2601      	movs	r6, #1
 800666c:	2300      	movs	r3, #0
 800666e:	9008      	str	r0, [sp, #32]
 8006670:	9109      	str	r1, [sp, #36]	; 0x24
 8006672:	4db1      	ldr	r5, [pc, #708]	; (8006938 <_dtoa_r+0x694>)
 8006674:	1124      	asrs	r4, r4, #4
 8006676:	2c00      	cmp	r4, #0
 8006678:	d000      	beq.n	800667c <_dtoa_r+0x3d8>
 800667a:	e094      	b.n	80067a6 <_dtoa_r+0x502>
 800667c:	2b00      	cmp	r3, #0
 800667e:	d19f      	bne.n	80065c0 <_dtoa_r+0x31c>
 8006680:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006682:	2b00      	cmp	r3, #0
 8006684:	d100      	bne.n	8006688 <_dtoa_r+0x3e4>
 8006686:	e09b      	b.n	80067c0 <_dtoa_r+0x51c>
 8006688:	9c08      	ldr	r4, [sp, #32]
 800668a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800668c:	2200      	movs	r2, #0
 800668e:	0020      	movs	r0, r4
 8006690:	0029      	movs	r1, r5
 8006692:	4baa      	ldr	r3, [pc, #680]	; (800693c <_dtoa_r+0x698>)
 8006694:	f7f9 fee0 	bl	8000458 <__aeabi_dcmplt>
 8006698:	2800      	cmp	r0, #0
 800669a:	d100      	bne.n	800669e <_dtoa_r+0x3fa>
 800669c:	e090      	b.n	80067c0 <_dtoa_r+0x51c>
 800669e:	9b07      	ldr	r3, [sp, #28]
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d100      	bne.n	80066a6 <_dtoa_r+0x402>
 80066a4:	e08c      	b.n	80067c0 <_dtoa_r+0x51c>
 80066a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	dd46      	ble.n	800673a <_dtoa_r+0x496>
 80066ac:	9b02      	ldr	r3, [sp, #8]
 80066ae:	2200      	movs	r2, #0
 80066b0:	0020      	movs	r0, r4
 80066b2:	0029      	movs	r1, r5
 80066b4:	1e5e      	subs	r6, r3, #1
 80066b6:	4ba2      	ldr	r3, [pc, #648]	; (8006940 <_dtoa_r+0x69c>)
 80066b8:	f7fa fe34 	bl	8001324 <__aeabi_dmul>
 80066bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80066be:	9008      	str	r0, [sp, #32]
 80066c0:	9109      	str	r1, [sp, #36]	; 0x24
 80066c2:	3301      	adds	r3, #1
 80066c4:	9310      	str	r3, [sp, #64]	; 0x40
 80066c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066c8:	9810      	ldr	r0, [sp, #64]	; 0x40
 80066ca:	9c08      	ldr	r4, [sp, #32]
 80066cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80066ce:	9314      	str	r3, [sp, #80]	; 0x50
 80066d0:	f7fb fc7a 	bl	8001fc8 <__aeabi_i2d>
 80066d4:	0022      	movs	r2, r4
 80066d6:	002b      	movs	r3, r5
 80066d8:	f7fa fe24 	bl	8001324 <__aeabi_dmul>
 80066dc:	2200      	movs	r2, #0
 80066de:	4b99      	ldr	r3, [pc, #612]	; (8006944 <_dtoa_r+0x6a0>)
 80066e0:	f7f9 fee2 	bl	80004a8 <__aeabi_dadd>
 80066e4:	9010      	str	r0, [sp, #64]	; 0x40
 80066e6:	9111      	str	r1, [sp, #68]	; 0x44
 80066e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066ec:	9208      	str	r2, [sp, #32]
 80066ee:	9309      	str	r3, [sp, #36]	; 0x24
 80066f0:	4a95      	ldr	r2, [pc, #596]	; (8006948 <_dtoa_r+0x6a4>)
 80066f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80066f4:	4694      	mov	ip, r2
 80066f6:	4463      	add	r3, ip
 80066f8:	9317      	str	r3, [sp, #92]	; 0x5c
 80066fa:	9309      	str	r3, [sp, #36]	; 0x24
 80066fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d161      	bne.n	80067c6 <_dtoa_r+0x522>
 8006702:	2200      	movs	r2, #0
 8006704:	0020      	movs	r0, r4
 8006706:	0029      	movs	r1, r5
 8006708:	4b90      	ldr	r3, [pc, #576]	; (800694c <_dtoa_r+0x6a8>)
 800670a:	f7fb f877 	bl	80017fc <__aeabi_dsub>
 800670e:	9a08      	ldr	r2, [sp, #32]
 8006710:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006712:	0004      	movs	r4, r0
 8006714:	000d      	movs	r5, r1
 8006716:	f7f9 feb3 	bl	8000480 <__aeabi_dcmpgt>
 800671a:	2800      	cmp	r0, #0
 800671c:	d000      	beq.n	8006720 <_dtoa_r+0x47c>
 800671e:	e2af      	b.n	8006c80 <_dtoa_r+0x9dc>
 8006720:	488b      	ldr	r0, [pc, #556]	; (8006950 <_dtoa_r+0x6ac>)
 8006722:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006724:	4684      	mov	ip, r0
 8006726:	4461      	add	r1, ip
 8006728:	000b      	movs	r3, r1
 800672a:	0020      	movs	r0, r4
 800672c:	0029      	movs	r1, r5
 800672e:	9a08      	ldr	r2, [sp, #32]
 8006730:	f7f9 fe92 	bl	8000458 <__aeabi_dcmplt>
 8006734:	2800      	cmp	r0, #0
 8006736:	d000      	beq.n	800673a <_dtoa_r+0x496>
 8006738:	e29f      	b.n	8006c7a <_dtoa_r+0x9d6>
 800673a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800673c:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800673e:	9308      	str	r3, [sp, #32]
 8006740:	9409      	str	r4, [sp, #36]	; 0x24
 8006742:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006744:	2b00      	cmp	r3, #0
 8006746:	da00      	bge.n	800674a <_dtoa_r+0x4a6>
 8006748:	e172      	b.n	8006a30 <_dtoa_r+0x78c>
 800674a:	9a02      	ldr	r2, [sp, #8]
 800674c:	2a0e      	cmp	r2, #14
 800674e:	dd00      	ble.n	8006752 <_dtoa_r+0x4ae>
 8006750:	e16e      	b.n	8006a30 <_dtoa_r+0x78c>
 8006752:	4b78      	ldr	r3, [pc, #480]	; (8006934 <_dtoa_r+0x690>)
 8006754:	00d2      	lsls	r2, r2, #3
 8006756:	189b      	adds	r3, r3, r2
 8006758:	685c      	ldr	r4, [r3, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	930a      	str	r3, [sp, #40]	; 0x28
 800675e:	940b      	str	r4, [sp, #44]	; 0x2c
 8006760:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006762:	2b00      	cmp	r3, #0
 8006764:	db00      	blt.n	8006768 <_dtoa_r+0x4c4>
 8006766:	e0f7      	b.n	8006958 <_dtoa_r+0x6b4>
 8006768:	9b07      	ldr	r3, [sp, #28]
 800676a:	2b00      	cmp	r3, #0
 800676c:	dd00      	ble.n	8006770 <_dtoa_r+0x4cc>
 800676e:	e0f3      	b.n	8006958 <_dtoa_r+0x6b4>
 8006770:	d000      	beq.n	8006774 <_dtoa_r+0x4d0>
 8006772:	e282      	b.n	8006c7a <_dtoa_r+0x9d6>
 8006774:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006776:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006778:	2200      	movs	r2, #0
 800677a:	4b74      	ldr	r3, [pc, #464]	; (800694c <_dtoa_r+0x6a8>)
 800677c:	f7fa fdd2 	bl	8001324 <__aeabi_dmul>
 8006780:	9a08      	ldr	r2, [sp, #32]
 8006782:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006784:	f7f9 fe86 	bl	8000494 <__aeabi_dcmpge>
 8006788:	9e07      	ldr	r6, [sp, #28]
 800678a:	0035      	movs	r5, r6
 800678c:	2800      	cmp	r0, #0
 800678e:	d000      	beq.n	8006792 <_dtoa_r+0x4ee>
 8006790:	e259      	b.n	8006c46 <_dtoa_r+0x9a2>
 8006792:	9b06      	ldr	r3, [sp, #24]
 8006794:	9a06      	ldr	r2, [sp, #24]
 8006796:	3301      	adds	r3, #1
 8006798:	9308      	str	r3, [sp, #32]
 800679a:	2331      	movs	r3, #49	; 0x31
 800679c:	7013      	strb	r3, [r2, #0]
 800679e:	9b02      	ldr	r3, [sp, #8]
 80067a0:	3301      	adds	r3, #1
 80067a2:	9302      	str	r3, [sp, #8]
 80067a4:	e254      	b.n	8006c50 <_dtoa_r+0x9ac>
 80067a6:	4234      	tst	r4, r6
 80067a8:	d007      	beq.n	80067ba <_dtoa_r+0x516>
 80067aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067ac:	3301      	adds	r3, #1
 80067ae:	9310      	str	r3, [sp, #64]	; 0x40
 80067b0:	682a      	ldr	r2, [r5, #0]
 80067b2:	686b      	ldr	r3, [r5, #4]
 80067b4:	f7fa fdb6 	bl	8001324 <__aeabi_dmul>
 80067b8:	0033      	movs	r3, r6
 80067ba:	1064      	asrs	r4, r4, #1
 80067bc:	3508      	adds	r5, #8
 80067be:	e75a      	b.n	8006676 <_dtoa_r+0x3d2>
 80067c0:	9e02      	ldr	r6, [sp, #8]
 80067c2:	9b07      	ldr	r3, [sp, #28]
 80067c4:	e780      	b.n	80066c8 <_dtoa_r+0x424>
 80067c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80067c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80067ca:	1e5a      	subs	r2, r3, #1
 80067cc:	4b59      	ldr	r3, [pc, #356]	; (8006934 <_dtoa_r+0x690>)
 80067ce:	00d2      	lsls	r2, r2, #3
 80067d0:	189b      	adds	r3, r3, r2
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	2900      	cmp	r1, #0
 80067d8:	d051      	beq.n	800687e <_dtoa_r+0x5da>
 80067da:	2000      	movs	r0, #0
 80067dc:	495d      	ldr	r1, [pc, #372]	; (8006954 <_dtoa_r+0x6b0>)
 80067de:	f7fa f99f 	bl	8000b20 <__aeabi_ddiv>
 80067e2:	9a08      	ldr	r2, [sp, #32]
 80067e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067e6:	f7fb f809 	bl	80017fc <__aeabi_dsub>
 80067ea:	9a06      	ldr	r2, [sp, #24]
 80067ec:	9b06      	ldr	r3, [sp, #24]
 80067ee:	4694      	mov	ip, r2
 80067f0:	9317      	str	r3, [sp, #92]	; 0x5c
 80067f2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80067f4:	9010      	str	r0, [sp, #64]	; 0x40
 80067f6:	9111      	str	r1, [sp, #68]	; 0x44
 80067f8:	4463      	add	r3, ip
 80067fa:	9319      	str	r3, [sp, #100]	; 0x64
 80067fc:	0029      	movs	r1, r5
 80067fe:	0020      	movs	r0, r4
 8006800:	f7fb fbac 	bl	8001f5c <__aeabi_d2iz>
 8006804:	9014      	str	r0, [sp, #80]	; 0x50
 8006806:	f7fb fbdf 	bl	8001fc8 <__aeabi_i2d>
 800680a:	0002      	movs	r2, r0
 800680c:	000b      	movs	r3, r1
 800680e:	0020      	movs	r0, r4
 8006810:	0029      	movs	r1, r5
 8006812:	f7fa fff3 	bl	80017fc <__aeabi_dsub>
 8006816:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006818:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800681a:	3301      	adds	r3, #1
 800681c:	9308      	str	r3, [sp, #32]
 800681e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006820:	0004      	movs	r4, r0
 8006822:	3330      	adds	r3, #48	; 0x30
 8006824:	7013      	strb	r3, [r2, #0]
 8006826:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006828:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800682a:	000d      	movs	r5, r1
 800682c:	f7f9 fe14 	bl	8000458 <__aeabi_dcmplt>
 8006830:	2800      	cmp	r0, #0
 8006832:	d175      	bne.n	8006920 <_dtoa_r+0x67c>
 8006834:	0022      	movs	r2, r4
 8006836:	002b      	movs	r3, r5
 8006838:	2000      	movs	r0, #0
 800683a:	4940      	ldr	r1, [pc, #256]	; (800693c <_dtoa_r+0x698>)
 800683c:	f7fa ffde 	bl	80017fc <__aeabi_dsub>
 8006840:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006842:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006844:	f7f9 fe08 	bl	8000458 <__aeabi_dcmplt>
 8006848:	2800      	cmp	r0, #0
 800684a:	d000      	beq.n	800684e <_dtoa_r+0x5aa>
 800684c:	e0d2      	b.n	80069f4 <_dtoa_r+0x750>
 800684e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006850:	9a08      	ldr	r2, [sp, #32]
 8006852:	4293      	cmp	r3, r2
 8006854:	d100      	bne.n	8006858 <_dtoa_r+0x5b4>
 8006856:	e770      	b.n	800673a <_dtoa_r+0x496>
 8006858:	9810      	ldr	r0, [sp, #64]	; 0x40
 800685a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800685c:	2200      	movs	r2, #0
 800685e:	4b38      	ldr	r3, [pc, #224]	; (8006940 <_dtoa_r+0x69c>)
 8006860:	f7fa fd60 	bl	8001324 <__aeabi_dmul>
 8006864:	4b36      	ldr	r3, [pc, #216]	; (8006940 <_dtoa_r+0x69c>)
 8006866:	9010      	str	r0, [sp, #64]	; 0x40
 8006868:	9111      	str	r1, [sp, #68]	; 0x44
 800686a:	2200      	movs	r2, #0
 800686c:	0020      	movs	r0, r4
 800686e:	0029      	movs	r1, r5
 8006870:	f7fa fd58 	bl	8001324 <__aeabi_dmul>
 8006874:	9b08      	ldr	r3, [sp, #32]
 8006876:	0004      	movs	r4, r0
 8006878:	000d      	movs	r5, r1
 800687a:	9317      	str	r3, [sp, #92]	; 0x5c
 800687c:	e7be      	b.n	80067fc <_dtoa_r+0x558>
 800687e:	9808      	ldr	r0, [sp, #32]
 8006880:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006882:	f7fa fd4f 	bl	8001324 <__aeabi_dmul>
 8006886:	9a06      	ldr	r2, [sp, #24]
 8006888:	9b06      	ldr	r3, [sp, #24]
 800688a:	4694      	mov	ip, r2
 800688c:	9308      	str	r3, [sp, #32]
 800688e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006890:	9010      	str	r0, [sp, #64]	; 0x40
 8006892:	9111      	str	r1, [sp, #68]	; 0x44
 8006894:	4463      	add	r3, ip
 8006896:	9319      	str	r3, [sp, #100]	; 0x64
 8006898:	0029      	movs	r1, r5
 800689a:	0020      	movs	r0, r4
 800689c:	f7fb fb5e 	bl	8001f5c <__aeabi_d2iz>
 80068a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80068a2:	f7fb fb91 	bl	8001fc8 <__aeabi_i2d>
 80068a6:	0002      	movs	r2, r0
 80068a8:	000b      	movs	r3, r1
 80068aa:	0020      	movs	r0, r4
 80068ac:	0029      	movs	r1, r5
 80068ae:	f7fa ffa5 	bl	80017fc <__aeabi_dsub>
 80068b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80068b4:	9a08      	ldr	r2, [sp, #32]
 80068b6:	3330      	adds	r3, #48	; 0x30
 80068b8:	7013      	strb	r3, [r2, #0]
 80068ba:	0013      	movs	r3, r2
 80068bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80068be:	3301      	adds	r3, #1
 80068c0:	0004      	movs	r4, r0
 80068c2:	000d      	movs	r5, r1
 80068c4:	9308      	str	r3, [sp, #32]
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d12c      	bne.n	8006924 <_dtoa_r+0x680>
 80068ca:	9810      	ldr	r0, [sp, #64]	; 0x40
 80068cc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80068ce:	9a06      	ldr	r2, [sp, #24]
 80068d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80068d2:	4694      	mov	ip, r2
 80068d4:	4463      	add	r3, ip
 80068d6:	2200      	movs	r2, #0
 80068d8:	9308      	str	r3, [sp, #32]
 80068da:	4b1e      	ldr	r3, [pc, #120]	; (8006954 <_dtoa_r+0x6b0>)
 80068dc:	f7f9 fde4 	bl	80004a8 <__aeabi_dadd>
 80068e0:	0002      	movs	r2, r0
 80068e2:	000b      	movs	r3, r1
 80068e4:	0020      	movs	r0, r4
 80068e6:	0029      	movs	r1, r5
 80068e8:	f7f9 fdca 	bl	8000480 <__aeabi_dcmpgt>
 80068ec:	2800      	cmp	r0, #0
 80068ee:	d000      	beq.n	80068f2 <_dtoa_r+0x64e>
 80068f0:	e080      	b.n	80069f4 <_dtoa_r+0x750>
 80068f2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80068f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068f6:	2000      	movs	r0, #0
 80068f8:	4916      	ldr	r1, [pc, #88]	; (8006954 <_dtoa_r+0x6b0>)
 80068fa:	f7fa ff7f 	bl	80017fc <__aeabi_dsub>
 80068fe:	0002      	movs	r2, r0
 8006900:	000b      	movs	r3, r1
 8006902:	0020      	movs	r0, r4
 8006904:	0029      	movs	r1, r5
 8006906:	f7f9 fda7 	bl	8000458 <__aeabi_dcmplt>
 800690a:	2800      	cmp	r0, #0
 800690c:	d100      	bne.n	8006910 <_dtoa_r+0x66c>
 800690e:	e714      	b.n	800673a <_dtoa_r+0x496>
 8006910:	9b08      	ldr	r3, [sp, #32]
 8006912:	001a      	movs	r2, r3
 8006914:	3a01      	subs	r2, #1
 8006916:	9208      	str	r2, [sp, #32]
 8006918:	7812      	ldrb	r2, [r2, #0]
 800691a:	2a30      	cmp	r2, #48	; 0x30
 800691c:	d0f8      	beq.n	8006910 <_dtoa_r+0x66c>
 800691e:	9308      	str	r3, [sp, #32]
 8006920:	9602      	str	r6, [sp, #8]
 8006922:	e055      	b.n	80069d0 <_dtoa_r+0x72c>
 8006924:	2200      	movs	r2, #0
 8006926:	4b06      	ldr	r3, [pc, #24]	; (8006940 <_dtoa_r+0x69c>)
 8006928:	f7fa fcfc 	bl	8001324 <__aeabi_dmul>
 800692c:	0004      	movs	r4, r0
 800692e:	000d      	movs	r5, r1
 8006930:	e7b2      	b.n	8006898 <_dtoa_r+0x5f4>
 8006932:	46c0      	nop			; (mov r8, r8)
 8006934:	080089d8 	.word	0x080089d8
 8006938:	080089b0 	.word	0x080089b0
 800693c:	3ff00000 	.word	0x3ff00000
 8006940:	40240000 	.word	0x40240000
 8006944:	401c0000 	.word	0x401c0000
 8006948:	fcc00000 	.word	0xfcc00000
 800694c:	40140000 	.word	0x40140000
 8006950:	7cc00000 	.word	0x7cc00000
 8006954:	3fe00000 	.word	0x3fe00000
 8006958:	9b07      	ldr	r3, [sp, #28]
 800695a:	9e06      	ldr	r6, [sp, #24]
 800695c:	3b01      	subs	r3, #1
 800695e:	199b      	adds	r3, r3, r6
 8006960:	930c      	str	r3, [sp, #48]	; 0x30
 8006962:	9c08      	ldr	r4, [sp, #32]
 8006964:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006966:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006968:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800696a:	0020      	movs	r0, r4
 800696c:	0029      	movs	r1, r5
 800696e:	f7fa f8d7 	bl	8000b20 <__aeabi_ddiv>
 8006972:	f7fb faf3 	bl	8001f5c <__aeabi_d2iz>
 8006976:	9007      	str	r0, [sp, #28]
 8006978:	f7fb fb26 	bl	8001fc8 <__aeabi_i2d>
 800697c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800697e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006980:	f7fa fcd0 	bl	8001324 <__aeabi_dmul>
 8006984:	0002      	movs	r2, r0
 8006986:	000b      	movs	r3, r1
 8006988:	0020      	movs	r0, r4
 800698a:	0029      	movs	r1, r5
 800698c:	f7fa ff36 	bl	80017fc <__aeabi_dsub>
 8006990:	0033      	movs	r3, r6
 8006992:	9a07      	ldr	r2, [sp, #28]
 8006994:	3601      	adds	r6, #1
 8006996:	3230      	adds	r2, #48	; 0x30
 8006998:	701a      	strb	r2, [r3, #0]
 800699a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800699c:	9608      	str	r6, [sp, #32]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d139      	bne.n	8006a16 <_dtoa_r+0x772>
 80069a2:	0002      	movs	r2, r0
 80069a4:	000b      	movs	r3, r1
 80069a6:	f7f9 fd7f 	bl	80004a8 <__aeabi_dadd>
 80069aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069ae:	0004      	movs	r4, r0
 80069b0:	000d      	movs	r5, r1
 80069b2:	f7f9 fd65 	bl	8000480 <__aeabi_dcmpgt>
 80069b6:	2800      	cmp	r0, #0
 80069b8:	d11b      	bne.n	80069f2 <_dtoa_r+0x74e>
 80069ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069be:	0020      	movs	r0, r4
 80069c0:	0029      	movs	r1, r5
 80069c2:	f7f9 fd43 	bl	800044c <__aeabi_dcmpeq>
 80069c6:	2800      	cmp	r0, #0
 80069c8:	d002      	beq.n	80069d0 <_dtoa_r+0x72c>
 80069ca:	9b07      	ldr	r3, [sp, #28]
 80069cc:	07db      	lsls	r3, r3, #31
 80069ce:	d410      	bmi.n	80069f2 <_dtoa_r+0x74e>
 80069d0:	0038      	movs	r0, r7
 80069d2:	9905      	ldr	r1, [sp, #20]
 80069d4:	f000 fae6 	bl	8006fa4 <_Bfree>
 80069d8:	2300      	movs	r3, #0
 80069da:	9a08      	ldr	r2, [sp, #32]
 80069dc:	9802      	ldr	r0, [sp, #8]
 80069de:	7013      	strb	r3, [r2, #0]
 80069e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80069e2:	3001      	adds	r0, #1
 80069e4:	6018      	str	r0, [r3, #0]
 80069e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d100      	bne.n	80069ee <_dtoa_r+0x74a>
 80069ec:	e4a6      	b.n	800633c <_dtoa_r+0x98>
 80069ee:	601a      	str	r2, [r3, #0]
 80069f0:	e4a4      	b.n	800633c <_dtoa_r+0x98>
 80069f2:	9e02      	ldr	r6, [sp, #8]
 80069f4:	9b08      	ldr	r3, [sp, #32]
 80069f6:	9308      	str	r3, [sp, #32]
 80069f8:	3b01      	subs	r3, #1
 80069fa:	781a      	ldrb	r2, [r3, #0]
 80069fc:	2a39      	cmp	r2, #57	; 0x39
 80069fe:	d106      	bne.n	8006a0e <_dtoa_r+0x76a>
 8006a00:	9a06      	ldr	r2, [sp, #24]
 8006a02:	429a      	cmp	r2, r3
 8006a04:	d1f7      	bne.n	80069f6 <_dtoa_r+0x752>
 8006a06:	2230      	movs	r2, #48	; 0x30
 8006a08:	9906      	ldr	r1, [sp, #24]
 8006a0a:	3601      	adds	r6, #1
 8006a0c:	700a      	strb	r2, [r1, #0]
 8006a0e:	781a      	ldrb	r2, [r3, #0]
 8006a10:	3201      	adds	r2, #1
 8006a12:	701a      	strb	r2, [r3, #0]
 8006a14:	e784      	b.n	8006920 <_dtoa_r+0x67c>
 8006a16:	2200      	movs	r2, #0
 8006a18:	4baa      	ldr	r3, [pc, #680]	; (8006cc4 <_dtoa_r+0xa20>)
 8006a1a:	f7fa fc83 	bl	8001324 <__aeabi_dmul>
 8006a1e:	2200      	movs	r2, #0
 8006a20:	2300      	movs	r3, #0
 8006a22:	0004      	movs	r4, r0
 8006a24:	000d      	movs	r5, r1
 8006a26:	f7f9 fd11 	bl	800044c <__aeabi_dcmpeq>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d09b      	beq.n	8006966 <_dtoa_r+0x6c2>
 8006a2e:	e7cf      	b.n	80069d0 <_dtoa_r+0x72c>
 8006a30:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006a32:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006a34:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006a36:	2d00      	cmp	r5, #0
 8006a38:	d012      	beq.n	8006a60 <_dtoa_r+0x7bc>
 8006a3a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006a3c:	2a01      	cmp	r2, #1
 8006a3e:	dc66      	bgt.n	8006b0e <_dtoa_r+0x86a>
 8006a40:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006a42:	2a00      	cmp	r2, #0
 8006a44:	d05d      	beq.n	8006b02 <_dtoa_r+0x85e>
 8006a46:	4aa0      	ldr	r2, [pc, #640]	; (8006cc8 <_dtoa_r+0xa24>)
 8006a48:	189b      	adds	r3, r3, r2
 8006a4a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a4c:	2101      	movs	r1, #1
 8006a4e:	18d2      	adds	r2, r2, r3
 8006a50:	920a      	str	r2, [sp, #40]	; 0x28
 8006a52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a54:	0038      	movs	r0, r7
 8006a56:	18d3      	adds	r3, r2, r3
 8006a58:	930d      	str	r3, [sp, #52]	; 0x34
 8006a5a:	f000 fb53 	bl	8007104 <__i2b>
 8006a5e:	0005      	movs	r5, r0
 8006a60:	2c00      	cmp	r4, #0
 8006a62:	dd0e      	ble.n	8006a82 <_dtoa_r+0x7de>
 8006a64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	dd0b      	ble.n	8006a82 <_dtoa_r+0x7de>
 8006a6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a6c:	0023      	movs	r3, r4
 8006a6e:	4294      	cmp	r4, r2
 8006a70:	dd00      	ble.n	8006a74 <_dtoa_r+0x7d0>
 8006a72:	0013      	movs	r3, r2
 8006a74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a76:	1ae4      	subs	r4, r4, r3
 8006a78:	1ad2      	subs	r2, r2, r3
 8006a7a:	920a      	str	r2, [sp, #40]	; 0x28
 8006a7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a7e:	1ad3      	subs	r3, r2, r3
 8006a80:	930d      	str	r3, [sp, #52]	; 0x34
 8006a82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d01f      	beq.n	8006ac8 <_dtoa_r+0x824>
 8006a88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d054      	beq.n	8006b38 <_dtoa_r+0x894>
 8006a8e:	2e00      	cmp	r6, #0
 8006a90:	dd11      	ble.n	8006ab6 <_dtoa_r+0x812>
 8006a92:	0029      	movs	r1, r5
 8006a94:	0032      	movs	r2, r6
 8006a96:	0038      	movs	r0, r7
 8006a98:	f000 fbfa 	bl	8007290 <__pow5mult>
 8006a9c:	9a05      	ldr	r2, [sp, #20]
 8006a9e:	0001      	movs	r1, r0
 8006aa0:	0005      	movs	r5, r0
 8006aa2:	0038      	movs	r0, r7
 8006aa4:	f000 fb44 	bl	8007130 <__multiply>
 8006aa8:	9905      	ldr	r1, [sp, #20]
 8006aaa:	9014      	str	r0, [sp, #80]	; 0x50
 8006aac:	0038      	movs	r0, r7
 8006aae:	f000 fa79 	bl	8006fa4 <_Bfree>
 8006ab2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006ab4:	9305      	str	r3, [sp, #20]
 8006ab6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ab8:	1b9a      	subs	r2, r3, r6
 8006aba:	42b3      	cmp	r3, r6
 8006abc:	d004      	beq.n	8006ac8 <_dtoa_r+0x824>
 8006abe:	0038      	movs	r0, r7
 8006ac0:	9905      	ldr	r1, [sp, #20]
 8006ac2:	f000 fbe5 	bl	8007290 <__pow5mult>
 8006ac6:	9005      	str	r0, [sp, #20]
 8006ac8:	2101      	movs	r1, #1
 8006aca:	0038      	movs	r0, r7
 8006acc:	f000 fb1a 	bl	8007104 <__i2b>
 8006ad0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ad2:	0006      	movs	r6, r0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	dd31      	ble.n	8006b3c <_dtoa_r+0x898>
 8006ad8:	001a      	movs	r2, r3
 8006ada:	0001      	movs	r1, r0
 8006adc:	0038      	movs	r0, r7
 8006ade:	f000 fbd7 	bl	8007290 <__pow5mult>
 8006ae2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ae4:	0006      	movs	r6, r0
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	dd2d      	ble.n	8006b46 <_dtoa_r+0x8a2>
 8006aea:	2300      	movs	r3, #0
 8006aec:	930e      	str	r3, [sp, #56]	; 0x38
 8006aee:	6933      	ldr	r3, [r6, #16]
 8006af0:	3303      	adds	r3, #3
 8006af2:	009b      	lsls	r3, r3, #2
 8006af4:	18f3      	adds	r3, r6, r3
 8006af6:	6858      	ldr	r0, [r3, #4]
 8006af8:	f000 fabc 	bl	8007074 <__hi0bits>
 8006afc:	2320      	movs	r3, #32
 8006afe:	1a18      	subs	r0, r3, r0
 8006b00:	e039      	b.n	8006b76 <_dtoa_r+0x8d2>
 8006b02:	2336      	movs	r3, #54	; 0x36
 8006b04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006b06:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006b08:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b0a:	1a9b      	subs	r3, r3, r2
 8006b0c:	e79d      	b.n	8006a4a <_dtoa_r+0x7a6>
 8006b0e:	9b07      	ldr	r3, [sp, #28]
 8006b10:	1e5e      	subs	r6, r3, #1
 8006b12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b14:	42b3      	cmp	r3, r6
 8006b16:	db07      	blt.n	8006b28 <_dtoa_r+0x884>
 8006b18:	1b9e      	subs	r6, r3, r6
 8006b1a:	9b07      	ldr	r3, [sp, #28]
 8006b1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	da93      	bge.n	8006a4a <_dtoa_r+0x7a6>
 8006b22:	1ae4      	subs	r4, r4, r3
 8006b24:	2300      	movs	r3, #0
 8006b26:	e790      	b.n	8006a4a <_dtoa_r+0x7a6>
 8006b28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b2a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006b2c:	1af3      	subs	r3, r6, r3
 8006b2e:	18d3      	adds	r3, r2, r3
 8006b30:	960e      	str	r6, [sp, #56]	; 0x38
 8006b32:	9315      	str	r3, [sp, #84]	; 0x54
 8006b34:	2600      	movs	r6, #0
 8006b36:	e7f0      	b.n	8006b1a <_dtoa_r+0x876>
 8006b38:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006b3a:	e7c0      	b.n	8006abe <_dtoa_r+0x81a>
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	930e      	str	r3, [sp, #56]	; 0x38
 8006b40:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	dc13      	bgt.n	8006b6e <_dtoa_r+0x8ca>
 8006b46:	2300      	movs	r3, #0
 8006b48:	930e      	str	r3, [sp, #56]	; 0x38
 8006b4a:	9b08      	ldr	r3, [sp, #32]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d10e      	bne.n	8006b6e <_dtoa_r+0x8ca>
 8006b50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b52:	031b      	lsls	r3, r3, #12
 8006b54:	d10b      	bne.n	8006b6e <_dtoa_r+0x8ca>
 8006b56:	4b5d      	ldr	r3, [pc, #372]	; (8006ccc <_dtoa_r+0xa28>)
 8006b58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b5a:	4213      	tst	r3, r2
 8006b5c:	d007      	beq.n	8006b6e <_dtoa_r+0x8ca>
 8006b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b60:	3301      	adds	r3, #1
 8006b62:	930a      	str	r3, [sp, #40]	; 0x28
 8006b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b66:	3301      	adds	r3, #1
 8006b68:	930d      	str	r3, [sp, #52]	; 0x34
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	930e      	str	r3, [sp, #56]	; 0x38
 8006b6e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b70:	2001      	movs	r0, #1
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1bb      	bne.n	8006aee <_dtoa_r+0x84a>
 8006b76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b78:	221f      	movs	r2, #31
 8006b7a:	1818      	adds	r0, r3, r0
 8006b7c:	0003      	movs	r3, r0
 8006b7e:	4013      	ands	r3, r2
 8006b80:	4210      	tst	r0, r2
 8006b82:	d046      	beq.n	8006c12 <_dtoa_r+0x96e>
 8006b84:	3201      	adds	r2, #1
 8006b86:	1ad2      	subs	r2, r2, r3
 8006b88:	2a04      	cmp	r2, #4
 8006b8a:	dd3f      	ble.n	8006c0c <_dtoa_r+0x968>
 8006b8c:	221c      	movs	r2, #28
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b92:	18e4      	adds	r4, r4, r3
 8006b94:	18d2      	adds	r2, r2, r3
 8006b96:	920a      	str	r2, [sp, #40]	; 0x28
 8006b98:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b9a:	18d3      	adds	r3, r2, r3
 8006b9c:	930d      	str	r3, [sp, #52]	; 0x34
 8006b9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	dd05      	ble.n	8006bb0 <_dtoa_r+0x90c>
 8006ba4:	001a      	movs	r2, r3
 8006ba6:	0038      	movs	r0, r7
 8006ba8:	9905      	ldr	r1, [sp, #20]
 8006baa:	f000 fbcd 	bl	8007348 <__lshift>
 8006bae:	9005      	str	r0, [sp, #20]
 8006bb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	dd05      	ble.n	8006bc2 <_dtoa_r+0x91e>
 8006bb6:	0031      	movs	r1, r6
 8006bb8:	001a      	movs	r2, r3
 8006bba:	0038      	movs	r0, r7
 8006bbc:	f000 fbc4 	bl	8007348 <__lshift>
 8006bc0:	0006      	movs	r6, r0
 8006bc2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d026      	beq.n	8006c16 <_dtoa_r+0x972>
 8006bc8:	0031      	movs	r1, r6
 8006bca:	9805      	ldr	r0, [sp, #20]
 8006bcc:	f000 fc2a 	bl	8007424 <__mcmp>
 8006bd0:	2800      	cmp	r0, #0
 8006bd2:	da20      	bge.n	8006c16 <_dtoa_r+0x972>
 8006bd4:	9b02      	ldr	r3, [sp, #8]
 8006bd6:	220a      	movs	r2, #10
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	9302      	str	r3, [sp, #8]
 8006bdc:	0038      	movs	r0, r7
 8006bde:	2300      	movs	r3, #0
 8006be0:	9905      	ldr	r1, [sp, #20]
 8006be2:	f000 fa03 	bl	8006fec <__multadd>
 8006be6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006be8:	9005      	str	r0, [sp, #20]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d100      	bne.n	8006bf0 <_dtoa_r+0x94c>
 8006bee:	e166      	b.n	8006ebe <_dtoa_r+0xc1a>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	0029      	movs	r1, r5
 8006bf4:	220a      	movs	r2, #10
 8006bf6:	0038      	movs	r0, r7
 8006bf8:	f000 f9f8 	bl	8006fec <__multadd>
 8006bfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bfe:	0005      	movs	r5, r0
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	dc47      	bgt.n	8006c94 <_dtoa_r+0x9f0>
 8006c04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c06:	2b02      	cmp	r3, #2
 8006c08:	dc0d      	bgt.n	8006c26 <_dtoa_r+0x982>
 8006c0a:	e043      	b.n	8006c94 <_dtoa_r+0x9f0>
 8006c0c:	2a04      	cmp	r2, #4
 8006c0e:	d0c6      	beq.n	8006b9e <_dtoa_r+0x8fa>
 8006c10:	0013      	movs	r3, r2
 8006c12:	331c      	adds	r3, #28
 8006c14:	e7bc      	b.n	8006b90 <_dtoa_r+0x8ec>
 8006c16:	9b07      	ldr	r3, [sp, #28]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	dc35      	bgt.n	8006c88 <_dtoa_r+0x9e4>
 8006c1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c1e:	2b02      	cmp	r3, #2
 8006c20:	dd32      	ble.n	8006c88 <_dtoa_r+0x9e4>
 8006c22:	9b07      	ldr	r3, [sp, #28]
 8006c24:	930c      	str	r3, [sp, #48]	; 0x30
 8006c26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d10c      	bne.n	8006c46 <_dtoa_r+0x9a2>
 8006c2c:	0031      	movs	r1, r6
 8006c2e:	2205      	movs	r2, #5
 8006c30:	0038      	movs	r0, r7
 8006c32:	f000 f9db 	bl	8006fec <__multadd>
 8006c36:	0006      	movs	r6, r0
 8006c38:	0001      	movs	r1, r0
 8006c3a:	9805      	ldr	r0, [sp, #20]
 8006c3c:	f000 fbf2 	bl	8007424 <__mcmp>
 8006c40:	2800      	cmp	r0, #0
 8006c42:	dd00      	ble.n	8006c46 <_dtoa_r+0x9a2>
 8006c44:	e5a5      	b.n	8006792 <_dtoa_r+0x4ee>
 8006c46:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006c48:	43db      	mvns	r3, r3
 8006c4a:	9302      	str	r3, [sp, #8]
 8006c4c:	9b06      	ldr	r3, [sp, #24]
 8006c4e:	9308      	str	r3, [sp, #32]
 8006c50:	2400      	movs	r4, #0
 8006c52:	0031      	movs	r1, r6
 8006c54:	0038      	movs	r0, r7
 8006c56:	f000 f9a5 	bl	8006fa4 <_Bfree>
 8006c5a:	2d00      	cmp	r5, #0
 8006c5c:	d100      	bne.n	8006c60 <_dtoa_r+0x9bc>
 8006c5e:	e6b7      	b.n	80069d0 <_dtoa_r+0x72c>
 8006c60:	2c00      	cmp	r4, #0
 8006c62:	d005      	beq.n	8006c70 <_dtoa_r+0x9cc>
 8006c64:	42ac      	cmp	r4, r5
 8006c66:	d003      	beq.n	8006c70 <_dtoa_r+0x9cc>
 8006c68:	0021      	movs	r1, r4
 8006c6a:	0038      	movs	r0, r7
 8006c6c:	f000 f99a 	bl	8006fa4 <_Bfree>
 8006c70:	0029      	movs	r1, r5
 8006c72:	0038      	movs	r0, r7
 8006c74:	f000 f996 	bl	8006fa4 <_Bfree>
 8006c78:	e6aa      	b.n	80069d0 <_dtoa_r+0x72c>
 8006c7a:	2600      	movs	r6, #0
 8006c7c:	0035      	movs	r5, r6
 8006c7e:	e7e2      	b.n	8006c46 <_dtoa_r+0x9a2>
 8006c80:	9602      	str	r6, [sp, #8]
 8006c82:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006c84:	0035      	movs	r5, r6
 8006c86:	e584      	b.n	8006792 <_dtoa_r+0x4ee>
 8006c88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d100      	bne.n	8006c90 <_dtoa_r+0x9ec>
 8006c8e:	e0ce      	b.n	8006e2e <_dtoa_r+0xb8a>
 8006c90:	9b07      	ldr	r3, [sp, #28]
 8006c92:	930c      	str	r3, [sp, #48]	; 0x30
 8006c94:	2c00      	cmp	r4, #0
 8006c96:	dd05      	ble.n	8006ca4 <_dtoa_r+0xa00>
 8006c98:	0029      	movs	r1, r5
 8006c9a:	0022      	movs	r2, r4
 8006c9c:	0038      	movs	r0, r7
 8006c9e:	f000 fb53 	bl	8007348 <__lshift>
 8006ca2:	0005      	movs	r5, r0
 8006ca4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ca6:	0028      	movs	r0, r5
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d022      	beq.n	8006cf2 <_dtoa_r+0xa4e>
 8006cac:	0038      	movs	r0, r7
 8006cae:	6869      	ldr	r1, [r5, #4]
 8006cb0:	f000 f934 	bl	8006f1c <_Balloc>
 8006cb4:	1e04      	subs	r4, r0, #0
 8006cb6:	d10f      	bne.n	8006cd8 <_dtoa_r+0xa34>
 8006cb8:	0002      	movs	r2, r0
 8006cba:	4b05      	ldr	r3, [pc, #20]	; (8006cd0 <_dtoa_r+0xa2c>)
 8006cbc:	4905      	ldr	r1, [pc, #20]	; (8006cd4 <_dtoa_r+0xa30>)
 8006cbe:	f7ff fb06 	bl	80062ce <_dtoa_r+0x2a>
 8006cc2:	46c0      	nop			; (mov r8, r8)
 8006cc4:	40240000 	.word	0x40240000
 8006cc8:	00000433 	.word	0x00000433
 8006ccc:	7ff00000 	.word	0x7ff00000
 8006cd0:	0800893f 	.word	0x0800893f
 8006cd4:	000002ea 	.word	0x000002ea
 8006cd8:	0029      	movs	r1, r5
 8006cda:	692b      	ldr	r3, [r5, #16]
 8006cdc:	310c      	adds	r1, #12
 8006cde:	1c9a      	adds	r2, r3, #2
 8006ce0:	0092      	lsls	r2, r2, #2
 8006ce2:	300c      	adds	r0, #12
 8006ce4:	f000 f911 	bl	8006f0a <memcpy>
 8006ce8:	2201      	movs	r2, #1
 8006cea:	0021      	movs	r1, r4
 8006cec:	0038      	movs	r0, r7
 8006cee:	f000 fb2b 	bl	8007348 <__lshift>
 8006cf2:	9b06      	ldr	r3, [sp, #24]
 8006cf4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006cf6:	930a      	str	r3, [sp, #40]	; 0x28
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	189b      	adds	r3, r3, r2
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	002c      	movs	r4, r5
 8006d00:	0005      	movs	r5, r0
 8006d02:	9314      	str	r3, [sp, #80]	; 0x50
 8006d04:	9b08      	ldr	r3, [sp, #32]
 8006d06:	4013      	ands	r3, r2
 8006d08:	930f      	str	r3, [sp, #60]	; 0x3c
 8006d0a:	0031      	movs	r1, r6
 8006d0c:	9805      	ldr	r0, [sp, #20]
 8006d0e:	f7ff fa3d 	bl	800618c <quorem>
 8006d12:	0003      	movs	r3, r0
 8006d14:	0021      	movs	r1, r4
 8006d16:	3330      	adds	r3, #48	; 0x30
 8006d18:	900d      	str	r0, [sp, #52]	; 0x34
 8006d1a:	9805      	ldr	r0, [sp, #20]
 8006d1c:	9307      	str	r3, [sp, #28]
 8006d1e:	f000 fb81 	bl	8007424 <__mcmp>
 8006d22:	002a      	movs	r2, r5
 8006d24:	900e      	str	r0, [sp, #56]	; 0x38
 8006d26:	0031      	movs	r1, r6
 8006d28:	0038      	movs	r0, r7
 8006d2a:	f000 fb97 	bl	800745c <__mdiff>
 8006d2e:	68c3      	ldr	r3, [r0, #12]
 8006d30:	9008      	str	r0, [sp, #32]
 8006d32:	9310      	str	r3, [sp, #64]	; 0x40
 8006d34:	2301      	movs	r3, #1
 8006d36:	930c      	str	r3, [sp, #48]	; 0x30
 8006d38:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d104      	bne.n	8006d48 <_dtoa_r+0xaa4>
 8006d3e:	0001      	movs	r1, r0
 8006d40:	9805      	ldr	r0, [sp, #20]
 8006d42:	f000 fb6f 	bl	8007424 <__mcmp>
 8006d46:	900c      	str	r0, [sp, #48]	; 0x30
 8006d48:	0038      	movs	r0, r7
 8006d4a:	9908      	ldr	r1, [sp, #32]
 8006d4c:	f000 f92a 	bl	8006fa4 <_Bfree>
 8006d50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006d54:	3301      	adds	r3, #1
 8006d56:	9308      	str	r3, [sp, #32]
 8006d58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	d10c      	bne.n	8006d7c <_dtoa_r+0xad8>
 8006d62:	9b07      	ldr	r3, [sp, #28]
 8006d64:	2b39      	cmp	r3, #57	; 0x39
 8006d66:	d026      	beq.n	8006db6 <_dtoa_r+0xb12>
 8006d68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	dd02      	ble.n	8006d74 <_dtoa_r+0xad0>
 8006d6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d70:	3331      	adds	r3, #49	; 0x31
 8006d72:	9307      	str	r3, [sp, #28]
 8006d74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d76:	9a07      	ldr	r2, [sp, #28]
 8006d78:	701a      	strb	r2, [r3, #0]
 8006d7a:	e76a      	b.n	8006c52 <_dtoa_r+0x9ae>
 8006d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	db04      	blt.n	8006d8c <_dtoa_r+0xae8>
 8006d82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006d84:	4313      	orrs	r3, r2
 8006d86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006d88:	4313      	orrs	r3, r2
 8006d8a:	d11f      	bne.n	8006dcc <_dtoa_r+0xb28>
 8006d8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	ddf0      	ble.n	8006d74 <_dtoa_r+0xad0>
 8006d92:	9905      	ldr	r1, [sp, #20]
 8006d94:	2201      	movs	r2, #1
 8006d96:	0038      	movs	r0, r7
 8006d98:	f000 fad6 	bl	8007348 <__lshift>
 8006d9c:	0031      	movs	r1, r6
 8006d9e:	9005      	str	r0, [sp, #20]
 8006da0:	f000 fb40 	bl	8007424 <__mcmp>
 8006da4:	2800      	cmp	r0, #0
 8006da6:	dc03      	bgt.n	8006db0 <_dtoa_r+0xb0c>
 8006da8:	d1e4      	bne.n	8006d74 <_dtoa_r+0xad0>
 8006daa:	9b07      	ldr	r3, [sp, #28]
 8006dac:	07db      	lsls	r3, r3, #31
 8006dae:	d5e1      	bpl.n	8006d74 <_dtoa_r+0xad0>
 8006db0:	9b07      	ldr	r3, [sp, #28]
 8006db2:	2b39      	cmp	r3, #57	; 0x39
 8006db4:	d1db      	bne.n	8006d6e <_dtoa_r+0xaca>
 8006db6:	2339      	movs	r3, #57	; 0x39
 8006db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dba:	7013      	strb	r3, [r2, #0]
 8006dbc:	9b08      	ldr	r3, [sp, #32]
 8006dbe:	9308      	str	r3, [sp, #32]
 8006dc0:	3b01      	subs	r3, #1
 8006dc2:	781a      	ldrb	r2, [r3, #0]
 8006dc4:	2a39      	cmp	r2, #57	; 0x39
 8006dc6:	d068      	beq.n	8006e9a <_dtoa_r+0xbf6>
 8006dc8:	3201      	adds	r2, #1
 8006dca:	e7d5      	b.n	8006d78 <_dtoa_r+0xad4>
 8006dcc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	dd07      	ble.n	8006de2 <_dtoa_r+0xb3e>
 8006dd2:	9b07      	ldr	r3, [sp, #28]
 8006dd4:	2b39      	cmp	r3, #57	; 0x39
 8006dd6:	d0ee      	beq.n	8006db6 <_dtoa_r+0xb12>
 8006dd8:	9b07      	ldr	r3, [sp, #28]
 8006dda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ddc:	3301      	adds	r3, #1
 8006dde:	7013      	strb	r3, [r2, #0]
 8006de0:	e737      	b.n	8006c52 <_dtoa_r+0x9ae>
 8006de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006de4:	9a07      	ldr	r2, [sp, #28]
 8006de6:	701a      	strb	r2, [r3, #0]
 8006de8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006dea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d03e      	beq.n	8006e6e <_dtoa_r+0xbca>
 8006df0:	2300      	movs	r3, #0
 8006df2:	220a      	movs	r2, #10
 8006df4:	9905      	ldr	r1, [sp, #20]
 8006df6:	0038      	movs	r0, r7
 8006df8:	f000 f8f8 	bl	8006fec <__multadd>
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	9005      	str	r0, [sp, #20]
 8006e00:	220a      	movs	r2, #10
 8006e02:	0021      	movs	r1, r4
 8006e04:	0038      	movs	r0, r7
 8006e06:	42ac      	cmp	r4, r5
 8006e08:	d106      	bne.n	8006e18 <_dtoa_r+0xb74>
 8006e0a:	f000 f8ef 	bl	8006fec <__multadd>
 8006e0e:	0004      	movs	r4, r0
 8006e10:	0005      	movs	r5, r0
 8006e12:	9b08      	ldr	r3, [sp, #32]
 8006e14:	930a      	str	r3, [sp, #40]	; 0x28
 8006e16:	e778      	b.n	8006d0a <_dtoa_r+0xa66>
 8006e18:	f000 f8e8 	bl	8006fec <__multadd>
 8006e1c:	0029      	movs	r1, r5
 8006e1e:	0004      	movs	r4, r0
 8006e20:	2300      	movs	r3, #0
 8006e22:	220a      	movs	r2, #10
 8006e24:	0038      	movs	r0, r7
 8006e26:	f000 f8e1 	bl	8006fec <__multadd>
 8006e2a:	0005      	movs	r5, r0
 8006e2c:	e7f1      	b.n	8006e12 <_dtoa_r+0xb6e>
 8006e2e:	9b07      	ldr	r3, [sp, #28]
 8006e30:	930c      	str	r3, [sp, #48]	; 0x30
 8006e32:	2400      	movs	r4, #0
 8006e34:	0031      	movs	r1, r6
 8006e36:	9805      	ldr	r0, [sp, #20]
 8006e38:	f7ff f9a8 	bl	800618c <quorem>
 8006e3c:	9b06      	ldr	r3, [sp, #24]
 8006e3e:	3030      	adds	r0, #48	; 0x30
 8006e40:	5518      	strb	r0, [r3, r4]
 8006e42:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e44:	3401      	adds	r4, #1
 8006e46:	9007      	str	r0, [sp, #28]
 8006e48:	42a3      	cmp	r3, r4
 8006e4a:	dd07      	ble.n	8006e5c <_dtoa_r+0xbb8>
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	220a      	movs	r2, #10
 8006e50:	0038      	movs	r0, r7
 8006e52:	9905      	ldr	r1, [sp, #20]
 8006e54:	f000 f8ca 	bl	8006fec <__multadd>
 8006e58:	9005      	str	r0, [sp, #20]
 8006e5a:	e7eb      	b.n	8006e34 <_dtoa_r+0xb90>
 8006e5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e5e:	2001      	movs	r0, #1
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	dd00      	ble.n	8006e66 <_dtoa_r+0xbc2>
 8006e64:	0018      	movs	r0, r3
 8006e66:	2400      	movs	r4, #0
 8006e68:	9b06      	ldr	r3, [sp, #24]
 8006e6a:	181b      	adds	r3, r3, r0
 8006e6c:	9308      	str	r3, [sp, #32]
 8006e6e:	9905      	ldr	r1, [sp, #20]
 8006e70:	2201      	movs	r2, #1
 8006e72:	0038      	movs	r0, r7
 8006e74:	f000 fa68 	bl	8007348 <__lshift>
 8006e78:	0031      	movs	r1, r6
 8006e7a:	9005      	str	r0, [sp, #20]
 8006e7c:	f000 fad2 	bl	8007424 <__mcmp>
 8006e80:	2800      	cmp	r0, #0
 8006e82:	dc9b      	bgt.n	8006dbc <_dtoa_r+0xb18>
 8006e84:	d102      	bne.n	8006e8c <_dtoa_r+0xbe8>
 8006e86:	9b07      	ldr	r3, [sp, #28]
 8006e88:	07db      	lsls	r3, r3, #31
 8006e8a:	d497      	bmi.n	8006dbc <_dtoa_r+0xb18>
 8006e8c:	9b08      	ldr	r3, [sp, #32]
 8006e8e:	9308      	str	r3, [sp, #32]
 8006e90:	3b01      	subs	r3, #1
 8006e92:	781a      	ldrb	r2, [r3, #0]
 8006e94:	2a30      	cmp	r2, #48	; 0x30
 8006e96:	d0fa      	beq.n	8006e8e <_dtoa_r+0xbea>
 8006e98:	e6db      	b.n	8006c52 <_dtoa_r+0x9ae>
 8006e9a:	9a06      	ldr	r2, [sp, #24]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d18e      	bne.n	8006dbe <_dtoa_r+0xb1a>
 8006ea0:	9b02      	ldr	r3, [sp, #8]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	9302      	str	r3, [sp, #8]
 8006ea6:	2331      	movs	r3, #49	; 0x31
 8006ea8:	e799      	b.n	8006dde <_dtoa_r+0xb3a>
 8006eaa:	4b09      	ldr	r3, [pc, #36]	; (8006ed0 <_dtoa_r+0xc2c>)
 8006eac:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006eae:	9306      	str	r3, [sp, #24]
 8006eb0:	4b08      	ldr	r3, [pc, #32]	; (8006ed4 <_dtoa_r+0xc30>)
 8006eb2:	2a00      	cmp	r2, #0
 8006eb4:	d001      	beq.n	8006eba <_dtoa_r+0xc16>
 8006eb6:	f7ff fa3f 	bl	8006338 <_dtoa_r+0x94>
 8006eba:	f7ff fa3f 	bl	800633c <_dtoa_r+0x98>
 8006ebe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	dcb6      	bgt.n	8006e32 <_dtoa_r+0xb8e>
 8006ec4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ec6:	2b02      	cmp	r3, #2
 8006ec8:	dd00      	ble.n	8006ecc <_dtoa_r+0xc28>
 8006eca:	e6ac      	b.n	8006c26 <_dtoa_r+0x982>
 8006ecc:	e7b1      	b.n	8006e32 <_dtoa_r+0xb8e>
 8006ece:	46c0      	nop			; (mov r8, r8)
 8006ed0:	080088c0 	.word	0x080088c0
 8006ed4:	080088c8 	.word	0x080088c8

08006ed8 <_localeconv_r>:
 8006ed8:	4800      	ldr	r0, [pc, #0]	; (8006edc <_localeconv_r+0x4>)
 8006eda:	4770      	bx	lr
 8006edc:	20000160 	.word	0x20000160

08006ee0 <malloc>:
 8006ee0:	b510      	push	{r4, lr}
 8006ee2:	4b03      	ldr	r3, [pc, #12]	; (8006ef0 <malloc+0x10>)
 8006ee4:	0001      	movs	r1, r0
 8006ee6:	6818      	ldr	r0, [r3, #0]
 8006ee8:	f000 fc4c 	bl	8007784 <_malloc_r>
 8006eec:	bd10      	pop	{r4, pc}
 8006eee:	46c0      	nop			; (mov r8, r8)
 8006ef0:	2000000c 	.word	0x2000000c

08006ef4 <memchr>:
 8006ef4:	b2c9      	uxtb	r1, r1
 8006ef6:	1882      	adds	r2, r0, r2
 8006ef8:	4290      	cmp	r0, r2
 8006efa:	d101      	bne.n	8006f00 <memchr+0xc>
 8006efc:	2000      	movs	r0, #0
 8006efe:	4770      	bx	lr
 8006f00:	7803      	ldrb	r3, [r0, #0]
 8006f02:	428b      	cmp	r3, r1
 8006f04:	d0fb      	beq.n	8006efe <memchr+0xa>
 8006f06:	3001      	adds	r0, #1
 8006f08:	e7f6      	b.n	8006ef8 <memchr+0x4>

08006f0a <memcpy>:
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	b510      	push	{r4, lr}
 8006f0e:	429a      	cmp	r2, r3
 8006f10:	d100      	bne.n	8006f14 <memcpy+0xa>
 8006f12:	bd10      	pop	{r4, pc}
 8006f14:	5ccc      	ldrb	r4, [r1, r3]
 8006f16:	54c4      	strb	r4, [r0, r3]
 8006f18:	3301      	adds	r3, #1
 8006f1a:	e7f8      	b.n	8006f0e <memcpy+0x4>

08006f1c <_Balloc>:
 8006f1c:	b570      	push	{r4, r5, r6, lr}
 8006f1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f20:	0006      	movs	r6, r0
 8006f22:	000c      	movs	r4, r1
 8006f24:	2d00      	cmp	r5, #0
 8006f26:	d10e      	bne.n	8006f46 <_Balloc+0x2a>
 8006f28:	2010      	movs	r0, #16
 8006f2a:	f7ff ffd9 	bl	8006ee0 <malloc>
 8006f2e:	1e02      	subs	r2, r0, #0
 8006f30:	6270      	str	r0, [r6, #36]	; 0x24
 8006f32:	d104      	bne.n	8006f3e <_Balloc+0x22>
 8006f34:	2166      	movs	r1, #102	; 0x66
 8006f36:	4b19      	ldr	r3, [pc, #100]	; (8006f9c <_Balloc+0x80>)
 8006f38:	4819      	ldr	r0, [pc, #100]	; (8006fa0 <_Balloc+0x84>)
 8006f3a:	f000 fe0d 	bl	8007b58 <__assert_func>
 8006f3e:	6045      	str	r5, [r0, #4]
 8006f40:	6085      	str	r5, [r0, #8]
 8006f42:	6005      	str	r5, [r0, #0]
 8006f44:	60c5      	str	r5, [r0, #12]
 8006f46:	6a75      	ldr	r5, [r6, #36]	; 0x24
 8006f48:	68eb      	ldr	r3, [r5, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d013      	beq.n	8006f76 <_Balloc+0x5a>
 8006f4e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006f50:	00a2      	lsls	r2, r4, #2
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	189b      	adds	r3, r3, r2
 8006f56:	6818      	ldr	r0, [r3, #0]
 8006f58:	2800      	cmp	r0, #0
 8006f5a:	d118      	bne.n	8006f8e <_Balloc+0x72>
 8006f5c:	2101      	movs	r1, #1
 8006f5e:	000d      	movs	r5, r1
 8006f60:	40a5      	lsls	r5, r4
 8006f62:	1d6a      	adds	r2, r5, #5
 8006f64:	0030      	movs	r0, r6
 8006f66:	0092      	lsls	r2, r2, #2
 8006f68:	f000 fb74 	bl	8007654 <_calloc_r>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	d00c      	beq.n	8006f8a <_Balloc+0x6e>
 8006f70:	6044      	str	r4, [r0, #4]
 8006f72:	6085      	str	r5, [r0, #8]
 8006f74:	e00d      	b.n	8006f92 <_Balloc+0x76>
 8006f76:	2221      	movs	r2, #33	; 0x21
 8006f78:	2104      	movs	r1, #4
 8006f7a:	0030      	movs	r0, r6
 8006f7c:	f000 fb6a 	bl	8007654 <_calloc_r>
 8006f80:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006f82:	60e8      	str	r0, [r5, #12]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e1      	bne.n	8006f4e <_Balloc+0x32>
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	bd70      	pop	{r4, r5, r6, pc}
 8006f8e:	6802      	ldr	r2, [r0, #0]
 8006f90:	601a      	str	r2, [r3, #0]
 8006f92:	2300      	movs	r3, #0
 8006f94:	6103      	str	r3, [r0, #16]
 8006f96:	60c3      	str	r3, [r0, #12]
 8006f98:	e7f8      	b.n	8006f8c <_Balloc+0x70>
 8006f9a:	46c0      	nop			; (mov r8, r8)
 8006f9c:	080088cd 	.word	0x080088cd
 8006fa0:	08008950 	.word	0x08008950

08006fa4 <_Bfree>:
 8006fa4:	b570      	push	{r4, r5, r6, lr}
 8006fa6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006fa8:	0005      	movs	r5, r0
 8006faa:	000c      	movs	r4, r1
 8006fac:	2e00      	cmp	r6, #0
 8006fae:	d10e      	bne.n	8006fce <_Bfree+0x2a>
 8006fb0:	2010      	movs	r0, #16
 8006fb2:	f7ff ff95 	bl	8006ee0 <malloc>
 8006fb6:	1e02      	subs	r2, r0, #0
 8006fb8:	6268      	str	r0, [r5, #36]	; 0x24
 8006fba:	d104      	bne.n	8006fc6 <_Bfree+0x22>
 8006fbc:	218a      	movs	r1, #138	; 0x8a
 8006fbe:	4b09      	ldr	r3, [pc, #36]	; (8006fe4 <_Bfree+0x40>)
 8006fc0:	4809      	ldr	r0, [pc, #36]	; (8006fe8 <_Bfree+0x44>)
 8006fc2:	f000 fdc9 	bl	8007b58 <__assert_func>
 8006fc6:	6046      	str	r6, [r0, #4]
 8006fc8:	6086      	str	r6, [r0, #8]
 8006fca:	6006      	str	r6, [r0, #0]
 8006fcc:	60c6      	str	r6, [r0, #12]
 8006fce:	2c00      	cmp	r4, #0
 8006fd0:	d007      	beq.n	8006fe2 <_Bfree+0x3e>
 8006fd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006fd4:	6862      	ldr	r2, [r4, #4]
 8006fd6:	68db      	ldr	r3, [r3, #12]
 8006fd8:	0092      	lsls	r2, r2, #2
 8006fda:	189b      	adds	r3, r3, r2
 8006fdc:	681a      	ldr	r2, [r3, #0]
 8006fde:	6022      	str	r2, [r4, #0]
 8006fe0:	601c      	str	r4, [r3, #0]
 8006fe2:	bd70      	pop	{r4, r5, r6, pc}
 8006fe4:	080088cd 	.word	0x080088cd
 8006fe8:	08008950 	.word	0x08008950

08006fec <__multadd>:
 8006fec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fee:	000e      	movs	r6, r1
 8006ff0:	9001      	str	r0, [sp, #4]
 8006ff2:	000c      	movs	r4, r1
 8006ff4:	001d      	movs	r5, r3
 8006ff6:	2000      	movs	r0, #0
 8006ff8:	690f      	ldr	r7, [r1, #16]
 8006ffa:	3614      	adds	r6, #20
 8006ffc:	6833      	ldr	r3, [r6, #0]
 8006ffe:	3001      	adds	r0, #1
 8007000:	b299      	uxth	r1, r3
 8007002:	4351      	muls	r1, r2
 8007004:	0c1b      	lsrs	r3, r3, #16
 8007006:	4353      	muls	r3, r2
 8007008:	1949      	adds	r1, r1, r5
 800700a:	0c0d      	lsrs	r5, r1, #16
 800700c:	195b      	adds	r3, r3, r5
 800700e:	0c1d      	lsrs	r5, r3, #16
 8007010:	b289      	uxth	r1, r1
 8007012:	041b      	lsls	r3, r3, #16
 8007014:	185b      	adds	r3, r3, r1
 8007016:	c608      	stmia	r6!, {r3}
 8007018:	4287      	cmp	r7, r0
 800701a:	dcef      	bgt.n	8006ffc <__multadd+0x10>
 800701c:	2d00      	cmp	r5, #0
 800701e:	d022      	beq.n	8007066 <__multadd+0x7a>
 8007020:	68a3      	ldr	r3, [r4, #8]
 8007022:	42bb      	cmp	r3, r7
 8007024:	dc19      	bgt.n	800705a <__multadd+0x6e>
 8007026:	6863      	ldr	r3, [r4, #4]
 8007028:	9801      	ldr	r0, [sp, #4]
 800702a:	1c59      	adds	r1, r3, #1
 800702c:	f7ff ff76 	bl	8006f1c <_Balloc>
 8007030:	1e06      	subs	r6, r0, #0
 8007032:	d105      	bne.n	8007040 <__multadd+0x54>
 8007034:	0002      	movs	r2, r0
 8007036:	21b5      	movs	r1, #181	; 0xb5
 8007038:	4b0c      	ldr	r3, [pc, #48]	; (800706c <__multadd+0x80>)
 800703a:	480d      	ldr	r0, [pc, #52]	; (8007070 <__multadd+0x84>)
 800703c:	f000 fd8c 	bl	8007b58 <__assert_func>
 8007040:	0021      	movs	r1, r4
 8007042:	6923      	ldr	r3, [r4, #16]
 8007044:	310c      	adds	r1, #12
 8007046:	1c9a      	adds	r2, r3, #2
 8007048:	0092      	lsls	r2, r2, #2
 800704a:	300c      	adds	r0, #12
 800704c:	f7ff ff5d 	bl	8006f0a <memcpy>
 8007050:	0021      	movs	r1, r4
 8007052:	9801      	ldr	r0, [sp, #4]
 8007054:	f7ff ffa6 	bl	8006fa4 <_Bfree>
 8007058:	0034      	movs	r4, r6
 800705a:	1d3b      	adds	r3, r7, #4
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	18e3      	adds	r3, r4, r3
 8007060:	605d      	str	r5, [r3, #4]
 8007062:	1c7b      	adds	r3, r7, #1
 8007064:	6123      	str	r3, [r4, #16]
 8007066:	0020      	movs	r0, r4
 8007068:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800706a:	46c0      	nop			; (mov r8, r8)
 800706c:	0800893f 	.word	0x0800893f
 8007070:	08008950 	.word	0x08008950

08007074 <__hi0bits>:
 8007074:	0003      	movs	r3, r0
 8007076:	0c02      	lsrs	r2, r0, #16
 8007078:	2000      	movs	r0, #0
 800707a:	4282      	cmp	r2, r0
 800707c:	d101      	bne.n	8007082 <__hi0bits+0xe>
 800707e:	041b      	lsls	r3, r3, #16
 8007080:	3010      	adds	r0, #16
 8007082:	0e1a      	lsrs	r2, r3, #24
 8007084:	d101      	bne.n	800708a <__hi0bits+0x16>
 8007086:	3008      	adds	r0, #8
 8007088:	021b      	lsls	r3, r3, #8
 800708a:	0f1a      	lsrs	r2, r3, #28
 800708c:	d101      	bne.n	8007092 <__hi0bits+0x1e>
 800708e:	3004      	adds	r0, #4
 8007090:	011b      	lsls	r3, r3, #4
 8007092:	0f9a      	lsrs	r2, r3, #30
 8007094:	d101      	bne.n	800709a <__hi0bits+0x26>
 8007096:	3002      	adds	r0, #2
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	2b00      	cmp	r3, #0
 800709c:	db03      	blt.n	80070a6 <__hi0bits+0x32>
 800709e:	3001      	adds	r0, #1
 80070a0:	005b      	lsls	r3, r3, #1
 80070a2:	d400      	bmi.n	80070a6 <__hi0bits+0x32>
 80070a4:	2020      	movs	r0, #32
 80070a6:	4770      	bx	lr

080070a8 <__lo0bits>:
 80070a8:	6803      	ldr	r3, [r0, #0]
 80070aa:	0002      	movs	r2, r0
 80070ac:	2107      	movs	r1, #7
 80070ae:	0018      	movs	r0, r3
 80070b0:	4008      	ands	r0, r1
 80070b2:	420b      	tst	r3, r1
 80070b4:	d00d      	beq.n	80070d2 <__lo0bits+0x2a>
 80070b6:	3906      	subs	r1, #6
 80070b8:	2000      	movs	r0, #0
 80070ba:	420b      	tst	r3, r1
 80070bc:	d105      	bne.n	80070ca <__lo0bits+0x22>
 80070be:	3002      	adds	r0, #2
 80070c0:	4203      	tst	r3, r0
 80070c2:	d003      	beq.n	80070cc <__lo0bits+0x24>
 80070c4:	40cb      	lsrs	r3, r1
 80070c6:	0008      	movs	r0, r1
 80070c8:	6013      	str	r3, [r2, #0]
 80070ca:	4770      	bx	lr
 80070cc:	089b      	lsrs	r3, r3, #2
 80070ce:	6013      	str	r3, [r2, #0]
 80070d0:	e7fb      	b.n	80070ca <__lo0bits+0x22>
 80070d2:	b299      	uxth	r1, r3
 80070d4:	2900      	cmp	r1, #0
 80070d6:	d101      	bne.n	80070dc <__lo0bits+0x34>
 80070d8:	2010      	movs	r0, #16
 80070da:	0c1b      	lsrs	r3, r3, #16
 80070dc:	b2d9      	uxtb	r1, r3
 80070de:	2900      	cmp	r1, #0
 80070e0:	d101      	bne.n	80070e6 <__lo0bits+0x3e>
 80070e2:	3008      	adds	r0, #8
 80070e4:	0a1b      	lsrs	r3, r3, #8
 80070e6:	0719      	lsls	r1, r3, #28
 80070e8:	d101      	bne.n	80070ee <__lo0bits+0x46>
 80070ea:	3004      	adds	r0, #4
 80070ec:	091b      	lsrs	r3, r3, #4
 80070ee:	0799      	lsls	r1, r3, #30
 80070f0:	d101      	bne.n	80070f6 <__lo0bits+0x4e>
 80070f2:	3002      	adds	r0, #2
 80070f4:	089b      	lsrs	r3, r3, #2
 80070f6:	07d9      	lsls	r1, r3, #31
 80070f8:	d4e9      	bmi.n	80070ce <__lo0bits+0x26>
 80070fa:	3001      	adds	r0, #1
 80070fc:	085b      	lsrs	r3, r3, #1
 80070fe:	d1e6      	bne.n	80070ce <__lo0bits+0x26>
 8007100:	2020      	movs	r0, #32
 8007102:	e7e2      	b.n	80070ca <__lo0bits+0x22>

08007104 <__i2b>:
 8007104:	b510      	push	{r4, lr}
 8007106:	000c      	movs	r4, r1
 8007108:	2101      	movs	r1, #1
 800710a:	f7ff ff07 	bl	8006f1c <_Balloc>
 800710e:	2800      	cmp	r0, #0
 8007110:	d106      	bne.n	8007120 <__i2b+0x1c>
 8007112:	21a0      	movs	r1, #160	; 0xa0
 8007114:	0002      	movs	r2, r0
 8007116:	4b04      	ldr	r3, [pc, #16]	; (8007128 <__i2b+0x24>)
 8007118:	4804      	ldr	r0, [pc, #16]	; (800712c <__i2b+0x28>)
 800711a:	0049      	lsls	r1, r1, #1
 800711c:	f000 fd1c 	bl	8007b58 <__assert_func>
 8007120:	2301      	movs	r3, #1
 8007122:	6144      	str	r4, [r0, #20]
 8007124:	6103      	str	r3, [r0, #16]
 8007126:	bd10      	pop	{r4, pc}
 8007128:	0800893f 	.word	0x0800893f
 800712c:	08008950 	.word	0x08008950

08007130 <__multiply>:
 8007130:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007132:	690b      	ldr	r3, [r1, #16]
 8007134:	0014      	movs	r4, r2
 8007136:	6912      	ldr	r2, [r2, #16]
 8007138:	000d      	movs	r5, r1
 800713a:	b089      	sub	sp, #36	; 0x24
 800713c:	4293      	cmp	r3, r2
 800713e:	da01      	bge.n	8007144 <__multiply+0x14>
 8007140:	0025      	movs	r5, r4
 8007142:	000c      	movs	r4, r1
 8007144:	692f      	ldr	r7, [r5, #16]
 8007146:	6926      	ldr	r6, [r4, #16]
 8007148:	6869      	ldr	r1, [r5, #4]
 800714a:	19bb      	adds	r3, r7, r6
 800714c:	9302      	str	r3, [sp, #8]
 800714e:	68ab      	ldr	r3, [r5, #8]
 8007150:	19ba      	adds	r2, r7, r6
 8007152:	4293      	cmp	r3, r2
 8007154:	da00      	bge.n	8007158 <__multiply+0x28>
 8007156:	3101      	adds	r1, #1
 8007158:	f7ff fee0 	bl	8006f1c <_Balloc>
 800715c:	9001      	str	r0, [sp, #4]
 800715e:	2800      	cmp	r0, #0
 8007160:	d106      	bne.n	8007170 <__multiply+0x40>
 8007162:	215e      	movs	r1, #94	; 0x5e
 8007164:	0002      	movs	r2, r0
 8007166:	4b48      	ldr	r3, [pc, #288]	; (8007288 <__multiply+0x158>)
 8007168:	4848      	ldr	r0, [pc, #288]	; (800728c <__multiply+0x15c>)
 800716a:	31ff      	adds	r1, #255	; 0xff
 800716c:	f000 fcf4 	bl	8007b58 <__assert_func>
 8007170:	9b01      	ldr	r3, [sp, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	3314      	adds	r3, #20
 8007176:	469c      	mov	ip, r3
 8007178:	19bb      	adds	r3, r7, r6
 800717a:	009b      	lsls	r3, r3, #2
 800717c:	4463      	add	r3, ip
 800717e:	9303      	str	r3, [sp, #12]
 8007180:	4663      	mov	r3, ip
 8007182:	9903      	ldr	r1, [sp, #12]
 8007184:	428b      	cmp	r3, r1
 8007186:	d32c      	bcc.n	80071e2 <__multiply+0xb2>
 8007188:	002b      	movs	r3, r5
 800718a:	0022      	movs	r2, r4
 800718c:	3314      	adds	r3, #20
 800718e:	00bf      	lsls	r7, r7, #2
 8007190:	3214      	adds	r2, #20
 8007192:	9306      	str	r3, [sp, #24]
 8007194:	00b6      	lsls	r6, r6, #2
 8007196:	19db      	adds	r3, r3, r7
 8007198:	9304      	str	r3, [sp, #16]
 800719a:	1993      	adds	r3, r2, r6
 800719c:	9307      	str	r3, [sp, #28]
 800719e:	2304      	movs	r3, #4
 80071a0:	9305      	str	r3, [sp, #20]
 80071a2:	002b      	movs	r3, r5
 80071a4:	9904      	ldr	r1, [sp, #16]
 80071a6:	3315      	adds	r3, #21
 80071a8:	9200      	str	r2, [sp, #0]
 80071aa:	4299      	cmp	r1, r3
 80071ac:	d305      	bcc.n	80071ba <__multiply+0x8a>
 80071ae:	1b4b      	subs	r3, r1, r5
 80071b0:	3b15      	subs	r3, #21
 80071b2:	089b      	lsrs	r3, r3, #2
 80071b4:	3301      	adds	r3, #1
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	9305      	str	r3, [sp, #20]
 80071ba:	9b07      	ldr	r3, [sp, #28]
 80071bc:	9a00      	ldr	r2, [sp, #0]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d311      	bcc.n	80071e6 <__multiply+0xb6>
 80071c2:	9b02      	ldr	r3, [sp, #8]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	dd06      	ble.n	80071d6 <__multiply+0xa6>
 80071c8:	9b03      	ldr	r3, [sp, #12]
 80071ca:	3b04      	subs	r3, #4
 80071cc:	9303      	str	r3, [sp, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	9300      	str	r3, [sp, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d053      	beq.n	800727e <__multiply+0x14e>
 80071d6:	9b01      	ldr	r3, [sp, #4]
 80071d8:	9a02      	ldr	r2, [sp, #8]
 80071da:	0018      	movs	r0, r3
 80071dc:	611a      	str	r2, [r3, #16]
 80071de:	b009      	add	sp, #36	; 0x24
 80071e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071e2:	c304      	stmia	r3!, {r2}
 80071e4:	e7cd      	b.n	8007182 <__multiply+0x52>
 80071e6:	9b00      	ldr	r3, [sp, #0]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	b298      	uxth	r0, r3
 80071ec:	2800      	cmp	r0, #0
 80071ee:	d01b      	beq.n	8007228 <__multiply+0xf8>
 80071f0:	4667      	mov	r7, ip
 80071f2:	2400      	movs	r4, #0
 80071f4:	9e06      	ldr	r6, [sp, #24]
 80071f6:	ce02      	ldmia	r6!, {r1}
 80071f8:	683a      	ldr	r2, [r7, #0]
 80071fa:	b28b      	uxth	r3, r1
 80071fc:	4343      	muls	r3, r0
 80071fe:	b292      	uxth	r2, r2
 8007200:	189b      	adds	r3, r3, r2
 8007202:	191b      	adds	r3, r3, r4
 8007204:	0c0c      	lsrs	r4, r1, #16
 8007206:	4344      	muls	r4, r0
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	0c11      	lsrs	r1, r2, #16
 800720c:	1861      	adds	r1, r4, r1
 800720e:	0c1c      	lsrs	r4, r3, #16
 8007210:	1909      	adds	r1, r1, r4
 8007212:	0c0c      	lsrs	r4, r1, #16
 8007214:	b29b      	uxth	r3, r3
 8007216:	0409      	lsls	r1, r1, #16
 8007218:	430b      	orrs	r3, r1
 800721a:	c708      	stmia	r7!, {r3}
 800721c:	9b04      	ldr	r3, [sp, #16]
 800721e:	42b3      	cmp	r3, r6
 8007220:	d8e9      	bhi.n	80071f6 <__multiply+0xc6>
 8007222:	4663      	mov	r3, ip
 8007224:	9a05      	ldr	r2, [sp, #20]
 8007226:	509c      	str	r4, [r3, r2]
 8007228:	9b00      	ldr	r3, [sp, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	0c1e      	lsrs	r6, r3, #16
 800722e:	d020      	beq.n	8007272 <__multiply+0x142>
 8007230:	4663      	mov	r3, ip
 8007232:	002c      	movs	r4, r5
 8007234:	4660      	mov	r0, ip
 8007236:	2700      	movs	r7, #0
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3414      	adds	r4, #20
 800723c:	6822      	ldr	r2, [r4, #0]
 800723e:	b29b      	uxth	r3, r3
 8007240:	b291      	uxth	r1, r2
 8007242:	4371      	muls	r1, r6
 8007244:	6802      	ldr	r2, [r0, #0]
 8007246:	0c12      	lsrs	r2, r2, #16
 8007248:	1889      	adds	r1, r1, r2
 800724a:	19cf      	adds	r7, r1, r7
 800724c:	0439      	lsls	r1, r7, #16
 800724e:	430b      	orrs	r3, r1
 8007250:	6003      	str	r3, [r0, #0]
 8007252:	cc02      	ldmia	r4!, {r1}
 8007254:	6843      	ldr	r3, [r0, #4]
 8007256:	0c09      	lsrs	r1, r1, #16
 8007258:	4371      	muls	r1, r6
 800725a:	b29b      	uxth	r3, r3
 800725c:	0c3f      	lsrs	r7, r7, #16
 800725e:	18cb      	adds	r3, r1, r3
 8007260:	9a04      	ldr	r2, [sp, #16]
 8007262:	19db      	adds	r3, r3, r7
 8007264:	0c1f      	lsrs	r7, r3, #16
 8007266:	3004      	adds	r0, #4
 8007268:	42a2      	cmp	r2, r4
 800726a:	d8e7      	bhi.n	800723c <__multiply+0x10c>
 800726c:	4662      	mov	r2, ip
 800726e:	9905      	ldr	r1, [sp, #20]
 8007270:	5053      	str	r3, [r2, r1]
 8007272:	9b00      	ldr	r3, [sp, #0]
 8007274:	3304      	adds	r3, #4
 8007276:	9300      	str	r3, [sp, #0]
 8007278:	2304      	movs	r3, #4
 800727a:	449c      	add	ip, r3
 800727c:	e79d      	b.n	80071ba <__multiply+0x8a>
 800727e:	9b02      	ldr	r3, [sp, #8]
 8007280:	3b01      	subs	r3, #1
 8007282:	9302      	str	r3, [sp, #8]
 8007284:	e79d      	b.n	80071c2 <__multiply+0x92>
 8007286:	46c0      	nop			; (mov r8, r8)
 8007288:	0800893f 	.word	0x0800893f
 800728c:	08008950 	.word	0x08008950

08007290 <__pow5mult>:
 8007290:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007292:	2303      	movs	r3, #3
 8007294:	0015      	movs	r5, r2
 8007296:	0007      	movs	r7, r0
 8007298:	000e      	movs	r6, r1
 800729a:	401a      	ands	r2, r3
 800729c:	421d      	tst	r5, r3
 800729e:	d008      	beq.n	80072b2 <__pow5mult+0x22>
 80072a0:	4925      	ldr	r1, [pc, #148]	; (8007338 <__pow5mult+0xa8>)
 80072a2:	3a01      	subs	r2, #1
 80072a4:	0092      	lsls	r2, r2, #2
 80072a6:	5852      	ldr	r2, [r2, r1]
 80072a8:	2300      	movs	r3, #0
 80072aa:	0031      	movs	r1, r6
 80072ac:	f7ff fe9e 	bl	8006fec <__multadd>
 80072b0:	0006      	movs	r6, r0
 80072b2:	10ad      	asrs	r5, r5, #2
 80072b4:	d03d      	beq.n	8007332 <__pow5mult+0xa2>
 80072b6:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 80072b8:	2c00      	cmp	r4, #0
 80072ba:	d10f      	bne.n	80072dc <__pow5mult+0x4c>
 80072bc:	2010      	movs	r0, #16
 80072be:	f7ff fe0f 	bl	8006ee0 <malloc>
 80072c2:	1e02      	subs	r2, r0, #0
 80072c4:	6278      	str	r0, [r7, #36]	; 0x24
 80072c6:	d105      	bne.n	80072d4 <__pow5mult+0x44>
 80072c8:	21d7      	movs	r1, #215	; 0xd7
 80072ca:	4b1c      	ldr	r3, [pc, #112]	; (800733c <__pow5mult+0xac>)
 80072cc:	481c      	ldr	r0, [pc, #112]	; (8007340 <__pow5mult+0xb0>)
 80072ce:	0049      	lsls	r1, r1, #1
 80072d0:	f000 fc42 	bl	8007b58 <__assert_func>
 80072d4:	6044      	str	r4, [r0, #4]
 80072d6:	6084      	str	r4, [r0, #8]
 80072d8:	6004      	str	r4, [r0, #0]
 80072da:	60c4      	str	r4, [r0, #12]
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	689c      	ldr	r4, [r3, #8]
 80072e0:	9301      	str	r3, [sp, #4]
 80072e2:	2c00      	cmp	r4, #0
 80072e4:	d108      	bne.n	80072f8 <__pow5mult+0x68>
 80072e6:	0038      	movs	r0, r7
 80072e8:	4916      	ldr	r1, [pc, #88]	; (8007344 <__pow5mult+0xb4>)
 80072ea:	f7ff ff0b 	bl	8007104 <__i2b>
 80072ee:	9b01      	ldr	r3, [sp, #4]
 80072f0:	0004      	movs	r4, r0
 80072f2:	6098      	str	r0, [r3, #8]
 80072f4:	2300      	movs	r3, #0
 80072f6:	6003      	str	r3, [r0, #0]
 80072f8:	2301      	movs	r3, #1
 80072fa:	421d      	tst	r5, r3
 80072fc:	d00a      	beq.n	8007314 <__pow5mult+0x84>
 80072fe:	0031      	movs	r1, r6
 8007300:	0022      	movs	r2, r4
 8007302:	0038      	movs	r0, r7
 8007304:	f7ff ff14 	bl	8007130 <__multiply>
 8007308:	0031      	movs	r1, r6
 800730a:	9001      	str	r0, [sp, #4]
 800730c:	0038      	movs	r0, r7
 800730e:	f7ff fe49 	bl	8006fa4 <_Bfree>
 8007312:	9e01      	ldr	r6, [sp, #4]
 8007314:	106d      	asrs	r5, r5, #1
 8007316:	d00c      	beq.n	8007332 <__pow5mult+0xa2>
 8007318:	6820      	ldr	r0, [r4, #0]
 800731a:	2800      	cmp	r0, #0
 800731c:	d107      	bne.n	800732e <__pow5mult+0x9e>
 800731e:	0022      	movs	r2, r4
 8007320:	0021      	movs	r1, r4
 8007322:	0038      	movs	r0, r7
 8007324:	f7ff ff04 	bl	8007130 <__multiply>
 8007328:	2300      	movs	r3, #0
 800732a:	6020      	str	r0, [r4, #0]
 800732c:	6003      	str	r3, [r0, #0]
 800732e:	0004      	movs	r4, r0
 8007330:	e7e2      	b.n	80072f8 <__pow5mult+0x68>
 8007332:	0030      	movs	r0, r6
 8007334:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007336:	46c0      	nop			; (mov r8, r8)
 8007338:	08008aa0 	.word	0x08008aa0
 800733c:	080088cd 	.word	0x080088cd
 8007340:	08008950 	.word	0x08008950
 8007344:	00000271 	.word	0x00000271

08007348 <__lshift>:
 8007348:	b5f0      	push	{r4, r5, r6, r7, lr}
 800734a:	000c      	movs	r4, r1
 800734c:	0017      	movs	r7, r2
 800734e:	6923      	ldr	r3, [r4, #16]
 8007350:	1155      	asrs	r5, r2, #5
 8007352:	b087      	sub	sp, #28
 8007354:	18eb      	adds	r3, r5, r3
 8007356:	9302      	str	r3, [sp, #8]
 8007358:	3301      	adds	r3, #1
 800735a:	9301      	str	r3, [sp, #4]
 800735c:	6849      	ldr	r1, [r1, #4]
 800735e:	68a3      	ldr	r3, [r4, #8]
 8007360:	9004      	str	r0, [sp, #16]
 8007362:	9a01      	ldr	r2, [sp, #4]
 8007364:	4293      	cmp	r3, r2
 8007366:	db10      	blt.n	800738a <__lshift+0x42>
 8007368:	9804      	ldr	r0, [sp, #16]
 800736a:	f7ff fdd7 	bl	8006f1c <_Balloc>
 800736e:	2300      	movs	r3, #0
 8007370:	0002      	movs	r2, r0
 8007372:	0006      	movs	r6, r0
 8007374:	0019      	movs	r1, r3
 8007376:	3214      	adds	r2, #20
 8007378:	4298      	cmp	r0, r3
 800737a:	d10c      	bne.n	8007396 <__lshift+0x4e>
 800737c:	21da      	movs	r1, #218	; 0xda
 800737e:	0002      	movs	r2, r0
 8007380:	4b26      	ldr	r3, [pc, #152]	; (800741c <__lshift+0xd4>)
 8007382:	4827      	ldr	r0, [pc, #156]	; (8007420 <__lshift+0xd8>)
 8007384:	31ff      	adds	r1, #255	; 0xff
 8007386:	f000 fbe7 	bl	8007b58 <__assert_func>
 800738a:	3101      	adds	r1, #1
 800738c:	005b      	lsls	r3, r3, #1
 800738e:	e7e8      	b.n	8007362 <__lshift+0x1a>
 8007390:	0098      	lsls	r0, r3, #2
 8007392:	5011      	str	r1, [r2, r0]
 8007394:	3301      	adds	r3, #1
 8007396:	42ab      	cmp	r3, r5
 8007398:	dbfa      	blt.n	8007390 <__lshift+0x48>
 800739a:	43eb      	mvns	r3, r5
 800739c:	17db      	asrs	r3, r3, #31
 800739e:	401d      	ands	r5, r3
 80073a0:	211f      	movs	r1, #31
 80073a2:	0023      	movs	r3, r4
 80073a4:	0038      	movs	r0, r7
 80073a6:	00ad      	lsls	r5, r5, #2
 80073a8:	1955      	adds	r5, r2, r5
 80073aa:	6922      	ldr	r2, [r4, #16]
 80073ac:	3314      	adds	r3, #20
 80073ae:	0092      	lsls	r2, r2, #2
 80073b0:	4008      	ands	r0, r1
 80073b2:	4684      	mov	ip, r0
 80073b4:	189a      	adds	r2, r3, r2
 80073b6:	420f      	tst	r7, r1
 80073b8:	d02a      	beq.n	8007410 <__lshift+0xc8>
 80073ba:	3101      	adds	r1, #1
 80073bc:	1a09      	subs	r1, r1, r0
 80073be:	9105      	str	r1, [sp, #20]
 80073c0:	2100      	movs	r1, #0
 80073c2:	9503      	str	r5, [sp, #12]
 80073c4:	4667      	mov	r7, ip
 80073c6:	6818      	ldr	r0, [r3, #0]
 80073c8:	40b8      	lsls	r0, r7
 80073ca:	4301      	orrs	r1, r0
 80073cc:	9803      	ldr	r0, [sp, #12]
 80073ce:	c002      	stmia	r0!, {r1}
 80073d0:	cb02      	ldmia	r3!, {r1}
 80073d2:	9003      	str	r0, [sp, #12]
 80073d4:	9805      	ldr	r0, [sp, #20]
 80073d6:	40c1      	lsrs	r1, r0
 80073d8:	429a      	cmp	r2, r3
 80073da:	d8f3      	bhi.n	80073c4 <__lshift+0x7c>
 80073dc:	0020      	movs	r0, r4
 80073de:	3015      	adds	r0, #21
 80073e0:	2304      	movs	r3, #4
 80073e2:	4282      	cmp	r2, r0
 80073e4:	d304      	bcc.n	80073f0 <__lshift+0xa8>
 80073e6:	1b13      	subs	r3, r2, r4
 80073e8:	3b15      	subs	r3, #21
 80073ea:	089b      	lsrs	r3, r3, #2
 80073ec:	3301      	adds	r3, #1
 80073ee:	009b      	lsls	r3, r3, #2
 80073f0:	50e9      	str	r1, [r5, r3]
 80073f2:	2900      	cmp	r1, #0
 80073f4:	d002      	beq.n	80073fc <__lshift+0xb4>
 80073f6:	9b02      	ldr	r3, [sp, #8]
 80073f8:	3302      	adds	r3, #2
 80073fa:	9301      	str	r3, [sp, #4]
 80073fc:	9b01      	ldr	r3, [sp, #4]
 80073fe:	9804      	ldr	r0, [sp, #16]
 8007400:	3b01      	subs	r3, #1
 8007402:	0021      	movs	r1, r4
 8007404:	6133      	str	r3, [r6, #16]
 8007406:	f7ff fdcd 	bl	8006fa4 <_Bfree>
 800740a:	0030      	movs	r0, r6
 800740c:	b007      	add	sp, #28
 800740e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007410:	cb02      	ldmia	r3!, {r1}
 8007412:	c502      	stmia	r5!, {r1}
 8007414:	429a      	cmp	r2, r3
 8007416:	d8fb      	bhi.n	8007410 <__lshift+0xc8>
 8007418:	e7f0      	b.n	80073fc <__lshift+0xb4>
 800741a:	46c0      	nop			; (mov r8, r8)
 800741c:	0800893f 	.word	0x0800893f
 8007420:	08008950 	.word	0x08008950

08007424 <__mcmp>:
 8007424:	6902      	ldr	r2, [r0, #16]
 8007426:	690b      	ldr	r3, [r1, #16]
 8007428:	b530      	push	{r4, r5, lr}
 800742a:	0004      	movs	r4, r0
 800742c:	1ad0      	subs	r0, r2, r3
 800742e:	429a      	cmp	r2, r3
 8007430:	d10d      	bne.n	800744e <__mcmp+0x2a>
 8007432:	009b      	lsls	r3, r3, #2
 8007434:	3414      	adds	r4, #20
 8007436:	3114      	adds	r1, #20
 8007438:	18e2      	adds	r2, r4, r3
 800743a:	18c9      	adds	r1, r1, r3
 800743c:	3a04      	subs	r2, #4
 800743e:	3904      	subs	r1, #4
 8007440:	6815      	ldr	r5, [r2, #0]
 8007442:	680b      	ldr	r3, [r1, #0]
 8007444:	429d      	cmp	r5, r3
 8007446:	d003      	beq.n	8007450 <__mcmp+0x2c>
 8007448:	2001      	movs	r0, #1
 800744a:	429d      	cmp	r5, r3
 800744c:	d303      	bcc.n	8007456 <__mcmp+0x32>
 800744e:	bd30      	pop	{r4, r5, pc}
 8007450:	4294      	cmp	r4, r2
 8007452:	d3f3      	bcc.n	800743c <__mcmp+0x18>
 8007454:	e7fb      	b.n	800744e <__mcmp+0x2a>
 8007456:	4240      	negs	r0, r0
 8007458:	e7f9      	b.n	800744e <__mcmp+0x2a>
	...

0800745c <__mdiff>:
 800745c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800745e:	000e      	movs	r6, r1
 8007460:	0007      	movs	r7, r0
 8007462:	0011      	movs	r1, r2
 8007464:	0030      	movs	r0, r6
 8007466:	b087      	sub	sp, #28
 8007468:	0014      	movs	r4, r2
 800746a:	f7ff ffdb 	bl	8007424 <__mcmp>
 800746e:	1e05      	subs	r5, r0, #0
 8007470:	d110      	bne.n	8007494 <__mdiff+0x38>
 8007472:	0001      	movs	r1, r0
 8007474:	0038      	movs	r0, r7
 8007476:	f7ff fd51 	bl	8006f1c <_Balloc>
 800747a:	1e02      	subs	r2, r0, #0
 800747c:	d104      	bne.n	8007488 <__mdiff+0x2c>
 800747e:	4b40      	ldr	r3, [pc, #256]	; (8007580 <__mdiff+0x124>)
 8007480:	4940      	ldr	r1, [pc, #256]	; (8007584 <__mdiff+0x128>)
 8007482:	4841      	ldr	r0, [pc, #260]	; (8007588 <__mdiff+0x12c>)
 8007484:	f000 fb68 	bl	8007b58 <__assert_func>
 8007488:	2301      	movs	r3, #1
 800748a:	6145      	str	r5, [r0, #20]
 800748c:	6103      	str	r3, [r0, #16]
 800748e:	0010      	movs	r0, r2
 8007490:	b007      	add	sp, #28
 8007492:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007494:	2301      	movs	r3, #1
 8007496:	9301      	str	r3, [sp, #4]
 8007498:	2800      	cmp	r0, #0
 800749a:	db04      	blt.n	80074a6 <__mdiff+0x4a>
 800749c:	0023      	movs	r3, r4
 800749e:	0034      	movs	r4, r6
 80074a0:	001e      	movs	r6, r3
 80074a2:	2300      	movs	r3, #0
 80074a4:	9301      	str	r3, [sp, #4]
 80074a6:	0038      	movs	r0, r7
 80074a8:	6861      	ldr	r1, [r4, #4]
 80074aa:	f7ff fd37 	bl	8006f1c <_Balloc>
 80074ae:	1e02      	subs	r2, r0, #0
 80074b0:	d103      	bne.n	80074ba <__mdiff+0x5e>
 80074b2:	2190      	movs	r1, #144	; 0x90
 80074b4:	4b32      	ldr	r3, [pc, #200]	; (8007580 <__mdiff+0x124>)
 80074b6:	0089      	lsls	r1, r1, #2
 80074b8:	e7e3      	b.n	8007482 <__mdiff+0x26>
 80074ba:	9b01      	ldr	r3, [sp, #4]
 80074bc:	2700      	movs	r7, #0
 80074be:	60c3      	str	r3, [r0, #12]
 80074c0:	6920      	ldr	r0, [r4, #16]
 80074c2:	3414      	adds	r4, #20
 80074c4:	9401      	str	r4, [sp, #4]
 80074c6:	9b01      	ldr	r3, [sp, #4]
 80074c8:	0084      	lsls	r4, r0, #2
 80074ca:	191b      	adds	r3, r3, r4
 80074cc:	0034      	movs	r4, r6
 80074ce:	9302      	str	r3, [sp, #8]
 80074d0:	6933      	ldr	r3, [r6, #16]
 80074d2:	3414      	adds	r4, #20
 80074d4:	0099      	lsls	r1, r3, #2
 80074d6:	1863      	adds	r3, r4, r1
 80074d8:	9303      	str	r3, [sp, #12]
 80074da:	0013      	movs	r3, r2
 80074dc:	3314      	adds	r3, #20
 80074de:	469c      	mov	ip, r3
 80074e0:	9305      	str	r3, [sp, #20]
 80074e2:	9b01      	ldr	r3, [sp, #4]
 80074e4:	9304      	str	r3, [sp, #16]
 80074e6:	9b04      	ldr	r3, [sp, #16]
 80074e8:	cc02      	ldmia	r4!, {r1}
 80074ea:	cb20      	ldmia	r3!, {r5}
 80074ec:	9304      	str	r3, [sp, #16]
 80074ee:	b2ab      	uxth	r3, r5
 80074f0:	19df      	adds	r7, r3, r7
 80074f2:	b28b      	uxth	r3, r1
 80074f4:	1afb      	subs	r3, r7, r3
 80074f6:	0c09      	lsrs	r1, r1, #16
 80074f8:	0c2d      	lsrs	r5, r5, #16
 80074fa:	1a6d      	subs	r5, r5, r1
 80074fc:	1419      	asrs	r1, r3, #16
 80074fe:	186d      	adds	r5, r5, r1
 8007500:	4661      	mov	r1, ip
 8007502:	142f      	asrs	r7, r5, #16
 8007504:	b29b      	uxth	r3, r3
 8007506:	042d      	lsls	r5, r5, #16
 8007508:	432b      	orrs	r3, r5
 800750a:	c108      	stmia	r1!, {r3}
 800750c:	9b03      	ldr	r3, [sp, #12]
 800750e:	468c      	mov	ip, r1
 8007510:	42a3      	cmp	r3, r4
 8007512:	d8e8      	bhi.n	80074e6 <__mdiff+0x8a>
 8007514:	0031      	movs	r1, r6
 8007516:	9c03      	ldr	r4, [sp, #12]
 8007518:	3115      	adds	r1, #21
 800751a:	2304      	movs	r3, #4
 800751c:	428c      	cmp	r4, r1
 800751e:	d304      	bcc.n	800752a <__mdiff+0xce>
 8007520:	1ba3      	subs	r3, r4, r6
 8007522:	3b15      	subs	r3, #21
 8007524:	089b      	lsrs	r3, r3, #2
 8007526:	3301      	adds	r3, #1
 8007528:	009b      	lsls	r3, r3, #2
 800752a:	9901      	ldr	r1, [sp, #4]
 800752c:	18cc      	adds	r4, r1, r3
 800752e:	9905      	ldr	r1, [sp, #20]
 8007530:	0026      	movs	r6, r4
 8007532:	18cb      	adds	r3, r1, r3
 8007534:	469c      	mov	ip, r3
 8007536:	9902      	ldr	r1, [sp, #8]
 8007538:	428e      	cmp	r6, r1
 800753a:	d310      	bcc.n	800755e <__mdiff+0x102>
 800753c:	9e02      	ldr	r6, [sp, #8]
 800753e:	1ee1      	subs	r1, r4, #3
 8007540:	2500      	movs	r5, #0
 8007542:	428e      	cmp	r6, r1
 8007544:	d304      	bcc.n	8007550 <__mdiff+0xf4>
 8007546:	0031      	movs	r1, r6
 8007548:	3103      	adds	r1, #3
 800754a:	1b0c      	subs	r4, r1, r4
 800754c:	08a4      	lsrs	r4, r4, #2
 800754e:	00a5      	lsls	r5, r4, #2
 8007550:	195b      	adds	r3, r3, r5
 8007552:	3b04      	subs	r3, #4
 8007554:	6819      	ldr	r1, [r3, #0]
 8007556:	2900      	cmp	r1, #0
 8007558:	d00f      	beq.n	800757a <__mdiff+0x11e>
 800755a:	6110      	str	r0, [r2, #16]
 800755c:	e797      	b.n	800748e <__mdiff+0x32>
 800755e:	ce02      	ldmia	r6!, {r1}
 8007560:	b28d      	uxth	r5, r1
 8007562:	19ed      	adds	r5, r5, r7
 8007564:	0c0f      	lsrs	r7, r1, #16
 8007566:	1429      	asrs	r1, r5, #16
 8007568:	1879      	adds	r1, r7, r1
 800756a:	140f      	asrs	r7, r1, #16
 800756c:	b2ad      	uxth	r5, r5
 800756e:	0409      	lsls	r1, r1, #16
 8007570:	430d      	orrs	r5, r1
 8007572:	4661      	mov	r1, ip
 8007574:	c120      	stmia	r1!, {r5}
 8007576:	468c      	mov	ip, r1
 8007578:	e7dd      	b.n	8007536 <__mdiff+0xda>
 800757a:	3801      	subs	r0, #1
 800757c:	e7e9      	b.n	8007552 <__mdiff+0xf6>
 800757e:	46c0      	nop			; (mov r8, r8)
 8007580:	0800893f 	.word	0x0800893f
 8007584:	00000232 	.word	0x00000232
 8007588:	08008950 	.word	0x08008950

0800758c <__d2b>:
 800758c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800758e:	2101      	movs	r1, #1
 8007590:	0014      	movs	r4, r2
 8007592:	001e      	movs	r6, r3
 8007594:	9f08      	ldr	r7, [sp, #32]
 8007596:	f7ff fcc1 	bl	8006f1c <_Balloc>
 800759a:	1e05      	subs	r5, r0, #0
 800759c:	d105      	bne.n	80075aa <__d2b+0x1e>
 800759e:	0002      	movs	r2, r0
 80075a0:	4b26      	ldr	r3, [pc, #152]	; (800763c <__d2b+0xb0>)
 80075a2:	4927      	ldr	r1, [pc, #156]	; (8007640 <__d2b+0xb4>)
 80075a4:	4827      	ldr	r0, [pc, #156]	; (8007644 <__d2b+0xb8>)
 80075a6:	f000 fad7 	bl	8007b58 <__assert_func>
 80075aa:	0333      	lsls	r3, r6, #12
 80075ac:	0076      	lsls	r6, r6, #1
 80075ae:	0b1b      	lsrs	r3, r3, #12
 80075b0:	0d76      	lsrs	r6, r6, #21
 80075b2:	d124      	bne.n	80075fe <__d2b+0x72>
 80075b4:	9301      	str	r3, [sp, #4]
 80075b6:	2c00      	cmp	r4, #0
 80075b8:	d027      	beq.n	800760a <__d2b+0x7e>
 80075ba:	4668      	mov	r0, sp
 80075bc:	9400      	str	r4, [sp, #0]
 80075be:	f7ff fd73 	bl	80070a8 <__lo0bits>
 80075c2:	9c00      	ldr	r4, [sp, #0]
 80075c4:	2800      	cmp	r0, #0
 80075c6:	d01e      	beq.n	8007606 <__d2b+0x7a>
 80075c8:	9b01      	ldr	r3, [sp, #4]
 80075ca:	2120      	movs	r1, #32
 80075cc:	001a      	movs	r2, r3
 80075ce:	1a09      	subs	r1, r1, r0
 80075d0:	408a      	lsls	r2, r1
 80075d2:	40c3      	lsrs	r3, r0
 80075d4:	4322      	orrs	r2, r4
 80075d6:	616a      	str	r2, [r5, #20]
 80075d8:	9301      	str	r3, [sp, #4]
 80075da:	9c01      	ldr	r4, [sp, #4]
 80075dc:	61ac      	str	r4, [r5, #24]
 80075de:	1e63      	subs	r3, r4, #1
 80075e0:	419c      	sbcs	r4, r3
 80075e2:	3401      	adds	r4, #1
 80075e4:	612c      	str	r4, [r5, #16]
 80075e6:	2e00      	cmp	r6, #0
 80075e8:	d018      	beq.n	800761c <__d2b+0x90>
 80075ea:	4b17      	ldr	r3, [pc, #92]	; (8007648 <__d2b+0xbc>)
 80075ec:	18f6      	adds	r6, r6, r3
 80075ee:	2335      	movs	r3, #53	; 0x35
 80075f0:	1836      	adds	r6, r6, r0
 80075f2:	1a18      	subs	r0, r3, r0
 80075f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f6:	603e      	str	r6, [r7, #0]
 80075f8:	6018      	str	r0, [r3, #0]
 80075fa:	0028      	movs	r0, r5
 80075fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80075fe:	2280      	movs	r2, #128	; 0x80
 8007600:	0352      	lsls	r2, r2, #13
 8007602:	4313      	orrs	r3, r2
 8007604:	e7d6      	b.n	80075b4 <__d2b+0x28>
 8007606:	616c      	str	r4, [r5, #20]
 8007608:	e7e7      	b.n	80075da <__d2b+0x4e>
 800760a:	a801      	add	r0, sp, #4
 800760c:	f7ff fd4c 	bl	80070a8 <__lo0bits>
 8007610:	2401      	movs	r4, #1
 8007612:	9b01      	ldr	r3, [sp, #4]
 8007614:	612c      	str	r4, [r5, #16]
 8007616:	616b      	str	r3, [r5, #20]
 8007618:	3020      	adds	r0, #32
 800761a:	e7e4      	b.n	80075e6 <__d2b+0x5a>
 800761c:	4b0b      	ldr	r3, [pc, #44]	; (800764c <__d2b+0xc0>)
 800761e:	18c0      	adds	r0, r0, r3
 8007620:	4b0b      	ldr	r3, [pc, #44]	; (8007650 <__d2b+0xc4>)
 8007622:	6038      	str	r0, [r7, #0]
 8007624:	18e3      	adds	r3, r4, r3
 8007626:	009b      	lsls	r3, r3, #2
 8007628:	18eb      	adds	r3, r5, r3
 800762a:	6958      	ldr	r0, [r3, #20]
 800762c:	f7ff fd22 	bl	8007074 <__hi0bits>
 8007630:	0164      	lsls	r4, r4, #5
 8007632:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007634:	1a24      	subs	r4, r4, r0
 8007636:	601c      	str	r4, [r3, #0]
 8007638:	e7df      	b.n	80075fa <__d2b+0x6e>
 800763a:	46c0      	nop			; (mov r8, r8)
 800763c:	0800893f 	.word	0x0800893f
 8007640:	0000030a 	.word	0x0000030a
 8007644:	08008950 	.word	0x08008950
 8007648:	fffffbcd 	.word	0xfffffbcd
 800764c:	fffffbce 	.word	0xfffffbce
 8007650:	3fffffff 	.word	0x3fffffff

08007654 <_calloc_r>:
 8007654:	b570      	push	{r4, r5, r6, lr}
 8007656:	0c13      	lsrs	r3, r2, #16
 8007658:	0c0d      	lsrs	r5, r1, #16
 800765a:	d11e      	bne.n	800769a <_calloc_r+0x46>
 800765c:	2b00      	cmp	r3, #0
 800765e:	d10c      	bne.n	800767a <_calloc_r+0x26>
 8007660:	b289      	uxth	r1, r1
 8007662:	b294      	uxth	r4, r2
 8007664:	434c      	muls	r4, r1
 8007666:	0021      	movs	r1, r4
 8007668:	f000 f88c 	bl	8007784 <_malloc_r>
 800766c:	1e05      	subs	r5, r0, #0
 800766e:	d01b      	beq.n	80076a8 <_calloc_r+0x54>
 8007670:	0022      	movs	r2, r4
 8007672:	2100      	movs	r1, #0
 8007674:	f7fe f8f4 	bl	8005860 <memset>
 8007678:	e016      	b.n	80076a8 <_calloc_r+0x54>
 800767a:	1c1d      	adds	r5, r3, #0
 800767c:	1c0b      	adds	r3, r1, #0
 800767e:	b292      	uxth	r2, r2
 8007680:	b289      	uxth	r1, r1
 8007682:	b29c      	uxth	r4, r3
 8007684:	4351      	muls	r1, r2
 8007686:	b2ab      	uxth	r3, r5
 8007688:	4363      	muls	r3, r4
 800768a:	0c0c      	lsrs	r4, r1, #16
 800768c:	191c      	adds	r4, r3, r4
 800768e:	0c22      	lsrs	r2, r4, #16
 8007690:	d107      	bne.n	80076a2 <_calloc_r+0x4e>
 8007692:	0424      	lsls	r4, r4, #16
 8007694:	b289      	uxth	r1, r1
 8007696:	430c      	orrs	r4, r1
 8007698:	e7e5      	b.n	8007666 <_calloc_r+0x12>
 800769a:	2b00      	cmp	r3, #0
 800769c:	d101      	bne.n	80076a2 <_calloc_r+0x4e>
 800769e:	1c13      	adds	r3, r2, #0
 80076a0:	e7ed      	b.n	800767e <_calloc_r+0x2a>
 80076a2:	230c      	movs	r3, #12
 80076a4:	2500      	movs	r5, #0
 80076a6:	6003      	str	r3, [r0, #0]
 80076a8:	0028      	movs	r0, r5
 80076aa:	bd70      	pop	{r4, r5, r6, pc}

080076ac <_free_r>:
 80076ac:	b570      	push	{r4, r5, r6, lr}
 80076ae:	0005      	movs	r5, r0
 80076b0:	2900      	cmp	r1, #0
 80076b2:	d010      	beq.n	80076d6 <_free_r+0x2a>
 80076b4:	1f0c      	subs	r4, r1, #4
 80076b6:	6823      	ldr	r3, [r4, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	da00      	bge.n	80076be <_free_r+0x12>
 80076bc:	18e4      	adds	r4, r4, r3
 80076be:	0028      	movs	r0, r5
 80076c0:	f000 fa9e 	bl	8007c00 <__malloc_lock>
 80076c4:	4a1d      	ldr	r2, [pc, #116]	; (800773c <_free_r+0x90>)
 80076c6:	6813      	ldr	r3, [r2, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d105      	bne.n	80076d8 <_free_r+0x2c>
 80076cc:	6063      	str	r3, [r4, #4]
 80076ce:	6014      	str	r4, [r2, #0]
 80076d0:	0028      	movs	r0, r5
 80076d2:	f000 fa9d 	bl	8007c10 <__malloc_unlock>
 80076d6:	bd70      	pop	{r4, r5, r6, pc}
 80076d8:	42a3      	cmp	r3, r4
 80076da:	d908      	bls.n	80076ee <_free_r+0x42>
 80076dc:	6821      	ldr	r1, [r4, #0]
 80076de:	1860      	adds	r0, r4, r1
 80076e0:	4283      	cmp	r3, r0
 80076e2:	d1f3      	bne.n	80076cc <_free_r+0x20>
 80076e4:	6818      	ldr	r0, [r3, #0]
 80076e6:	685b      	ldr	r3, [r3, #4]
 80076e8:	1841      	adds	r1, r0, r1
 80076ea:	6021      	str	r1, [r4, #0]
 80076ec:	e7ee      	b.n	80076cc <_free_r+0x20>
 80076ee:	001a      	movs	r2, r3
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d001      	beq.n	80076fa <_free_r+0x4e>
 80076f6:	42a3      	cmp	r3, r4
 80076f8:	d9f9      	bls.n	80076ee <_free_r+0x42>
 80076fa:	6811      	ldr	r1, [r2, #0]
 80076fc:	1850      	adds	r0, r2, r1
 80076fe:	42a0      	cmp	r0, r4
 8007700:	d10b      	bne.n	800771a <_free_r+0x6e>
 8007702:	6820      	ldr	r0, [r4, #0]
 8007704:	1809      	adds	r1, r1, r0
 8007706:	1850      	adds	r0, r2, r1
 8007708:	6011      	str	r1, [r2, #0]
 800770a:	4283      	cmp	r3, r0
 800770c:	d1e0      	bne.n	80076d0 <_free_r+0x24>
 800770e:	6818      	ldr	r0, [r3, #0]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	1841      	adds	r1, r0, r1
 8007714:	6011      	str	r1, [r2, #0]
 8007716:	6053      	str	r3, [r2, #4]
 8007718:	e7da      	b.n	80076d0 <_free_r+0x24>
 800771a:	42a0      	cmp	r0, r4
 800771c:	d902      	bls.n	8007724 <_free_r+0x78>
 800771e:	230c      	movs	r3, #12
 8007720:	602b      	str	r3, [r5, #0]
 8007722:	e7d5      	b.n	80076d0 <_free_r+0x24>
 8007724:	6821      	ldr	r1, [r4, #0]
 8007726:	1860      	adds	r0, r4, r1
 8007728:	4283      	cmp	r3, r0
 800772a:	d103      	bne.n	8007734 <_free_r+0x88>
 800772c:	6818      	ldr	r0, [r3, #0]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	1841      	adds	r1, r0, r1
 8007732:	6021      	str	r1, [r4, #0]
 8007734:	6063      	str	r3, [r4, #4]
 8007736:	6054      	str	r4, [r2, #4]
 8007738:	e7ca      	b.n	80076d0 <_free_r+0x24>
 800773a:	46c0      	nop			; (mov r8, r8)
 800773c:	200003b8 	.word	0x200003b8

08007740 <sbrk_aligned>:
 8007740:	b570      	push	{r4, r5, r6, lr}
 8007742:	4e0f      	ldr	r6, [pc, #60]	; (8007780 <sbrk_aligned+0x40>)
 8007744:	000d      	movs	r5, r1
 8007746:	6831      	ldr	r1, [r6, #0]
 8007748:	0004      	movs	r4, r0
 800774a:	2900      	cmp	r1, #0
 800774c:	d102      	bne.n	8007754 <sbrk_aligned+0x14>
 800774e:	f000 f9f1 	bl	8007b34 <_sbrk_r>
 8007752:	6030      	str	r0, [r6, #0]
 8007754:	0029      	movs	r1, r5
 8007756:	0020      	movs	r0, r4
 8007758:	f000 f9ec 	bl	8007b34 <_sbrk_r>
 800775c:	1c43      	adds	r3, r0, #1
 800775e:	d00a      	beq.n	8007776 <sbrk_aligned+0x36>
 8007760:	2303      	movs	r3, #3
 8007762:	1cc5      	adds	r5, r0, #3
 8007764:	439d      	bics	r5, r3
 8007766:	42a8      	cmp	r0, r5
 8007768:	d007      	beq.n	800777a <sbrk_aligned+0x3a>
 800776a:	1a29      	subs	r1, r5, r0
 800776c:	0020      	movs	r0, r4
 800776e:	f000 f9e1 	bl	8007b34 <_sbrk_r>
 8007772:	1c43      	adds	r3, r0, #1
 8007774:	d101      	bne.n	800777a <sbrk_aligned+0x3a>
 8007776:	2501      	movs	r5, #1
 8007778:	426d      	negs	r5, r5
 800777a:	0028      	movs	r0, r5
 800777c:	bd70      	pop	{r4, r5, r6, pc}
 800777e:	46c0      	nop			; (mov r8, r8)
 8007780:	200003bc 	.word	0x200003bc

08007784 <_malloc_r>:
 8007784:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007786:	2203      	movs	r2, #3
 8007788:	1ccb      	adds	r3, r1, #3
 800778a:	4393      	bics	r3, r2
 800778c:	3308      	adds	r3, #8
 800778e:	0006      	movs	r6, r0
 8007790:	001f      	movs	r7, r3
 8007792:	2b0c      	cmp	r3, #12
 8007794:	d232      	bcs.n	80077fc <_malloc_r+0x78>
 8007796:	270c      	movs	r7, #12
 8007798:	42b9      	cmp	r1, r7
 800779a:	d831      	bhi.n	8007800 <_malloc_r+0x7c>
 800779c:	0030      	movs	r0, r6
 800779e:	f000 fa2f 	bl	8007c00 <__malloc_lock>
 80077a2:	4d32      	ldr	r5, [pc, #200]	; (800786c <_malloc_r+0xe8>)
 80077a4:	682b      	ldr	r3, [r5, #0]
 80077a6:	001c      	movs	r4, r3
 80077a8:	2c00      	cmp	r4, #0
 80077aa:	d12e      	bne.n	800780a <_malloc_r+0x86>
 80077ac:	0039      	movs	r1, r7
 80077ae:	0030      	movs	r0, r6
 80077b0:	f7ff ffc6 	bl	8007740 <sbrk_aligned>
 80077b4:	0004      	movs	r4, r0
 80077b6:	1c43      	adds	r3, r0, #1
 80077b8:	d11e      	bne.n	80077f8 <_malloc_r+0x74>
 80077ba:	682c      	ldr	r4, [r5, #0]
 80077bc:	0025      	movs	r5, r4
 80077be:	2d00      	cmp	r5, #0
 80077c0:	d14a      	bne.n	8007858 <_malloc_r+0xd4>
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	0029      	movs	r1, r5
 80077c6:	18e3      	adds	r3, r4, r3
 80077c8:	0030      	movs	r0, r6
 80077ca:	9301      	str	r3, [sp, #4]
 80077cc:	f000 f9b2 	bl	8007b34 <_sbrk_r>
 80077d0:	9b01      	ldr	r3, [sp, #4]
 80077d2:	4283      	cmp	r3, r0
 80077d4:	d143      	bne.n	800785e <_malloc_r+0xda>
 80077d6:	6823      	ldr	r3, [r4, #0]
 80077d8:	3703      	adds	r7, #3
 80077da:	1aff      	subs	r7, r7, r3
 80077dc:	2303      	movs	r3, #3
 80077de:	439f      	bics	r7, r3
 80077e0:	3708      	adds	r7, #8
 80077e2:	2f0c      	cmp	r7, #12
 80077e4:	d200      	bcs.n	80077e8 <_malloc_r+0x64>
 80077e6:	270c      	movs	r7, #12
 80077e8:	0039      	movs	r1, r7
 80077ea:	0030      	movs	r0, r6
 80077ec:	f7ff ffa8 	bl	8007740 <sbrk_aligned>
 80077f0:	1c43      	adds	r3, r0, #1
 80077f2:	d034      	beq.n	800785e <_malloc_r+0xda>
 80077f4:	6823      	ldr	r3, [r4, #0]
 80077f6:	19df      	adds	r7, r3, r7
 80077f8:	6027      	str	r7, [r4, #0]
 80077fa:	e013      	b.n	8007824 <_malloc_r+0xa0>
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	dacb      	bge.n	8007798 <_malloc_r+0x14>
 8007800:	230c      	movs	r3, #12
 8007802:	2500      	movs	r5, #0
 8007804:	6033      	str	r3, [r6, #0]
 8007806:	0028      	movs	r0, r5
 8007808:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800780a:	6822      	ldr	r2, [r4, #0]
 800780c:	1bd1      	subs	r1, r2, r7
 800780e:	d420      	bmi.n	8007852 <_malloc_r+0xce>
 8007810:	290b      	cmp	r1, #11
 8007812:	d917      	bls.n	8007844 <_malloc_r+0xc0>
 8007814:	19e2      	adds	r2, r4, r7
 8007816:	6027      	str	r7, [r4, #0]
 8007818:	42a3      	cmp	r3, r4
 800781a:	d111      	bne.n	8007840 <_malloc_r+0xbc>
 800781c:	602a      	str	r2, [r5, #0]
 800781e:	6863      	ldr	r3, [r4, #4]
 8007820:	6011      	str	r1, [r2, #0]
 8007822:	6053      	str	r3, [r2, #4]
 8007824:	0030      	movs	r0, r6
 8007826:	0025      	movs	r5, r4
 8007828:	f000 f9f2 	bl	8007c10 <__malloc_unlock>
 800782c:	2207      	movs	r2, #7
 800782e:	350b      	adds	r5, #11
 8007830:	1d23      	adds	r3, r4, #4
 8007832:	4395      	bics	r5, r2
 8007834:	1aea      	subs	r2, r5, r3
 8007836:	429d      	cmp	r5, r3
 8007838:	d0e5      	beq.n	8007806 <_malloc_r+0x82>
 800783a:	1b5b      	subs	r3, r3, r5
 800783c:	50a3      	str	r3, [r4, r2]
 800783e:	e7e2      	b.n	8007806 <_malloc_r+0x82>
 8007840:	605a      	str	r2, [r3, #4]
 8007842:	e7ec      	b.n	800781e <_malloc_r+0x9a>
 8007844:	6862      	ldr	r2, [r4, #4]
 8007846:	42a3      	cmp	r3, r4
 8007848:	d101      	bne.n	800784e <_malloc_r+0xca>
 800784a:	602a      	str	r2, [r5, #0]
 800784c:	e7ea      	b.n	8007824 <_malloc_r+0xa0>
 800784e:	605a      	str	r2, [r3, #4]
 8007850:	e7e8      	b.n	8007824 <_malloc_r+0xa0>
 8007852:	0023      	movs	r3, r4
 8007854:	6864      	ldr	r4, [r4, #4]
 8007856:	e7a7      	b.n	80077a8 <_malloc_r+0x24>
 8007858:	002c      	movs	r4, r5
 800785a:	686d      	ldr	r5, [r5, #4]
 800785c:	e7af      	b.n	80077be <_malloc_r+0x3a>
 800785e:	230c      	movs	r3, #12
 8007860:	0030      	movs	r0, r6
 8007862:	6033      	str	r3, [r6, #0]
 8007864:	f000 f9d4 	bl	8007c10 <__malloc_unlock>
 8007868:	e7cd      	b.n	8007806 <_malloc_r+0x82>
 800786a:	46c0      	nop			; (mov r8, r8)
 800786c:	200003b8 	.word	0x200003b8

08007870 <__ssputs_r>:
 8007870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007872:	688e      	ldr	r6, [r1, #8]
 8007874:	b085      	sub	sp, #20
 8007876:	0007      	movs	r7, r0
 8007878:	000c      	movs	r4, r1
 800787a:	9203      	str	r2, [sp, #12]
 800787c:	9301      	str	r3, [sp, #4]
 800787e:	429e      	cmp	r6, r3
 8007880:	d83c      	bhi.n	80078fc <__ssputs_r+0x8c>
 8007882:	2390      	movs	r3, #144	; 0x90
 8007884:	898a      	ldrh	r2, [r1, #12]
 8007886:	00db      	lsls	r3, r3, #3
 8007888:	421a      	tst	r2, r3
 800788a:	d034      	beq.n	80078f6 <__ssputs_r+0x86>
 800788c:	6909      	ldr	r1, [r1, #16]
 800788e:	6823      	ldr	r3, [r4, #0]
 8007890:	6960      	ldr	r0, [r4, #20]
 8007892:	1a5b      	subs	r3, r3, r1
 8007894:	9302      	str	r3, [sp, #8]
 8007896:	2303      	movs	r3, #3
 8007898:	4343      	muls	r3, r0
 800789a:	0fdd      	lsrs	r5, r3, #31
 800789c:	18ed      	adds	r5, r5, r3
 800789e:	9b01      	ldr	r3, [sp, #4]
 80078a0:	9802      	ldr	r0, [sp, #8]
 80078a2:	3301      	adds	r3, #1
 80078a4:	181b      	adds	r3, r3, r0
 80078a6:	106d      	asrs	r5, r5, #1
 80078a8:	42ab      	cmp	r3, r5
 80078aa:	d900      	bls.n	80078ae <__ssputs_r+0x3e>
 80078ac:	001d      	movs	r5, r3
 80078ae:	0553      	lsls	r3, r2, #21
 80078b0:	d532      	bpl.n	8007918 <__ssputs_r+0xa8>
 80078b2:	0029      	movs	r1, r5
 80078b4:	0038      	movs	r0, r7
 80078b6:	f7ff ff65 	bl	8007784 <_malloc_r>
 80078ba:	1e06      	subs	r6, r0, #0
 80078bc:	d109      	bne.n	80078d2 <__ssputs_r+0x62>
 80078be:	230c      	movs	r3, #12
 80078c0:	603b      	str	r3, [r7, #0]
 80078c2:	2340      	movs	r3, #64	; 0x40
 80078c4:	2001      	movs	r0, #1
 80078c6:	89a2      	ldrh	r2, [r4, #12]
 80078c8:	4240      	negs	r0, r0
 80078ca:	4313      	orrs	r3, r2
 80078cc:	81a3      	strh	r3, [r4, #12]
 80078ce:	b005      	add	sp, #20
 80078d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078d2:	9a02      	ldr	r2, [sp, #8]
 80078d4:	6921      	ldr	r1, [r4, #16]
 80078d6:	f7ff fb18 	bl	8006f0a <memcpy>
 80078da:	89a3      	ldrh	r3, [r4, #12]
 80078dc:	4a14      	ldr	r2, [pc, #80]	; (8007930 <__ssputs_r+0xc0>)
 80078de:	401a      	ands	r2, r3
 80078e0:	2380      	movs	r3, #128	; 0x80
 80078e2:	4313      	orrs	r3, r2
 80078e4:	81a3      	strh	r3, [r4, #12]
 80078e6:	9b02      	ldr	r3, [sp, #8]
 80078e8:	6126      	str	r6, [r4, #16]
 80078ea:	18f6      	adds	r6, r6, r3
 80078ec:	6026      	str	r6, [r4, #0]
 80078ee:	6165      	str	r5, [r4, #20]
 80078f0:	9e01      	ldr	r6, [sp, #4]
 80078f2:	1aed      	subs	r5, r5, r3
 80078f4:	60a5      	str	r5, [r4, #8]
 80078f6:	9b01      	ldr	r3, [sp, #4]
 80078f8:	429e      	cmp	r6, r3
 80078fa:	d900      	bls.n	80078fe <__ssputs_r+0x8e>
 80078fc:	9e01      	ldr	r6, [sp, #4]
 80078fe:	0032      	movs	r2, r6
 8007900:	9903      	ldr	r1, [sp, #12]
 8007902:	6820      	ldr	r0, [r4, #0]
 8007904:	f000 f968 	bl	8007bd8 <memmove>
 8007908:	68a3      	ldr	r3, [r4, #8]
 800790a:	2000      	movs	r0, #0
 800790c:	1b9b      	subs	r3, r3, r6
 800790e:	60a3      	str	r3, [r4, #8]
 8007910:	6823      	ldr	r3, [r4, #0]
 8007912:	199e      	adds	r6, r3, r6
 8007914:	6026      	str	r6, [r4, #0]
 8007916:	e7da      	b.n	80078ce <__ssputs_r+0x5e>
 8007918:	002a      	movs	r2, r5
 800791a:	0038      	movs	r0, r7
 800791c:	f000 f980 	bl	8007c20 <_realloc_r>
 8007920:	1e06      	subs	r6, r0, #0
 8007922:	d1e0      	bne.n	80078e6 <__ssputs_r+0x76>
 8007924:	0038      	movs	r0, r7
 8007926:	6921      	ldr	r1, [r4, #16]
 8007928:	f7ff fec0 	bl	80076ac <_free_r>
 800792c:	e7c7      	b.n	80078be <__ssputs_r+0x4e>
 800792e:	46c0      	nop			; (mov r8, r8)
 8007930:	fffffb7f 	.word	0xfffffb7f

08007934 <_svfiprintf_r>:
 8007934:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007936:	b0a1      	sub	sp, #132	; 0x84
 8007938:	9003      	str	r0, [sp, #12]
 800793a:	001d      	movs	r5, r3
 800793c:	898b      	ldrh	r3, [r1, #12]
 800793e:	000f      	movs	r7, r1
 8007940:	0016      	movs	r6, r2
 8007942:	061b      	lsls	r3, r3, #24
 8007944:	d511      	bpl.n	800796a <_svfiprintf_r+0x36>
 8007946:	690b      	ldr	r3, [r1, #16]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d10e      	bne.n	800796a <_svfiprintf_r+0x36>
 800794c:	2140      	movs	r1, #64	; 0x40
 800794e:	f7ff ff19 	bl	8007784 <_malloc_r>
 8007952:	6038      	str	r0, [r7, #0]
 8007954:	6138      	str	r0, [r7, #16]
 8007956:	2800      	cmp	r0, #0
 8007958:	d105      	bne.n	8007966 <_svfiprintf_r+0x32>
 800795a:	230c      	movs	r3, #12
 800795c:	9a03      	ldr	r2, [sp, #12]
 800795e:	3801      	subs	r0, #1
 8007960:	6013      	str	r3, [r2, #0]
 8007962:	b021      	add	sp, #132	; 0x84
 8007964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007966:	2340      	movs	r3, #64	; 0x40
 8007968:	617b      	str	r3, [r7, #20]
 800796a:	2300      	movs	r3, #0
 800796c:	ac08      	add	r4, sp, #32
 800796e:	6163      	str	r3, [r4, #20]
 8007970:	3320      	adds	r3, #32
 8007972:	7663      	strb	r3, [r4, #25]
 8007974:	3310      	adds	r3, #16
 8007976:	76a3      	strb	r3, [r4, #26]
 8007978:	9507      	str	r5, [sp, #28]
 800797a:	0035      	movs	r5, r6
 800797c:	782b      	ldrb	r3, [r5, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d001      	beq.n	8007986 <_svfiprintf_r+0x52>
 8007982:	2b25      	cmp	r3, #37	; 0x25
 8007984:	d147      	bne.n	8007a16 <_svfiprintf_r+0xe2>
 8007986:	1bab      	subs	r3, r5, r6
 8007988:	9305      	str	r3, [sp, #20]
 800798a:	42b5      	cmp	r5, r6
 800798c:	d00c      	beq.n	80079a8 <_svfiprintf_r+0x74>
 800798e:	0032      	movs	r2, r6
 8007990:	0039      	movs	r1, r7
 8007992:	9803      	ldr	r0, [sp, #12]
 8007994:	f7ff ff6c 	bl	8007870 <__ssputs_r>
 8007998:	1c43      	adds	r3, r0, #1
 800799a:	d100      	bne.n	800799e <_svfiprintf_r+0x6a>
 800799c:	e0ae      	b.n	8007afc <_svfiprintf_r+0x1c8>
 800799e:	6962      	ldr	r2, [r4, #20]
 80079a0:	9b05      	ldr	r3, [sp, #20]
 80079a2:	4694      	mov	ip, r2
 80079a4:	4463      	add	r3, ip
 80079a6:	6163      	str	r3, [r4, #20]
 80079a8:	782b      	ldrb	r3, [r5, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d100      	bne.n	80079b0 <_svfiprintf_r+0x7c>
 80079ae:	e0a5      	b.n	8007afc <_svfiprintf_r+0x1c8>
 80079b0:	2201      	movs	r2, #1
 80079b2:	2300      	movs	r3, #0
 80079b4:	4252      	negs	r2, r2
 80079b6:	6062      	str	r2, [r4, #4]
 80079b8:	a904      	add	r1, sp, #16
 80079ba:	3254      	adds	r2, #84	; 0x54
 80079bc:	1852      	adds	r2, r2, r1
 80079be:	1c6e      	adds	r6, r5, #1
 80079c0:	6023      	str	r3, [r4, #0]
 80079c2:	60e3      	str	r3, [r4, #12]
 80079c4:	60a3      	str	r3, [r4, #8]
 80079c6:	7013      	strb	r3, [r2, #0]
 80079c8:	65a3      	str	r3, [r4, #88]	; 0x58
 80079ca:	2205      	movs	r2, #5
 80079cc:	7831      	ldrb	r1, [r6, #0]
 80079ce:	4854      	ldr	r0, [pc, #336]	; (8007b20 <_svfiprintf_r+0x1ec>)
 80079d0:	f7ff fa90 	bl	8006ef4 <memchr>
 80079d4:	1c75      	adds	r5, r6, #1
 80079d6:	2800      	cmp	r0, #0
 80079d8:	d11f      	bne.n	8007a1a <_svfiprintf_r+0xe6>
 80079da:	6822      	ldr	r2, [r4, #0]
 80079dc:	06d3      	lsls	r3, r2, #27
 80079de:	d504      	bpl.n	80079ea <_svfiprintf_r+0xb6>
 80079e0:	2353      	movs	r3, #83	; 0x53
 80079e2:	a904      	add	r1, sp, #16
 80079e4:	185b      	adds	r3, r3, r1
 80079e6:	2120      	movs	r1, #32
 80079e8:	7019      	strb	r1, [r3, #0]
 80079ea:	0713      	lsls	r3, r2, #28
 80079ec:	d504      	bpl.n	80079f8 <_svfiprintf_r+0xc4>
 80079ee:	2353      	movs	r3, #83	; 0x53
 80079f0:	a904      	add	r1, sp, #16
 80079f2:	185b      	adds	r3, r3, r1
 80079f4:	212b      	movs	r1, #43	; 0x2b
 80079f6:	7019      	strb	r1, [r3, #0]
 80079f8:	7833      	ldrb	r3, [r6, #0]
 80079fa:	2b2a      	cmp	r3, #42	; 0x2a
 80079fc:	d016      	beq.n	8007a2c <_svfiprintf_r+0xf8>
 80079fe:	0035      	movs	r5, r6
 8007a00:	2100      	movs	r1, #0
 8007a02:	200a      	movs	r0, #10
 8007a04:	68e3      	ldr	r3, [r4, #12]
 8007a06:	782a      	ldrb	r2, [r5, #0]
 8007a08:	1c6e      	adds	r6, r5, #1
 8007a0a:	3a30      	subs	r2, #48	; 0x30
 8007a0c:	2a09      	cmp	r2, #9
 8007a0e:	d94e      	bls.n	8007aae <_svfiprintf_r+0x17a>
 8007a10:	2900      	cmp	r1, #0
 8007a12:	d111      	bne.n	8007a38 <_svfiprintf_r+0x104>
 8007a14:	e017      	b.n	8007a46 <_svfiprintf_r+0x112>
 8007a16:	3501      	adds	r5, #1
 8007a18:	e7b0      	b.n	800797c <_svfiprintf_r+0x48>
 8007a1a:	4b41      	ldr	r3, [pc, #260]	; (8007b20 <_svfiprintf_r+0x1ec>)
 8007a1c:	6822      	ldr	r2, [r4, #0]
 8007a1e:	1ac0      	subs	r0, r0, r3
 8007a20:	2301      	movs	r3, #1
 8007a22:	4083      	lsls	r3, r0
 8007a24:	4313      	orrs	r3, r2
 8007a26:	002e      	movs	r6, r5
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	e7ce      	b.n	80079ca <_svfiprintf_r+0x96>
 8007a2c:	9b07      	ldr	r3, [sp, #28]
 8007a2e:	1d19      	adds	r1, r3, #4
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	9107      	str	r1, [sp, #28]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	db01      	blt.n	8007a3c <_svfiprintf_r+0x108>
 8007a38:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a3a:	e004      	b.n	8007a46 <_svfiprintf_r+0x112>
 8007a3c:	425b      	negs	r3, r3
 8007a3e:	60e3      	str	r3, [r4, #12]
 8007a40:	2302      	movs	r3, #2
 8007a42:	4313      	orrs	r3, r2
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	782b      	ldrb	r3, [r5, #0]
 8007a48:	2b2e      	cmp	r3, #46	; 0x2e
 8007a4a:	d10a      	bne.n	8007a62 <_svfiprintf_r+0x12e>
 8007a4c:	786b      	ldrb	r3, [r5, #1]
 8007a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8007a50:	d135      	bne.n	8007abe <_svfiprintf_r+0x18a>
 8007a52:	9b07      	ldr	r3, [sp, #28]
 8007a54:	3502      	adds	r5, #2
 8007a56:	1d1a      	adds	r2, r3, #4
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	9207      	str	r2, [sp, #28]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	db2b      	blt.n	8007ab8 <_svfiprintf_r+0x184>
 8007a60:	9309      	str	r3, [sp, #36]	; 0x24
 8007a62:	4e30      	ldr	r6, [pc, #192]	; (8007b24 <_svfiprintf_r+0x1f0>)
 8007a64:	2203      	movs	r2, #3
 8007a66:	0030      	movs	r0, r6
 8007a68:	7829      	ldrb	r1, [r5, #0]
 8007a6a:	f7ff fa43 	bl	8006ef4 <memchr>
 8007a6e:	2800      	cmp	r0, #0
 8007a70:	d006      	beq.n	8007a80 <_svfiprintf_r+0x14c>
 8007a72:	2340      	movs	r3, #64	; 0x40
 8007a74:	1b80      	subs	r0, r0, r6
 8007a76:	4083      	lsls	r3, r0
 8007a78:	6822      	ldr	r2, [r4, #0]
 8007a7a:	3501      	adds	r5, #1
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	6023      	str	r3, [r4, #0]
 8007a80:	7829      	ldrb	r1, [r5, #0]
 8007a82:	2206      	movs	r2, #6
 8007a84:	4828      	ldr	r0, [pc, #160]	; (8007b28 <_svfiprintf_r+0x1f4>)
 8007a86:	1c6e      	adds	r6, r5, #1
 8007a88:	7621      	strb	r1, [r4, #24]
 8007a8a:	f7ff fa33 	bl	8006ef4 <memchr>
 8007a8e:	2800      	cmp	r0, #0
 8007a90:	d03c      	beq.n	8007b0c <_svfiprintf_r+0x1d8>
 8007a92:	4b26      	ldr	r3, [pc, #152]	; (8007b2c <_svfiprintf_r+0x1f8>)
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d125      	bne.n	8007ae4 <_svfiprintf_r+0x1b0>
 8007a98:	2207      	movs	r2, #7
 8007a9a:	9b07      	ldr	r3, [sp, #28]
 8007a9c:	3307      	adds	r3, #7
 8007a9e:	4393      	bics	r3, r2
 8007aa0:	3308      	adds	r3, #8
 8007aa2:	9307      	str	r3, [sp, #28]
 8007aa4:	6963      	ldr	r3, [r4, #20]
 8007aa6:	9a04      	ldr	r2, [sp, #16]
 8007aa8:	189b      	adds	r3, r3, r2
 8007aaa:	6163      	str	r3, [r4, #20]
 8007aac:	e765      	b.n	800797a <_svfiprintf_r+0x46>
 8007aae:	4343      	muls	r3, r0
 8007ab0:	0035      	movs	r5, r6
 8007ab2:	2101      	movs	r1, #1
 8007ab4:	189b      	adds	r3, r3, r2
 8007ab6:	e7a6      	b.n	8007a06 <_svfiprintf_r+0xd2>
 8007ab8:	2301      	movs	r3, #1
 8007aba:	425b      	negs	r3, r3
 8007abc:	e7d0      	b.n	8007a60 <_svfiprintf_r+0x12c>
 8007abe:	2300      	movs	r3, #0
 8007ac0:	200a      	movs	r0, #10
 8007ac2:	001a      	movs	r2, r3
 8007ac4:	3501      	adds	r5, #1
 8007ac6:	6063      	str	r3, [r4, #4]
 8007ac8:	7829      	ldrb	r1, [r5, #0]
 8007aca:	1c6e      	adds	r6, r5, #1
 8007acc:	3930      	subs	r1, #48	; 0x30
 8007ace:	2909      	cmp	r1, #9
 8007ad0:	d903      	bls.n	8007ada <_svfiprintf_r+0x1a6>
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d0c5      	beq.n	8007a62 <_svfiprintf_r+0x12e>
 8007ad6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ad8:	e7c3      	b.n	8007a62 <_svfiprintf_r+0x12e>
 8007ada:	4342      	muls	r2, r0
 8007adc:	0035      	movs	r5, r6
 8007ade:	2301      	movs	r3, #1
 8007ae0:	1852      	adds	r2, r2, r1
 8007ae2:	e7f1      	b.n	8007ac8 <_svfiprintf_r+0x194>
 8007ae4:	ab07      	add	r3, sp, #28
 8007ae6:	9300      	str	r3, [sp, #0]
 8007ae8:	003a      	movs	r2, r7
 8007aea:	0021      	movs	r1, r4
 8007aec:	4b10      	ldr	r3, [pc, #64]	; (8007b30 <_svfiprintf_r+0x1fc>)
 8007aee:	9803      	ldr	r0, [sp, #12]
 8007af0:	f7fd ff68 	bl	80059c4 <_printf_float>
 8007af4:	9004      	str	r0, [sp, #16]
 8007af6:	9b04      	ldr	r3, [sp, #16]
 8007af8:	3301      	adds	r3, #1
 8007afa:	d1d3      	bne.n	8007aa4 <_svfiprintf_r+0x170>
 8007afc:	89bb      	ldrh	r3, [r7, #12]
 8007afe:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007b00:	065b      	lsls	r3, r3, #25
 8007b02:	d400      	bmi.n	8007b06 <_svfiprintf_r+0x1d2>
 8007b04:	e72d      	b.n	8007962 <_svfiprintf_r+0x2e>
 8007b06:	2001      	movs	r0, #1
 8007b08:	4240      	negs	r0, r0
 8007b0a:	e72a      	b.n	8007962 <_svfiprintf_r+0x2e>
 8007b0c:	ab07      	add	r3, sp, #28
 8007b0e:	9300      	str	r3, [sp, #0]
 8007b10:	003a      	movs	r2, r7
 8007b12:	0021      	movs	r1, r4
 8007b14:	4b06      	ldr	r3, [pc, #24]	; (8007b30 <_svfiprintf_r+0x1fc>)
 8007b16:	9803      	ldr	r0, [sp, #12]
 8007b18:	f7fe fa06 	bl	8005f28 <_printf_i>
 8007b1c:	e7ea      	b.n	8007af4 <_svfiprintf_r+0x1c0>
 8007b1e:	46c0      	nop			; (mov r8, r8)
 8007b20:	08008aac 	.word	0x08008aac
 8007b24:	08008ab2 	.word	0x08008ab2
 8007b28:	08008ab6 	.word	0x08008ab6
 8007b2c:	080059c5 	.word	0x080059c5
 8007b30:	08007871 	.word	0x08007871

08007b34 <_sbrk_r>:
 8007b34:	2300      	movs	r3, #0
 8007b36:	b570      	push	{r4, r5, r6, lr}
 8007b38:	4d06      	ldr	r5, [pc, #24]	; (8007b54 <_sbrk_r+0x20>)
 8007b3a:	0004      	movs	r4, r0
 8007b3c:	0008      	movs	r0, r1
 8007b3e:	602b      	str	r3, [r5, #0]
 8007b40:	f7fa ffaa 	bl	8002a98 <_sbrk>
 8007b44:	1c43      	adds	r3, r0, #1
 8007b46:	d103      	bne.n	8007b50 <_sbrk_r+0x1c>
 8007b48:	682b      	ldr	r3, [r5, #0]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d000      	beq.n	8007b50 <_sbrk_r+0x1c>
 8007b4e:	6023      	str	r3, [r4, #0]
 8007b50:	bd70      	pop	{r4, r5, r6, pc}
 8007b52:	46c0      	nop			; (mov r8, r8)
 8007b54:	200003c0 	.word	0x200003c0

08007b58 <__assert_func>:
 8007b58:	b530      	push	{r4, r5, lr}
 8007b5a:	0014      	movs	r4, r2
 8007b5c:	001a      	movs	r2, r3
 8007b5e:	4b09      	ldr	r3, [pc, #36]	; (8007b84 <__assert_func+0x2c>)
 8007b60:	0005      	movs	r5, r0
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	b085      	sub	sp, #20
 8007b66:	68d8      	ldr	r0, [r3, #12]
 8007b68:	4b07      	ldr	r3, [pc, #28]	; (8007b88 <__assert_func+0x30>)
 8007b6a:	2c00      	cmp	r4, #0
 8007b6c:	d101      	bne.n	8007b72 <__assert_func+0x1a>
 8007b6e:	4b07      	ldr	r3, [pc, #28]	; (8007b8c <__assert_func+0x34>)
 8007b70:	001c      	movs	r4, r3
 8007b72:	9301      	str	r3, [sp, #4]
 8007b74:	9100      	str	r1, [sp, #0]
 8007b76:	002b      	movs	r3, r5
 8007b78:	4905      	ldr	r1, [pc, #20]	; (8007b90 <__assert_func+0x38>)
 8007b7a:	9402      	str	r4, [sp, #8]
 8007b7c:	f000 f80a 	bl	8007b94 <fiprintf>
 8007b80:	f000 faba 	bl	80080f8 <abort>
 8007b84:	2000000c 	.word	0x2000000c
 8007b88:	08008abd 	.word	0x08008abd
 8007b8c:	08008af8 	.word	0x08008af8
 8007b90:	08008aca 	.word	0x08008aca

08007b94 <fiprintf>:
 8007b94:	b40e      	push	{r1, r2, r3}
 8007b96:	b503      	push	{r0, r1, lr}
 8007b98:	0001      	movs	r1, r0
 8007b9a:	ab03      	add	r3, sp, #12
 8007b9c:	4804      	ldr	r0, [pc, #16]	; (8007bb0 <fiprintf+0x1c>)
 8007b9e:	cb04      	ldmia	r3!, {r2}
 8007ba0:	6800      	ldr	r0, [r0, #0]
 8007ba2:	9301      	str	r3, [sp, #4]
 8007ba4:	f000 f892 	bl	8007ccc <_vfiprintf_r>
 8007ba8:	b002      	add	sp, #8
 8007baa:	bc08      	pop	{r3}
 8007bac:	b003      	add	sp, #12
 8007bae:	4718      	bx	r3
 8007bb0:	2000000c 	.word	0x2000000c

08007bb4 <__ascii_mbtowc>:
 8007bb4:	b082      	sub	sp, #8
 8007bb6:	2900      	cmp	r1, #0
 8007bb8:	d100      	bne.n	8007bbc <__ascii_mbtowc+0x8>
 8007bba:	a901      	add	r1, sp, #4
 8007bbc:	1e10      	subs	r0, r2, #0
 8007bbe:	d006      	beq.n	8007bce <__ascii_mbtowc+0x1a>
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d006      	beq.n	8007bd2 <__ascii_mbtowc+0x1e>
 8007bc4:	7813      	ldrb	r3, [r2, #0]
 8007bc6:	600b      	str	r3, [r1, #0]
 8007bc8:	7810      	ldrb	r0, [r2, #0]
 8007bca:	1e43      	subs	r3, r0, #1
 8007bcc:	4198      	sbcs	r0, r3
 8007bce:	b002      	add	sp, #8
 8007bd0:	4770      	bx	lr
 8007bd2:	2002      	movs	r0, #2
 8007bd4:	4240      	negs	r0, r0
 8007bd6:	e7fa      	b.n	8007bce <__ascii_mbtowc+0x1a>

08007bd8 <memmove>:
 8007bd8:	b510      	push	{r4, lr}
 8007bda:	4288      	cmp	r0, r1
 8007bdc:	d902      	bls.n	8007be4 <memmove+0xc>
 8007bde:	188b      	adds	r3, r1, r2
 8007be0:	4298      	cmp	r0, r3
 8007be2:	d303      	bcc.n	8007bec <memmove+0x14>
 8007be4:	2300      	movs	r3, #0
 8007be6:	e007      	b.n	8007bf8 <memmove+0x20>
 8007be8:	5c8b      	ldrb	r3, [r1, r2]
 8007bea:	5483      	strb	r3, [r0, r2]
 8007bec:	3a01      	subs	r2, #1
 8007bee:	d2fb      	bcs.n	8007be8 <memmove+0x10>
 8007bf0:	bd10      	pop	{r4, pc}
 8007bf2:	5ccc      	ldrb	r4, [r1, r3]
 8007bf4:	54c4      	strb	r4, [r0, r3]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d1fa      	bne.n	8007bf2 <memmove+0x1a>
 8007bfc:	e7f8      	b.n	8007bf0 <memmove+0x18>
	...

08007c00 <__malloc_lock>:
 8007c00:	b510      	push	{r4, lr}
 8007c02:	4802      	ldr	r0, [pc, #8]	; (8007c0c <__malloc_lock+0xc>)
 8007c04:	f000 fc4f 	bl	80084a6 <__retarget_lock_acquire_recursive>
 8007c08:	bd10      	pop	{r4, pc}
 8007c0a:	46c0      	nop			; (mov r8, r8)
 8007c0c:	200003c4 	.word	0x200003c4

08007c10 <__malloc_unlock>:
 8007c10:	b510      	push	{r4, lr}
 8007c12:	4802      	ldr	r0, [pc, #8]	; (8007c1c <__malloc_unlock+0xc>)
 8007c14:	f000 fc48 	bl	80084a8 <__retarget_lock_release_recursive>
 8007c18:	bd10      	pop	{r4, pc}
 8007c1a:	46c0      	nop			; (mov r8, r8)
 8007c1c:	200003c4 	.word	0x200003c4

08007c20 <_realloc_r>:
 8007c20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c22:	0007      	movs	r7, r0
 8007c24:	000e      	movs	r6, r1
 8007c26:	0014      	movs	r4, r2
 8007c28:	2900      	cmp	r1, #0
 8007c2a:	d105      	bne.n	8007c38 <_realloc_r+0x18>
 8007c2c:	0011      	movs	r1, r2
 8007c2e:	f7ff fda9 	bl	8007784 <_malloc_r>
 8007c32:	0005      	movs	r5, r0
 8007c34:	0028      	movs	r0, r5
 8007c36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c38:	2a00      	cmp	r2, #0
 8007c3a:	d103      	bne.n	8007c44 <_realloc_r+0x24>
 8007c3c:	f7ff fd36 	bl	80076ac <_free_r>
 8007c40:	0025      	movs	r5, r4
 8007c42:	e7f7      	b.n	8007c34 <_realloc_r+0x14>
 8007c44:	f000 fc9e 	bl	8008584 <_malloc_usable_size_r>
 8007c48:	9001      	str	r0, [sp, #4]
 8007c4a:	4284      	cmp	r4, r0
 8007c4c:	d803      	bhi.n	8007c56 <_realloc_r+0x36>
 8007c4e:	0035      	movs	r5, r6
 8007c50:	0843      	lsrs	r3, r0, #1
 8007c52:	42a3      	cmp	r3, r4
 8007c54:	d3ee      	bcc.n	8007c34 <_realloc_r+0x14>
 8007c56:	0021      	movs	r1, r4
 8007c58:	0038      	movs	r0, r7
 8007c5a:	f7ff fd93 	bl	8007784 <_malloc_r>
 8007c5e:	1e05      	subs	r5, r0, #0
 8007c60:	d0e8      	beq.n	8007c34 <_realloc_r+0x14>
 8007c62:	9b01      	ldr	r3, [sp, #4]
 8007c64:	0022      	movs	r2, r4
 8007c66:	429c      	cmp	r4, r3
 8007c68:	d900      	bls.n	8007c6c <_realloc_r+0x4c>
 8007c6a:	001a      	movs	r2, r3
 8007c6c:	0031      	movs	r1, r6
 8007c6e:	0028      	movs	r0, r5
 8007c70:	f7ff f94b 	bl	8006f0a <memcpy>
 8007c74:	0031      	movs	r1, r6
 8007c76:	0038      	movs	r0, r7
 8007c78:	f7ff fd18 	bl	80076ac <_free_r>
 8007c7c:	e7da      	b.n	8007c34 <_realloc_r+0x14>

08007c7e <__sfputc_r>:
 8007c7e:	6893      	ldr	r3, [r2, #8]
 8007c80:	b510      	push	{r4, lr}
 8007c82:	3b01      	subs	r3, #1
 8007c84:	6093      	str	r3, [r2, #8]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	da04      	bge.n	8007c94 <__sfputc_r+0x16>
 8007c8a:	6994      	ldr	r4, [r2, #24]
 8007c8c:	42a3      	cmp	r3, r4
 8007c8e:	db07      	blt.n	8007ca0 <__sfputc_r+0x22>
 8007c90:	290a      	cmp	r1, #10
 8007c92:	d005      	beq.n	8007ca0 <__sfputc_r+0x22>
 8007c94:	6813      	ldr	r3, [r2, #0]
 8007c96:	1c58      	adds	r0, r3, #1
 8007c98:	6010      	str	r0, [r2, #0]
 8007c9a:	7019      	strb	r1, [r3, #0]
 8007c9c:	0008      	movs	r0, r1
 8007c9e:	bd10      	pop	{r4, pc}
 8007ca0:	f000 f94e 	bl	8007f40 <__swbuf_r>
 8007ca4:	0001      	movs	r1, r0
 8007ca6:	e7f9      	b.n	8007c9c <__sfputc_r+0x1e>

08007ca8 <__sfputs_r>:
 8007ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007caa:	0006      	movs	r6, r0
 8007cac:	000f      	movs	r7, r1
 8007cae:	0014      	movs	r4, r2
 8007cb0:	18d5      	adds	r5, r2, r3
 8007cb2:	42ac      	cmp	r4, r5
 8007cb4:	d101      	bne.n	8007cba <__sfputs_r+0x12>
 8007cb6:	2000      	movs	r0, #0
 8007cb8:	e007      	b.n	8007cca <__sfputs_r+0x22>
 8007cba:	7821      	ldrb	r1, [r4, #0]
 8007cbc:	003a      	movs	r2, r7
 8007cbe:	0030      	movs	r0, r6
 8007cc0:	f7ff ffdd 	bl	8007c7e <__sfputc_r>
 8007cc4:	3401      	adds	r4, #1
 8007cc6:	1c43      	adds	r3, r0, #1
 8007cc8:	d1f3      	bne.n	8007cb2 <__sfputs_r+0xa>
 8007cca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ccc <_vfiprintf_r>:
 8007ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007cce:	b0a1      	sub	sp, #132	; 0x84
 8007cd0:	0006      	movs	r6, r0
 8007cd2:	000c      	movs	r4, r1
 8007cd4:	001f      	movs	r7, r3
 8007cd6:	9203      	str	r2, [sp, #12]
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	d004      	beq.n	8007ce6 <_vfiprintf_r+0x1a>
 8007cdc:	6983      	ldr	r3, [r0, #24]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <_vfiprintf_r+0x1a>
 8007ce2:	f000 fb3f 	bl	8008364 <__sinit>
 8007ce6:	4b8e      	ldr	r3, [pc, #568]	; (8007f20 <_vfiprintf_r+0x254>)
 8007ce8:	429c      	cmp	r4, r3
 8007cea:	d11c      	bne.n	8007d26 <_vfiprintf_r+0x5a>
 8007cec:	6874      	ldr	r4, [r6, #4]
 8007cee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007cf0:	07db      	lsls	r3, r3, #31
 8007cf2:	d405      	bmi.n	8007d00 <_vfiprintf_r+0x34>
 8007cf4:	89a3      	ldrh	r3, [r4, #12]
 8007cf6:	059b      	lsls	r3, r3, #22
 8007cf8:	d402      	bmi.n	8007d00 <_vfiprintf_r+0x34>
 8007cfa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cfc:	f000 fbd3 	bl	80084a6 <__retarget_lock_acquire_recursive>
 8007d00:	89a3      	ldrh	r3, [r4, #12]
 8007d02:	071b      	lsls	r3, r3, #28
 8007d04:	d502      	bpl.n	8007d0c <_vfiprintf_r+0x40>
 8007d06:	6923      	ldr	r3, [r4, #16]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d11d      	bne.n	8007d48 <_vfiprintf_r+0x7c>
 8007d0c:	0021      	movs	r1, r4
 8007d0e:	0030      	movs	r0, r6
 8007d10:	f000 f97a 	bl	8008008 <__swsetup_r>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d017      	beq.n	8007d48 <_vfiprintf_r+0x7c>
 8007d18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d1a:	07db      	lsls	r3, r3, #31
 8007d1c:	d50d      	bpl.n	8007d3a <_vfiprintf_r+0x6e>
 8007d1e:	2001      	movs	r0, #1
 8007d20:	4240      	negs	r0, r0
 8007d22:	b021      	add	sp, #132	; 0x84
 8007d24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d26:	4b7f      	ldr	r3, [pc, #508]	; (8007f24 <_vfiprintf_r+0x258>)
 8007d28:	429c      	cmp	r4, r3
 8007d2a:	d101      	bne.n	8007d30 <_vfiprintf_r+0x64>
 8007d2c:	68b4      	ldr	r4, [r6, #8]
 8007d2e:	e7de      	b.n	8007cee <_vfiprintf_r+0x22>
 8007d30:	4b7d      	ldr	r3, [pc, #500]	; (8007f28 <_vfiprintf_r+0x25c>)
 8007d32:	429c      	cmp	r4, r3
 8007d34:	d1db      	bne.n	8007cee <_vfiprintf_r+0x22>
 8007d36:	68f4      	ldr	r4, [r6, #12]
 8007d38:	e7d9      	b.n	8007cee <_vfiprintf_r+0x22>
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	059b      	lsls	r3, r3, #22
 8007d3e:	d4ee      	bmi.n	8007d1e <_vfiprintf_r+0x52>
 8007d40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d42:	f000 fbb1 	bl	80084a8 <__retarget_lock_release_recursive>
 8007d46:	e7ea      	b.n	8007d1e <_vfiprintf_r+0x52>
 8007d48:	2300      	movs	r3, #0
 8007d4a:	ad08      	add	r5, sp, #32
 8007d4c:	616b      	str	r3, [r5, #20]
 8007d4e:	3320      	adds	r3, #32
 8007d50:	766b      	strb	r3, [r5, #25]
 8007d52:	3310      	adds	r3, #16
 8007d54:	76ab      	strb	r3, [r5, #26]
 8007d56:	9707      	str	r7, [sp, #28]
 8007d58:	9f03      	ldr	r7, [sp, #12]
 8007d5a:	783b      	ldrb	r3, [r7, #0]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d001      	beq.n	8007d64 <_vfiprintf_r+0x98>
 8007d60:	2b25      	cmp	r3, #37	; 0x25
 8007d62:	d14e      	bne.n	8007e02 <_vfiprintf_r+0x136>
 8007d64:	9b03      	ldr	r3, [sp, #12]
 8007d66:	1afb      	subs	r3, r7, r3
 8007d68:	9305      	str	r3, [sp, #20]
 8007d6a:	9b03      	ldr	r3, [sp, #12]
 8007d6c:	429f      	cmp	r7, r3
 8007d6e:	d00d      	beq.n	8007d8c <_vfiprintf_r+0xc0>
 8007d70:	9b05      	ldr	r3, [sp, #20]
 8007d72:	0021      	movs	r1, r4
 8007d74:	0030      	movs	r0, r6
 8007d76:	9a03      	ldr	r2, [sp, #12]
 8007d78:	f7ff ff96 	bl	8007ca8 <__sfputs_r>
 8007d7c:	1c43      	adds	r3, r0, #1
 8007d7e:	d100      	bne.n	8007d82 <_vfiprintf_r+0xb6>
 8007d80:	e0b5      	b.n	8007eee <_vfiprintf_r+0x222>
 8007d82:	696a      	ldr	r2, [r5, #20]
 8007d84:	9b05      	ldr	r3, [sp, #20]
 8007d86:	4694      	mov	ip, r2
 8007d88:	4463      	add	r3, ip
 8007d8a:	616b      	str	r3, [r5, #20]
 8007d8c:	783b      	ldrb	r3, [r7, #0]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d100      	bne.n	8007d94 <_vfiprintf_r+0xc8>
 8007d92:	e0ac      	b.n	8007eee <_vfiprintf_r+0x222>
 8007d94:	2201      	movs	r2, #1
 8007d96:	1c7b      	adds	r3, r7, #1
 8007d98:	9303      	str	r3, [sp, #12]
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	4252      	negs	r2, r2
 8007d9e:	606a      	str	r2, [r5, #4]
 8007da0:	a904      	add	r1, sp, #16
 8007da2:	3254      	adds	r2, #84	; 0x54
 8007da4:	1852      	adds	r2, r2, r1
 8007da6:	602b      	str	r3, [r5, #0]
 8007da8:	60eb      	str	r3, [r5, #12]
 8007daa:	60ab      	str	r3, [r5, #8]
 8007dac:	7013      	strb	r3, [r2, #0]
 8007dae:	65ab      	str	r3, [r5, #88]	; 0x58
 8007db0:	9b03      	ldr	r3, [sp, #12]
 8007db2:	2205      	movs	r2, #5
 8007db4:	7819      	ldrb	r1, [r3, #0]
 8007db6:	485d      	ldr	r0, [pc, #372]	; (8007f2c <_vfiprintf_r+0x260>)
 8007db8:	f7ff f89c 	bl	8006ef4 <memchr>
 8007dbc:	9b03      	ldr	r3, [sp, #12]
 8007dbe:	1c5f      	adds	r7, r3, #1
 8007dc0:	2800      	cmp	r0, #0
 8007dc2:	d120      	bne.n	8007e06 <_vfiprintf_r+0x13a>
 8007dc4:	682a      	ldr	r2, [r5, #0]
 8007dc6:	06d3      	lsls	r3, r2, #27
 8007dc8:	d504      	bpl.n	8007dd4 <_vfiprintf_r+0x108>
 8007dca:	2353      	movs	r3, #83	; 0x53
 8007dcc:	a904      	add	r1, sp, #16
 8007dce:	185b      	adds	r3, r3, r1
 8007dd0:	2120      	movs	r1, #32
 8007dd2:	7019      	strb	r1, [r3, #0]
 8007dd4:	0713      	lsls	r3, r2, #28
 8007dd6:	d504      	bpl.n	8007de2 <_vfiprintf_r+0x116>
 8007dd8:	2353      	movs	r3, #83	; 0x53
 8007dda:	a904      	add	r1, sp, #16
 8007ddc:	185b      	adds	r3, r3, r1
 8007dde:	212b      	movs	r1, #43	; 0x2b
 8007de0:	7019      	strb	r1, [r3, #0]
 8007de2:	9b03      	ldr	r3, [sp, #12]
 8007de4:	781b      	ldrb	r3, [r3, #0]
 8007de6:	2b2a      	cmp	r3, #42	; 0x2a
 8007de8:	d016      	beq.n	8007e18 <_vfiprintf_r+0x14c>
 8007dea:	2100      	movs	r1, #0
 8007dec:	68eb      	ldr	r3, [r5, #12]
 8007dee:	9f03      	ldr	r7, [sp, #12]
 8007df0:	783a      	ldrb	r2, [r7, #0]
 8007df2:	1c78      	adds	r0, r7, #1
 8007df4:	3a30      	subs	r2, #48	; 0x30
 8007df6:	4684      	mov	ip, r0
 8007df8:	2a09      	cmp	r2, #9
 8007dfa:	d94f      	bls.n	8007e9c <_vfiprintf_r+0x1d0>
 8007dfc:	2900      	cmp	r1, #0
 8007dfe:	d111      	bne.n	8007e24 <_vfiprintf_r+0x158>
 8007e00:	e017      	b.n	8007e32 <_vfiprintf_r+0x166>
 8007e02:	3701      	adds	r7, #1
 8007e04:	e7a9      	b.n	8007d5a <_vfiprintf_r+0x8e>
 8007e06:	4b49      	ldr	r3, [pc, #292]	; (8007f2c <_vfiprintf_r+0x260>)
 8007e08:	682a      	ldr	r2, [r5, #0]
 8007e0a:	1ac0      	subs	r0, r0, r3
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	4083      	lsls	r3, r0
 8007e10:	4313      	orrs	r3, r2
 8007e12:	602b      	str	r3, [r5, #0]
 8007e14:	9703      	str	r7, [sp, #12]
 8007e16:	e7cb      	b.n	8007db0 <_vfiprintf_r+0xe4>
 8007e18:	9b07      	ldr	r3, [sp, #28]
 8007e1a:	1d19      	adds	r1, r3, #4
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	9107      	str	r1, [sp, #28]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	db01      	blt.n	8007e28 <_vfiprintf_r+0x15c>
 8007e24:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e26:	e004      	b.n	8007e32 <_vfiprintf_r+0x166>
 8007e28:	425b      	negs	r3, r3
 8007e2a:	60eb      	str	r3, [r5, #12]
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	602b      	str	r3, [r5, #0]
 8007e32:	783b      	ldrb	r3, [r7, #0]
 8007e34:	2b2e      	cmp	r3, #46	; 0x2e
 8007e36:	d10a      	bne.n	8007e4e <_vfiprintf_r+0x182>
 8007e38:	787b      	ldrb	r3, [r7, #1]
 8007e3a:	2b2a      	cmp	r3, #42	; 0x2a
 8007e3c:	d137      	bne.n	8007eae <_vfiprintf_r+0x1e2>
 8007e3e:	9b07      	ldr	r3, [sp, #28]
 8007e40:	3702      	adds	r7, #2
 8007e42:	1d1a      	adds	r2, r3, #4
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	9207      	str	r2, [sp, #28]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	db2d      	blt.n	8007ea8 <_vfiprintf_r+0x1dc>
 8007e4c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e4e:	2203      	movs	r2, #3
 8007e50:	7839      	ldrb	r1, [r7, #0]
 8007e52:	4837      	ldr	r0, [pc, #220]	; (8007f30 <_vfiprintf_r+0x264>)
 8007e54:	f7ff f84e 	bl	8006ef4 <memchr>
 8007e58:	2800      	cmp	r0, #0
 8007e5a:	d007      	beq.n	8007e6c <_vfiprintf_r+0x1a0>
 8007e5c:	4b34      	ldr	r3, [pc, #208]	; (8007f30 <_vfiprintf_r+0x264>)
 8007e5e:	682a      	ldr	r2, [r5, #0]
 8007e60:	1ac0      	subs	r0, r0, r3
 8007e62:	2340      	movs	r3, #64	; 0x40
 8007e64:	4083      	lsls	r3, r0
 8007e66:	4313      	orrs	r3, r2
 8007e68:	3701      	adds	r7, #1
 8007e6a:	602b      	str	r3, [r5, #0]
 8007e6c:	7839      	ldrb	r1, [r7, #0]
 8007e6e:	1c7b      	adds	r3, r7, #1
 8007e70:	2206      	movs	r2, #6
 8007e72:	4830      	ldr	r0, [pc, #192]	; (8007f34 <_vfiprintf_r+0x268>)
 8007e74:	9303      	str	r3, [sp, #12]
 8007e76:	7629      	strb	r1, [r5, #24]
 8007e78:	f7ff f83c 	bl	8006ef4 <memchr>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	d045      	beq.n	8007f0c <_vfiprintf_r+0x240>
 8007e80:	4b2d      	ldr	r3, [pc, #180]	; (8007f38 <_vfiprintf_r+0x26c>)
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d127      	bne.n	8007ed6 <_vfiprintf_r+0x20a>
 8007e86:	2207      	movs	r2, #7
 8007e88:	9b07      	ldr	r3, [sp, #28]
 8007e8a:	3307      	adds	r3, #7
 8007e8c:	4393      	bics	r3, r2
 8007e8e:	3308      	adds	r3, #8
 8007e90:	9307      	str	r3, [sp, #28]
 8007e92:	696b      	ldr	r3, [r5, #20]
 8007e94:	9a04      	ldr	r2, [sp, #16]
 8007e96:	189b      	adds	r3, r3, r2
 8007e98:	616b      	str	r3, [r5, #20]
 8007e9a:	e75d      	b.n	8007d58 <_vfiprintf_r+0x8c>
 8007e9c:	210a      	movs	r1, #10
 8007e9e:	434b      	muls	r3, r1
 8007ea0:	4667      	mov	r7, ip
 8007ea2:	189b      	adds	r3, r3, r2
 8007ea4:	3909      	subs	r1, #9
 8007ea6:	e7a3      	b.n	8007df0 <_vfiprintf_r+0x124>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	425b      	negs	r3, r3
 8007eac:	e7ce      	b.n	8007e4c <_vfiprintf_r+0x180>
 8007eae:	2300      	movs	r3, #0
 8007eb0:	001a      	movs	r2, r3
 8007eb2:	3701      	adds	r7, #1
 8007eb4:	606b      	str	r3, [r5, #4]
 8007eb6:	7839      	ldrb	r1, [r7, #0]
 8007eb8:	1c78      	adds	r0, r7, #1
 8007eba:	3930      	subs	r1, #48	; 0x30
 8007ebc:	4684      	mov	ip, r0
 8007ebe:	2909      	cmp	r1, #9
 8007ec0:	d903      	bls.n	8007eca <_vfiprintf_r+0x1fe>
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d0c3      	beq.n	8007e4e <_vfiprintf_r+0x182>
 8007ec6:	9209      	str	r2, [sp, #36]	; 0x24
 8007ec8:	e7c1      	b.n	8007e4e <_vfiprintf_r+0x182>
 8007eca:	230a      	movs	r3, #10
 8007ecc:	435a      	muls	r2, r3
 8007ece:	4667      	mov	r7, ip
 8007ed0:	1852      	adds	r2, r2, r1
 8007ed2:	3b09      	subs	r3, #9
 8007ed4:	e7ef      	b.n	8007eb6 <_vfiprintf_r+0x1ea>
 8007ed6:	ab07      	add	r3, sp, #28
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	0022      	movs	r2, r4
 8007edc:	0029      	movs	r1, r5
 8007ede:	0030      	movs	r0, r6
 8007ee0:	4b16      	ldr	r3, [pc, #88]	; (8007f3c <_vfiprintf_r+0x270>)
 8007ee2:	f7fd fd6f 	bl	80059c4 <_printf_float>
 8007ee6:	9004      	str	r0, [sp, #16]
 8007ee8:	9b04      	ldr	r3, [sp, #16]
 8007eea:	3301      	adds	r3, #1
 8007eec:	d1d1      	bne.n	8007e92 <_vfiprintf_r+0x1c6>
 8007eee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ef0:	07db      	lsls	r3, r3, #31
 8007ef2:	d405      	bmi.n	8007f00 <_vfiprintf_r+0x234>
 8007ef4:	89a3      	ldrh	r3, [r4, #12]
 8007ef6:	059b      	lsls	r3, r3, #22
 8007ef8:	d402      	bmi.n	8007f00 <_vfiprintf_r+0x234>
 8007efa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007efc:	f000 fad4 	bl	80084a8 <__retarget_lock_release_recursive>
 8007f00:	89a3      	ldrh	r3, [r4, #12]
 8007f02:	065b      	lsls	r3, r3, #25
 8007f04:	d500      	bpl.n	8007f08 <_vfiprintf_r+0x23c>
 8007f06:	e70a      	b.n	8007d1e <_vfiprintf_r+0x52>
 8007f08:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007f0a:	e70a      	b.n	8007d22 <_vfiprintf_r+0x56>
 8007f0c:	ab07      	add	r3, sp, #28
 8007f0e:	9300      	str	r3, [sp, #0]
 8007f10:	0022      	movs	r2, r4
 8007f12:	0029      	movs	r1, r5
 8007f14:	0030      	movs	r0, r6
 8007f16:	4b09      	ldr	r3, [pc, #36]	; (8007f3c <_vfiprintf_r+0x270>)
 8007f18:	f7fe f806 	bl	8005f28 <_printf_i>
 8007f1c:	e7e3      	b.n	8007ee6 <_vfiprintf_r+0x21a>
 8007f1e:	46c0      	nop			; (mov r8, r8)
 8007f20:	08008c24 	.word	0x08008c24
 8007f24:	08008c44 	.word	0x08008c44
 8007f28:	08008c04 	.word	0x08008c04
 8007f2c:	08008aac 	.word	0x08008aac
 8007f30:	08008ab2 	.word	0x08008ab2
 8007f34:	08008ab6 	.word	0x08008ab6
 8007f38:	080059c5 	.word	0x080059c5
 8007f3c:	08007ca9 	.word	0x08007ca9

08007f40 <__swbuf_r>:
 8007f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f42:	0005      	movs	r5, r0
 8007f44:	000e      	movs	r6, r1
 8007f46:	0014      	movs	r4, r2
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	d004      	beq.n	8007f56 <__swbuf_r+0x16>
 8007f4c:	6983      	ldr	r3, [r0, #24]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d101      	bne.n	8007f56 <__swbuf_r+0x16>
 8007f52:	f000 fa07 	bl	8008364 <__sinit>
 8007f56:	4b22      	ldr	r3, [pc, #136]	; (8007fe0 <__swbuf_r+0xa0>)
 8007f58:	429c      	cmp	r4, r3
 8007f5a:	d12e      	bne.n	8007fba <__swbuf_r+0x7a>
 8007f5c:	686c      	ldr	r4, [r5, #4]
 8007f5e:	69a3      	ldr	r3, [r4, #24]
 8007f60:	60a3      	str	r3, [r4, #8]
 8007f62:	89a3      	ldrh	r3, [r4, #12]
 8007f64:	071b      	lsls	r3, r3, #28
 8007f66:	d532      	bpl.n	8007fce <__swbuf_r+0x8e>
 8007f68:	6923      	ldr	r3, [r4, #16]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d02f      	beq.n	8007fce <__swbuf_r+0x8e>
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	6922      	ldr	r2, [r4, #16]
 8007f72:	b2f7      	uxtb	r7, r6
 8007f74:	1a98      	subs	r0, r3, r2
 8007f76:	6963      	ldr	r3, [r4, #20]
 8007f78:	b2f6      	uxtb	r6, r6
 8007f7a:	4283      	cmp	r3, r0
 8007f7c:	dc05      	bgt.n	8007f8a <__swbuf_r+0x4a>
 8007f7e:	0021      	movs	r1, r4
 8007f80:	0028      	movs	r0, r5
 8007f82:	f000 f94d 	bl	8008220 <_fflush_r>
 8007f86:	2800      	cmp	r0, #0
 8007f88:	d127      	bne.n	8007fda <__swbuf_r+0x9a>
 8007f8a:	68a3      	ldr	r3, [r4, #8]
 8007f8c:	3001      	adds	r0, #1
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	60a3      	str	r3, [r4, #8]
 8007f92:	6823      	ldr	r3, [r4, #0]
 8007f94:	1c5a      	adds	r2, r3, #1
 8007f96:	6022      	str	r2, [r4, #0]
 8007f98:	701f      	strb	r7, [r3, #0]
 8007f9a:	6963      	ldr	r3, [r4, #20]
 8007f9c:	4283      	cmp	r3, r0
 8007f9e:	d004      	beq.n	8007faa <__swbuf_r+0x6a>
 8007fa0:	89a3      	ldrh	r3, [r4, #12]
 8007fa2:	07db      	lsls	r3, r3, #31
 8007fa4:	d507      	bpl.n	8007fb6 <__swbuf_r+0x76>
 8007fa6:	2e0a      	cmp	r6, #10
 8007fa8:	d105      	bne.n	8007fb6 <__swbuf_r+0x76>
 8007faa:	0021      	movs	r1, r4
 8007fac:	0028      	movs	r0, r5
 8007fae:	f000 f937 	bl	8008220 <_fflush_r>
 8007fb2:	2800      	cmp	r0, #0
 8007fb4:	d111      	bne.n	8007fda <__swbuf_r+0x9a>
 8007fb6:	0030      	movs	r0, r6
 8007fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fba:	4b0a      	ldr	r3, [pc, #40]	; (8007fe4 <__swbuf_r+0xa4>)
 8007fbc:	429c      	cmp	r4, r3
 8007fbe:	d101      	bne.n	8007fc4 <__swbuf_r+0x84>
 8007fc0:	68ac      	ldr	r4, [r5, #8]
 8007fc2:	e7cc      	b.n	8007f5e <__swbuf_r+0x1e>
 8007fc4:	4b08      	ldr	r3, [pc, #32]	; (8007fe8 <__swbuf_r+0xa8>)
 8007fc6:	429c      	cmp	r4, r3
 8007fc8:	d1c9      	bne.n	8007f5e <__swbuf_r+0x1e>
 8007fca:	68ec      	ldr	r4, [r5, #12]
 8007fcc:	e7c7      	b.n	8007f5e <__swbuf_r+0x1e>
 8007fce:	0021      	movs	r1, r4
 8007fd0:	0028      	movs	r0, r5
 8007fd2:	f000 f819 	bl	8008008 <__swsetup_r>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	d0c9      	beq.n	8007f6e <__swbuf_r+0x2e>
 8007fda:	2601      	movs	r6, #1
 8007fdc:	4276      	negs	r6, r6
 8007fde:	e7ea      	b.n	8007fb6 <__swbuf_r+0x76>
 8007fe0:	08008c24 	.word	0x08008c24
 8007fe4:	08008c44 	.word	0x08008c44
 8007fe8:	08008c04 	.word	0x08008c04

08007fec <__ascii_wctomb>:
 8007fec:	0003      	movs	r3, r0
 8007fee:	1e08      	subs	r0, r1, #0
 8007ff0:	d005      	beq.n	8007ffe <__ascii_wctomb+0x12>
 8007ff2:	2aff      	cmp	r2, #255	; 0xff
 8007ff4:	d904      	bls.n	8008000 <__ascii_wctomb+0x14>
 8007ff6:	228a      	movs	r2, #138	; 0x8a
 8007ff8:	2001      	movs	r0, #1
 8007ffa:	601a      	str	r2, [r3, #0]
 8007ffc:	4240      	negs	r0, r0
 8007ffe:	4770      	bx	lr
 8008000:	2001      	movs	r0, #1
 8008002:	700a      	strb	r2, [r1, #0]
 8008004:	e7fb      	b.n	8007ffe <__ascii_wctomb+0x12>
	...

08008008 <__swsetup_r>:
 8008008:	4b37      	ldr	r3, [pc, #220]	; (80080e8 <__swsetup_r+0xe0>)
 800800a:	b570      	push	{r4, r5, r6, lr}
 800800c:	681d      	ldr	r5, [r3, #0]
 800800e:	0006      	movs	r6, r0
 8008010:	000c      	movs	r4, r1
 8008012:	2d00      	cmp	r5, #0
 8008014:	d005      	beq.n	8008022 <__swsetup_r+0x1a>
 8008016:	69ab      	ldr	r3, [r5, #24]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d102      	bne.n	8008022 <__swsetup_r+0x1a>
 800801c:	0028      	movs	r0, r5
 800801e:	f000 f9a1 	bl	8008364 <__sinit>
 8008022:	4b32      	ldr	r3, [pc, #200]	; (80080ec <__swsetup_r+0xe4>)
 8008024:	429c      	cmp	r4, r3
 8008026:	d10f      	bne.n	8008048 <__swsetup_r+0x40>
 8008028:	686c      	ldr	r4, [r5, #4]
 800802a:	230c      	movs	r3, #12
 800802c:	5ee2      	ldrsh	r2, [r4, r3]
 800802e:	b293      	uxth	r3, r2
 8008030:	0711      	lsls	r1, r2, #28
 8008032:	d42d      	bmi.n	8008090 <__swsetup_r+0x88>
 8008034:	06d9      	lsls	r1, r3, #27
 8008036:	d411      	bmi.n	800805c <__swsetup_r+0x54>
 8008038:	2309      	movs	r3, #9
 800803a:	2001      	movs	r0, #1
 800803c:	6033      	str	r3, [r6, #0]
 800803e:	3337      	adds	r3, #55	; 0x37
 8008040:	4313      	orrs	r3, r2
 8008042:	81a3      	strh	r3, [r4, #12]
 8008044:	4240      	negs	r0, r0
 8008046:	bd70      	pop	{r4, r5, r6, pc}
 8008048:	4b29      	ldr	r3, [pc, #164]	; (80080f0 <__swsetup_r+0xe8>)
 800804a:	429c      	cmp	r4, r3
 800804c:	d101      	bne.n	8008052 <__swsetup_r+0x4a>
 800804e:	68ac      	ldr	r4, [r5, #8]
 8008050:	e7eb      	b.n	800802a <__swsetup_r+0x22>
 8008052:	4b28      	ldr	r3, [pc, #160]	; (80080f4 <__swsetup_r+0xec>)
 8008054:	429c      	cmp	r4, r3
 8008056:	d1e8      	bne.n	800802a <__swsetup_r+0x22>
 8008058:	68ec      	ldr	r4, [r5, #12]
 800805a:	e7e6      	b.n	800802a <__swsetup_r+0x22>
 800805c:	075b      	lsls	r3, r3, #29
 800805e:	d513      	bpl.n	8008088 <__swsetup_r+0x80>
 8008060:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008062:	2900      	cmp	r1, #0
 8008064:	d008      	beq.n	8008078 <__swsetup_r+0x70>
 8008066:	0023      	movs	r3, r4
 8008068:	3344      	adds	r3, #68	; 0x44
 800806a:	4299      	cmp	r1, r3
 800806c:	d002      	beq.n	8008074 <__swsetup_r+0x6c>
 800806e:	0030      	movs	r0, r6
 8008070:	f7ff fb1c 	bl	80076ac <_free_r>
 8008074:	2300      	movs	r3, #0
 8008076:	6363      	str	r3, [r4, #52]	; 0x34
 8008078:	2224      	movs	r2, #36	; 0x24
 800807a:	89a3      	ldrh	r3, [r4, #12]
 800807c:	4393      	bics	r3, r2
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	2300      	movs	r3, #0
 8008082:	6063      	str	r3, [r4, #4]
 8008084:	6923      	ldr	r3, [r4, #16]
 8008086:	6023      	str	r3, [r4, #0]
 8008088:	2308      	movs	r3, #8
 800808a:	89a2      	ldrh	r2, [r4, #12]
 800808c:	4313      	orrs	r3, r2
 800808e:	81a3      	strh	r3, [r4, #12]
 8008090:	6923      	ldr	r3, [r4, #16]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d10b      	bne.n	80080ae <__swsetup_r+0xa6>
 8008096:	21a0      	movs	r1, #160	; 0xa0
 8008098:	2280      	movs	r2, #128	; 0x80
 800809a:	89a3      	ldrh	r3, [r4, #12]
 800809c:	0089      	lsls	r1, r1, #2
 800809e:	0092      	lsls	r2, r2, #2
 80080a0:	400b      	ands	r3, r1
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d003      	beq.n	80080ae <__swsetup_r+0xa6>
 80080a6:	0021      	movs	r1, r4
 80080a8:	0030      	movs	r0, r6
 80080aa:	f000 fa27 	bl	80084fc <__smakebuf_r>
 80080ae:	220c      	movs	r2, #12
 80080b0:	5ea3      	ldrsh	r3, [r4, r2]
 80080b2:	2001      	movs	r0, #1
 80080b4:	001a      	movs	r2, r3
 80080b6:	b299      	uxth	r1, r3
 80080b8:	4002      	ands	r2, r0
 80080ba:	4203      	tst	r3, r0
 80080bc:	d00f      	beq.n	80080de <__swsetup_r+0xd6>
 80080be:	2200      	movs	r2, #0
 80080c0:	60a2      	str	r2, [r4, #8]
 80080c2:	6962      	ldr	r2, [r4, #20]
 80080c4:	4252      	negs	r2, r2
 80080c6:	61a2      	str	r2, [r4, #24]
 80080c8:	2000      	movs	r0, #0
 80080ca:	6922      	ldr	r2, [r4, #16]
 80080cc:	4282      	cmp	r2, r0
 80080ce:	d1ba      	bne.n	8008046 <__swsetup_r+0x3e>
 80080d0:	060a      	lsls	r2, r1, #24
 80080d2:	d5b8      	bpl.n	8008046 <__swsetup_r+0x3e>
 80080d4:	2240      	movs	r2, #64	; 0x40
 80080d6:	4313      	orrs	r3, r2
 80080d8:	81a3      	strh	r3, [r4, #12]
 80080da:	3801      	subs	r0, #1
 80080dc:	e7b3      	b.n	8008046 <__swsetup_r+0x3e>
 80080de:	0788      	lsls	r0, r1, #30
 80080e0:	d400      	bmi.n	80080e4 <__swsetup_r+0xdc>
 80080e2:	6962      	ldr	r2, [r4, #20]
 80080e4:	60a2      	str	r2, [r4, #8]
 80080e6:	e7ef      	b.n	80080c8 <__swsetup_r+0xc0>
 80080e8:	2000000c 	.word	0x2000000c
 80080ec:	08008c24 	.word	0x08008c24
 80080f0:	08008c44 	.word	0x08008c44
 80080f4:	08008c04 	.word	0x08008c04

080080f8 <abort>:
 80080f8:	2006      	movs	r0, #6
 80080fa:	b510      	push	{r4, lr}
 80080fc:	f000 fa74 	bl	80085e8 <raise>
 8008100:	2001      	movs	r0, #1
 8008102:	f7fa fc57 	bl	80029b4 <_exit>
	...

08008108 <__sflush_r>:
 8008108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800810a:	898b      	ldrh	r3, [r1, #12]
 800810c:	0005      	movs	r5, r0
 800810e:	000c      	movs	r4, r1
 8008110:	071a      	lsls	r2, r3, #28
 8008112:	d45f      	bmi.n	80081d4 <__sflush_r+0xcc>
 8008114:	684a      	ldr	r2, [r1, #4]
 8008116:	2a00      	cmp	r2, #0
 8008118:	dc04      	bgt.n	8008124 <__sflush_r+0x1c>
 800811a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800811c:	2a00      	cmp	r2, #0
 800811e:	dc01      	bgt.n	8008124 <__sflush_r+0x1c>
 8008120:	2000      	movs	r0, #0
 8008122:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008124:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008126:	2f00      	cmp	r7, #0
 8008128:	d0fa      	beq.n	8008120 <__sflush_r+0x18>
 800812a:	2200      	movs	r2, #0
 800812c:	2180      	movs	r1, #128	; 0x80
 800812e:	682e      	ldr	r6, [r5, #0]
 8008130:	602a      	str	r2, [r5, #0]
 8008132:	001a      	movs	r2, r3
 8008134:	0149      	lsls	r1, r1, #5
 8008136:	400a      	ands	r2, r1
 8008138:	420b      	tst	r3, r1
 800813a:	d034      	beq.n	80081a6 <__sflush_r+0x9e>
 800813c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	075b      	lsls	r3, r3, #29
 8008142:	d506      	bpl.n	8008152 <__sflush_r+0x4a>
 8008144:	6863      	ldr	r3, [r4, #4]
 8008146:	1ac0      	subs	r0, r0, r3
 8008148:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800814a:	2b00      	cmp	r3, #0
 800814c:	d001      	beq.n	8008152 <__sflush_r+0x4a>
 800814e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008150:	1ac0      	subs	r0, r0, r3
 8008152:	0002      	movs	r2, r0
 8008154:	6a21      	ldr	r1, [r4, #32]
 8008156:	2300      	movs	r3, #0
 8008158:	0028      	movs	r0, r5
 800815a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800815c:	47b8      	blx	r7
 800815e:	89a1      	ldrh	r1, [r4, #12]
 8008160:	1c43      	adds	r3, r0, #1
 8008162:	d106      	bne.n	8008172 <__sflush_r+0x6a>
 8008164:	682b      	ldr	r3, [r5, #0]
 8008166:	2b1d      	cmp	r3, #29
 8008168:	d831      	bhi.n	80081ce <__sflush_r+0xc6>
 800816a:	4a2c      	ldr	r2, [pc, #176]	; (800821c <__sflush_r+0x114>)
 800816c:	40da      	lsrs	r2, r3
 800816e:	07d3      	lsls	r3, r2, #31
 8008170:	d52d      	bpl.n	80081ce <__sflush_r+0xc6>
 8008172:	2300      	movs	r3, #0
 8008174:	6063      	str	r3, [r4, #4]
 8008176:	6923      	ldr	r3, [r4, #16]
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	04cb      	lsls	r3, r1, #19
 800817c:	d505      	bpl.n	800818a <__sflush_r+0x82>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	d102      	bne.n	8008188 <__sflush_r+0x80>
 8008182:	682b      	ldr	r3, [r5, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d100      	bne.n	800818a <__sflush_r+0x82>
 8008188:	6560      	str	r0, [r4, #84]	; 0x54
 800818a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800818c:	602e      	str	r6, [r5, #0]
 800818e:	2900      	cmp	r1, #0
 8008190:	d0c6      	beq.n	8008120 <__sflush_r+0x18>
 8008192:	0023      	movs	r3, r4
 8008194:	3344      	adds	r3, #68	; 0x44
 8008196:	4299      	cmp	r1, r3
 8008198:	d002      	beq.n	80081a0 <__sflush_r+0x98>
 800819a:	0028      	movs	r0, r5
 800819c:	f7ff fa86 	bl	80076ac <_free_r>
 80081a0:	2000      	movs	r0, #0
 80081a2:	6360      	str	r0, [r4, #52]	; 0x34
 80081a4:	e7bd      	b.n	8008122 <__sflush_r+0x1a>
 80081a6:	2301      	movs	r3, #1
 80081a8:	0028      	movs	r0, r5
 80081aa:	6a21      	ldr	r1, [r4, #32]
 80081ac:	47b8      	blx	r7
 80081ae:	1c43      	adds	r3, r0, #1
 80081b0:	d1c5      	bne.n	800813e <__sflush_r+0x36>
 80081b2:	682b      	ldr	r3, [r5, #0]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d0c2      	beq.n	800813e <__sflush_r+0x36>
 80081b8:	2b1d      	cmp	r3, #29
 80081ba:	d001      	beq.n	80081c0 <__sflush_r+0xb8>
 80081bc:	2b16      	cmp	r3, #22
 80081be:	d101      	bne.n	80081c4 <__sflush_r+0xbc>
 80081c0:	602e      	str	r6, [r5, #0]
 80081c2:	e7ad      	b.n	8008120 <__sflush_r+0x18>
 80081c4:	2340      	movs	r3, #64	; 0x40
 80081c6:	89a2      	ldrh	r2, [r4, #12]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	81a3      	strh	r3, [r4, #12]
 80081cc:	e7a9      	b.n	8008122 <__sflush_r+0x1a>
 80081ce:	2340      	movs	r3, #64	; 0x40
 80081d0:	430b      	orrs	r3, r1
 80081d2:	e7fa      	b.n	80081ca <__sflush_r+0xc2>
 80081d4:	690f      	ldr	r7, [r1, #16]
 80081d6:	2f00      	cmp	r7, #0
 80081d8:	d0a2      	beq.n	8008120 <__sflush_r+0x18>
 80081da:	680a      	ldr	r2, [r1, #0]
 80081dc:	600f      	str	r7, [r1, #0]
 80081de:	1bd2      	subs	r2, r2, r7
 80081e0:	9201      	str	r2, [sp, #4]
 80081e2:	2200      	movs	r2, #0
 80081e4:	079b      	lsls	r3, r3, #30
 80081e6:	d100      	bne.n	80081ea <__sflush_r+0xe2>
 80081e8:	694a      	ldr	r2, [r1, #20]
 80081ea:	60a2      	str	r2, [r4, #8]
 80081ec:	9b01      	ldr	r3, [sp, #4]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	dc00      	bgt.n	80081f4 <__sflush_r+0xec>
 80081f2:	e795      	b.n	8008120 <__sflush_r+0x18>
 80081f4:	003a      	movs	r2, r7
 80081f6:	0028      	movs	r0, r5
 80081f8:	9b01      	ldr	r3, [sp, #4]
 80081fa:	6a21      	ldr	r1, [r4, #32]
 80081fc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80081fe:	47b0      	blx	r6
 8008200:	2800      	cmp	r0, #0
 8008202:	dc06      	bgt.n	8008212 <__sflush_r+0x10a>
 8008204:	2340      	movs	r3, #64	; 0x40
 8008206:	2001      	movs	r0, #1
 8008208:	89a2      	ldrh	r2, [r4, #12]
 800820a:	4240      	negs	r0, r0
 800820c:	4313      	orrs	r3, r2
 800820e:	81a3      	strh	r3, [r4, #12]
 8008210:	e787      	b.n	8008122 <__sflush_r+0x1a>
 8008212:	9b01      	ldr	r3, [sp, #4]
 8008214:	183f      	adds	r7, r7, r0
 8008216:	1a1b      	subs	r3, r3, r0
 8008218:	9301      	str	r3, [sp, #4]
 800821a:	e7e7      	b.n	80081ec <__sflush_r+0xe4>
 800821c:	20400001 	.word	0x20400001

08008220 <_fflush_r>:
 8008220:	690b      	ldr	r3, [r1, #16]
 8008222:	b570      	push	{r4, r5, r6, lr}
 8008224:	0005      	movs	r5, r0
 8008226:	000c      	movs	r4, r1
 8008228:	2b00      	cmp	r3, #0
 800822a:	d102      	bne.n	8008232 <_fflush_r+0x12>
 800822c:	2500      	movs	r5, #0
 800822e:	0028      	movs	r0, r5
 8008230:	bd70      	pop	{r4, r5, r6, pc}
 8008232:	2800      	cmp	r0, #0
 8008234:	d004      	beq.n	8008240 <_fflush_r+0x20>
 8008236:	6983      	ldr	r3, [r0, #24]
 8008238:	2b00      	cmp	r3, #0
 800823a:	d101      	bne.n	8008240 <_fflush_r+0x20>
 800823c:	f000 f892 	bl	8008364 <__sinit>
 8008240:	4b14      	ldr	r3, [pc, #80]	; (8008294 <_fflush_r+0x74>)
 8008242:	429c      	cmp	r4, r3
 8008244:	d11b      	bne.n	800827e <_fflush_r+0x5e>
 8008246:	686c      	ldr	r4, [r5, #4]
 8008248:	220c      	movs	r2, #12
 800824a:	5ea3      	ldrsh	r3, [r4, r2]
 800824c:	2b00      	cmp	r3, #0
 800824e:	d0ed      	beq.n	800822c <_fflush_r+0xc>
 8008250:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008252:	07d2      	lsls	r2, r2, #31
 8008254:	d404      	bmi.n	8008260 <_fflush_r+0x40>
 8008256:	059b      	lsls	r3, r3, #22
 8008258:	d402      	bmi.n	8008260 <_fflush_r+0x40>
 800825a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800825c:	f000 f923 	bl	80084a6 <__retarget_lock_acquire_recursive>
 8008260:	0028      	movs	r0, r5
 8008262:	0021      	movs	r1, r4
 8008264:	f7ff ff50 	bl	8008108 <__sflush_r>
 8008268:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800826a:	0005      	movs	r5, r0
 800826c:	07db      	lsls	r3, r3, #31
 800826e:	d4de      	bmi.n	800822e <_fflush_r+0xe>
 8008270:	89a3      	ldrh	r3, [r4, #12]
 8008272:	059b      	lsls	r3, r3, #22
 8008274:	d4db      	bmi.n	800822e <_fflush_r+0xe>
 8008276:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008278:	f000 f916 	bl	80084a8 <__retarget_lock_release_recursive>
 800827c:	e7d7      	b.n	800822e <_fflush_r+0xe>
 800827e:	4b06      	ldr	r3, [pc, #24]	; (8008298 <_fflush_r+0x78>)
 8008280:	429c      	cmp	r4, r3
 8008282:	d101      	bne.n	8008288 <_fflush_r+0x68>
 8008284:	68ac      	ldr	r4, [r5, #8]
 8008286:	e7df      	b.n	8008248 <_fflush_r+0x28>
 8008288:	4b04      	ldr	r3, [pc, #16]	; (800829c <_fflush_r+0x7c>)
 800828a:	429c      	cmp	r4, r3
 800828c:	d1dc      	bne.n	8008248 <_fflush_r+0x28>
 800828e:	68ec      	ldr	r4, [r5, #12]
 8008290:	e7da      	b.n	8008248 <_fflush_r+0x28>
 8008292:	46c0      	nop			; (mov r8, r8)
 8008294:	08008c24 	.word	0x08008c24
 8008298:	08008c44 	.word	0x08008c44
 800829c:	08008c04 	.word	0x08008c04

080082a0 <std>:
 80082a0:	2300      	movs	r3, #0
 80082a2:	b510      	push	{r4, lr}
 80082a4:	0004      	movs	r4, r0
 80082a6:	6003      	str	r3, [r0, #0]
 80082a8:	6043      	str	r3, [r0, #4]
 80082aa:	6083      	str	r3, [r0, #8]
 80082ac:	8181      	strh	r1, [r0, #12]
 80082ae:	6643      	str	r3, [r0, #100]	; 0x64
 80082b0:	0019      	movs	r1, r3
 80082b2:	81c2      	strh	r2, [r0, #14]
 80082b4:	6103      	str	r3, [r0, #16]
 80082b6:	6143      	str	r3, [r0, #20]
 80082b8:	6183      	str	r3, [r0, #24]
 80082ba:	2208      	movs	r2, #8
 80082bc:	305c      	adds	r0, #92	; 0x5c
 80082be:	f7fd facf 	bl	8005860 <memset>
 80082c2:	4b05      	ldr	r3, [pc, #20]	; (80082d8 <std+0x38>)
 80082c4:	6224      	str	r4, [r4, #32]
 80082c6:	6263      	str	r3, [r4, #36]	; 0x24
 80082c8:	4b04      	ldr	r3, [pc, #16]	; (80082dc <std+0x3c>)
 80082ca:	62a3      	str	r3, [r4, #40]	; 0x28
 80082cc:	4b04      	ldr	r3, [pc, #16]	; (80082e0 <std+0x40>)
 80082ce:	62e3      	str	r3, [r4, #44]	; 0x2c
 80082d0:	4b04      	ldr	r3, [pc, #16]	; (80082e4 <std+0x44>)
 80082d2:	6323      	str	r3, [r4, #48]	; 0x30
 80082d4:	bd10      	pop	{r4, pc}
 80082d6:	46c0      	nop			; (mov r8, r8)
 80082d8:	08008629 	.word	0x08008629
 80082dc:	08008651 	.word	0x08008651
 80082e0:	08008689 	.word	0x08008689
 80082e4:	080086b5 	.word	0x080086b5

080082e8 <_cleanup_r>:
 80082e8:	b510      	push	{r4, lr}
 80082ea:	4902      	ldr	r1, [pc, #8]	; (80082f4 <_cleanup_r+0xc>)
 80082ec:	f000 f8ba 	bl	8008464 <_fwalk_reent>
 80082f0:	bd10      	pop	{r4, pc}
 80082f2:	46c0      	nop			; (mov r8, r8)
 80082f4:	08008221 	.word	0x08008221

080082f8 <__sfmoreglue>:
 80082f8:	b570      	push	{r4, r5, r6, lr}
 80082fa:	2568      	movs	r5, #104	; 0x68
 80082fc:	1e4a      	subs	r2, r1, #1
 80082fe:	4355      	muls	r5, r2
 8008300:	000e      	movs	r6, r1
 8008302:	0029      	movs	r1, r5
 8008304:	3174      	adds	r1, #116	; 0x74
 8008306:	f7ff fa3d 	bl	8007784 <_malloc_r>
 800830a:	1e04      	subs	r4, r0, #0
 800830c:	d008      	beq.n	8008320 <__sfmoreglue+0x28>
 800830e:	2100      	movs	r1, #0
 8008310:	002a      	movs	r2, r5
 8008312:	6001      	str	r1, [r0, #0]
 8008314:	6046      	str	r6, [r0, #4]
 8008316:	300c      	adds	r0, #12
 8008318:	60a0      	str	r0, [r4, #8]
 800831a:	3268      	adds	r2, #104	; 0x68
 800831c:	f7fd faa0 	bl	8005860 <memset>
 8008320:	0020      	movs	r0, r4
 8008322:	bd70      	pop	{r4, r5, r6, pc}

08008324 <__sfp_lock_acquire>:
 8008324:	b510      	push	{r4, lr}
 8008326:	4802      	ldr	r0, [pc, #8]	; (8008330 <__sfp_lock_acquire+0xc>)
 8008328:	f000 f8bd 	bl	80084a6 <__retarget_lock_acquire_recursive>
 800832c:	bd10      	pop	{r4, pc}
 800832e:	46c0      	nop			; (mov r8, r8)
 8008330:	200003c5 	.word	0x200003c5

08008334 <__sfp_lock_release>:
 8008334:	b510      	push	{r4, lr}
 8008336:	4802      	ldr	r0, [pc, #8]	; (8008340 <__sfp_lock_release+0xc>)
 8008338:	f000 f8b6 	bl	80084a8 <__retarget_lock_release_recursive>
 800833c:	bd10      	pop	{r4, pc}
 800833e:	46c0      	nop			; (mov r8, r8)
 8008340:	200003c5 	.word	0x200003c5

08008344 <__sinit_lock_acquire>:
 8008344:	b510      	push	{r4, lr}
 8008346:	4802      	ldr	r0, [pc, #8]	; (8008350 <__sinit_lock_acquire+0xc>)
 8008348:	f000 f8ad 	bl	80084a6 <__retarget_lock_acquire_recursive>
 800834c:	bd10      	pop	{r4, pc}
 800834e:	46c0      	nop			; (mov r8, r8)
 8008350:	200003c6 	.word	0x200003c6

08008354 <__sinit_lock_release>:
 8008354:	b510      	push	{r4, lr}
 8008356:	4802      	ldr	r0, [pc, #8]	; (8008360 <__sinit_lock_release+0xc>)
 8008358:	f000 f8a6 	bl	80084a8 <__retarget_lock_release_recursive>
 800835c:	bd10      	pop	{r4, pc}
 800835e:	46c0      	nop			; (mov r8, r8)
 8008360:	200003c6 	.word	0x200003c6

08008364 <__sinit>:
 8008364:	b513      	push	{r0, r1, r4, lr}
 8008366:	0004      	movs	r4, r0
 8008368:	f7ff ffec 	bl	8008344 <__sinit_lock_acquire>
 800836c:	69a3      	ldr	r3, [r4, #24]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d002      	beq.n	8008378 <__sinit+0x14>
 8008372:	f7ff ffef 	bl	8008354 <__sinit_lock_release>
 8008376:	bd13      	pop	{r0, r1, r4, pc}
 8008378:	64a3      	str	r3, [r4, #72]	; 0x48
 800837a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800837c:	6523      	str	r3, [r4, #80]	; 0x50
 800837e:	4b13      	ldr	r3, [pc, #76]	; (80083cc <__sinit+0x68>)
 8008380:	4a13      	ldr	r2, [pc, #76]	; (80083d0 <__sinit+0x6c>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	62a2      	str	r2, [r4, #40]	; 0x28
 8008386:	9301      	str	r3, [sp, #4]
 8008388:	42a3      	cmp	r3, r4
 800838a:	d101      	bne.n	8008390 <__sinit+0x2c>
 800838c:	2301      	movs	r3, #1
 800838e:	61a3      	str	r3, [r4, #24]
 8008390:	0020      	movs	r0, r4
 8008392:	f000 f81f 	bl	80083d4 <__sfp>
 8008396:	6060      	str	r0, [r4, #4]
 8008398:	0020      	movs	r0, r4
 800839a:	f000 f81b 	bl	80083d4 <__sfp>
 800839e:	60a0      	str	r0, [r4, #8]
 80083a0:	0020      	movs	r0, r4
 80083a2:	f000 f817 	bl	80083d4 <__sfp>
 80083a6:	2200      	movs	r2, #0
 80083a8:	2104      	movs	r1, #4
 80083aa:	60e0      	str	r0, [r4, #12]
 80083ac:	6860      	ldr	r0, [r4, #4]
 80083ae:	f7ff ff77 	bl	80082a0 <std>
 80083b2:	2201      	movs	r2, #1
 80083b4:	2109      	movs	r1, #9
 80083b6:	68a0      	ldr	r0, [r4, #8]
 80083b8:	f7ff ff72 	bl	80082a0 <std>
 80083bc:	2202      	movs	r2, #2
 80083be:	2112      	movs	r1, #18
 80083c0:	68e0      	ldr	r0, [r4, #12]
 80083c2:	f7ff ff6d 	bl	80082a0 <std>
 80083c6:	2301      	movs	r3, #1
 80083c8:	61a3      	str	r3, [r4, #24]
 80083ca:	e7d2      	b.n	8008372 <__sinit+0xe>
 80083cc:	08008888 	.word	0x08008888
 80083d0:	080082e9 	.word	0x080082e9

080083d4 <__sfp>:
 80083d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083d6:	0007      	movs	r7, r0
 80083d8:	f7ff ffa4 	bl	8008324 <__sfp_lock_acquire>
 80083dc:	4b1f      	ldr	r3, [pc, #124]	; (800845c <__sfp+0x88>)
 80083de:	681e      	ldr	r6, [r3, #0]
 80083e0:	69b3      	ldr	r3, [r6, #24]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d102      	bne.n	80083ec <__sfp+0x18>
 80083e6:	0030      	movs	r0, r6
 80083e8:	f7ff ffbc 	bl	8008364 <__sinit>
 80083ec:	3648      	adds	r6, #72	; 0x48
 80083ee:	68b4      	ldr	r4, [r6, #8]
 80083f0:	6873      	ldr	r3, [r6, #4]
 80083f2:	3b01      	subs	r3, #1
 80083f4:	d504      	bpl.n	8008400 <__sfp+0x2c>
 80083f6:	6833      	ldr	r3, [r6, #0]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d022      	beq.n	8008442 <__sfp+0x6e>
 80083fc:	6836      	ldr	r6, [r6, #0]
 80083fe:	e7f6      	b.n	80083ee <__sfp+0x1a>
 8008400:	220c      	movs	r2, #12
 8008402:	5ea5      	ldrsh	r5, [r4, r2]
 8008404:	2d00      	cmp	r5, #0
 8008406:	d11a      	bne.n	800843e <__sfp+0x6a>
 8008408:	0020      	movs	r0, r4
 800840a:	4b15      	ldr	r3, [pc, #84]	; (8008460 <__sfp+0x8c>)
 800840c:	3058      	adds	r0, #88	; 0x58
 800840e:	60e3      	str	r3, [r4, #12]
 8008410:	6665      	str	r5, [r4, #100]	; 0x64
 8008412:	f000 f847 	bl	80084a4 <__retarget_lock_init_recursive>
 8008416:	f7ff ff8d 	bl	8008334 <__sfp_lock_release>
 800841a:	0020      	movs	r0, r4
 800841c:	2208      	movs	r2, #8
 800841e:	0029      	movs	r1, r5
 8008420:	6025      	str	r5, [r4, #0]
 8008422:	60a5      	str	r5, [r4, #8]
 8008424:	6065      	str	r5, [r4, #4]
 8008426:	6125      	str	r5, [r4, #16]
 8008428:	6165      	str	r5, [r4, #20]
 800842a:	61a5      	str	r5, [r4, #24]
 800842c:	305c      	adds	r0, #92	; 0x5c
 800842e:	f7fd fa17 	bl	8005860 <memset>
 8008432:	6365      	str	r5, [r4, #52]	; 0x34
 8008434:	63a5      	str	r5, [r4, #56]	; 0x38
 8008436:	64a5      	str	r5, [r4, #72]	; 0x48
 8008438:	64e5      	str	r5, [r4, #76]	; 0x4c
 800843a:	0020      	movs	r0, r4
 800843c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800843e:	3468      	adds	r4, #104	; 0x68
 8008440:	e7d7      	b.n	80083f2 <__sfp+0x1e>
 8008442:	2104      	movs	r1, #4
 8008444:	0038      	movs	r0, r7
 8008446:	f7ff ff57 	bl	80082f8 <__sfmoreglue>
 800844a:	1e04      	subs	r4, r0, #0
 800844c:	6030      	str	r0, [r6, #0]
 800844e:	d1d5      	bne.n	80083fc <__sfp+0x28>
 8008450:	f7ff ff70 	bl	8008334 <__sfp_lock_release>
 8008454:	230c      	movs	r3, #12
 8008456:	603b      	str	r3, [r7, #0]
 8008458:	e7ef      	b.n	800843a <__sfp+0x66>
 800845a:	46c0      	nop			; (mov r8, r8)
 800845c:	08008888 	.word	0x08008888
 8008460:	ffff0001 	.word	0xffff0001

08008464 <_fwalk_reent>:
 8008464:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008466:	0004      	movs	r4, r0
 8008468:	0006      	movs	r6, r0
 800846a:	2700      	movs	r7, #0
 800846c:	9101      	str	r1, [sp, #4]
 800846e:	3448      	adds	r4, #72	; 0x48
 8008470:	6863      	ldr	r3, [r4, #4]
 8008472:	68a5      	ldr	r5, [r4, #8]
 8008474:	9300      	str	r3, [sp, #0]
 8008476:	9b00      	ldr	r3, [sp, #0]
 8008478:	3b01      	subs	r3, #1
 800847a:	9300      	str	r3, [sp, #0]
 800847c:	d504      	bpl.n	8008488 <_fwalk_reent+0x24>
 800847e:	6824      	ldr	r4, [r4, #0]
 8008480:	2c00      	cmp	r4, #0
 8008482:	d1f5      	bne.n	8008470 <_fwalk_reent+0xc>
 8008484:	0038      	movs	r0, r7
 8008486:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008488:	89ab      	ldrh	r3, [r5, #12]
 800848a:	2b01      	cmp	r3, #1
 800848c:	d908      	bls.n	80084a0 <_fwalk_reent+0x3c>
 800848e:	220e      	movs	r2, #14
 8008490:	5eab      	ldrsh	r3, [r5, r2]
 8008492:	3301      	adds	r3, #1
 8008494:	d004      	beq.n	80084a0 <_fwalk_reent+0x3c>
 8008496:	0029      	movs	r1, r5
 8008498:	0030      	movs	r0, r6
 800849a:	9b01      	ldr	r3, [sp, #4]
 800849c:	4798      	blx	r3
 800849e:	4307      	orrs	r7, r0
 80084a0:	3568      	adds	r5, #104	; 0x68
 80084a2:	e7e8      	b.n	8008476 <_fwalk_reent+0x12>

080084a4 <__retarget_lock_init_recursive>:
 80084a4:	4770      	bx	lr

080084a6 <__retarget_lock_acquire_recursive>:
 80084a6:	4770      	bx	lr

080084a8 <__retarget_lock_release_recursive>:
 80084a8:	4770      	bx	lr
	...

080084ac <__swhatbuf_r>:
 80084ac:	b570      	push	{r4, r5, r6, lr}
 80084ae:	000e      	movs	r6, r1
 80084b0:	001d      	movs	r5, r3
 80084b2:	230e      	movs	r3, #14
 80084b4:	5ec9      	ldrsh	r1, [r1, r3]
 80084b6:	0014      	movs	r4, r2
 80084b8:	b096      	sub	sp, #88	; 0x58
 80084ba:	2900      	cmp	r1, #0
 80084bc:	da08      	bge.n	80084d0 <__swhatbuf_r+0x24>
 80084be:	220c      	movs	r2, #12
 80084c0:	5eb3      	ldrsh	r3, [r6, r2]
 80084c2:	2200      	movs	r2, #0
 80084c4:	602a      	str	r2, [r5, #0]
 80084c6:	061b      	lsls	r3, r3, #24
 80084c8:	d411      	bmi.n	80084ee <__swhatbuf_r+0x42>
 80084ca:	2380      	movs	r3, #128	; 0x80
 80084cc:	00db      	lsls	r3, r3, #3
 80084ce:	e00f      	b.n	80084f0 <__swhatbuf_r+0x44>
 80084d0:	466a      	mov	r2, sp
 80084d2:	f000 f91b 	bl	800870c <_fstat_r>
 80084d6:	2800      	cmp	r0, #0
 80084d8:	dbf1      	blt.n	80084be <__swhatbuf_r+0x12>
 80084da:	23f0      	movs	r3, #240	; 0xf0
 80084dc:	9901      	ldr	r1, [sp, #4]
 80084de:	021b      	lsls	r3, r3, #8
 80084e0:	4019      	ands	r1, r3
 80084e2:	4b05      	ldr	r3, [pc, #20]	; (80084f8 <__swhatbuf_r+0x4c>)
 80084e4:	18c9      	adds	r1, r1, r3
 80084e6:	424b      	negs	r3, r1
 80084e8:	4159      	adcs	r1, r3
 80084ea:	6029      	str	r1, [r5, #0]
 80084ec:	e7ed      	b.n	80084ca <__swhatbuf_r+0x1e>
 80084ee:	2340      	movs	r3, #64	; 0x40
 80084f0:	2000      	movs	r0, #0
 80084f2:	6023      	str	r3, [r4, #0]
 80084f4:	b016      	add	sp, #88	; 0x58
 80084f6:	bd70      	pop	{r4, r5, r6, pc}
 80084f8:	ffffe000 	.word	0xffffe000

080084fc <__smakebuf_r>:
 80084fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084fe:	2602      	movs	r6, #2
 8008500:	898b      	ldrh	r3, [r1, #12]
 8008502:	0005      	movs	r5, r0
 8008504:	000c      	movs	r4, r1
 8008506:	4233      	tst	r3, r6
 8008508:	d006      	beq.n	8008518 <__smakebuf_r+0x1c>
 800850a:	0023      	movs	r3, r4
 800850c:	3347      	adds	r3, #71	; 0x47
 800850e:	6023      	str	r3, [r4, #0]
 8008510:	6123      	str	r3, [r4, #16]
 8008512:	2301      	movs	r3, #1
 8008514:	6163      	str	r3, [r4, #20]
 8008516:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008518:	466a      	mov	r2, sp
 800851a:	ab01      	add	r3, sp, #4
 800851c:	f7ff ffc6 	bl	80084ac <__swhatbuf_r>
 8008520:	9900      	ldr	r1, [sp, #0]
 8008522:	0007      	movs	r7, r0
 8008524:	0028      	movs	r0, r5
 8008526:	f7ff f92d 	bl	8007784 <_malloc_r>
 800852a:	2800      	cmp	r0, #0
 800852c:	d108      	bne.n	8008540 <__smakebuf_r+0x44>
 800852e:	220c      	movs	r2, #12
 8008530:	5ea3      	ldrsh	r3, [r4, r2]
 8008532:	059a      	lsls	r2, r3, #22
 8008534:	d4ef      	bmi.n	8008516 <__smakebuf_r+0x1a>
 8008536:	2203      	movs	r2, #3
 8008538:	4393      	bics	r3, r2
 800853a:	431e      	orrs	r6, r3
 800853c:	81a6      	strh	r6, [r4, #12]
 800853e:	e7e4      	b.n	800850a <__smakebuf_r+0xe>
 8008540:	4b0f      	ldr	r3, [pc, #60]	; (8008580 <__smakebuf_r+0x84>)
 8008542:	62ab      	str	r3, [r5, #40]	; 0x28
 8008544:	2380      	movs	r3, #128	; 0x80
 8008546:	89a2      	ldrh	r2, [r4, #12]
 8008548:	6020      	str	r0, [r4, #0]
 800854a:	4313      	orrs	r3, r2
 800854c:	81a3      	strh	r3, [r4, #12]
 800854e:	9b00      	ldr	r3, [sp, #0]
 8008550:	6120      	str	r0, [r4, #16]
 8008552:	6163      	str	r3, [r4, #20]
 8008554:	9b01      	ldr	r3, [sp, #4]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00d      	beq.n	8008576 <__smakebuf_r+0x7a>
 800855a:	0028      	movs	r0, r5
 800855c:	230e      	movs	r3, #14
 800855e:	5ee1      	ldrsh	r1, [r4, r3]
 8008560:	f000 f8e6 	bl	8008730 <_isatty_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	d006      	beq.n	8008576 <__smakebuf_r+0x7a>
 8008568:	2203      	movs	r2, #3
 800856a:	89a3      	ldrh	r3, [r4, #12]
 800856c:	4393      	bics	r3, r2
 800856e:	001a      	movs	r2, r3
 8008570:	2301      	movs	r3, #1
 8008572:	4313      	orrs	r3, r2
 8008574:	81a3      	strh	r3, [r4, #12]
 8008576:	89a0      	ldrh	r0, [r4, #12]
 8008578:	4307      	orrs	r7, r0
 800857a:	81a7      	strh	r7, [r4, #12]
 800857c:	e7cb      	b.n	8008516 <__smakebuf_r+0x1a>
 800857e:	46c0      	nop			; (mov r8, r8)
 8008580:	080082e9 	.word	0x080082e9

08008584 <_malloc_usable_size_r>:
 8008584:	1f0b      	subs	r3, r1, #4
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	1f18      	subs	r0, r3, #4
 800858a:	2b00      	cmp	r3, #0
 800858c:	da01      	bge.n	8008592 <_malloc_usable_size_r+0xe>
 800858e:	580b      	ldr	r3, [r1, r0]
 8008590:	18c0      	adds	r0, r0, r3
 8008592:	4770      	bx	lr

08008594 <_raise_r>:
 8008594:	b570      	push	{r4, r5, r6, lr}
 8008596:	0004      	movs	r4, r0
 8008598:	000d      	movs	r5, r1
 800859a:	291f      	cmp	r1, #31
 800859c:	d904      	bls.n	80085a8 <_raise_r+0x14>
 800859e:	2316      	movs	r3, #22
 80085a0:	6003      	str	r3, [r0, #0]
 80085a2:	2001      	movs	r0, #1
 80085a4:	4240      	negs	r0, r0
 80085a6:	bd70      	pop	{r4, r5, r6, pc}
 80085a8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d004      	beq.n	80085b8 <_raise_r+0x24>
 80085ae:	008a      	lsls	r2, r1, #2
 80085b0:	189b      	adds	r3, r3, r2
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	2a00      	cmp	r2, #0
 80085b6:	d108      	bne.n	80085ca <_raise_r+0x36>
 80085b8:	0020      	movs	r0, r4
 80085ba:	f000 f831 	bl	8008620 <_getpid_r>
 80085be:	002a      	movs	r2, r5
 80085c0:	0001      	movs	r1, r0
 80085c2:	0020      	movs	r0, r4
 80085c4:	f000 f81a 	bl	80085fc <_kill_r>
 80085c8:	e7ed      	b.n	80085a6 <_raise_r+0x12>
 80085ca:	2000      	movs	r0, #0
 80085cc:	2a01      	cmp	r2, #1
 80085ce:	d0ea      	beq.n	80085a6 <_raise_r+0x12>
 80085d0:	1c51      	adds	r1, r2, #1
 80085d2:	d103      	bne.n	80085dc <_raise_r+0x48>
 80085d4:	2316      	movs	r3, #22
 80085d6:	3001      	adds	r0, #1
 80085d8:	6023      	str	r3, [r4, #0]
 80085da:	e7e4      	b.n	80085a6 <_raise_r+0x12>
 80085dc:	2400      	movs	r4, #0
 80085de:	0028      	movs	r0, r5
 80085e0:	601c      	str	r4, [r3, #0]
 80085e2:	4790      	blx	r2
 80085e4:	0020      	movs	r0, r4
 80085e6:	e7de      	b.n	80085a6 <_raise_r+0x12>

080085e8 <raise>:
 80085e8:	b510      	push	{r4, lr}
 80085ea:	4b03      	ldr	r3, [pc, #12]	; (80085f8 <raise+0x10>)
 80085ec:	0001      	movs	r1, r0
 80085ee:	6818      	ldr	r0, [r3, #0]
 80085f0:	f7ff ffd0 	bl	8008594 <_raise_r>
 80085f4:	bd10      	pop	{r4, pc}
 80085f6:	46c0      	nop			; (mov r8, r8)
 80085f8:	2000000c 	.word	0x2000000c

080085fc <_kill_r>:
 80085fc:	2300      	movs	r3, #0
 80085fe:	b570      	push	{r4, r5, r6, lr}
 8008600:	4d06      	ldr	r5, [pc, #24]	; (800861c <_kill_r+0x20>)
 8008602:	0004      	movs	r4, r0
 8008604:	0008      	movs	r0, r1
 8008606:	0011      	movs	r1, r2
 8008608:	602b      	str	r3, [r5, #0]
 800860a:	f7fa f9c3 	bl	8002994 <_kill>
 800860e:	1c43      	adds	r3, r0, #1
 8008610:	d103      	bne.n	800861a <_kill_r+0x1e>
 8008612:	682b      	ldr	r3, [r5, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d000      	beq.n	800861a <_kill_r+0x1e>
 8008618:	6023      	str	r3, [r4, #0]
 800861a:	bd70      	pop	{r4, r5, r6, pc}
 800861c:	200003c0 	.word	0x200003c0

08008620 <_getpid_r>:
 8008620:	b510      	push	{r4, lr}
 8008622:	f7fa f9b1 	bl	8002988 <_getpid>
 8008626:	bd10      	pop	{r4, pc}

08008628 <__sread>:
 8008628:	b570      	push	{r4, r5, r6, lr}
 800862a:	000c      	movs	r4, r1
 800862c:	250e      	movs	r5, #14
 800862e:	5f49      	ldrsh	r1, [r1, r5]
 8008630:	f000 f8a4 	bl	800877c <_read_r>
 8008634:	2800      	cmp	r0, #0
 8008636:	db03      	blt.n	8008640 <__sread+0x18>
 8008638:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800863a:	181b      	adds	r3, r3, r0
 800863c:	6563      	str	r3, [r4, #84]	; 0x54
 800863e:	bd70      	pop	{r4, r5, r6, pc}
 8008640:	89a3      	ldrh	r3, [r4, #12]
 8008642:	4a02      	ldr	r2, [pc, #8]	; (800864c <__sread+0x24>)
 8008644:	4013      	ands	r3, r2
 8008646:	81a3      	strh	r3, [r4, #12]
 8008648:	e7f9      	b.n	800863e <__sread+0x16>
 800864a:	46c0      	nop			; (mov r8, r8)
 800864c:	ffffefff 	.word	0xffffefff

08008650 <__swrite>:
 8008650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008652:	001f      	movs	r7, r3
 8008654:	898b      	ldrh	r3, [r1, #12]
 8008656:	0005      	movs	r5, r0
 8008658:	000c      	movs	r4, r1
 800865a:	0016      	movs	r6, r2
 800865c:	05db      	lsls	r3, r3, #23
 800865e:	d505      	bpl.n	800866c <__swrite+0x1c>
 8008660:	230e      	movs	r3, #14
 8008662:	5ec9      	ldrsh	r1, [r1, r3]
 8008664:	2200      	movs	r2, #0
 8008666:	2302      	movs	r3, #2
 8008668:	f000 f874 	bl	8008754 <_lseek_r>
 800866c:	89a3      	ldrh	r3, [r4, #12]
 800866e:	4a05      	ldr	r2, [pc, #20]	; (8008684 <__swrite+0x34>)
 8008670:	0028      	movs	r0, r5
 8008672:	4013      	ands	r3, r2
 8008674:	81a3      	strh	r3, [r4, #12]
 8008676:	0032      	movs	r2, r6
 8008678:	230e      	movs	r3, #14
 800867a:	5ee1      	ldrsh	r1, [r4, r3]
 800867c:	003b      	movs	r3, r7
 800867e:	f000 f81f 	bl	80086c0 <_write_r>
 8008682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008684:	ffffefff 	.word	0xffffefff

08008688 <__sseek>:
 8008688:	b570      	push	{r4, r5, r6, lr}
 800868a:	000c      	movs	r4, r1
 800868c:	250e      	movs	r5, #14
 800868e:	5f49      	ldrsh	r1, [r1, r5]
 8008690:	f000 f860 	bl	8008754 <_lseek_r>
 8008694:	89a3      	ldrh	r3, [r4, #12]
 8008696:	1c42      	adds	r2, r0, #1
 8008698:	d103      	bne.n	80086a2 <__sseek+0x1a>
 800869a:	4a05      	ldr	r2, [pc, #20]	; (80086b0 <__sseek+0x28>)
 800869c:	4013      	ands	r3, r2
 800869e:	81a3      	strh	r3, [r4, #12]
 80086a0:	bd70      	pop	{r4, r5, r6, pc}
 80086a2:	2280      	movs	r2, #128	; 0x80
 80086a4:	0152      	lsls	r2, r2, #5
 80086a6:	4313      	orrs	r3, r2
 80086a8:	81a3      	strh	r3, [r4, #12]
 80086aa:	6560      	str	r0, [r4, #84]	; 0x54
 80086ac:	e7f8      	b.n	80086a0 <__sseek+0x18>
 80086ae:	46c0      	nop			; (mov r8, r8)
 80086b0:	ffffefff 	.word	0xffffefff

080086b4 <__sclose>:
 80086b4:	b510      	push	{r4, lr}
 80086b6:	230e      	movs	r3, #14
 80086b8:	5ec9      	ldrsh	r1, [r1, r3]
 80086ba:	f000 f815 	bl	80086e8 <_close_r>
 80086be:	bd10      	pop	{r4, pc}

080086c0 <_write_r>:
 80086c0:	b570      	push	{r4, r5, r6, lr}
 80086c2:	0004      	movs	r4, r0
 80086c4:	0008      	movs	r0, r1
 80086c6:	0011      	movs	r1, r2
 80086c8:	001a      	movs	r2, r3
 80086ca:	2300      	movs	r3, #0
 80086cc:	4d05      	ldr	r5, [pc, #20]	; (80086e4 <_write_r+0x24>)
 80086ce:	602b      	str	r3, [r5, #0]
 80086d0:	f7fa f999 	bl	8002a06 <_write>
 80086d4:	1c43      	adds	r3, r0, #1
 80086d6:	d103      	bne.n	80086e0 <_write_r+0x20>
 80086d8:	682b      	ldr	r3, [r5, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d000      	beq.n	80086e0 <_write_r+0x20>
 80086de:	6023      	str	r3, [r4, #0]
 80086e0:	bd70      	pop	{r4, r5, r6, pc}
 80086e2:	46c0      	nop			; (mov r8, r8)
 80086e4:	200003c0 	.word	0x200003c0

080086e8 <_close_r>:
 80086e8:	2300      	movs	r3, #0
 80086ea:	b570      	push	{r4, r5, r6, lr}
 80086ec:	4d06      	ldr	r5, [pc, #24]	; (8008708 <_close_r+0x20>)
 80086ee:	0004      	movs	r4, r0
 80086f0:	0008      	movs	r0, r1
 80086f2:	602b      	str	r3, [r5, #0]
 80086f4:	f7fa f9a3 	bl	8002a3e <_close>
 80086f8:	1c43      	adds	r3, r0, #1
 80086fa:	d103      	bne.n	8008704 <_close_r+0x1c>
 80086fc:	682b      	ldr	r3, [r5, #0]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d000      	beq.n	8008704 <_close_r+0x1c>
 8008702:	6023      	str	r3, [r4, #0]
 8008704:	bd70      	pop	{r4, r5, r6, pc}
 8008706:	46c0      	nop			; (mov r8, r8)
 8008708:	200003c0 	.word	0x200003c0

0800870c <_fstat_r>:
 800870c:	2300      	movs	r3, #0
 800870e:	b570      	push	{r4, r5, r6, lr}
 8008710:	4d06      	ldr	r5, [pc, #24]	; (800872c <_fstat_r+0x20>)
 8008712:	0004      	movs	r4, r0
 8008714:	0008      	movs	r0, r1
 8008716:	0011      	movs	r1, r2
 8008718:	602b      	str	r3, [r5, #0]
 800871a:	f7fa f99a 	bl	8002a52 <_fstat>
 800871e:	1c43      	adds	r3, r0, #1
 8008720:	d103      	bne.n	800872a <_fstat_r+0x1e>
 8008722:	682b      	ldr	r3, [r5, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d000      	beq.n	800872a <_fstat_r+0x1e>
 8008728:	6023      	str	r3, [r4, #0]
 800872a:	bd70      	pop	{r4, r5, r6, pc}
 800872c:	200003c0 	.word	0x200003c0

08008730 <_isatty_r>:
 8008730:	2300      	movs	r3, #0
 8008732:	b570      	push	{r4, r5, r6, lr}
 8008734:	4d06      	ldr	r5, [pc, #24]	; (8008750 <_isatty_r+0x20>)
 8008736:	0004      	movs	r4, r0
 8008738:	0008      	movs	r0, r1
 800873a:	602b      	str	r3, [r5, #0]
 800873c:	f7fa f997 	bl	8002a6e <_isatty>
 8008740:	1c43      	adds	r3, r0, #1
 8008742:	d103      	bne.n	800874c <_isatty_r+0x1c>
 8008744:	682b      	ldr	r3, [r5, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d000      	beq.n	800874c <_isatty_r+0x1c>
 800874a:	6023      	str	r3, [r4, #0]
 800874c:	bd70      	pop	{r4, r5, r6, pc}
 800874e:	46c0      	nop			; (mov r8, r8)
 8008750:	200003c0 	.word	0x200003c0

08008754 <_lseek_r>:
 8008754:	b570      	push	{r4, r5, r6, lr}
 8008756:	0004      	movs	r4, r0
 8008758:	0008      	movs	r0, r1
 800875a:	0011      	movs	r1, r2
 800875c:	001a      	movs	r2, r3
 800875e:	2300      	movs	r3, #0
 8008760:	4d05      	ldr	r5, [pc, #20]	; (8008778 <_lseek_r+0x24>)
 8008762:	602b      	str	r3, [r5, #0]
 8008764:	f7fa f98c 	bl	8002a80 <_lseek>
 8008768:	1c43      	adds	r3, r0, #1
 800876a:	d103      	bne.n	8008774 <_lseek_r+0x20>
 800876c:	682b      	ldr	r3, [r5, #0]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d000      	beq.n	8008774 <_lseek_r+0x20>
 8008772:	6023      	str	r3, [r4, #0]
 8008774:	bd70      	pop	{r4, r5, r6, pc}
 8008776:	46c0      	nop			; (mov r8, r8)
 8008778:	200003c0 	.word	0x200003c0

0800877c <_read_r>:
 800877c:	b570      	push	{r4, r5, r6, lr}
 800877e:	0004      	movs	r4, r0
 8008780:	0008      	movs	r0, r1
 8008782:	0011      	movs	r1, r2
 8008784:	001a      	movs	r2, r3
 8008786:	2300      	movs	r3, #0
 8008788:	4d05      	ldr	r5, [pc, #20]	; (80087a0 <_read_r+0x24>)
 800878a:	602b      	str	r3, [r5, #0]
 800878c:	f7fa f91e 	bl	80029cc <_read>
 8008790:	1c43      	adds	r3, r0, #1
 8008792:	d103      	bne.n	800879c <_read_r+0x20>
 8008794:	682b      	ldr	r3, [r5, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d000      	beq.n	800879c <_read_r+0x20>
 800879a:	6023      	str	r3, [r4, #0]
 800879c:	bd70      	pop	{r4, r5, r6, pc}
 800879e:	46c0      	nop			; (mov r8, r8)
 80087a0:	200003c0 	.word	0x200003c0

080087a4 <_init>:
 80087a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a6:	46c0      	nop			; (mov r8, r8)
 80087a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087aa:	bc08      	pop	{r3}
 80087ac:	469e      	mov	lr, r3
 80087ae:	4770      	bx	lr

080087b0 <_fini>:
 80087b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087b2:	46c0      	nop			; (mov r8, r8)
 80087b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087b6:	bc08      	pop	{r3}
 80087b8:	469e      	mov	lr, r3
 80087ba:	4770      	bx	lr
