{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699721959834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699721959835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:59:19 2023 " "Processing started: Sat Nov 11 11:59:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699721959835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699721959835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASU -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASU -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699721959835 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699721960774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-Behavior " "Found design unit 1: lab3-Behavior" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961784 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699721961784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961791 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699721961791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file asu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 asu " "Found entity 1: asu" {  } { { "asu.bdf" "" { Schematic "D:/User/Downloads/ASU/asu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699721961797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combineasu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file combineasu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 combineASU " "Found entity 1: combineASU" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699721961801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C-Behavior " "Found design unit 1: C-Behavior" {  } { { "output_files/C.vhd" "" { Text "D:/User/Downloads/ASU/output_files/C.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961808 ""} { "Info" "ISGN_ENTITY_NAME" "1 C " "Found entity 1: C" {  } { { "output_files/C.vhd" "" { Text "D:/User/Downloads/ASU/output_files/C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699721961808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/combineasu2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/combineasu2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 combineASU2 " "Found entity 1: combineASU2" {  } { { "output_files/combineASU2.bdf" "" { Schematic "D:/User/Downloads/ASU/output_files/combineASU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699721961813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699721961813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "combineASU " "Elaborating entity \"combineASU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699721961908 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "leds2\[1..7\] leds " "Bus \"leds2\[1..7\]\" found using same base name as \"leds\", which might lead to a name conflict." {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 216 744 920 296 "inst3" "" } { 216 744 920 296 "inst3" "" } { 216 744 920 296 "inst3" "" } { 216 744 920 296 "inst3" "" } { 216 744 920 296 "inst3" "" } { 216 744 920 296 "inst3" "" } { 216 744 920 296 "inst3" "" } { 216 744 920 296 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1699721961910 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 216 744 920 296 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699721961910 ""}  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 216 744 920 296 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699721961910 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 216 744 920 296 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699721961911 ""}  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 216 744 920 296 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699721961911 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds " "Converted elements in bus name \"leds\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds\[1..7\] leds1..7 " "Converted element name(s) from \"leds\[1..7\]\" to \"leds1..7\"" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 240 920 1096 256 "leds\[1..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699721961911 ""}  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 240 920 1096 256 "leds\[1..7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699721961911 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "leds2 " "Converted elements in bus name \"leds2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "leds2\[1..7\] leds21..7 " "Converted element name(s) from \"leds2\[1..7\]\" to \"leds21..7\"" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699721961912 ""}  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1699721961912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3 lab3:inst " "Elaborating entity \"lab3\" for hierarchy \"lab3:inst\"" {  } { { "combineASU.bdf" "inst" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 208 496 664 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699721961918 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum lab3.vhd(27) " "VHDL Process Statement warning at lab3.vhd(27): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699721961935 "|combineASU|lab3:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum lab3.vhd(28) " "VHDL Process Statement warning at lab3.vhd(28): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699721961935 "|combineASU|lab3:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum lab3.vhd(29) " "VHDL Process Statement warning at lab3.vhd(29): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699721961935 "|combineASU|lab3:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum lab3.vhd(30) " "VHDL Process Statement warning at lab3.vhd(30): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699721961935 "|combineASU|lab3:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum lab3.vhd(31) " "VHDL Process Statement warning at lab3.vhd(31): signal \"Sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1699721961935 "|combineASU|lab3:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sum lab3.vhd(17) " "VHDL Process Statement warning at lab3.vhd(17): inferring latch(es) for signal or variable \"Sum\", which holds its previous value in one or more paths through the process" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1699721961936 "|combineASU|lab3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[0\] lab3.vhd(17) " "Inferred latch for \"Sum\[0\]\" at lab3.vhd(17)" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961936 "|combineASU|lab3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[1\] lab3.vhd(17) " "Inferred latch for \"Sum\[1\]\" at lab3.vhd(17)" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961936 "|combineASU|lab3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[2\] lab3.vhd(17) " "Inferred latch for \"Sum\[2\]\" at lab3.vhd(17)" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961936 "|combineASU|lab3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[3\] lab3.vhd(17) " "Inferred latch for \"Sum\[3\]\" at lab3.vhd(17)" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961936 "|combineASU|lab3:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum\[4\] lab3.vhd(17) " "Inferred latch for \"Sum\[4\]\" at lab3.vhd(17)" {  } { { "lab3.vhd" "" { Text "D:/User/Downloads/ASU/lab3.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961936 "|combineASU|lab3:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst3 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst3\"" {  } { { "combineASU.bdf" "inst3" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 216 744 920 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699721961940 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds2 sseg.vhd(14) " "VHDL Process Statement warning at sseg.vhd(14): inferring latch(es) for signal or variable \"leds2\", which holds its previous value in one or more paths through the process" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1699721961942 "|combineASU|sseg:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[7\] sseg.vhd(14) " "Inferred latch for \"leds2\[7\]\" at sseg.vhd(14)" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961942 "|combineASU|sseg:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[6\] sseg.vhd(14) " "Inferred latch for \"leds2\[6\]\" at sseg.vhd(14)" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961942 "|combineASU|sseg:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[5\] sseg.vhd(14) " "Inferred latch for \"leds2\[5\]\" at sseg.vhd(14)" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961942 "|combineASU|sseg:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[4\] sseg.vhd(14) " "Inferred latch for \"leds2\[4\]\" at sseg.vhd(14)" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961943 "|combineASU|sseg:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[3\] sseg.vhd(14) " "Inferred latch for \"leds2\[3\]\" at sseg.vhd(14)" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961943 "|combineASU|sseg:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[2\] sseg.vhd(14) " "Inferred latch for \"leds2\[2\]\" at sseg.vhd(14)" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961943 "|combineASU|sseg:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds2\[1\] sseg.vhd(14) " "Inferred latch for \"leds2\[1\]\" at sseg.vhd(14)" {  } { { "sseg.vhd" "" { Text "D:/User/Downloads/ASU/sseg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1699721961943 "|combineASU|sseg:inst3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds21 VCC " "Pin \"leds21\" is stuck at VCC" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699721962560 "|combineASU|leds21"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds22 VCC " "Pin \"leds22\" is stuck at VCC" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699721962560 "|combineASU|leds22"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds23 VCC " "Pin \"leds23\" is stuck at VCC" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699721962560 "|combineASU|leds23"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds24 VCC " "Pin \"leds24\" is stuck at VCC" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699721962560 "|combineASU|leds24"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds25 VCC " "Pin \"leds25\" is stuck at VCC" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699721962560 "|combineASU|leds25"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds26 VCC " "Pin \"leds26\" is stuck at VCC" {  } { { "combineASU.bdf" "" { Schematic "D:/User/Downloads/ASU/combineASU.bdf" { { 256 920 1096 272 "leds2\[1..7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1699721962560 "|combineASU|leds26"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1699721962560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699721962897 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699721962897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699721962961 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699721962961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699721962961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699721962961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699721963025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:59:23 2023 " "Processing ended: Sat Nov 11 11:59:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699721963025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699721963025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699721963025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699721963025 ""}
