// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Arbiter5_L2TlbWithHptwIdBundle(
  output        io_in_0_ready,
  input         io_in_0_valid,
  input  [37:0] io_in_0_bits_req_info_vpn,
  input  [1:0]  io_in_0_bits_req_info_source,
  input  [2:0]  io_in_0_bits_hptwId,
  output        io_in_1_ready,
  input         io_in_1_valid,
  input  [37:0] io_in_1_bits_req_info_vpn,
  input  [1:0]  io_in_1_bits_req_info_s2xlate,
  input  [1:0]  io_in_1_bits_req_info_source,
  output        io_in_2_ready,
  input         io_in_2_valid,
  input  [37:0] io_in_2_bits_req_info_vpn,
  input  [1:0]  io_in_2_bits_req_info_s2xlate,
  input  [1:0]  io_in_2_bits_req_info_source,
  input         io_in_2_bits_isHptwReq,
  input  [2:0]  io_in_2_bits_hptwId,
  output        io_in_3_ready,
  input         io_in_3_valid,
  input  [37:0] io_in_3_bits_req_info_vpn,
  input  [1:0]  io_in_3_bits_req_info_s2xlate,
  input  [1:0]  io_in_3_bits_req_info_source,
  output        io_in_4_ready,
  input         io_in_4_valid,
  input  [37:0] io_in_4_bits_req_info_vpn,
  input  [1:0]  io_in_4_bits_req_info_s2xlate,
  input         io_out_ready,
  output        io_out_valid,
  output [37:0] io_out_bits_req_info_vpn,
  output [1:0]  io_out_bits_req_info_s2xlate,
  output [1:0]  io_out_bits_req_info_source,
  output        io_out_bits_isHptwReq,
  output [2:0]  io_out_bits_hptwId,
  output [2:0]  io_chosen
);

  wire _grant_T = io_in_0_valid | io_in_1_valid;
  wire _grant_T_1 = _grant_T | io_in_2_valid;
  wire _io_out_valid_T = _grant_T_1 | io_in_3_valid;
  assign io_in_0_ready = io_out_ready;
  assign io_in_1_ready = ~io_in_0_valid & io_out_ready;
  assign io_in_2_ready = ~_grant_T & io_out_ready;
  assign io_in_3_ready = ~_grant_T_1 & io_out_ready;
  assign io_in_4_ready = ~_io_out_valid_T & io_out_ready;
  assign io_out_valid = _io_out_valid_T | io_in_4_valid;
  assign io_out_bits_req_info_vpn =
    io_in_0_valid
      ? io_in_0_bits_req_info_vpn
      : io_in_1_valid
          ? io_in_1_bits_req_info_vpn
          : io_in_2_valid
              ? io_in_2_bits_req_info_vpn
              : io_in_3_valid ? io_in_3_bits_req_info_vpn : io_in_4_bits_req_info_vpn;
  assign io_out_bits_req_info_s2xlate =
    io_in_0_valid
      ? 2'h2
      : io_in_1_valid
          ? io_in_1_bits_req_info_s2xlate
          : io_in_2_valid
              ? io_in_2_bits_req_info_s2xlate
              : io_in_3_valid
                  ? io_in_3_bits_req_info_s2xlate
                  : io_in_4_bits_req_info_s2xlate;
  assign io_out_bits_req_info_source =
    io_in_0_valid
      ? io_in_0_bits_req_info_source
      : io_in_1_valid
          ? io_in_1_bits_req_info_source
          : io_in_2_valid
              ? io_in_2_bits_req_info_source
              : io_in_3_valid ? io_in_3_bits_req_info_source : 2'h2;
  assign io_out_bits_isHptwReq =
    io_in_0_valid | ~io_in_1_valid & io_in_2_valid & io_in_2_bits_isHptwReq;
  assign io_out_bits_hptwId =
    io_in_0_valid
      ? io_in_0_bits_hptwId
      : io_in_1_valid | ~io_in_2_valid ? 3'h0 : io_in_2_bits_hptwId;
  assign io_chosen =
    io_in_0_valid
      ? 3'h0
      : io_in_1_valid ? 3'h1 : io_in_2_valid ? 3'h2 : io_in_3_valid ? 3'h3 : 3'h4;
endmodule

