#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 10 09:34:47 2019
# Process ID: 22618
# Current directory: /home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.runs/synth_1
# Command line: vivado -log PmodOLEDCtrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PmodOLEDCtrl.tcl
# Log file: /home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.runs/synth_1/PmodOLEDCtrl.vds
# Journal file: /home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source PmodOLEDCtrl.tcl -notrace
Command: synth_design -top PmodOLEDCtrl -part xc7z020clg484-3
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'charLib' is locked:
* IP definition 'Block Memory Generator (6.2)' for IP 'charLib' has a newer major version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1401.637 ; gain = 54.914 ; free physical = 1022 ; free virtual = 3853
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PmodOLEDCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:35]
INFO: [Synth 8-3491] module 'OledInit' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:19' bound to instance 'Init' of component 'OledInit' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:89]
INFO: [Synth 8-638] synthesizing module 'OledInit' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:105]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (1#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:32]
INFO: [Synth 8-3491] module 'Delay' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Delay' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Delay' (2#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (3#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledInit.vhd:33]
INFO: [Synth 8-3491] module 'OledEx' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:25' bound to instance 'Example' of component 'OledEx' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:90]
INFO: [Synth 8-638] synthesizing module 'OledEx' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:36]
INFO: [Synth 8-3491] module 'SpiCtrl' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/SpiCtrl.vhd:21' bound to instance 'SPI_COMP' of component 'SpiCtrl' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:166]
INFO: [Synth 8-3491] module 'Delay' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/Delay.vhd:19' bound to instance 'DELAY_COMP' of component 'Delay' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:177]
INFO: [Synth 8-3491] module 'charLib' declared at '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/ip/charLib/charLib.v:39' bound to instance 'CHAR_LIB_COMP' of component 'charLib' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:185]
INFO: [Synth 8-6157] synthesizing module 'charLib' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/ip/charLib/charLib.v:39]
INFO: [Synth 8-6155] done synthesizing module 'charLib' (4#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/ip/charLib/charLib.v:39]
INFO: [Synth 8-256] done synthesizing module 'OledEx' (5#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:36]
INFO: [Synth 8-226] default block is never used [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'PmodOLEDCtrl' (6#1) [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/PmodOLEDCtrl.vhd:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.387 ; gain = 104.664 ; free physical = 1023 ; free virtual = 3854
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.387 ; gain = 104.664 ; free physical = 1024 ; free virtual = 3855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1451.387 ; gain = 104.664 ; free physical = 1024 ; free virtual = 3855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/constrs_1/new/exe_2.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/constrs_1/new/exe_2.xdc:363]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/constrs_1/new/exe_2.xdc:368]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/constrs_1/new/exe_2.xdc:373]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/constrs_1/new/exe_2.xdc:376]
Finished Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/constrs_1/new/exe_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/constrs_1/new/exe_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PmodOLEDCtrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PmodOLEDCtrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.426 ; gain = 0.000 ; free physical = 461 ; free virtual = 3293
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.426 ; gain = 0.000 ; free physical = 462 ; free virtual = 3293
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.426 ; gain = 0.000 ; free physical = 462 ; free virtual = 3293
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.426 ; gain = 0.000 ; free physical = 462 ; free virtual = 3293
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 401 ; free virtual = 3232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 401 ; free virtual = 3232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Example/CHAR_LIB_COMP. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 403 ; free virtual = 3234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-5544] ROM "SPI_FIN" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Delay'
INFO: [Synth 8-5544] ROM "ms_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,3][7:0]' into 'current_screen_reg[0,1][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,5][7:0]' into 'current_screen_reg[0,1][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,6][7:0]' into 'current_screen_reg[0,0][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,8][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,9][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,10][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,11][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,12][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,13][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,14][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0,15][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,0][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,1][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,2][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,3][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,4][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,5][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,6][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,7][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,8][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,9][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,10][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,11][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,12][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,13][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,14][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1,15][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,0][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,1][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,2][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,3][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,4][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,5][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,6][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,7][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,8][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,9][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,10][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,11][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,12][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,13][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,14][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2,15][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,2][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,3][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,4][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,5][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,6][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,7][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,8][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,9][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,10][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,11][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,12][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,13][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,14][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3,15][7:0]' into 'current_screen_reg[0,7][7:0]' [/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/imports/OLED_on_ZedBoard/OledExample.vhd:219]
INFO: [Synth 8-5546] ROM "FIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'PmodOLEDCtrl'
INFO: [Synth 8-5544] ROM "init_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "example_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                    send |                              001 |                              001
                   hold1 |                              010 |                              010
                   hold2 |                              011 |                              011
                   hold3 |                              100 |                              100
                   hold4 |                              101 |                              101
                    done |                              110 |                              110
                  iSTATE |                              111 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'PmodOLEDCtrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 382 ; free virtual = 3214
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 14    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	  27 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  28 Input      8 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  27 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	  27 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 29    
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	  28 Input      1 Bit        Muxes := 10    
	  27 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PmodOLEDCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module OledInit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module OledEx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  27 Input     11 Bit        Muxes := 1     
	  27 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 6     
	  27 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	  27 Input      2 Bit        Muxes := 1     
	  27 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Init/temp_delay_ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Example/after_page_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Example/after_char_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'Example/SecondDigit_reg[0]' (FDCE) to 'Example/narayan_screen_reg[3,1][0]'
INFO: [Synth 8-3886] merging instance 'Example/SecondDigit_reg[3]' (FDCE) to 'Example/narayan_screen_reg[3,1][3]'
INFO: [Synth 8-3886] merging instance 'Example/SecondDigit_reg[2]' (FDCE) to 'Example/narayan_screen_reg[3,1][2]'
INFO: [Synth 8-3886] merging instance 'Example/SecondDigit_reg[1]' (FDCE) to 'Example/narayan_screen_reg[3,1][1]'
INFO: [Synth 8-3886] merging instance 'Example/narayan_screen_reg[3,0][3]' (FDCE) to 'Example/narayan_screen_reg[3,1][6]'
INFO: [Synth 8-3886] merging instance 'Example/narayan_screen_reg[3,1][4]' (FDPE) to 'Example/narayan_screen_reg[3,0][4]'
INFO: [Synth 8-3886] merging instance 'Example/narayan_screen_reg[3,1][5]' (FDPE) to 'Example/narayan_screen_reg[3,0][5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/narayan_screen_reg[3,0][5] )
INFO: [Synth 8-3886] merging instance 'Example/narayan_screen_reg[3,1][6]' (FDCE) to 'Example/narayan_screen_reg[3,1][7]'
INFO: [Synth 8-3886] merging instance 'Example/narayan_screen_reg[3,0][6]' (FDCE) to 'Example/narayan_screen_reg[3,1][7]'
INFO: [Synth 8-3886] merging instance 'Example/narayan_screen_reg[3,1][7]' (FDCE) to 'Example/narayan_screen_reg[3,0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/narayan_screen_reg[3,0][7] )
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][0]' (FDE) to 'Example/current_screen_reg[0,4][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][0]' (FDE) to 'Example/current_screen_reg[0,4][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][0]' (FDE) to 'Example/current_screen_reg[0,4][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][0]' (FDE) to 'Example/current_screen_reg[0,4][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][0]' (FDE) to 'Example/current_screen_reg[0,4][1]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][1]' (FDE) to 'Example/current_screen_reg[0,4][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][1]' (FDE) to 'Example/current_screen_reg[0,4][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][1]' (FDE) to 'Example/current_screen_reg[0,4][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][1]' (FDE) to 'Example/current_screen_reg[0,4][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][1]' (FDE) to 'Example/current_screen_reg[0,4][2]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][2]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][2]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][2]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][2]' (FDE) to 'Example/current_screen_reg[0,4][3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][2]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][3]' (FDE) to 'Example/current_screen_reg[0,4][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][3]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][3]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][3]' (FDE) to 'Example/current_screen_reg[0,4][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][3]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,0][3]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][4]' (FDE) to 'Example/current_screen_reg[0,4][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][4]' (FDE) to 'Example/current_screen_reg[0,4][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][4]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,1][4]' (FDE) to 'Example/current_screen_reg[3,0][4]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][4]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][4]' (FDE) to 'Example/current_screen_reg[0,4][5]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][5]' (FDE) to 'Example/current_screen_reg[0,4][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][5]' (FDE) to 'Example/current_screen_reg[0,4][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][5]' (FDE) to 'Example/current_screen_reg[0,4][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,1][5]' (FDE) to 'Example/current_screen_reg[0,4][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][5]' (FDE) to 'Example/current_screen_reg[0,4][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][5]' (FDE) to 'Example/current_screen_reg[0,4][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,0][5]' (FDE) to 'Example/current_screen_reg[0,4][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][6]' (FDE) to 'Example/current_screen_reg[0,2][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][6]' (FDE) to 'Example/current_screen_reg[0,1][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][6]' (FDE) to 'Example/current_screen_reg[0,0][6]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,1][6]' (FDE) to 'Example/current_screen_reg[0,4][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][6]' (FDE) to 'Example/after_update_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][6]' (FDE) to 'Example/current_screen_reg[0,4][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,0][6]' (FDE) to 'Example/current_screen_reg[0,4][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,4][7]' (FDE) to 'Example/current_screen_reg[0,2][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,2][7]' (FDE) to 'Example/current_screen_reg[0,1][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,1][7]' (FDE) to 'Example/current_screen_reg[3,1][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,1][7]' (FDE) to 'Example/current_screen_reg[0,0][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,0][7]' (FDE) to 'Example/current_screen_reg[0,7][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[0,7][7]' (FDE) to 'Example/current_screen_reg[3,0][7]'
INFO: [Synth 8-3886] merging instance 'Example/current_screen_reg[3,0][7]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[0]' (FDE) to 'Example/temp_delay_ms_reg[1]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[1]' (FDE) to 'Example/temp_delay_ms_reg[2]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[2]' (FDE) to 'Example/temp_delay_ms_reg[4]'
INFO: [Synth 8-3886] merging instance 'Example/after_char_state_reg[3]' (FDE) to 'Example/after_char_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/after_update_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'Example/after_update_state_reg[4]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/after_update_state_reg[2]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'Example/after_update_state_reg[1]' (FDE) to 'Example/after_update_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_update_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[3]' (FDE) to 'Example/temp_delay_ms_reg[5]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[4]' (FDE) to 'Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[5]' (FDE) to 'Example/temp_delay_ms_reg[6]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[6]' (FDE) to 'Example/temp_delay_ms_reg[7]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[7]' (FDE) to 'Example/temp_delay_ms_reg[8]'
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[8]' (FDE) to 'Example/temp_delay_ms_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/temp_delay_ms_reg[9] )
INFO: [Synth 8-3886] merging instance 'Example/temp_delay_ms_reg[10]' (FDE) to 'Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_delay_ms_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Init/temp_dc_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Example/after_page_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/after_page_state_reg[4] )
INFO: [Synth 8-3886] merging instance 'Example/after_page_state_reg[1]' (FDE) to 'Example/after_page_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Example/temp_addr_reg[10] )
WARNING: [Synth 8-3332] Sequential element (Init/DELAY_COMP/FSM_onehot_current_state_reg[3]) is unused and will be removed from module PmodOLEDCtrl.
WARNING: [Synth 8-3332] Sequential element (Example/DELAY_COMP/FSM_onehot_current_state_reg[3]) is unused and will be removed from module PmodOLEDCtrl.
INFO: [Synth 8-3886] merging instance 'Example/FirstDigit_reg[1]' (FDCE) to 'Example/narayan_screen_reg[3,0][1]'
INFO: [Synth 8-3886] merging instance 'Example/FirstDigit_reg[0]' (FDCE) to 'Example/narayan_screen_reg[3,0][0]'
INFO: [Synth 8-3886] merging instance 'Example/FirstDigit_reg[2]' (FDCE) to 'Example/narayan_screen_reg[3,0][2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 345 ; free virtual = 3179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+---------------------+---------------+----------------+
|Module Name  | RTL Object          | Depth x Width | Implemented As | 
+-------------+---------------------+---------------+----------------+
|OledInit     | after_state         | 32x1          | LUT            | 
|OledInit     | after_state         | 32x5          | LUT            | 
|OledInit     | temp_spi_data       | 32x1          | LUT            | 
|OledEx       | after_state         | 32x1          | LUT            | 
|OledEx       | temp_addr           | 32x1          | LUT            | 
|PmodOLEDCtrl | Init/after_state    | 32x5          | LUT            | 
|PmodOLEDCtrl | Init/after_state    | 32x1          | LUT            | 
|PmodOLEDCtrl | Init/temp_spi_data  | 32x1          | LUT            | 
|PmodOLEDCtrl | Example/after_state | 32x1          | LUT            | 
|PmodOLEDCtrl | Example/temp_addr   | 32x1          | LUT            | 
+-------------+---------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 106 ; free virtual = 2656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 119 ; free virtual = 2653
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 130 ; free virtual = 2649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 194 ; free virtual = 2647
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 194 ; free virtual = 2647
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 193 ; free virtual = 2647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 193 ; free virtual = 2647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 192 ; free virtual = 2646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 192 ; free virtual = 2646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |charLib       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |charLib |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |    18|
|4     |LUT1    |    14|
|5     |LUT2    |    16|
|6     |LUT3    |    39|
|7     |LUT4    |    33|
|8     |LUT5    |    48|
|9     |LUT6    |    51|
|10    |MUXF7   |     3|
|11    |FDCE    |     7|
|12    |FDPE    |     1|
|13    |FDRE    |   185|
|14    |FDSE    |     7|
|15    |IBUF    |     2|
|16    |OBUF    |     6|
+------+--------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          |   439|
|2     |  Example      |OledEx    |   261|
|3     |    DELAY_COMP |Delay_0   |    59|
|4     |    SPI_COMP   |SpiCtrl_1 |    51|
|5     |  Init         |OledInit  |   165|
|6     |    DELAY_COMP |Delay     |    61|
|7     |    SPI_COMP   |SpiCtrl   |    51|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.426 ; gain = 436.703 ; free physical = 192 ; free virtual = 2646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1783.426 ; gain = 104.664 ; free physical = 246 ; free virtual = 2700
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 1783.434 ; gain = 436.703 ; free physical = 245 ; free virtual = 2700
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20180726 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P_INT.20180726 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design charLib.ngc ...
WARNING:NetListWriters:298 - No output is written to charLib.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file charLib.edif ...
ngc2edif: Total memory usage is 104496 kilobytes

Reading core file '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.srcs/sources_1/ip/charLib/charLib.ngc' for (cell view 'charLib', library 'work')
Parsing EDIF File [./.ngc2edfcache/charLib_ngc_6ba785ef.edif]
Finished Parsing EDIF File [./.ngc2edfcache/charLib_ngc_6ba785ef.edif]
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20180726
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.434 ; gain = 0.000 ; free physical = 163 ; free virtual = 2625
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
198 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1783.434 ; gain = 436.797 ; free physical = 219 ; free virtual = 2682
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1783.434 ; gain = 0.000 ; free physical = 219 ; free virtual = 2682
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/narayan/Documents/FPGA/OLED_on_ZedBoard/project_1/project_1.runs/synth_1/PmodOLEDCtrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PmodOLEDCtrl_utilization_synth.rpt -pb PmodOLEDCtrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 09:35:50 2019...
