// Seed: 2512436889
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output supply0 id_3;
  inout wire id_2;
  output wand id_1;
  assign id_1 = 1;
  if (1) assign id_3 = -1 < id_2;
  else wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  xor primCall (id_7, id_3, id_5, id_8, id_6);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_5,
      id_3,
      id_4,
      id_4,
      id_8,
      id_3
  );
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
endmodule
