<module name="VPAC0_PAR_VPAC_VISS0_S_VBUSP_KSDW_ECC_AGGR_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VPAC_VISS_ECC_REV" acronym="VPAC_VISS_ECC_REV" offset="0x0" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1D" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="VPAC_VISS_ECC_VECTOR" acronym="VPAC_VISS_ECC_VECTOR" offset="0x8" width="32" description="ECC Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="VPAC_VISS_ECC_STAT" acronym="VPAC_VISS_ECC_STAT" offset="0xC" width="32" description="Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x26" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="VPAC_VISS_ECC_RESERVED_SVBUS_y" acronym="VPAC_VISS_ECC_RESERVED_SVBUS_y" offset="0x10" width="32" description="Reference other documents that contain the ECC RAM wrapper and EDC controller serial vbus register sets. Offset = 1010h + (y * 4h); where y = 0h to 7h">
    <bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="" rwaccess="RW"/>
  </register>
  <register id="VPAC_VISS_ECC_SEC_EOI_REG" acronym="VPAC_VISS_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_SEC_STATUS_REG0" acronym="VPAC_VISS_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="Interrupt Status Register 0">
    <bitfield id="FCC_LUT1_RAM1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT1_RAM0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM1_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM0_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM7_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for stat_mem7_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM6_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for stat_mem6_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM5_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for stat_mem5_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM4_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for stat_mem4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM3_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for stat_mem3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM2_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for stat_mem2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for stat_mem1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for stat_mem0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LSC_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for lsc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DPC_LUT_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dpc_lut_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_SEC_STATUS_REG1" acronym="VPAC_VISS_ECC_SEC_STATUS_REG1" offset="0x44" width="32" description="Interrupt Status Register 1">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EELUT_1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for eelut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EELUT_0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for eelut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_SEC_ENABLE_SET_REG0" acronym="VPAC_VISS_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM7_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for stat_mem7_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM6_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for stat_mem6_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM5_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for stat_mem5_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM4_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for stat_mem4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM3_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for stat_mem3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM2_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for stat_mem2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for stat_mem1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for stat_mem0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LSC_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for lsc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DPC_LUT_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dpc_lut_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_SEC_ENABLE_SET_REG1" acronym="VPAC_VISS_ECC_SEC_ENABLE_SET_REG1" offset="0x84" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EELUT_1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for eelut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EELUT_0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for eelut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_SEC_ENABLE_CLR_REG0" acronym="VPAC_VISS_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM7_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem7_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM6_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem6_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM5_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem5_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM4_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem4_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM3_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem3_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM2_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LSC_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for lsc_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DPC_LUT_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dpc_lut_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="VPAC_VISS_ECC_SEC_ENABLE_CLR_REG1" acronym="VPAC_VISS_ECC_SEC_ENABLE_CLR_REG1" offset="0xC4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EELUT_1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for eelut_1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EELUT_0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for eelut_0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT_1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut_1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT_0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut_0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="VPAC_VISS_ECC_DED_EOI_REG" acronym="VPAC_VISS_ECC_DED_EOI_REG" offset="0x13C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_DED_STATUS_REG0" acronym="VPAC_VISS_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="Interrupt Status Register 0">
    <bitfield id="FCC_LUT1_RAM1_RAMECC_PEND" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT1_RAM0_RAMECC_PEND" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Pending Status for fcc_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM1_RAMECC_PEND" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM0_RAMECC_PEND" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Pending Status for fcc_lut0_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_PEND" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_PEND" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_PEND" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_PEND" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_PEND" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_PEND" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Pending Status for fcc_cont_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM1_RAMECC_PEND" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM0_RAMECC_PEND" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Pending Status for fcc_hist_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM7_RAMECC_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for stat_mem7_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM6_RAMECC_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for stat_mem6_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM5_RAMECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for stat_mem5_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM4_RAMECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for stat_mem4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM3_RAMECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for stat_mem3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM2_RAMECC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for stat_mem2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM1_RAMECC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for stat_mem1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM0_RAMECC_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for stat_mem0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM1_RAMECC_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM0_RAMECC_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for h3a_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LSC_RAMECC_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for lsc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DPC_LUT_RAMECC_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for dpc_lut_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM1_RAMECC_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM0_RAMECC_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for wdr_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_DED_STATUS_REG1" acronym="VPAC_VISS_ECC_DED_STATUS_REG1" offset="0x144" width="32" description="Interrupt Status Register 1">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EELUT_1_RAMECC_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for eelut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EELUT_0_RAMECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for eelut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_1_RAMECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for lut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_0_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for lut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM1_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM0_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for fcc_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_DED_ENABLE_SET_REG0" acronym="VPAC_VISS_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_SET" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_SET" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut0_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Set Register for fcc_cont_lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_SET" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_SET" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Set Register for fcc_hist_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM7_RAMECC_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for stat_mem7_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM6_RAMECC_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for stat_mem6_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM5_RAMECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for stat_mem5_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM4_RAMECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for stat_mem4_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM3_RAMECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for stat_mem3_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM2_RAMECC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for stat_mem2_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM1_RAMECC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for stat_mem1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="STAT_MEM0_RAMECC_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for stat_mem0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for h3a_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LSC_RAMECC_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for lsc_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="DPC_LUT_RAMECC_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for dpc_lut_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for wdr_lut_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT1_RAM0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for lut1_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT3_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for lut3_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_DED_ENABLE_SET_REG1" acronym="VPAC_VISS_ECC_DED_ENABLE_SET_REG1" offset="0x184" width="32" description="Interrupt Enable Set Register 1">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EELUT_1_RAMECC_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for eelut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EELUT_0_RAMECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for eelut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_1_RAMECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for lut_1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LUT_0_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for lut_0_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram1_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for fcc_lut2_ram0_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_DED_ENABLE_CLR_REG0" acronym="VPAC_VISS_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="FCC_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="30" end="30" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut1_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT0_RAM1_RAMECC_ENABLE_CLR" width="1" begin="29" end="29" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT0_RAM0_RAMECC_ENABLE_CLR" width="1" begin="28" end="28" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut0_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="27" end="27" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="26" end="26" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut3_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="25" end="25" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="24" end="24" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut2_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="23" end="23" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_CONT_LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="22" end="22" resetval="0x0" description="Interrupt Enable Clear Register for fcc_cont_lut1_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_HIST_RAM1_RAMECC_ENABLE_CLR" width="1" begin="21" end="21" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_HIST_RAM0_RAMECC_ENABLE_CLR" width="1" begin="20" end="20" resetval="0x0" description="Interrupt Enable Clear Register for fcc_hist_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM7_RAMECC_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem7_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM6_RAMECC_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem6_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM5_RAMECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem5_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM4_RAMECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem4_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM3_RAMECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem3_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM2_RAMECC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem2_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM1_RAMECC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="STAT_MEM0_RAMECC_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for stat_mem0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="H3A_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="H3A_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for h3a_lut_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LSC_RAMECC_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for lsc_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="DPC_LUT_RAMECC_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for dpc_lut_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="WDR_LUT_RAM1_RAMECC_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="WDR_LUT_RAM0_RAMECC_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for wdr_lut_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT1_RAM1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT1_RAM0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for lut1_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut2_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT3_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT3_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for lut3_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="VPAC_VISS_ECC_DED_ENABLE_CLR_REG1" acronym="VPAC_VISS_ECC_DED_ENABLE_CLR_REG1" offset="0x1C4" width="32" description="Interrupt Enable Clear Register 1">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EELUT_1_RAMECC_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for eelut_1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EELUT_0_RAMECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for eelut_0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT_1_RAMECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for lut_1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LUT_0_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for lut_0_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT2_RAM1_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram1_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="FCC_LUT2_RAM0_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for fcc_lut2_ram0_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="VPAC_VISS_ECC_AGGR_ENABLE_SET" acronym="VPAC_VISS_ECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="VPAC_VISS_ECC_AGGR_ENABLE_CLR" acronym="VPAC_VISS_ECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="VPAC_VISS_ECC_AGGR_STATUS_SET" acronym="VPAC_VISS_ECC_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="VPAC_VISS_ECC_AGGR_STATUS_CLR" acronym="VPAC_VISS_ECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
