VERILOG_SOURCES += $(SPINALROOT)/RomTester.v
TOPLEVEL=RomTester
MODULE=RomTester

include ../common/Makefile.sim