
*********************************************************************
                         ROUTER-LOG
*********************************************************************

NEW ROUTE on C:/DATA/GIT/CADENCE/MODULES/ZM5202_PL2303/allegro/ZM5202_PL2303.brd
Started on   Mon Mar 20 22:21:52 2017

---------------------------------------------------------------------
Statistics at the Start of the Route:
----------------------------

    Board Statistics:
    -----------------
        Components:  Placed 43  Unplaced 0  Total 43
        Nets:  W/Rats 34  No/Rats 0  Total 34
        Pins:  W/Rats 136  No/Rats 0  Unused 25  Unplaced 0  Total 161
        Equivalent ICs (1 pin = 1/14 EIC)  11
        Router Keepin (in) (-0.1929,-0.6654) by (1.4764,0.5669)
        Board area (sq in)  2.1
        Board density (sq in/EIC) 0.179

    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                102           0          102
        Already Connected          102           0          102
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Manh Distance (inches)      28.43
        Etch Length (inches)        40.43        0.00        40.43
        Number of vias		    23           0           23
        Vias per Connection          0.23        0.00         0.23
        Smd pins with attached clines                       114



---------------------------------------------------------------------
General Routing Parameters
--------------------------

    Checkpoint at:  Last step 1:  Last execution 1
    Overwrite router.log
    Auto Save ON
    Dynamic Control OFF
    Direct Path Router OFF
    Component Orientation  HORIZONTAL
    Order Connections Short First
    Max net priority 0
    Corner type: 45
    Side Entry ALLOWED
    DO NOT FORCE to Pin Escape
    Ripup/Cleanup Pin Escapes OFF
    Via Preference OFF


---------------------------------------------------------------------
Layers and Drc Rules
--------------------

    Subclass                          Spacing       Line Width
    Idx Name                Dir   ll    lv    vv    Def   Neck    Via    Max45
    --- ----                ---   --    --    --    ---   ----    ---    ---
     1  TOP                  H 0.3000 0.3000 0.3000  0.3000 0.3000  1.0000 0.6350
        X grids:     0.3000  Offset: 0.0000
        Y grids:     0.3000  Offset: 0.0000
    --- ----                ---   --    --    --    ---   ----    ---    ---
     2  BOTTOM               V 0.3000 0.3000 0.3000  0.3000 0.3000  1.0000 0.6350
        X grids:     0.3000  Offset: 0.0000
        Y grids:     0.3000  Offset: 0.0000

---------------------------------------------------------------------
Statistics at the End of the Route:
----------------------------


    Connection Statistics:        W/Rats      No/Rats      Total
    ----------------------        ------      -------      -----
        Connections                102           0          102
        Already Connected          102           0          102
        Missing Connections          0           0            0
        Connection Completion      100.00%       0.00%      100.00%
        Etch Length (inches)        38.86        0.00        38.86
        Number of vias		    22           0           22
        Vias per Connection          0.22        0.00         0.22
        Smd pins with attached clines                       104



    Total cpu time - 0:0:15 hours
    Total elapsed time - -3670:-54:-1 hours
    Invalid Count Time: 0 0:0:0 hours
    Route ended on  Mon Mar 20 22:21:52 2017
