\doxysection{Referencia de la estructura FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\hypertarget{structFMC__Bank1E__TypeDef}{}\label{structFMC__Bank1E__TypeDef}\index{FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}}


Flexible Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structFMC__Bank1E__TypeDef_a20f13b79c0f8670af319af0c5ebd5c91}{BWTR}} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Flexible Memory Controller Bank1E. 

\doxysubsection{Documentaci칩n de campos}
\Hypertarget{structFMC__Bank1E__TypeDef_a20f13b79c0f8670af319af0c5ebd5c91}\label{structFMC__Bank1E__TypeDef_a20f13b79c0f8670af319af0c5ebd5c91} 
\index{FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!FMC\_Bank1E\_TypeDef@{FMC\_Bank1E\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BWTR}{BWTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BWTR\mbox{[}7\mbox{]}}

NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
