ARM GAS  /tmp/cczsxowS.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/spi.c"
  18              		.section	.text.MX_SPI1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_SPI1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_SPI1_Init:
  26              	.LFB68:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** 
  29:Core/Src/spi.c **** /* SPI1 init function */
  30:Core/Src/spi.c **** void MX_SPI1_Init(void)
  31:Core/Src/spi.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/cczsxowS.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              		.cfi_def_cfa_offset 8
  33              		.cfi_offset 3, -8
  34              		.cfi_offset 14, -4
  32:Core/Src/spi.c **** 
  33:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  40:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  35              		.loc 1 40 3 view .LVU1
  36              		.loc 1 40 18 is_stmt 0 view .LVU2
  37 0002 0D48     		ldr	r0, .L5
  38 0004 0D4B     		ldr	r3, .L5+4
  39 0006 0360     		str	r3, [r0]
  41:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  40              		.loc 1 41 3 is_stmt 1 view .LVU3
  41              		.loc 1 41 19 is_stmt 0 view .LVU4
  42 0008 4FF48273 		mov	r3, #260
  43 000c 4360     		str	r3, [r0, #4]
  42:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  44              		.loc 1 42 3 is_stmt 1 view .LVU5
  45              		.loc 1 42 24 is_stmt 0 view .LVU6
  46 000e 0023     		movs	r3, #0
  47 0010 8360     		str	r3, [r0, #8]
  43:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  48              		.loc 1 43 3 is_stmt 1 view .LVU7
  49              		.loc 1 43 23 is_stmt 0 view .LVU8
  50 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  51              		.loc 1 44 3 is_stmt 1 view .LVU9
  52              		.loc 1 44 26 is_stmt 0 view .LVU10
  53 0014 0361     		str	r3, [r0, #16]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  54              		.loc 1 45 3 is_stmt 1 view .LVU11
  55              		.loc 1 45 23 is_stmt 0 view .LVU12
  56 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  57              		.loc 1 46 3 is_stmt 1 view .LVU13
  58              		.loc 1 46 18 is_stmt 0 view .LVU14
  59 0018 4FF40072 		mov	r2, #512
  60 001c 8261     		str	r2, [r0, #24]
  47:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  61              		.loc 1 47 3 is_stmt 1 view .LVU15
  62              		.loc 1 47 32 is_stmt 0 view .LVU16
  63 001e C361     		str	r3, [r0, #28]
  48:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  64              		.loc 1 48 3 is_stmt 1 view .LVU17
  65              		.loc 1 48 23 is_stmt 0 view .LVU18
  66 0020 0362     		str	r3, [r0, #32]
  49:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
ARM GAS  /tmp/cczsxowS.s 			page 3


  67              		.loc 1 49 3 is_stmt 1 view .LVU19
  68              		.loc 1 49 21 is_stmt 0 view .LVU20
  69 0022 4362     		str	r3, [r0, #36]
  50:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  70              		.loc 1 50 3 is_stmt 1 view .LVU21
  71              		.loc 1 50 29 is_stmt 0 view .LVU22
  72 0024 8362     		str	r3, [r0, #40]
  51:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
  73              		.loc 1 51 3 is_stmt 1 view .LVU23
  74              		.loc 1 51 28 is_stmt 0 view .LVU24
  75 0026 0A23     		movs	r3, #10
  76 0028 C362     		str	r3, [r0, #44]
  52:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  77              		.loc 1 52 3 is_stmt 1 view .LVU25
  78              		.loc 1 52 7 is_stmt 0 view .LVU26
  79 002a FFF7FEFF 		bl	HAL_SPI_Init
  80              	.LVL0:
  81              		.loc 1 52 6 discriminator 1 view .LVU27
  82 002e 00B9     		cbnz	r0, .L4
  83              	.L1:
  53:Core/Src/spi.c ****   {
  54:Core/Src/spi.c ****     Error_Handler();
  55:Core/Src/spi.c ****   }
  56:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  57:Core/Src/spi.c **** 
  58:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c **** }
  84              		.loc 1 60 1 view .LVU28
  85 0030 08BD     		pop	{r3, pc}
  86              	.L4:
  54:Core/Src/spi.c ****   }
  87              		.loc 1 54 5 is_stmt 1 view .LVU29
  88 0032 FFF7FEFF 		bl	Error_Handler
  89              	.LVL1:
  90              		.loc 1 60 1 is_stmt 0 view .LVU30
  91 0036 FBE7     		b	.L1
  92              	.L6:
  93              		.align	2
  94              	.L5:
  95 0038 00000000 		.word	hspi1
  96 003c 00300140 		.word	1073819648
  97              		.cfi_endproc
  98              	.LFE68:
 100              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 101              		.align	1
 102              		.global	HAL_SPI_MspInit
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	HAL_SPI_MspInit:
 108              	.LVL2:
 109              	.LFB69:
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  63:Core/Src/spi.c **** {
 110              		.loc 1 63 1 is_stmt 1 view -0
ARM GAS  /tmp/cczsxowS.s 			page 4


 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 24
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		.loc 1 63 1 is_stmt 0 view .LVU32
 115 0000 10B5     		push	{r4, lr}
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 4, -8
 118              		.cfi_offset 14, -4
 119 0002 86B0     		sub	sp, sp, #24
 120              		.cfi_def_cfa_offset 32
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 121              		.loc 1 65 3 is_stmt 1 view .LVU33
 122              		.loc 1 65 20 is_stmt 0 view .LVU34
 123 0004 0023     		movs	r3, #0
 124 0006 0293     		str	r3, [sp, #8]
 125 0008 0393     		str	r3, [sp, #12]
 126 000a 0493     		str	r3, [sp, #16]
 127 000c 0593     		str	r3, [sp, #20]
  66:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 128              		.loc 1 66 3 is_stmt 1 view .LVU35
 129              		.loc 1 66 15 is_stmt 0 view .LVU36
 130 000e 0268     		ldr	r2, [r0]
 131              		.loc 1 66 5 view .LVU37
 132 0010 164B     		ldr	r3, .L11
 133 0012 9A42     		cmp	r2, r3
 134 0014 01D0     		beq	.L10
 135              	.LVL3:
 136              	.L7:
  67:Core/Src/spi.c ****   {
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  71:Core/Src/spi.c ****     /* SPI1 clock enable */
  72:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  75:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  76:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  77:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  78:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  79:Core/Src/spi.c ****     */
  80:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
  81:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  82:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
  83:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  84:Core/Src/spi.c **** 
  85:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  88:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  89:Core/Src/spi.c **** 
  90:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
  93:Core/Src/spi.c ****   }
  94:Core/Src/spi.c **** }
ARM GAS  /tmp/cczsxowS.s 			page 5


 137              		.loc 1 94 1 view .LVU38
 138 0016 06B0     		add	sp, sp, #24
 139              		.cfi_remember_state
 140              		.cfi_def_cfa_offset 8
 141              		@ sp needed
 142 0018 10BD     		pop	{r4, pc}
 143              	.LVL4:
 144              	.L10:
 145              		.cfi_restore_state
  72:Core/Src/spi.c **** 
 146              		.loc 1 72 5 is_stmt 1 view .LVU39
 147              	.LBB2:
  72:Core/Src/spi.c **** 
 148              		.loc 1 72 5 view .LVU40
  72:Core/Src/spi.c **** 
 149              		.loc 1 72 5 view .LVU41
 150 001a 03F56043 		add	r3, r3, #57344
 151 001e 9A69     		ldr	r2, [r3, #24]
 152 0020 42F48052 		orr	r2, r2, #4096
 153 0024 9A61     		str	r2, [r3, #24]
  72:Core/Src/spi.c **** 
 154              		.loc 1 72 5 view .LVU42
 155 0026 9A69     		ldr	r2, [r3, #24]
 156 0028 02F48052 		and	r2, r2, #4096
 157 002c 0092     		str	r2, [sp]
  72:Core/Src/spi.c **** 
 158              		.loc 1 72 5 view .LVU43
 159 002e 009A     		ldr	r2, [sp]
 160              	.LBE2:
  72:Core/Src/spi.c **** 
 161              		.loc 1 72 5 view .LVU44
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 162              		.loc 1 74 5 view .LVU45
 163              	.LBB3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 164              		.loc 1 74 5 view .LVU46
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 165              		.loc 1 74 5 view .LVU47
 166 0030 9A69     		ldr	r2, [r3, #24]
 167 0032 42F00402 		orr	r2, r2, #4
 168 0036 9A61     		str	r2, [r3, #24]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 169              		.loc 1 74 5 view .LVU48
 170 0038 9B69     		ldr	r3, [r3, #24]
 171 003a 03F00403 		and	r3, r3, #4
 172 003e 0193     		str	r3, [sp, #4]
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 173              		.loc 1 74 5 view .LVU49
 174 0040 019B     		ldr	r3, [sp, #4]
 175              	.LBE3:
  74:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 74 5 view .LVU50
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 177              		.loc 1 80 5 view .LVU51
  80:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 80 25 is_stmt 0 view .LVU52
 179 0042 A023     		movs	r3, #160
ARM GAS  /tmp/cczsxowS.s 			page 6


 180 0044 0293     		str	r3, [sp, #8]
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181              		.loc 1 81 5 is_stmt 1 view .LVU53
  81:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 182              		.loc 1 81 26 is_stmt 0 view .LVU54
 183 0046 0223     		movs	r3, #2
 184 0048 0393     		str	r3, [sp, #12]
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 82 5 is_stmt 1 view .LVU55
  82:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 82 27 is_stmt 0 view .LVU56
 187 004a 0323     		movs	r3, #3
 188 004c 0593     		str	r3, [sp, #20]
  83:Core/Src/spi.c **** 
 189              		.loc 1 83 5 is_stmt 1 view .LVU57
 190 004e 084C     		ldr	r4, .L11+4
 191 0050 02A9     		add	r1, sp, #8
 192 0052 2046     		mov	r0, r4
 193              	.LVL5:
  83:Core/Src/spi.c **** 
 194              		.loc 1 83 5 is_stmt 0 view .LVU58
 195 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 196              	.LVL6:
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 197              		.loc 1 85 5 is_stmt 1 view .LVU59
  85:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 198              		.loc 1 85 25 is_stmt 0 view .LVU60
 199 0058 4023     		movs	r3, #64
 200 005a 0293     		str	r3, [sp, #8]
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 201              		.loc 1 86 5 is_stmt 1 view .LVU61
  86:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 86 26 is_stmt 0 view .LVU62
 203 005c 0023     		movs	r3, #0
 204 005e 0393     		str	r3, [sp, #12]
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 205              		.loc 1 87 5 is_stmt 1 view .LVU63
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 87 26 is_stmt 0 view .LVU64
 207 0060 0493     		str	r3, [sp, #16]
  88:Core/Src/spi.c **** 
 208              		.loc 1 88 5 is_stmt 1 view .LVU65
 209 0062 02A9     		add	r1, sp, #8
 210 0064 2046     		mov	r0, r4
 211 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 212              	.LVL7:
 213              		.loc 1 94 1 is_stmt 0 view .LVU66
 214 006a D4E7     		b	.L7
 215              	.L12:
 216              		.align	2
 217              	.L11:
 218 006c 00300140 		.word	1073819648
 219 0070 00080140 		.word	1073809408
 220              		.cfi_endproc
 221              	.LFE69:
 223              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 224              		.align	1
ARM GAS  /tmp/cczsxowS.s 			page 7


 225              		.global	HAL_SPI_MspDeInit
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 230              	HAL_SPI_MspDeInit:
 231              	.LVL8:
 232              	.LFB70:
  95:Core/Src/spi.c **** 
  96:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
  97:Core/Src/spi.c **** {
 233              		.loc 1 97 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		.loc 1 97 1 is_stmt 0 view .LVU68
 238 0000 08B5     		push	{r3, lr}
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 3, -8
 241              		.cfi_offset 14, -4
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 242              		.loc 1 99 3 is_stmt 1 view .LVU69
 243              		.loc 1 99 15 is_stmt 0 view .LVU70
 244 0002 0268     		ldr	r2, [r0]
 245              		.loc 1 99 5 view .LVU71
 246 0004 064B     		ldr	r3, .L17
 247 0006 9A42     		cmp	r2, r3
 248 0008 00D0     		beq	.L16
 249              	.LVL9:
 250              	.L13:
 100:Core/Src/spi.c ****   {
 101:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 102:Core/Src/spi.c **** 
 103:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 104:Core/Src/spi.c ****     /* Peripheral clock disable */
 105:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 108:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 109:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 110:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 111:Core/Src/spi.c ****     */
 112:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 113:Core/Src/spi.c **** 
 114:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 117:Core/Src/spi.c ****   }
 118:Core/Src/spi.c **** }
 251              		.loc 1 118 1 view .LVU72
 252 000a 08BD     		pop	{r3, pc}
 253              	.LVL10:
 254              	.L16:
 105:Core/Src/spi.c **** 
 255              		.loc 1 105 5 is_stmt 1 view .LVU73
 256 000c 054A     		ldr	r2, .L17+4
 257 000e 9369     		ldr	r3, [r2, #24]
ARM GAS  /tmp/cczsxowS.s 			page 8


 258 0010 23F48053 		bic	r3, r3, #4096
 259 0014 9361     		str	r3, [r2, #24]
 112:Core/Src/spi.c **** 
 260              		.loc 1 112 5 view .LVU74
 261 0016 E021     		movs	r1, #224
 262 0018 0348     		ldr	r0, .L17+8
 263              	.LVL11:
 112:Core/Src/spi.c **** 
 264              		.loc 1 112 5 is_stmt 0 view .LVU75
 265 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 266              	.LVL12:
 267              		.loc 1 118 1 view .LVU76
 268 001e F4E7     		b	.L13
 269              	.L18:
 270              		.align	2
 271              	.L17:
 272 0020 00300140 		.word	1073819648
 273 0024 00100240 		.word	1073876992
 274 0028 00080140 		.word	1073809408
 275              		.cfi_endproc
 276              	.LFE70:
 278              		.global	hspi1
 279              		.section	.bss.hspi1,"aw",%nobits
 280              		.align	2
 283              	hspi1:
 284 0000 00000000 		.space	88
 284      00000000 
 284      00000000 
 284      00000000 
 284      00000000 
 285              		.text
 286              	.Letext0:
 287              		.file 2 "/home/sarthak/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 288              		.file 3 "/home/sarthak/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 289              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 290              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 291              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 292              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 293              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 294              		.file 9 "Core/Inc/spi.h"
 295              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/cczsxowS.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/cczsxowS.s:19     .text.MX_SPI1_Init:00000000 $t
     /tmp/cczsxowS.s:25     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/cczsxowS.s:95     .text.MX_SPI1_Init:00000038 $d
     /tmp/cczsxowS.s:283    .bss.hspi1:00000000 hspi1
     /tmp/cczsxowS.s:101    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/cczsxowS.s:107    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/cczsxowS.s:218    .text.HAL_SPI_MspInit:0000006c $d
     /tmp/cczsxowS.s:224    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/cczsxowS.s:230    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/cczsxowS.s:272    .text.HAL_SPI_MspDeInit:00000020 $d
     /tmp/cczsxowS.s:280    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
