

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Fri Dec 27 12:09:35 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.537|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        18|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     36|       -|      -|    -|
|Expression       |        -|      0|       0|   2090|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    385|    -|
|Register         |        -|      -|    1647|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     36|    1647|   2475|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     16|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_30_1_1_U111  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U112  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U113  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U114  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U115  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U116  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U117  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U118  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U119  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U120  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U121  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U122  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U123  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U124  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U125  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U126  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U127  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U128  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U129  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U130  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U131  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U132  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U133  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U134  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U135  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U136  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U137  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U138  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U139  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U140  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U141  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U142  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U143  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U144  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U145  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    |network_mul_mul_16s_16s_30_1_1_U146  |network_mul_mul_16s_16s_30_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |tmp5_0_0_0_fu_686_p2     |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_1_0_fu_705_p2     |     *    |      0|  0|  33|           6|           7|
    |tmp5_0_2_0_fu_724_p2     |     *    |      0|  0|  33|           6|           7|
    |tmp7_0_fu_743_p2         |     *    |      0|  0|  33|           5|           7|
    |add_ln19_100_fu_520_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln19_fu_515_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln21_fu_1558_p2      |     +    |      0|  0|  23|          16|           3|
    |add_ln28_100_fu_1104_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_101_fu_1162_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_102_fu_1171_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_103_fu_1191_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_104_fu_1200_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_105_fu_1272_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_106_fu_1180_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_107_fu_1185_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_108_fu_1276_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_109_fu_1281_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_110_fu_1261_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_111_fu_1267_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_112_fu_1285_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_113_fu_1290_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_114_fu_1315_p2  |     +    |      0|  0|  24|          17|           2|
    |add_ln28_115_fu_1320_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_116_fu_1374_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_117_fu_1383_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_118_fu_1458_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_119_fu_1392_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_120_fu_1397_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_121_fu_1462_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_122_fu_1467_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_123_fu_1447_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_124_fu_1453_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_125_fu_1471_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_126_fu_1476_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_127_fu_1501_p2  |     +    |      0|  0|  24|          17|           1|
    |add_ln28_128_fu_1506_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_129_fu_1516_p2  |     +    |      0|  0|  24|          17|           2|
    |add_ln28_130_fu_1521_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_131_fu_1590_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_132_fu_1599_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_133_fu_1608_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_134_fu_1612_p2  |     +    |      0|  0|  24|          17|          17|
    |add_ln28_135_fu_1549_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln28_136_fu_1616_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_137_fu_1621_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_138_fu_1698_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_139_fu_1702_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_140_fu_1687_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_141_fu_1693_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_142_fu_1706_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_143_fu_1711_p2  |     +    |      0|  0|  22|          16|          16|
    |add_ln28_72_fu_573_p2    |     +    |      0|  0|  15|           1|           7|
    |add_ln28_73_fu_584_p2    |     +    |      0|  0|  15|           2|           7|
    |add_ln28_74_fu_595_p2    |     +    |      0|  0|  15|           2|           7|
    |add_ln28_75_fu_606_p2    |     +    |      0|  0|  15|           3|           7|
    |add_ln28_76_fu_617_p2    |     +    |      0|  0|  15|           3|           7|
    |add_ln28_77_fu_628_p2    |     +    |      0|  0|  15|           3|           7|
    |add_ln28_78_fu_639_p2    |     +    |      0|  0|  15|           3|           7|
    |add_ln28_79_fu_650_p2    |     +    |      0|  0|  15|           4|           7|
    |add_ln28_80_fu_761_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_81_fu_781_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_82_fu_801_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_83_fu_816_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_84_fu_825_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_85_fu_834_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_86_fu_843_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_87_fu_852_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_88_fu_861_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln28_89_fu_1035_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln28_90_fu_1011_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_91_fu_1017_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_92_fu_1040_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_93_fu_1045_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_94_fu_1023_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_95_fu_1029_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_96_fu_1049_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_97_fu_1054_p2   |     +    |      0|  0|  22|          16|          16|
    |add_ln28_98_fu_1079_p2   |     +    |      0|  0|  24|          17|           1|
    |add_ln28_99_fu_1084_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln28_fu_558_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln36_1_fu_1297_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln36_2_fu_1483_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln36_3_fu_1554_p2    |     +    |      0|  0|  24|          17|          17|
    |add_ln36_fu_1061_p2      |     +    |      0|  0|  24|          17|          17|
    |out_d_fu_531_p2          |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_666_p2          |     +    |      0|  0|  13|           4|           1|
    |tmp6_0_fu_733_p2         |     +    |      0|  0|  15|           7|           7|
    |tmp_0_0_0_fu_676_p2      |     +    |      0|  0|  15|           7|           7|
    |tmp_0_1_0_fu_695_p2      |     +    |      0|  0|  15|           7|           1|
    |tmp_0_2_0_fu_714_p2      |     +    |      0|  0|  15|           7|           2|
    |icmp_ln19_fu_525_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln20_fu_661_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln21_1_fu_811_p2    |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln21_2_fu_1132_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln21_3_fu_1348_p2   |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln21_fu_752_p2      |   icmp   |      0|  0|  13|          16|          16|
    |or_ln28_3_fu_791_p2      |    or    |      0|  0|  16|          16|           2|
    |or_ln28_4_fu_1094_p2     |    or    |      0|  0|  16|          16|           2|
    |or_ln28_fu_771_p2        |    or    |      0|  0|  16|          16|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|2090|        1356|        1262|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  105|         22|    1|         22|
    |input_r_address0   |   56|         13|   14|        182|
    |input_r_address1   |   56|         13|   14|        182|
    |kernel_0_address0  |   33|          6|    7|         42|
    |kernel_0_address1  |   27|          5|    7|         35|
    |out_d_0_reg_424    |    9|          2|    4|          8|
    |out_h_0_reg_459    |    9|          2|    4|          8|
    |out_w_0_0_reg_470  |    9|          2|   16|         32|
    |output_r_address0  |   27|          5|   14|         70|
    |output_r_d0        |   27|          5|   16|         80|
    |phi_mul2_reg_447   |    9|          2|    7|         14|
    |phi_mul_reg_435    |    9|          2|    7|         14|
    |reg_482            |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  385|         81|  127|        721|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln19_100_reg_1975       |   7|   0|    7|          0|
    |add_ln19_reg_1970           |   7|   0|    7|          0|
    |add_ln21_reg_2565           |  16|   0|   16|          0|
    |add_ln28_107_reg_2421       |  16|   0|   16|          0|
    |add_ln28_111_reg_2458       |  16|   0|   16|          0|
    |add_ln28_114_reg_2468       |  17|   0|   17|          0|
    |add_ln28_120_reg_2503       |  16|   0|   16|          0|
    |add_ln28_124_reg_2518       |  16|   0|   16|          0|
    |add_ln28_127_reg_2523       |  15|   0|   17|          2|
    |add_ln28_129_reg_2534       |  15|   0|   17|          2|
    |add_ln28_133_reg_2580       |  17|   0|   17|          0|
    |add_ln28_134_reg_2585       |  17|   0|   17|          0|
    |add_ln28_135_reg_2555       |  16|   0|   16|          0|
    |add_ln28_137_reg_2590       |  16|   0|   16|          0|
    |add_ln28_141_reg_2615       |  16|   0|   16|          0|
    |add_ln28_91_reg_2339        |  16|   0|   16|          0|
    |add_ln28_95_reg_2344        |  16|   0|   16|          0|
    |add_ln28_98_reg_2361        |  16|   0|   17|          1|
    |add_ln36_3_reg_2560         |  17|   0|   17|          0|
    |ap_CS_fsm                   |  21|   0|   21|          0|
    |bias_addr_reg_1988          |   3|   0|    3|          0|
    |bias_load_reg_2349          |  16|   0|   16|          0|
    |empty_reg_1965              |   4|   0|    4|          0|
    |icmp_ln21_1_reg_2142        |   1|   0|    1|          0|
    |icmp_ln21_2_reg_2401        |   1|   0|    1|          0|
    |icmp_ln21_3_reg_2489        |   1|   0|    1|          0|
    |icmp_ln21_reg_2090          |   1|   0|    1|          0|
    |input_load_218_reg_2151     |  16|   0|   16|          0|
    |input_load_219_reg_2171     |  16|   0|   16|          0|
    |input_load_220_reg_2181     |  16|   0|   16|          0|
    |input_load_221_reg_2201     |  16|   0|   16|          0|
    |input_load_222_reg_2211     |  16|   0|   16|          0|
    |kernel_0_addr_1_reg_1998    |   7|   0|    7|          0|
    |kernel_0_addr_2_reg_2003    |   7|   0|    7|          0|
    |kernel_0_addr_3_reg_2008    |   7|   0|    7|          0|
    |kernel_0_addr_4_reg_2013    |   7|   0|    7|          0|
    |kernel_0_addr_5_reg_2018    |   7|   0|    7|          0|
    |kernel_0_addr_6_reg_2023    |   7|   0|    7|          0|
    |kernel_0_addr_7_reg_2028    |   7|   0|    7|          0|
    |kernel_0_addr_8_reg_2033    |   7|   0|    7|          0|
    |kernel_0_addr_reg_1993      |   6|   0|    7|          1|
    |kernel_0_load_1_reg_2146    |  16|   0|   16|          0|
    |kernel_0_load_2_reg_2156    |  16|   0|   16|          0|
    |kernel_0_load_3_reg_2176    |  16|   0|   16|          0|
    |kernel_0_load_4_reg_2186    |  16|   0|   16|          0|
    |kernel_0_load_5_reg_2206    |  16|   0|   16|          0|
    |kernel_0_load_6_reg_2216    |  16|   0|   16|          0|
    |kernel_0_load_reg_2106      |  16|   0|   16|          0|
    |or_ln28_3_reg_2124          |  15|   0|   16|          1|
    |or_ln28_4_reg_2372          |  14|   0|   16|          2|
    |out_d_0_reg_424             |   4|   0|    4|          0|
    |out_d_reg_1983              |   4|   0|    4|          0|
    |out_h_0_reg_459             |   4|   0|    4|          0|
    |out_h_reg_2041              |   4|   0|    4|          0|
    |out_w_0_0_reg_470           |  16|   0|   16|          0|
    |output_width_cast_reg_1935  |   5|   0|   16|         11|
    |phi_mul2_reg_447            |   7|   0|    7|          0|
    |phi_mul_reg_435             |   7|   0|    7|          0|
    |reg_482                     |  16|   0|   16|          0|
    |reg_487                     |  16|   0|   16|          0|
    |sext_ln28_33_reg_2231       |  30|   0|   30|          0|
    |sext_ln28_34_reg_2243       |  30|   0|   30|          0|
    |sext_ln28_35_reg_2248       |  30|   0|   30|          0|
    |sext_ln28_36_reg_2255       |  30|   0|   30|          0|
    |sext_ln28_37_reg_2260       |  30|   0|   30|          0|
    |sext_ln28_39_reg_2267       |  30|   0|   30|          0|
    |sext_ln28_40_reg_2274       |  30|   0|   30|          0|
    |sext_ln28_41_reg_2279       |  30|   0|   30|          0|
    |sext_ln28_42_reg_2291       |  30|   0|   30|          0|
    |sext_ln28_43_reg_2296       |  30|   0|   30|          0|
    |sext_ln28_45_reg_2308       |  30|   0|   30|          0|
    |sext_ln28_46_reg_2315       |  30|   0|   30|          0|
    |sext_ln28_47_reg_2320       |  30|   0|   30|          0|
    |sext_ln28_48_reg_2327       |  30|   0|   30|          0|
    |sext_ln28_49_reg_2332       |  30|   0|   30|          0|
    |sext_ln28_51_reg_2405       |  30|   0|   30|          0|
    |sext_ln28_53_reg_2441       |  30|   0|   30|          0|
    |sext_ln28_55_reg_2452       |  30|   0|   30|          0|
    |tmp5_0_0_0_cast_reg_2046    |  13|   0|   17|          4|
    |tmp5_0_1_0_cast_reg_2058    |  13|   0|   17|          4|
    |tmp5_0_2_0_cast_reg_2070    |  13|   0|   17|          4|
    |tmp7_0_cast_reg_2082        |  12|   0|   17|          5|
    |trunc_ln28_37_reg_2286      |  16|   0|   16|          0|
    |trunc_ln28_38_reg_2303      |  16|   0|   16|          0|
    |trunc_ln28_42_reg_2356      |  16|   0|   16|          0|
    |trunc_ln28_45_reg_2391      |  16|   0|   16|          0|
    |trunc_ln28_46_reg_2436      |  16|   0|   16|          0|
    |trunc_ln28_47_reg_2447      |  16|   0|   16|          0|
    |trunc_ln28_48_reg_2396      |  16|   0|   16|          0|
    |trunc_ln28_51_reg_2463      |  16|   0|   16|          0|
    |trunc_ln28_54_reg_2479      |  16|   0|   16|          0|
    |trunc_ln28_55_reg_2508      |  16|   0|   16|          0|
    |trunc_ln28_56_reg_2513      |  16|   0|   16|          0|
    |trunc_ln28_57_reg_2484      |  16|   0|   16|          0|
    |trunc_ln28_63_reg_2545      |  16|   0|   16|          0|
    |trunc_ln28_64_reg_2595      |  16|   0|   16|          0|
    |trunc_ln28_65_reg_2600      |  16|   0|   16|          0|
    |trunc_ln28_66_reg_2550      |  16|   0|   16|          0|
    |trunc_ln_reg_2238           |  16|   0|   16|          0|
    |zext_ln19_cast_reg_1960     |   5|   0|   12|          7|
    |zext_ln28_42_reg_2094       |  16|   0|   17|          1|
    |zext_ln28_44_reg_2111       |  15|   0|   17|          2|
    |zext_ln28_46_reg_2129       |  15|   0|   17|          2|
    |zext_ln28_55_reg_2377       |  14|   0|   17|          3|
    |zext_ln28_reg_1943          |   6|   0|    7|          1|
    |zext_ln36_5_reg_1955        |   5|   0|    7|          2|
    |zext_ln36_reg_1948          |   6|   0|   13|          7|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1647|   0| 1709|         62|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

