{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607985418650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607985418650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 17:36:58 2020 " "Processing started: Mon Dec 14 17:36:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607985418650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985418650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Riego -c Riego " "Command: quartus_map --read_settings_files=on --write_settings_files=off Riego -c Riego" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985418650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607985419305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607985419306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Riego.v(80) " "Verilog HDL information at Riego.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607985427166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riego.v 1 1 " "Found 1 design units, including 1 entities, in source file riego.v" { { "Info" "ISGN_ENTITY_NAME" "1 Riego " "Found entity 1: Riego" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985427176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wob19/documents/lab digital/proyecto/lcd/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wob19/documents/lab digital/proyecto/lcd/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../LCD/Reset_Delay.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/Reset_Delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985427176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wob19/documents/lab digital/proyecto/lcd/lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wob19/documents/lab digital/proyecto/lcd/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "../LCD/LCD_Top.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985427176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427176 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_TEST.v(125) " "Verilog HDL Expression warning at LCD_TEST.v(125): truncated literal to match 18 bits" {  } { { "../LCD/LCD_TEST.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_TEST.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1607985427196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wob19/documents/lab digital/proyecto/lcd/lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wob19/documents/lab digital/proyecto/lcd/lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "../LCD/LCD_TEST.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_TEST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985427196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wob19/documents/lab digital/proyecto/lcd/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wob19/documents/lab digital/proyecto/lcd/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "../LCD/LCD_Controller.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985427206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/wob19/documents/lab digital/proyecto/lcd/divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/wob19/documents/lab digital/proyecto/lcd/divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_clk " "Found entity 1: Divisor_clk" {  } { { "../LCD/Divisor_clk.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/Divisor_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607985427206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Riego " "Elaborating entity \"Riego\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status Riego.v(66) " "Verilog HDL Always Construct warning at Riego.v(66): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 Riego.v(92) " "Verilog HDL assignment warning at Riego.v(92): truncated value with size 32 to match size of target (31)" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.END Riego.v(66) " "Inferred latch for \"status.END\" at Riego.v(66)" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status.INIT Riego.v(66) " "Inferred latch for \"status.INIT\" at Riego.v(66)" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Top LCD_Top:lcd " "Elaborating entity \"LCD_Top\" for hierarchy \"LCD_Top:lcd\"" {  } { { "Riego.v" "lcd" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mensaje LCD_Top.v(62) " "Verilog HDL Always Construct warning at LCD_Top.v(62): variable \"mensaje\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../LCD/LCD_Top.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Top.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD_Top.v(134) " "Verilog HDL Case Statement warning at LCD_Top.v(134): case item expression never matches the case expression" {  } { { "../LCD/LCD_Top.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Top.v" 134 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD_Top.v(169) " "Verilog HDL Case Statement warning at LCD_Top.v(169): case item expression never matches the case expression" {  } { { "../LCD/LCD_Top.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Top.v" 169 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego|LCD_Top:lcd"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD_Top.v(204) " "Verilog HDL Case Statement warning at LCD_Top.v(204): case item expression never matches the case expression" {  } { { "../LCD/LCD_Top.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Top.v" 204 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego|LCD_Top:lcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Top:lcd\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Top:lcd\|Reset_Delay:r0\"" {  } { { "../LCD/LCD_Top.v" "r0" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(11) " "Verilog HDL assignment warning at Reset_Delay.v(11): truncated value with size 32 to match size of target (20)" {  } { { "../LCD/Reset_Delay.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/Reset_Delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607985427246 "|Riego|LCD_Top:lcd|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Top:lcd\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\"" {  } { { "../LCD/LCD_Top.v" "u5" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Top.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607985427256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(126) " "Verilog HDL assignment warning at LCD_TEST.v(126): truncated value with size 32 to match size of target (18)" {  } { { "../LCD/LCD_TEST.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_TEST.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607985427256 "|Riego|LCD_Top:lcd|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(134) " "Verilog HDL assignment warning at LCD_TEST.v(134): truncated value with size 32 to match size of target (6)" {  } { { "../LCD/LCD_TEST.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_TEST.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607985427256 "|Riego|LCD_Top:lcd|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Top:lcd\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "../LCD/LCD_TEST.v" "u0" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_TEST.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607985427276 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(70) " "Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5)" {  } { { "../LCD/LCD_Controller.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/LCD/LCD_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607985427276 "|Riego|LCD_Top:lcd|LCD_TEST:u5|LCD_Controller:u0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607985427746 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1607985427756 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1607985427756 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1607985427806 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1607985427806 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607985427806 "|Riego|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 VCC " "Pin \"LED1\" is stuck at VCC" {  } { { "Riego.v" "" { Text "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/Riego.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607985427806 "|Riego|LED1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607985427806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607985427896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607985428418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wob19/Documents/Lab Digital/Proyecto/General/output_files/Riego.map.smsg " "Generated suppressed messages file C:/Users/wob19/Documents/Lab Digital/Proyecto/General/output_files/Riego.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985428448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607985428538 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607985428538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607985428588 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607985428588 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1607985428588 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607985428588 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607985428588 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607985428598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 17:37:08 2020 " "Processing ended: Mon Dec 14 17:37:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607985428598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607985428598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607985428598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607985428598 ""}
