// Seed: 361095141
module module_0 (
    output supply1 module_0,
    input tri1 id_1,
    input wand id_2,
    input uwire id_3,
    output wire id_4,
    input wire id_5,
    input wor id_6,
    output tri1 id_7,
    input wand id_8,
    input uwire id_9,
    output wire id_10
);
  assign id_0 = id_3;
endmodule
module module_0 (
    input tri1 id_0,
    output tri id_1,
    input uwire id_2
    , id_9,
    input wor id_3,
    output supply1 id_4,
    output logic id_5,
    output tri1 id_6,
    input wor id_7
);
  always @(posedge {id_3,
    id_3,
    1
  } or negedge id_3)
  begin : LABEL_0
    id_5 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0,
      id_0,
      id_4,
      id_3,
      id_7,
      id_1,
      id_3,
      id_2,
      id_4
  );
  assign modCall_1.id_5 = 0;
  assign id_9 = (module_1[1]) + 1'd0;
endmodule
