// Generated by CIRCT firtool-1.56.0
module SimTop(	// @[<stdin>:1603:3]
  input         clock,	// @[<stdin>:1604:11]
                reset,	// @[<stdin>:1605:11]
  output [4:0]  io_debug_waddr,	// @[playground/src/SimTop.scala:6:14]
  output [31:0] io_debug_wdata,	// @[playground/src/SimTop.scala:6:14]
  output        io_debug_wen	// @[playground/src/SimTop.scala:6:14]
);

  wire        _Axi4Lite_Sram_Mem_io_ar_ready;	// @[playground/src/SimTop.scala:17:33]
  wire        _Axi4Lite_Sram_Mem_io_r_valid;	// @[playground/src/SimTop.scala:17:33]
  wire [31:0] _Axi4Lite_Sram_Mem_io_r_bits_data;	// @[playground/src/SimTop.scala:17:33]
  wire [1:0]  _Axi4Lite_Sram_Mem_io_r_bits_resp;	// @[playground/src/SimTop.scala:17:33]
  wire        _Axi4Lite_Sram_Mem_io_aw_ready;	// @[playground/src/SimTop.scala:17:33]
  wire        _Axi4Lite_Sram_Mem_io_w_ready;	// @[playground/src/SimTop.scala:17:33]
  wire        _Axi4Lite_Sram_Mem_io_b_valid;	// @[playground/src/SimTop.scala:17:33]
  wire [1:0]  _Axi4Lite_Sram_Mem_io_b_bits_resp;	// @[playground/src/SimTop.scala:17:33]
  wire        _WB_stage_WB_IO_ready;	// @[playground/src/SimTop.scala:15:24]
  wire [4:0]  _WB_stage_WB_to_id_rf_waddr;	// @[playground/src/SimTop.scala:15:24]
  wire [31:0] _WB_stage_WB_to_id_rf_wdata;	// @[playground/src/SimTop.scala:15:24]
  wire        _WB_stage_WB_to_id_rf_wen;	// @[playground/src/SimTop.scala:15:24]
  wire        _LS_stage_LS_IO_ready;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_valid;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_csr_commit_wen;	// @[playground/src/SimTop.scala:14:24]
  wire [11:0] _LS_stage_LS_to_wb_bits_csr_commit_waddr;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_csr_commit_wdata;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_csr_commit_exception_wen;	// @[playground/src/SimTop.scala:14:24]
  wire [3:0]  _LS_stage_LS_to_wb_bits_csr_commit_exception_mcause_in;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_csr_commit_exception_pc_wb;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_func_flag;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_jal;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_ret;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_rd0;	// @[playground/src/SimTop.scala:14:24]
  wire [4:0]  _LS_stage_LS_to_wb_bits_csr_cmd;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_to_wb_bits_rf_wen;	// @[playground/src/SimTop.scala:14:24]
  wire [4:0]  _LS_stage_LS_to_wb_bits_rd;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_result;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_nextpc;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_pc;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_wb_bits_inst;	// @[playground/src/SimTop.scala:14:24]
  wire [4:0]  _LS_stage_LS_to_id_fw_addr;	// @[playground/src/SimTop.scala:14:24]
  wire [31:0] _LS_stage_LS_to_id_fw_data;	// @[playground/src/SimTop.scala:14:24]
  wire        _LS_stage_LS_r_ready;	// @[playground/src/SimTop.scala:14:24]
  wire        _EX_stage_EX_IO_ready;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_valid;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_csr_commit_wen;	// @[playground/src/SimTop.scala:13:24]
  wire [11:0] _EX_stage_EX_to_ls_bits_csr_commit_waddr;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_csr_commit_wdata;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_csr_commit_exception_wen;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_csr_commit_exception_pc_wb;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_func_flag;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_jal;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_ret;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_rd0;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_ld_wen;	// @[playground/src/SimTop.scala:13:24]
  wire [2:0]  _EX_stage_EX_to_ls_bits_ld_type;	// @[playground/src/SimTop.scala:13:24]
  wire [4:0]  _EX_stage_EX_to_ls_bits_csr_cmd;	// @[playground/src/SimTop.scala:13:24]
  wire [1:0]  _EX_stage_EX_to_ls_bits_wb_sel;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_ls_bits_rf_wen;	// @[playground/src/SimTop.scala:13:24]
  wire [4:0]  _EX_stage_EX_to_ls_bits_rd;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_result;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_nextpc;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_pc;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_ls_bits_inst;	// @[playground/src/SimTop.scala:13:24]
  wire [4:0]  _EX_stage_EX_to_id_fw_addr;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_id_fw_data;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_id_csr_ecpt_wen;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_id_csr_ecpt_pc_wb;	// @[playground/src/SimTop.scala:13:24]
  wire [11:0] _EX_stage_EX_to_id_csr_waddr;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_id_csr_wen;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_id_csr_wdata;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_id_clog;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_if_epc_target;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_if_epc_taken;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_if_Br_B_taken;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_to_if_Br_B_target;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_to_if_flush;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_ar_valid;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_ar_bits_addr;	// @[playground/src/SimTop.scala:13:24]
  wire [2:0]  _EX_stage_EX_ar_bits_prot;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_aw_valid;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_aw_bits_addr;	// @[playground/src/SimTop.scala:13:24]
  wire [2:0]  _EX_stage_EX_aw_bits_prot;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_w_valid;	// @[playground/src/SimTop.scala:13:24]
  wire [31:0] _EX_stage_EX_w_bits_data;	// @[playground/src/SimTop.scala:13:24]
  wire [7:0]  _EX_stage_EX_w_bits_strb;	// @[playground/src/SimTop.scala:13:24]
  wire        _EX_stage_EX_b_ready;	// @[playground/src/SimTop.scala:13:24]
  wire        _ID_stage_ID_IO_ready;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_ex_valid;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_ex_bits_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_ex_bits_pc_sel;	// @[playground/src/SimTop.scala:12:24]
  wire [11:0] _ID_stage_ID_to_ex_bits_csr_addr;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_csr_global_mtvec;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_csr_global_mepc;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_ex_bits_b_taken;	// @[playground/src/SimTop.scala:12:24]
  wire [3:0]  _ID_stage_ID_to_ex_bits_st_type;	// @[playground/src/SimTop.scala:12:24]
  wire [2:0]  _ID_stage_ID_to_ex_bits_ld_type;	// @[playground/src/SimTop.scala:12:24]
  wire [4:0]  _ID_stage_ID_to_ex_bits_csr_cmd;	// @[playground/src/SimTop.scala:12:24]
  wire [1:0]  _ID_stage_ID_to_ex_bits_wb_sel;	// @[playground/src/SimTop.scala:12:24]
  wire [3:0]  _ID_stage_ID_to_ex_bits_br_type;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_ex_bits_rf_wen;	// @[playground/src/SimTop.scala:12:24]
  wire [4:0]  _ID_stage_ID_to_ex_bits_rd;	// @[playground/src/SimTop.scala:12:24]
  wire [3:0]  _ID_stage_ID_to_ex_bits_alu_op;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_src1;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_src2;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_rdata1;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_rdata2;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_nextpc;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_pc;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_ex_bits_inst;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_if_Br_J_taken;	// @[playground/src/SimTop.scala:12:24]
  wire [31:0] _ID_stage_ID_to_if_Br_J_target;	// @[playground/src/SimTop.scala:12:24]
  wire        _ID_stage_ID_to_if_flush;	// @[playground/src/SimTop.scala:12:24]
  wire        _IF_stage_IF_to_id_valid;	// @[playground/src/SimTop.scala:11:24]
  wire [31:0] _IF_stage_IF_to_id_bits_nextpc;	// @[playground/src/SimTop.scala:11:24]
  wire [31:0] _IF_stage_IF_to_id_bits_pc;	// @[playground/src/SimTop.scala:11:24]
  wire [31:0] _IF_stage_IF_to_id_bits_inst;	// @[playground/src/SimTop.scala:11:24]
  reg  [31:0] ID_stage_ID_IO_bits_r_nextpc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] ID_stage_ID_IO_bits_r_pc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] ID_stage_ID_IO_bits_r_inst;	// @[playground/src/SimTop.scala:61:27]
  reg         EX_stage_EX_IO_bits_r_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:61:27]
  reg         EX_stage_EX_IO_bits_r_pc_sel;	// @[playground/src/SimTop.scala:61:27]
  reg  [11:0] EX_stage_EX_IO_bits_r_csr_addr;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_csr_global_mtvec;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_csr_global_mepc;	// @[playground/src/SimTop.scala:61:27]
  reg         EX_stage_EX_IO_bits_r_b_taken;	// @[playground/src/SimTop.scala:61:27]
  reg  [3:0]  EX_stage_EX_IO_bits_r_st_type;	// @[playground/src/SimTop.scala:61:27]
  reg  [2:0]  EX_stage_EX_IO_bits_r_ld_type;	// @[playground/src/SimTop.scala:61:27]
  reg  [4:0]  EX_stage_EX_IO_bits_r_csr_cmd;	// @[playground/src/SimTop.scala:61:27]
  reg  [1:0]  EX_stage_EX_IO_bits_r_wb_sel;	// @[playground/src/SimTop.scala:61:27]
  reg  [3:0]  EX_stage_EX_IO_bits_r_br_type;	// @[playground/src/SimTop.scala:61:27]
  reg         EX_stage_EX_IO_bits_r_rf_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [4:0]  EX_stage_EX_IO_bits_r_rd;	// @[playground/src/SimTop.scala:61:27]
  reg  [3:0]  EX_stage_EX_IO_bits_r_alu_op;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_src1;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_src2;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_rdata1;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_rdata2;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_nextpc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_pc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] EX_stage_EX_IO_bits_r_inst;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_csr_commit_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [11:0] LS_stage_LS_IO_bits_r_csr_commit_waddr;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] LS_stage_LS_IO_bits_r_csr_commit_wdata;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_csr_commit_exception_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] LS_stage_LS_IO_bits_r_csr_commit_exception_pc_wb;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_dpic_bundle_ex_func_flag;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_jal;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_ret;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_rd0;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_ld_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [2:0]  LS_stage_LS_IO_bits_r_ld_type;	// @[playground/src/SimTop.scala:61:27]
  reg  [4:0]  LS_stage_LS_IO_bits_r_csr_cmd;	// @[playground/src/SimTop.scala:61:27]
  reg  [1:0]  LS_stage_LS_IO_bits_r_wb_sel;	// @[playground/src/SimTop.scala:61:27]
  reg         LS_stage_LS_IO_bits_r_rf_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [4:0]  LS_stage_LS_IO_bits_r_rd;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] LS_stage_LS_IO_bits_r_result;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] LS_stage_LS_IO_bits_r_nextpc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] LS_stage_LS_IO_bits_r_pc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] LS_stage_LS_IO_bits_r_inst;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_csr_commit_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [11:0] WB_stage_WB_IO_bits_r_csr_commit_waddr;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] WB_stage_WB_IO_bits_r_csr_commit_wdata;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_csr_commit_exception_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [3:0]  WB_stage_WB_IO_bits_r_csr_commit_exception_mcause_in;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] WB_stage_WB_IO_bits_r_csr_commit_exception_pc_wb;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_dpic_bundle_ex_func_flag;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_jal;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_ret;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_rd0;	// @[playground/src/SimTop.scala:61:27]
  reg  [4:0]  WB_stage_WB_IO_bits_r_csr_cmd;	// @[playground/src/SimTop.scala:61:27]
  reg         WB_stage_WB_IO_bits_r_rf_wen;	// @[playground/src/SimTop.scala:61:27]
  reg  [4:0]  WB_stage_WB_IO_bits_r_rd;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] WB_stage_WB_IO_bits_r_result;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] WB_stage_WB_IO_bits_r_nextpc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] WB_stage_WB_IO_bits_r_pc;	// @[playground/src/SimTop.scala:61:27]
  reg  [31:0] WB_stage_WB_IO_bits_r_inst;	// @[playground/src/SimTop.scala:61:27]
  always @(posedge clock) begin	// @[<stdin>:1604:11]
    if (_ID_stage_ID_IO_ready & _IF_stage_IF_to_id_valid) begin	// @[playground/src/SimTop.scala:11:24, :12:24, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      ID_stage_ID_IO_bits_r_nextpc <= _IF_stage_IF_to_id_bits_nextpc;	// @[playground/src/SimTop.scala:11:24, :61:27]
      ID_stage_ID_IO_bits_r_pc <= _IF_stage_IF_to_id_bits_pc;	// @[playground/src/SimTop.scala:11:24, :61:27]
      ID_stage_ID_IO_bits_r_inst <= _IF_stage_IF_to_id_bits_inst;	// @[playground/src/SimTop.scala:11:24, :61:27]
    end
    if (_EX_stage_EX_IO_ready & _ID_stage_ID_to_ex_valid) begin	// @[playground/src/SimTop.scala:12:24, :13:24, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      EX_stage_EX_IO_bits_r_dpic_bundle_id_inv_flag <=
        _ID_stage_ID_to_ex_bits_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_pc_sel <= _ID_stage_ID_to_ex_bits_pc_sel;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_csr_addr <= _ID_stage_ID_to_ex_bits_csr_addr;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_csr_global_mtvec <= _ID_stage_ID_to_ex_bits_csr_global_mtvec;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_csr_global_mepc <= _ID_stage_ID_to_ex_bits_csr_global_mepc;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_b_taken <= _ID_stage_ID_to_ex_bits_b_taken;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_st_type <= _ID_stage_ID_to_ex_bits_st_type;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_ld_type <= _ID_stage_ID_to_ex_bits_ld_type;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_csr_cmd <= _ID_stage_ID_to_ex_bits_csr_cmd;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_wb_sel <= _ID_stage_ID_to_ex_bits_wb_sel;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_br_type <= _ID_stage_ID_to_ex_bits_br_type;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_rf_wen <= _ID_stage_ID_to_ex_bits_rf_wen;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_rd <= _ID_stage_ID_to_ex_bits_rd;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_alu_op <= _ID_stage_ID_to_ex_bits_alu_op;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_src1 <= _ID_stage_ID_to_ex_bits_src1;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_src2 <= _ID_stage_ID_to_ex_bits_src2;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_rdata1 <= _ID_stage_ID_to_ex_bits_rdata1;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_rdata2 <= _ID_stage_ID_to_ex_bits_rdata2;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_nextpc <= _ID_stage_ID_to_ex_bits_nextpc;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_pc <= _ID_stage_ID_to_ex_bits_pc;	// @[playground/src/SimTop.scala:12:24, :61:27]
      EX_stage_EX_IO_bits_r_inst <= _ID_stage_ID_to_ex_bits_inst;	// @[playground/src/SimTop.scala:12:24, :61:27]
    end
    if (_LS_stage_LS_IO_ready & _EX_stage_EX_to_ls_valid) begin	// @[playground/src/SimTop.scala:13:24, :14:24, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      LS_stage_LS_IO_bits_r_csr_commit_wen <= _EX_stage_EX_to_ls_bits_csr_commit_wen;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_csr_commit_waddr <= _EX_stage_EX_to_ls_bits_csr_commit_waddr;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_csr_commit_wdata <= _EX_stage_EX_to_ls_bits_csr_commit_wdata;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_csr_commit_exception_wen <=
        _EX_stage_EX_to_ls_bits_csr_commit_exception_wen;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_csr_commit_exception_pc_wb <=
        _EX_stage_EX_to_ls_bits_csr_commit_exception_pc_wb;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_dpic_bundle_id_inv_flag <=
        _EX_stage_EX_to_ls_bits_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_dpic_bundle_ex_func_flag <=
        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_func_flag;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_jal <=
        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_jal;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_ret <=
        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_ret;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_rd0 <=
        _EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_rd0;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_ld_wen <= _EX_stage_EX_to_ls_bits_ld_wen;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_ld_type <= _EX_stage_EX_to_ls_bits_ld_type;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_csr_cmd <= _EX_stage_EX_to_ls_bits_csr_cmd;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_wb_sel <= _EX_stage_EX_to_ls_bits_wb_sel;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_rf_wen <= _EX_stage_EX_to_ls_bits_rf_wen;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_rd <= _EX_stage_EX_to_ls_bits_rd;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_result <= _EX_stage_EX_to_ls_bits_result;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_nextpc <= _EX_stage_EX_to_ls_bits_nextpc;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_pc <= _EX_stage_EX_to_ls_bits_pc;	// @[playground/src/SimTop.scala:13:24, :61:27]
      LS_stage_LS_IO_bits_r_inst <= _EX_stage_EX_to_ls_bits_inst;	// @[playground/src/SimTop.scala:13:24, :61:27]
    end
    if (_WB_stage_WB_IO_ready & _LS_stage_LS_to_wb_valid) begin	// @[playground/src/SimTop.scala:14:24, :15:24, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      WB_stage_WB_IO_bits_r_csr_commit_wen <= _LS_stage_LS_to_wb_bits_csr_commit_wen;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_csr_commit_waddr <= _LS_stage_LS_to_wb_bits_csr_commit_waddr;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_csr_commit_wdata <= _LS_stage_LS_to_wb_bits_csr_commit_wdata;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_csr_commit_exception_wen <=
        _LS_stage_LS_to_wb_bits_csr_commit_exception_wen;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_csr_commit_exception_mcause_in <=
        _LS_stage_LS_to_wb_bits_csr_commit_exception_mcause_in;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_csr_commit_exception_pc_wb <=
        _LS_stage_LS_to_wb_bits_csr_commit_exception_pc_wb;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_dpic_bundle_id_inv_flag <=
        _LS_stage_LS_to_wb_bits_dpic_bundle_id_inv_flag;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_dpic_bundle_ex_func_flag <=
        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_func_flag;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_jal <=
        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_jal;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_ret <=
        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_ret;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_rd0 <=
        _LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_rd0;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_csr_cmd <= _LS_stage_LS_to_wb_bits_csr_cmd;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_rf_wen <= _LS_stage_LS_to_wb_bits_rf_wen;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_rd <= _LS_stage_LS_to_wb_bits_rd;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_result <= _LS_stage_LS_to_wb_bits_result;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_nextpc <= _LS_stage_LS_to_wb_bits_nextpc;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_pc <= _LS_stage_LS_to_wb_bits_pc;	// @[playground/src/SimTop.scala:14:24, :61:27]
      WB_stage_WB_IO_bits_r_inst <= _LS_stage_LS_to_wb_bits_inst;	// @[playground/src/SimTop.scala:14:24, :61:27]
    end
  end // always @(posedge)
  IF_stage IF_stage (	// @[playground/src/SimTop.scala:11:24]
    .clock                 (clock),
    .reset                 (reset),
    .IF_to_id_ready        (_ID_stage_ID_IO_ready),	// @[playground/src/SimTop.scala:12:24]
    .IF_for_id_Br_J_taken  (_ID_stage_ID_to_if_Br_J_taken),	// @[playground/src/SimTop.scala:12:24]
    .IF_for_id_Br_J_target (_ID_stage_ID_to_if_Br_J_target),	// @[playground/src/SimTop.scala:12:24]
    .IF_for_id_flush       (_ID_stage_ID_to_if_flush),	// @[playground/src/SimTop.scala:12:24]
    .IF_for_ex_epc_target  (_EX_stage_EX_to_if_epc_target),	// @[playground/src/SimTop.scala:13:24]
    .IF_for_ex_epc_taken   (_EX_stage_EX_to_if_epc_taken),	// @[playground/src/SimTop.scala:13:24]
    .IF_for_ex_Br_B_taken  (_EX_stage_EX_to_if_Br_B_taken),	// @[playground/src/SimTop.scala:13:24]
    .IF_for_ex_Br_B_target (_EX_stage_EX_to_if_Br_B_target),	// @[playground/src/SimTop.scala:13:24]
    .IF_for_ex_flush       (_EX_stage_EX_to_if_flush),	// @[playground/src/SimTop.scala:13:24]
    .IF_to_id_valid        (_IF_stage_IF_to_id_valid),
    .IF_to_id_bits_nextpc  (_IF_stage_IF_to_id_bits_nextpc),
    .IF_to_id_bits_pc      (_IF_stage_IF_to_id_bits_pc),
    .IF_to_id_bits_inst    (_IF_stage_IF_to_id_bits_inst)
  );
  ID_stage ID_stage (	// @[playground/src/SimTop.scala:12:24]
    .clock                                 (clock),
    .reset                                 (reset),
    .ID_IO_valid                           (_IF_stage_IF_to_id_valid),	// @[playground/src/SimTop.scala:11:24]
    .ID_IO_bits_nextpc                     (ID_stage_ID_IO_bits_r_nextpc),	// @[playground/src/SimTop.scala:61:27]
    .ID_IO_bits_pc                         (ID_stage_ID_IO_bits_r_pc),	// @[playground/src/SimTop.scala:61:27]
    .ID_IO_bits_inst                       (ID_stage_ID_IO_bits_r_inst),	// @[playground/src/SimTop.scala:61:27]
    .ID_to_ex_ready                        (_EX_stage_EX_IO_ready),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_fw_addr                     (_EX_stage_EX_to_id_fw_addr),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_fw_data                     (_EX_stage_EX_to_id_fw_data),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_csr_ecpt_wen                (_EX_stage_EX_to_id_csr_ecpt_wen),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_csr_ecpt_pc_wb              (_EX_stage_EX_to_id_csr_ecpt_pc_wb),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_csr_waddr                   (_EX_stage_EX_to_id_csr_waddr),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_csr_wen                     (_EX_stage_EX_to_id_csr_wen),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_csr_wdata                   (_EX_stage_EX_to_id_csr_wdata),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ex_clog                        (_EX_stage_EX_to_id_clog),	// @[playground/src/SimTop.scala:13:24]
    .ID_for_ls_fw_addr                     (_LS_stage_LS_to_id_fw_addr),	// @[playground/src/SimTop.scala:14:24]
    .ID_for_ls_fw_data                     (_LS_stage_LS_to_id_fw_data),	// @[playground/src/SimTop.scala:14:24]
    .ID_for_wb_rf_waddr                    (_WB_stage_WB_to_id_rf_waddr),	// @[playground/src/SimTop.scala:15:24]
    .ID_for_wb_rf_wdata                    (_WB_stage_WB_to_id_rf_wdata),	// @[playground/src/SimTop.scala:15:24]
    .ID_for_wb_rf_wen                      (_WB_stage_WB_to_id_rf_wen),	// @[playground/src/SimTop.scala:15:24]
    .ID_IO_ready                           (_ID_stage_ID_IO_ready),
    .ID_to_ex_valid                        (_ID_stage_ID_to_ex_valid),
    .ID_to_ex_bits_dpic_bundle_id_inv_flag
      (_ID_stage_ID_to_ex_bits_dpic_bundle_id_inv_flag),
    .ID_to_ex_bits_pc_sel                  (_ID_stage_ID_to_ex_bits_pc_sel),
    .ID_to_ex_bits_csr_addr                (_ID_stage_ID_to_ex_bits_csr_addr),
    .ID_to_ex_bits_csr_global_mtvec        (_ID_stage_ID_to_ex_bits_csr_global_mtvec),
    .ID_to_ex_bits_csr_global_mepc         (_ID_stage_ID_to_ex_bits_csr_global_mepc),
    .ID_to_ex_bits_b_taken                 (_ID_stage_ID_to_ex_bits_b_taken),
    .ID_to_ex_bits_st_type                 (_ID_stage_ID_to_ex_bits_st_type),
    .ID_to_ex_bits_ld_type                 (_ID_stage_ID_to_ex_bits_ld_type),
    .ID_to_ex_bits_csr_cmd                 (_ID_stage_ID_to_ex_bits_csr_cmd),
    .ID_to_ex_bits_wb_sel                  (_ID_stage_ID_to_ex_bits_wb_sel),
    .ID_to_ex_bits_br_type                 (_ID_stage_ID_to_ex_bits_br_type),
    .ID_to_ex_bits_rf_wen                  (_ID_stage_ID_to_ex_bits_rf_wen),
    .ID_to_ex_bits_rd                      (_ID_stage_ID_to_ex_bits_rd),
    .ID_to_ex_bits_alu_op                  (_ID_stage_ID_to_ex_bits_alu_op),
    .ID_to_ex_bits_src1                    (_ID_stage_ID_to_ex_bits_src1),
    .ID_to_ex_bits_src2                    (_ID_stage_ID_to_ex_bits_src2),
    .ID_to_ex_bits_rdata1                  (_ID_stage_ID_to_ex_bits_rdata1),
    .ID_to_ex_bits_rdata2                  (_ID_stage_ID_to_ex_bits_rdata2),
    .ID_to_ex_bits_nextpc                  (_ID_stage_ID_to_ex_bits_nextpc),
    .ID_to_ex_bits_pc                      (_ID_stage_ID_to_ex_bits_pc),
    .ID_to_ex_bits_inst                    (_ID_stage_ID_to_ex_bits_inst),
    .ID_to_if_Br_J_taken                   (_ID_stage_ID_to_if_Br_J_taken),
    .ID_to_if_Br_J_target                  (_ID_stage_ID_to_if_Br_J_target),
    .ID_to_if_flush                        (_ID_stage_ID_to_if_flush)
  );
  EX_stage EX_stage (	// @[playground/src/SimTop.scala:13:24]
    .clock                                    (clock),
    .reset                                    (reset),
    .EX_IO_valid                              (_ID_stage_ID_to_ex_valid),	// @[playground/src/SimTop.scala:12:24]
    .EX_IO_bits_dpic_bundle_id_inv_flag
      (EX_stage_EX_IO_bits_r_dpic_bundle_id_inv_flag),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_pc_sel                        (EX_stage_EX_IO_bits_r_pc_sel),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_csr_addr                      (EX_stage_EX_IO_bits_r_csr_addr),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_csr_global_mtvec              (EX_stage_EX_IO_bits_r_csr_global_mtvec),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_csr_global_mepc               (EX_stage_EX_IO_bits_r_csr_global_mepc),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_b_taken                       (EX_stage_EX_IO_bits_r_b_taken),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_st_type                       (EX_stage_EX_IO_bits_r_st_type),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_ld_type                       (EX_stage_EX_IO_bits_r_ld_type),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_csr_cmd                       (EX_stage_EX_IO_bits_r_csr_cmd),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_wb_sel                        (EX_stage_EX_IO_bits_r_wb_sel),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_br_type                       (EX_stage_EX_IO_bits_r_br_type),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_rf_wen                        (EX_stage_EX_IO_bits_r_rf_wen),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_rd                            (EX_stage_EX_IO_bits_r_rd),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_alu_op                        (EX_stage_EX_IO_bits_r_alu_op),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_src1                          (EX_stage_EX_IO_bits_r_src1),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_src2                          (EX_stage_EX_IO_bits_r_src2),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_rdata1                        (EX_stage_EX_IO_bits_r_rdata1),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_rdata2                        (EX_stage_EX_IO_bits_r_rdata2),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_nextpc                        (EX_stage_EX_IO_bits_r_nextpc),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_pc                            (EX_stage_EX_IO_bits_r_pc),	// @[playground/src/SimTop.scala:61:27]
    .EX_IO_bits_inst                          (EX_stage_EX_IO_bits_r_inst),	// @[playground/src/SimTop.scala:61:27]
    .EX_to_ls_ready                           (_LS_stage_LS_IO_ready),	// @[playground/src/SimTop.scala:14:24]
    .EX_ar_ready                              (_Axi4Lite_Sram_Mem_io_ar_ready),	// @[playground/src/SimTop.scala:17:33]
    .EX_aw_ready                              (_Axi4Lite_Sram_Mem_io_aw_ready),	// @[playground/src/SimTop.scala:17:33]
    .EX_w_ready                               (_Axi4Lite_Sram_Mem_io_w_ready),	// @[playground/src/SimTop.scala:17:33]
    .EX_b_valid                               (_Axi4Lite_Sram_Mem_io_b_valid),	// @[playground/src/SimTop.scala:17:33]
    .EX_b_bits_resp                           (_Axi4Lite_Sram_Mem_io_b_bits_resp),	// @[playground/src/SimTop.scala:17:33]
    .EX_IO_ready                              (_EX_stage_EX_IO_ready),
    .EX_to_ls_valid                           (_EX_stage_EX_to_ls_valid),
    .EX_to_ls_bits_csr_commit_wen             (_EX_stage_EX_to_ls_bits_csr_commit_wen),
    .EX_to_ls_bits_csr_commit_waddr           (_EX_stage_EX_to_ls_bits_csr_commit_waddr),
    .EX_to_ls_bits_csr_commit_wdata           (_EX_stage_EX_to_ls_bits_csr_commit_wdata),
    .EX_to_ls_bits_csr_commit_exception_wen
      (_EX_stage_EX_to_ls_bits_csr_commit_exception_wen),
    .EX_to_ls_bits_csr_commit_exception_pc_wb
      (_EX_stage_EX_to_ls_bits_csr_commit_exception_pc_wb),
    .EX_to_ls_bits_dpic_bundle_id_inv_flag
      (_EX_stage_EX_to_ls_bits_dpic_bundle_id_inv_flag),
    .EX_to_ls_bits_dpic_bundle_ex_func_flag
      (_EX_stage_EX_to_ls_bits_dpic_bundle_ex_func_flag),
    .EX_to_ls_bits_dpic_bundle_ex_is_jal
      (_EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_jal),
    .EX_to_ls_bits_dpic_bundle_ex_is_ret
      (_EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_ret),
    .EX_to_ls_bits_dpic_bundle_ex_is_rd0
      (_EX_stage_EX_to_ls_bits_dpic_bundle_ex_is_rd0),
    .EX_to_ls_bits_ld_wen                     (_EX_stage_EX_to_ls_bits_ld_wen),
    .EX_to_ls_bits_ld_type                    (_EX_stage_EX_to_ls_bits_ld_type),
    .EX_to_ls_bits_csr_cmd                    (_EX_stage_EX_to_ls_bits_csr_cmd),
    .EX_to_ls_bits_wb_sel                     (_EX_stage_EX_to_ls_bits_wb_sel),
    .EX_to_ls_bits_rf_wen                     (_EX_stage_EX_to_ls_bits_rf_wen),
    .EX_to_ls_bits_rd                         (_EX_stage_EX_to_ls_bits_rd),
    .EX_to_ls_bits_result                     (_EX_stage_EX_to_ls_bits_result),
    .EX_to_ls_bits_nextpc                     (_EX_stage_EX_to_ls_bits_nextpc),
    .EX_to_ls_bits_pc                         (_EX_stage_EX_to_ls_bits_pc),
    .EX_to_ls_bits_inst                       (_EX_stage_EX_to_ls_bits_inst),
    .EX_to_id_fw_addr                         (_EX_stage_EX_to_id_fw_addr),
    .EX_to_id_fw_data                         (_EX_stage_EX_to_id_fw_data),
    .EX_to_id_csr_ecpt_wen                    (_EX_stage_EX_to_id_csr_ecpt_wen),
    .EX_to_id_csr_ecpt_pc_wb                  (_EX_stage_EX_to_id_csr_ecpt_pc_wb),
    .EX_to_id_csr_waddr                       (_EX_stage_EX_to_id_csr_waddr),
    .EX_to_id_csr_wen                         (_EX_stage_EX_to_id_csr_wen),
    .EX_to_id_csr_wdata                       (_EX_stage_EX_to_id_csr_wdata),
    .EX_to_id_clog                            (_EX_stage_EX_to_id_clog),
    .EX_to_if_epc_target                      (_EX_stage_EX_to_if_epc_target),
    .EX_to_if_epc_taken                       (_EX_stage_EX_to_if_epc_taken),
    .EX_to_if_Br_B_taken                      (_EX_stage_EX_to_if_Br_B_taken),
    .EX_to_if_Br_B_target                     (_EX_stage_EX_to_if_Br_B_target),
    .EX_to_if_flush                           (_EX_stage_EX_to_if_flush),
    .EX_ar_valid                              (_EX_stage_EX_ar_valid),
    .EX_ar_bits_addr                          (_EX_stage_EX_ar_bits_addr),
    .EX_ar_bits_prot                          (_EX_stage_EX_ar_bits_prot),
    .EX_aw_valid                              (_EX_stage_EX_aw_valid),
    .EX_aw_bits_addr                          (_EX_stage_EX_aw_bits_addr),
    .EX_aw_bits_prot                          (_EX_stage_EX_aw_bits_prot),
    .EX_w_valid                               (_EX_stage_EX_w_valid),
    .EX_w_bits_data                           (_EX_stage_EX_w_bits_data),
    .EX_w_bits_strb                           (_EX_stage_EX_w_bits_strb),
    .EX_b_ready                               (_EX_stage_EX_b_ready)
  );
  LS_stage LS_stage (	// @[playground/src/SimTop.scala:14:24]
    .clock                                        (clock),
    .reset                                        (reset),
    .LS_IO_valid                                  (_EX_stage_EX_to_ls_valid),	// @[playground/src/SimTop.scala:13:24]
    .LS_IO_bits_csr_commit_wen                    (LS_stage_LS_IO_bits_r_csr_commit_wen),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_csr_commit_waddr
      (LS_stage_LS_IO_bits_r_csr_commit_waddr),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_csr_commit_wdata
      (LS_stage_LS_IO_bits_r_csr_commit_wdata),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_csr_commit_exception_wen
      (LS_stage_LS_IO_bits_r_csr_commit_exception_wen),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_csr_commit_exception_mcause_in    (4'hB),	// @[playground/src/SimTop.scala:12:24, :13:24]
    .LS_IO_bits_csr_commit_exception_pc_wb
      (LS_stage_LS_IO_bits_r_csr_commit_exception_pc_wb),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_dpic_bundle_id_inv_flag
      (LS_stage_LS_IO_bits_r_dpic_bundle_id_inv_flag),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_dpic_bundle_ex_func_flag
      (LS_stage_LS_IO_bits_r_dpic_bundle_ex_func_flag),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_dpic_bundle_ex_is_jal
      (LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_jal),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_dpic_bundle_ex_is_ret
      (LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_ret),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_dpic_bundle_ex_is_rd0
      (LS_stage_LS_IO_bits_r_dpic_bundle_ex_is_rd0),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_ld_wen                            (LS_stage_LS_IO_bits_r_ld_wen),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_ld_type                           (LS_stage_LS_IO_bits_r_ld_type),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_csr_cmd                           (LS_stage_LS_IO_bits_r_csr_cmd),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_wb_sel                            (LS_stage_LS_IO_bits_r_wb_sel),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_rf_wen                            (LS_stage_LS_IO_bits_r_rf_wen),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_rd                                (LS_stage_LS_IO_bits_r_rd),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_result                            (LS_stage_LS_IO_bits_r_result),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_nextpc                            (LS_stage_LS_IO_bits_r_nextpc),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_pc                                (LS_stage_LS_IO_bits_r_pc),	// @[playground/src/SimTop.scala:61:27]
    .LS_IO_bits_inst                              (LS_stage_LS_IO_bits_r_inst),	// @[playground/src/SimTop.scala:61:27]
    .LS_to_wb_ready                               (_WB_stage_WB_IO_ready),	// @[playground/src/SimTop.scala:15:24]
    .LS_r_valid                                   (_Axi4Lite_Sram_Mem_io_r_valid),	// @[playground/src/SimTop.scala:17:33]
    .LS_r_bits_data                               (_Axi4Lite_Sram_Mem_io_r_bits_data),	// @[playground/src/SimTop.scala:17:33]
    .LS_r_bits_resp                               (_Axi4Lite_Sram_Mem_io_r_bits_resp),	// @[playground/src/SimTop.scala:17:33]
    .LS_IO_ready                                  (_LS_stage_LS_IO_ready),
    .LS_to_wb_valid                               (_LS_stage_LS_to_wb_valid),
    .LS_to_wb_bits_csr_commit_wen
      (_LS_stage_LS_to_wb_bits_csr_commit_wen),
    .LS_to_wb_bits_csr_commit_waddr
      (_LS_stage_LS_to_wb_bits_csr_commit_waddr),
    .LS_to_wb_bits_csr_commit_wdata
      (_LS_stage_LS_to_wb_bits_csr_commit_wdata),
    .LS_to_wb_bits_csr_commit_exception_wen
      (_LS_stage_LS_to_wb_bits_csr_commit_exception_wen),
    .LS_to_wb_bits_csr_commit_exception_mcause_in
      (_LS_stage_LS_to_wb_bits_csr_commit_exception_mcause_in),
    .LS_to_wb_bits_csr_commit_exception_pc_wb
      (_LS_stage_LS_to_wb_bits_csr_commit_exception_pc_wb),
    .LS_to_wb_bits_dpic_bundle_id_inv_flag
      (_LS_stage_LS_to_wb_bits_dpic_bundle_id_inv_flag),
    .LS_to_wb_bits_dpic_bundle_ex_func_flag
      (_LS_stage_LS_to_wb_bits_dpic_bundle_ex_func_flag),
    .LS_to_wb_bits_dpic_bundle_ex_is_jal
      (_LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_jal),
    .LS_to_wb_bits_dpic_bundle_ex_is_ret
      (_LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_ret),
    .LS_to_wb_bits_dpic_bundle_ex_is_rd0
      (_LS_stage_LS_to_wb_bits_dpic_bundle_ex_is_rd0),
    .LS_to_wb_bits_csr_cmd                        (_LS_stage_LS_to_wb_bits_csr_cmd),
    .LS_to_wb_bits_rf_wen                         (_LS_stage_LS_to_wb_bits_rf_wen),
    .LS_to_wb_bits_rd                             (_LS_stage_LS_to_wb_bits_rd),
    .LS_to_wb_bits_result                         (_LS_stage_LS_to_wb_bits_result),
    .LS_to_wb_bits_nextpc                         (_LS_stage_LS_to_wb_bits_nextpc),
    .LS_to_wb_bits_pc                             (_LS_stage_LS_to_wb_bits_pc),
    .LS_to_wb_bits_inst                           (_LS_stage_LS_to_wb_bits_inst),
    .LS_to_id_fw_addr                             (_LS_stage_LS_to_id_fw_addr),
    .LS_to_id_fw_data                             (_LS_stage_LS_to_id_fw_data),
    .LS_r_ready                                   (_LS_stage_LS_r_ready)
  );
  WB_stage WB_stage (	// @[playground/src/SimTop.scala:15:24]
    .clock                                     (clock),
    .reset                                     (reset),
    .WB_IO_valid                               (_LS_stage_LS_to_wb_valid),	// @[playground/src/SimTop.scala:14:24]
    .WB_IO_bits_csr_commit_wen                 (WB_stage_WB_IO_bits_r_csr_commit_wen),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_csr_commit_waddr               (WB_stage_WB_IO_bits_r_csr_commit_waddr),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_csr_commit_wdata               (WB_stage_WB_IO_bits_r_csr_commit_wdata),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_csr_commit_exception_wen
      (WB_stage_WB_IO_bits_r_csr_commit_exception_wen),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_csr_commit_exception_mcause_in
      (WB_stage_WB_IO_bits_r_csr_commit_exception_mcause_in),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_csr_commit_exception_pc_wb
      (WB_stage_WB_IO_bits_r_csr_commit_exception_pc_wb),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_dpic_bundle_id_inv_flag
      (WB_stage_WB_IO_bits_r_dpic_bundle_id_inv_flag),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_dpic_bundle_ex_func_flag
      (WB_stage_WB_IO_bits_r_dpic_bundle_ex_func_flag),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_dpic_bundle_ex_is_jal
      (WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_jal),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_dpic_bundle_ex_is_ret
      (WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_ret),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_dpic_bundle_ex_is_rd0
      (WB_stage_WB_IO_bits_r_dpic_bundle_ex_is_rd0),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_csr_cmd                        (WB_stage_WB_IO_bits_r_csr_cmd),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_rf_wen                         (WB_stage_WB_IO_bits_r_rf_wen),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_rd                             (WB_stage_WB_IO_bits_r_rd),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_result                         (WB_stage_WB_IO_bits_r_result),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_nextpc                         (WB_stage_WB_IO_bits_r_nextpc),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_pc                             (WB_stage_WB_IO_bits_r_pc),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_bits_inst                           (WB_stage_WB_IO_bits_r_inst),	// @[playground/src/SimTop.scala:61:27]
    .WB_IO_ready                               (_WB_stage_WB_IO_ready),
    .WB_to_id_rf_waddr                         (_WB_stage_WB_to_id_rf_waddr),
    .WB_to_id_rf_wdata                         (_WB_stage_WB_to_id_rf_wdata),
    .WB_to_id_rf_wen                           (_WB_stage_WB_to_id_rf_wen),
    .WB_debug_waddr                            (io_debug_waddr),
    .WB_debug_wdata                            (io_debug_wdata),
    .WB_debug_wen                              (io_debug_wen)
  );
  Axi4Lite_Sram_Mem Axi4Lite_Sram_Mem (	// @[playground/src/SimTop.scala:17:33]
    .clock           (clock),
    .reset           (reset),
    .io_ar_valid     (_EX_stage_EX_ar_valid),	// @[playground/src/SimTop.scala:13:24]
    .io_ar_bits_addr (_EX_stage_EX_ar_bits_addr),	// @[playground/src/SimTop.scala:13:24]
    .io_ar_bits_prot (_EX_stage_EX_ar_bits_prot),	// @[playground/src/SimTop.scala:13:24]
    .io_r_ready      (_LS_stage_LS_r_ready),	// @[playground/src/SimTop.scala:14:24]
    .io_aw_valid     (_EX_stage_EX_aw_valid),	// @[playground/src/SimTop.scala:13:24]
    .io_aw_bits_addr (_EX_stage_EX_aw_bits_addr),	// @[playground/src/SimTop.scala:13:24]
    .io_aw_bits_prot (_EX_stage_EX_aw_bits_prot),	// @[playground/src/SimTop.scala:13:24]
    .io_w_valid      (_EX_stage_EX_w_valid),	// @[playground/src/SimTop.scala:13:24]
    .io_w_bits_data  (_EX_stage_EX_w_bits_data),	// @[playground/src/SimTop.scala:13:24]
    .io_w_bits_strb  (_EX_stage_EX_w_bits_strb),	// @[playground/src/SimTop.scala:13:24]
    .io_b_ready      (_EX_stage_EX_b_ready),	// @[playground/src/SimTop.scala:13:24]
    .io_ar_ready     (_Axi4Lite_Sram_Mem_io_ar_ready),
    .io_r_valid      (_Axi4Lite_Sram_Mem_io_r_valid),
    .io_r_bits_data  (_Axi4Lite_Sram_Mem_io_r_bits_data),
    .io_r_bits_resp  (_Axi4Lite_Sram_Mem_io_r_bits_resp),
    .io_aw_ready     (_Axi4Lite_Sram_Mem_io_aw_ready),
    .io_w_ready      (_Axi4Lite_Sram_Mem_io_w_ready),
    .io_b_valid      (_Axi4Lite_Sram_Mem_io_b_valid),
    .io_b_bits_resp  (_Axi4Lite_Sram_Mem_io_b_bits_resp)
  );
endmodule

