{
    "DESIGN_NAME": "top",
    "VERILOG_FILES": "dir::src/*.sv",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 100,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 168.36 111.52",
    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 6,
    "RIGHT_MARGIN_MULT": 6,
    "pdk::sky130A": {
        "MAX_FANOUT_CONSTRAINT": 6,
        "PL_TARGET_DENSITY_PCT": 90,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 15
        }
    }
}
