<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>RLB6</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part4.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part6.htm">Next &gt;</a></p><p class="s16" style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark6">&zwnj;</a>RLB6<a name="bookmark93">&zwnj;</a></p><p class="s3" style="padding-top: 7pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The 6-input LUT based reconfigurable logic block (RLB6) is composed of three parallel logic groups as shown in the diagram below.</p><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 112pt;text-indent: 0pt;text-align: left;"><span><img width="388" height="305" alt="image" src="Image_017.jpg"/></span></p><p class="s18" style="padding-top: 11pt;text-indent: 0pt;text-align: center;">Figure 2: <span class="s19">RLB6 Block Diagram</span></p><p class="s20" style="padding-top: 10pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Each logic group contains four 6-input look-up-tables (LUT6), each with two optional registers and an 8-bit fast arithmetic logic unit (ALU8) to implement logic functionality. Each logic group receives a carry-in input from the corresponding logic group in the RLB6 to the north and can propagate a carry-out output to the corresponding logic group in the RLB6 to the south.</p><p class="s3" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">The table below provides information on the resource counts inside an RLB6.</p><p class="s18" style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: justify;">Table 1: <span class="h4">RLB6 Resource Counts</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:23pt"><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">RLB6 Resource</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s21" style="padding-top: 5pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Count</p></td></tr><tr style="height:24pt"><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Logic Groups</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">3</p></td></tr><tr style="height:24pt"><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">LUT6</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">12</p></td></tr><tr style="height:24pt"><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Registers</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">24</p></td></tr><tr style="height:24pt"><td style="width:88pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">8-bit ALU8</p></td><td style="width:40pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s22" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">3</p></td></tr></table><p class="s20" style="padding-top: 10pt;padding-left: 24pt;text-indent: -18pt;line-height: 148%;text-align: left;">The following features are available using the resources in the RLB: <span><img width="5" height="5" alt="image" src="Image_018.png"/></span><span class="s12"> </span>8-bit ALU for adders, counters, and comparators</p><p class="s12" style="padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_019.png"/></span> <span class="s20">MAX function that efficiently compares two 8-bit numbers and chooses the maximum or minimum result </span><span><img width="5" height="5" alt="image" src="Image_020.png"/></span> <span class="s20">8-to-1 MUX with single-level delay</span></p><p class="s12" style="padding-left: 24pt;text-indent: 0pt;line-height: 148%;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_021.png"/></span> <span class="s20">Support for LUT chaining within the same RLB and between RLBs </span><span><img width="5" height="5" alt="image" src="Image_022.png"/></span> <span class="s20">Dedicated connections for high-efficiency shift registers</span></p><p class="s12" style="padding-left: 24pt;text-indent: 0pt;line-height: 11pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_023.png"/></span> <span class="s20">Multiplier LUT (MLUT) mode for efficient multipliers</span></p><p class="s12" style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_024.png"/></span> <span class="s20">Ability to fan-out a clock enable or reset signal to multiple tiles without using general routing resources</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s12" style="padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_025.png"/></span> <span class="s20">6-input LUT configurable to function as two 5-input LUTs using shared inputs and two outputs</span></p><p class="s12" style="padding-top: 5pt;padding-left: 24pt;text-indent: 0pt;text-align: left;"><span><img width="5" height="5" alt="image" src="Image_026.png"/></span> <span class="s20">Support for combining two 6-input LUTs with a dynamic select to provide 7-input LUT functionality</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s3" style="padding-left: 6pt;text-indent: 0pt;text-align: left;">The figure below provides details on the circuitry inside a single logic group.</p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 8pt;text-indent: 0pt;text-align: left;"><span><img width="656" height="498" alt="image" src="Image_027.jpg"/></span></p><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="text-indent: 0pt;text-align: center;">Figure 3: <span class="h4">Logic Group Details</span></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part4.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part6.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
