AArch64 LB.RF+ctrlisb+po
"DpCtrlIsbdW Iffe PodRW Rfe"
Cycle=Rfe DpCtrlIsbdW Iffe PodRW
Relax=Iffe
Safe=Rfe PodRW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf
Orig=DpCtrlIsbdW Iffe PodRW Rfe
{
0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself08;
1:X1=0x1; 1:X2=x;
}
 P0           | P1          ;
 LDR W0,[X1]  | Lself08:    ;
 CBNZ W0,LC00 | B L01       ;
 LC00:        | MOV W0,#2   ;
 ISB          | B L02       ;
 STR W2,[X3]  | L01:        ;
              | MOV W0,#1   ;
              | L02:        ;
              | STR W1,[X2] ;
exists
(0:X0=0x1 /\ 1:X0=0x2)
