###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 26 15:43:52 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U2/\ALU_OUT_reg[0] /CK 
Endpoint:   U2/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.787
= Slack Time                   18.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.626 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.368 | 
     | U2/\ALU_OUT_reg[0] | RN ^       | SDFFRQX1M | 1.163 | 0.045 |   0.787 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.626 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.626 | 
     | U2/\ALU_OUT_reg[0] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.626 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U2/\ALU_OUT_reg[5] /CK 
Endpoint:   U2/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.787
= Slack Time                   18.626
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.626 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.368 | 
     | U2/\ALU_OUT_reg[5] | RN ^       | SDFFRQX1M | 1.163 | 0.045 |   0.787 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.626 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.626 | 
     | U2/\ALU_OUT_reg[5] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.626 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U2/\ALU_OUT_reg[1] /CK 
Endpoint:   U2/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.787
= Slack Time                   18.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.627 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.369 | 
     | U2/\ALU_OUT_reg[1] | RN ^       | SDFFRQX1M | 1.162 | 0.045 |   0.787 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.627 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.627 | 
     | U2/\ALU_OUT_reg[1] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.627 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U2/\ALU_OUT_reg[2] /CK 
Endpoint:   U2/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.781
= Slack Time                   18.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.632 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.374 | 
     | U2/\ALU_OUT_reg[2] | RN ^       | SDFFRQX1M | 1.162 | 0.039 |   0.781 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.632 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.632 | 
     | U2/\ALU_OUT_reg[2] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.632 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U2/\ALU_OUT_reg[7] /CK 
Endpoint:   U2/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.781
= Slack Time                   18.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.633 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.375 | 
     | U2/\ALU_OUT_reg[7] | RN ^       | SDFFRQX1M | 1.162 | 0.039 |   0.781 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.633 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.633 | 
     | U2/\ALU_OUT_reg[7] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U2/\ALU_OUT_reg[6] /CK 
Endpoint:   U2/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.781
= Slack Time                   18.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.633 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.375 | 
     | U2/\ALU_OUT_reg[6] | RN ^       | SDFFRQX1M | 1.162 | 0.039 |   0.781 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.633 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.633 | 
     | U2/\ALU_OUT_reg[6] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U2/\ALU_OUT_reg[4] /CK 
Endpoint:   U2/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.781
= Slack Time                   18.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.633 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.375 | 
     | U2/\ALU_OUT_reg[4] | RN ^       | SDFFRQX1M | 1.162 | 0.039 |   0.781 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.633 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.633 | 
     | U2/\ALU_OUT_reg[4] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U2/\ALU_OUT_reg[9] /CK 
Endpoint:   U2/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.781
= Slack Time                   18.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.633 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.375 | 
     | U2/\ALU_OUT_reg[9] | RN ^       | SDFFRQX1M | 1.162 | 0.039 |   0.781 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.633 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.633 | 
     | U2/\ALU_OUT_reg[9] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U2/\ALU_OUT_reg[8] /CK 
Endpoint:   U2/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.780
= Slack Time                   18.633
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.633 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.375 | 
     | U2/\ALU_OUT_reg[8] | RN ^       | SDFFRQX1M | 1.162 | 0.038 |   0.780 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.633 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.633 | 
     | U2/\ALU_OUT_reg[8] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.633 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U2/\ALU_OUT_reg[3] /CK 
Endpoint:   U2/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst               (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.779
= Slack Time                   18.635
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   18.635 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.377 | 
     | U2/\ALU_OUT_reg[3] | RN ^       | SDFFRQX1M | 1.162 | 0.037 |   0.779 |   19.414 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                    |       |                                    |       |       |  Time   |   Time   | 
     |--------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M  | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.635 | 
     | U2                 | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.635 | 
     | U2/\ALU_OUT_reg[3] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.635 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U2/\ALU_OUT_reg[14] /CK 
Endpoint:   U2/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.776
= Slack Time                   18.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.637 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.379 | 
     | U2/\ALU_OUT_reg[14] | RN ^       | SDFFRQX1M | 1.161 | 0.034 |   0.776 |   19.414 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.637 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.637 | 
     | U2/\ALU_OUT_reg[14] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.637 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U2/\ALU_OUT_reg[13] /CK 
Endpoint:   U2/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.776
= Slack Time                   18.637
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.637 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.379 | 
     | U2/\ALU_OUT_reg[13] | RN ^       | SDFFRQX1M | 1.161 | 0.034 |   0.776 |   19.414 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.637 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.637 | 
     | U2/\ALU_OUT_reg[13] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.637 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U2/\ALU_OUT_reg[15] /CK 
Endpoint:   U2/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.776
= Slack Time                   18.638
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.638 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.379 | 
     | U2/\ALU_OUT_reg[15] | RN ^       | SDFFRQX1M | 1.161 | 0.034 |   0.776 |   19.414 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.638 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.638 | 
     | U2/\ALU_OUT_reg[15] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.638 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U2/\ALU_OUT_reg[11] /CK 
Endpoint:   U2/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.776
= Slack Time                   18.638
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.638 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.380 | 
     | U2/\ALU_OUT_reg[11] | RN ^       | SDFFRQX1M | 1.161 | 0.034 |   0.776 |   19.414 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.638 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.638 | 
     | U2/\ALU_OUT_reg[11] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.638 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U2/\ALU_OUT_reg[10] /CK 
Endpoint:   U2/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.775
= Slack Time                   18.639
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.639 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.381 | 
     | U2/\ALU_OUT_reg[10] | RN ^       | SDFFRQX1M | 1.161 | 0.033 |   0.775 |   19.414 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.639 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.639 | 
     | U2/\ALU_OUT_reg[10] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.639 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U2/\ALU_OUT_reg[12] /CK 
Endpoint:   U2/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.386
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.414
- Arrival Time                  0.774
= Slack Time                   18.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   18.640 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.382 | 
     | U2/\ALU_OUT_reg[12] | RN ^       | SDFFRQX1M | 1.161 | 0.032 |   0.774 |   19.414 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                     |       |                                    |       |       |  Time   |   Time   | 
     |---------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M   | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.640 | 
     | U2                  | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.640 | 
     | U2/\ALU_OUT_reg[12] | CK ^  | SDFFRQX1M                          | 0.050 | 0.000 |   0.000 |  -18.640 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U2/ALU_Valid_reg/CK 
Endpoint:   U2/ALU_Valid_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.379
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.421
- Arrival Time                  0.776
= Slack Time                   18.645
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |           |       |       |  Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+---------+----------| 
     |                  | scan_rst ^ |           | 0.000 |       |   0.000 |   18.645 | 
     | M1/U1            | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   19.387 | 
     | U2/ALU_Valid_reg | RN ^       | SDFFRQX2M | 1.161 | 0.034 |   0.776 |   19.421 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |     Instance      |  Arc  |                Cell                |  Slew | Delay | Arrival | Required | 
     |                   |       |                                    |       |       |  Time   |   Time   | 
     |-------------------+-------+------------------------------------+-------+-------+---------+----------| 
     | U3/U0_TLATNCAX12M | ECK ^ |                                    | 0.050 |       |   0.000 |  -18.645 | 
     | U2                | CLK ^ | ALU_data_width8_out_width16_test_1 |       |       |   0.000 |  -18.645 | 
     | U2/ALU_Valid_reg  | CK ^  | SDFFRQX2M                          | 0.050 | 0.000 |   0.000 |  -18.645 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U5/\Q_reg[1] /CK 
Endpoint:   U5/\Q_reg[1] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.462
- Arrival Time                  0.309
= Slack Time                   19.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | RST ^      |           | 0.000 |       |   0.000 |   19.153 | 
     | M0/U1        | A ^ -> Y ^ | MX2X2M    | 0.386 | 0.307 |   0.307 |   19.461 | 
     | U5/\Q_reg[1] | RN ^       | SDFFRQX1M | 0.386 | 0.001 |   0.309 |   19.462 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -19.153 | 
     | M3/U1        | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -19.153 | 
     | U5/\Q_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -19.153 | 
     +----------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U5/SYNC_RST_reg/CK 
Endpoint:   U5/SYNC_RST_reg/RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.338
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.462
- Arrival Time                  0.309
= Slack Time                   19.154
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | RST ^      |           | 0.000 |       |   0.000 |   19.154 | 
     | M0/U1           | A ^ -> Y ^ | MX2X2M    | 0.386 | 0.307 |   0.307 |   19.461 | 
     | U5/SYNC_RST_reg | RN ^       | SDFFRQX1M | 0.386 | 0.001 |   0.309 |   19.462 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | REF_CLK ^  |           | 0.050 |       |   0.000 |  -19.154 | 
     | M3/U1           | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -19.154 | 
     | U5/SYNC_RST_reg | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -19.154 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U5/\Q_reg[0] /CK 
Endpoint:   U5/\Q_reg[0] /RN (^) checked with  leading edge of 'REF_CLK'
Beginpoint: RST              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.330
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.470
- Arrival Time                  0.309
= Slack Time                   19.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | RST ^      |           | 0.000 |       |   0.000 |   19.161 | 
     | M0/U1        | A ^ -> Y ^ | MX2X2M    | 0.386 | 0.307 |   0.307 |   19.468 | 
     | U5/\Q_reg[0] | RN ^       | SDFFRQX2M | 0.386 | 0.001 |   0.309 |   19.470 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |              |            |           |       |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+-------+---------+----------| 
     |              | REF_CLK ^  |           | 0.050 |       |   0.000 |  -19.161 | 
     | M3/U1        | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -19.161 | 
     | U5/\Q_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -19.161 | 
     +----------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0/\ALU_OUT_reg_reg[0] /CK 
Endpoint:   U0/\ALU_OUT_reg_reg[0] /SI (v) checked with  leading edge of 'dft_
clk'
Beginpoint: SI[2]                      (v) triggered by  leading edge of 'dft_
clk'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.519
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.281
- Arrival Time                 20.089
= Slack Time                   79.192
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.087
     = Beginpoint Arrival Time           20.087
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |        Instance        |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |         |           |       |       |  Time   |   Time   | 
     |------------------------+---------+-----------+-------+-------+---------+----------| 
     |                        | SI[2] v |           | 0.147 |       |  20.087 |   99.278 | 
     | U0/\ALU_OUT_reg_reg[0] | SI v    | SDFFRQX1M | 0.147 | 0.003 |  20.089 |   99.281 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |           |       |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |           | 0.050 |       |   0.000 |  -79.192 | 
     | M3/U1                  | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -79.192 | 
     | U0/\ALU_OUT_reg_reg[0] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -79.192 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U8/U0/\mem_reg[1][5] /CK 
Endpoint:   U8/U0/\mem_reg[1][5] /SI (v) checked with  leading edge of 'dft_clk'
Beginpoint: SI[0]                    (v) triggered by  leading edge of 'dft_clk'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.506
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.294
- Arrival Time                 20.038
= Slack Time                   79.256
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time           20.038
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |         |           |       |       |  Time   |   Time   | 
     |----------------------+---------+-----------+-------+-------+---------+----------| 
     |                      | SI[0] v |           | 0.078 |       |  20.038 |   99.294 | 
     | U8/U0/\mem_reg[1][5] | SI v    | SDFFRQX1M | 0.078 | 0.000 |  20.038 |   99.294 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -79.256 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -79.256 | 
     | U8/U0/\mem_reg[1][5] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -79.256 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U8/D0/\Q_reg[1] /CK 
Endpoint:   U8/D0/\Q_reg[1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.397
- Arrival Time                  1.712
= Slack Time                   97.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.685 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.427 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.304 | 
     | U8/D0/\Q_reg[1]    | RN ^       | SDFFSRX1M | 1.222 | 0.093 |   1.712 |   99.397 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.685 | 
     | M3/U1           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.685 | 
     | U8/D0/\Q_reg[1] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -97.685 | 
     +-------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U8/D0/\Q_reg[2] /CK 
Endpoint:   U8/D0/\Q_reg[2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.397
- Arrival Time                  1.712
= Slack Time                   97.685
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.685 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.427 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.304 | 
     | U8/D0/\Q_reg[2]    | RN ^       | SDFFSRX1M | 1.222 | 0.093 |   1.712 |   99.397 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.685 | 
     | M3/U1           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.685 | 
     | U8/D0/\Q_reg[2] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -97.685 | 
     +-------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U8/D0/\Q_reg[3] /CK 
Endpoint:   U8/D0/\Q_reg[3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.397
- Arrival Time                  1.711
= Slack Time                   97.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.686 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.428 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.304 | 
     | U8/D0/\Q_reg[3]    | RN ^       | SDFFSRX1M | 1.222 | 0.093 |   1.711 |   99.397 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.686 | 
     | M3/U1           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.686 | 
     | U8/D0/\Q_reg[3] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -97.686 | 
     +-------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U8/D0/\Q_reg[0] /CK 
Endpoint:   U8/D0/\Q_reg[0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst            (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.397
- Arrival Time                  1.711
= Slack Time                   97.686
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.686 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.428 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.305 | 
     | U8/D0/\Q_reg[0]    | RN ^       | SDFFSRX1M | 1.222 | 0.092 |   1.711 |   99.397 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |           |       |       |  Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+---------+----------| 
     |                 | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.686 | 
     | M3/U1           | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.686 | 
     | U8/D0/\Q_reg[0] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -97.686 | 
     +-------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U8/U1/\W_PTR_reg[3] /CK 
Endpoint:   U8/U1/\W_PTR_reg[3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.403
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.397
- Arrival Time                  1.709
= Slack Time                   97.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.688 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.430 | 
     | U8/FE_OFC0_RST_M_1  | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.306 | 
     | U8/U1/\W_PTR_reg[3] | RN ^       | SDFFSRX1M | 1.221 | 0.091 |   1.709 |   99.397 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.688 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.688 | 
     | U8/U1/\W_PTR_reg[3] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -97.688 | 
     +-----------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U8/D0/\OUT_reg[0] /CK 
Endpoint:   U8/D0/\OUT_reg[0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.712
= Slack Time                   97.698
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.698 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.440 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.317 | 
     | U8/D0/\OUT_reg[0]  | RN ^       | SDFFRQX1M | 1.222 | 0.093 |   1.712 |   99.410 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.698 | 
     | M3/U1             | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.698 | 
     | U8/D0/\OUT_reg[0] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.698 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U8/D0/\OUT_reg[1] /CK 
Endpoint:   U8/D0/\OUT_reg[1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.712
= Slack Time                   97.698
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.698 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.440 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.317 | 
     | U8/D0/\OUT_reg[1]  | RN ^       | SDFFRQX1M | 1.222 | 0.093 |   1.712 |   99.410 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.698 | 
     | M3/U1             | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.698 | 
     | U8/D0/\OUT_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.698 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U8/D0/\OUT_reg[3] /CK 
Endpoint:   U8/D0/\OUT_reg[3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.711
= Slack Time                   97.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.699 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.441 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.318 | 
     | U8/D0/\OUT_reg[3]  | RN ^       | SDFFRQX1M | 1.222 | 0.092 |   1.711 |   99.410 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.699 | 
     | M3/U1             | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.699 | 
     | U8/D0/\OUT_reg[3] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.699 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U8/D0/\OUT_reg[2] /CK 
Endpoint:   U8/D0/\OUT_reg[2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.711
= Slack Time                   97.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_rst ^ |           | 0.000 |       |   0.000 |   97.700 | 
     | M1/U1              | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.442 | 
     | U8/FE_OFC0_RST_M_1 | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.318 | 
     | U8/D0/\OUT_reg[2]  | RN ^       | SDFFRQX1M | 1.221 | 0.092 |   1.711 |   99.410 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                   |            |           |       |       |  Time   |   Time   | 
     |-------------------+------------+-----------+-------+-------+---------+----------| 
     |                   | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.700 | 
     | M3/U1             | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.700 | 
     | U8/D0/\OUT_reg[2] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.700 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U8/U1/\w_gray_out_reg[3] /CK 
Endpoint:   U8/U1/\w_gray_out_reg[3] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.710
= Slack Time                   97.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.700 | 
     | M1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.442 | 
     | U8/FE_OFC0_RST_M_1       | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.318 | 
     | U8/U1/\w_gray_out_reg[3] | RN ^       | SDFFRQX1M | 1.221 | 0.092 |   1.710 |   99.410 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.700 | 
     | M3/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.700 | 
     | U8/U1/\w_gray_out_reg[3] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.700 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U8/U1/\w_gray_out_reg[2] /CK 
Endpoint:   U8/U1/\w_gray_out_reg[2] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.710
= Slack Time                   97.700
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.700 | 
     | M1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.442 | 
     | U8/FE_OFC0_RST_M_1       | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.319 | 
     | U8/U1/\w_gray_out_reg[2] | RN ^       | SDFFRQX1M | 1.221 | 0.091 |   1.710 |   99.410 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.700 | 
     | M3/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.700 | 
     | U8/U1/\w_gray_out_reg[2] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.700 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U8/U1/\w_gray_out_reg[1] /CK 
Endpoint:   U8/U1/\w_gray_out_reg[1] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.710
= Slack Time                   97.701
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.701 | 
     | M1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.443 | 
     | U8/FE_OFC0_RST_M_1       | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.319 | 
     | U8/U1/\w_gray_out_reg[1] | RN ^       | SDFFRQX1M | 1.221 | 0.091 |   1.710 |   99.410 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.701 | 
     | M3/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.701 | 
     | U8/U1/\w_gray_out_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.701 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U8/U1/\w_gray_out_reg[0] /CK 
Endpoint:   U8/U1/\w_gray_out_reg[0] /RN (^) checked with  leading edge of 'dft_
clk'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.707
= Slack Time                   97.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   97.703 | 
     | M1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.445 | 
     | U8/FE_OFC0_RST_M_1       | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.322 | 
     | U8/U1/\w_gray_out_reg[0] | RN ^       | SDFFRQX1M | 1.219 | 0.088 |   1.707 |   99.410 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.703 | 
     | M3/U1                    | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.703 | 
     | U8/U1/\w_gray_out_reg[0] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.703 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U8/U0/\mem_reg[7][7] /CK 
Endpoint:   U8/U0/\mem_reg[7][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.706
= Slack Time                   97.704
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.704 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.447 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.323 | 
     | U8/U0/\mem_reg[7][7] | RN ^       | SDFFRQX1M | 1.218 | 0.087 |   1.706 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.704 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.704 | 
     | U8/U0/\mem_reg[7][7] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.704 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U8/U0/\mem_reg[7][6] /CK 
Endpoint:   U8/U0/\mem_reg[7][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.706
= Slack Time                   97.705
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.705 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.447 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.323 | 
     | U8/U0/\mem_reg[7][6] | RN ^       | SDFFRQX1M | 1.218 | 0.087 |   1.706 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.705 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.705 | 
     | U8/U0/\mem_reg[7][6] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.705 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U8/U0/\mem_reg[7][4] /CK 
Endpoint:   U8/U0/\mem_reg[7][4] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.704
= Slack Time                   97.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.707 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.449 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.325 | 
     | U8/U0/\mem_reg[7][4] | RN ^       | SDFFRQX1M | 1.217 | 0.085 |   1.704 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.707 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.707 | 
     | U8/U0/\mem_reg[7][4] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.707 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U8/U0/\mem_reg[7][5] /CK 
Endpoint:   U8/U0/\mem_reg[7][5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.703
= Slack Time                   97.707
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.707 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.449 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.326 | 
     | U8/U0/\mem_reg[7][5] | RN ^       | SDFFRQX1M | 1.216 | 0.084 |   1.703 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.707 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.707 | 
     | U8/U0/\mem_reg[7][5] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.707 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U8/U0/\mem_reg[7][3] /CK 
Endpoint:   U8/U0/\mem_reg[7][3] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.703
= Slack Time                   97.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.708 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.450 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.326 | 
     | U8/U0/\mem_reg[7][3] | RN ^       | SDFFRQX1M | 1.216 | 0.084 |   1.703 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.708 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.708 | 
     | U8/U0/\mem_reg[7][3] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.708 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U8/U1/\W_PTR_reg[1] /CK 
Endpoint:   U8/U1/\W_PTR_reg[1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.709
= Slack Time                   97.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.709 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.451 | 
     | U8/FE_OFC0_RST_M_1  | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.328 | 
     | U8/U1/\W_PTR_reg[1] | RN ^       | SDFFRQX4M | 1.220 | 0.090 |   1.709 |   99.418 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.709 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.709 | 
     | U8/U1/\W_PTR_reg[1] | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |  -97.709 | 
     +-----------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U8/U0/\mem_reg[7][2] /CK 
Endpoint:   U8/U0/\mem_reg[7][2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.701
= Slack Time                   97.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.709 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.451 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.328 | 
     | U8/U0/\mem_reg[7][2] | RN ^       | SDFFRQX1M | 1.215 | 0.083 |   1.701 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.709 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.709 | 
     | U8/U0/\mem_reg[7][2] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.709 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U8/U0/\mem_reg[7][0] /CK 
Endpoint:   U8/U0/\mem_reg[7][0] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.701
= Slack Time                   97.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.709 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.451 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.328 | 
     | U8/U0/\mem_reg[7][0] | RN ^       | SDFFRQX1M | 1.215 | 0.083 |   1.701 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.709 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.709 | 
     | U8/U0/\mem_reg[7][0] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.709 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U8/U0/\mem_reg[7][1] /CK 
Endpoint:   U8/U0/\mem_reg[7][1] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.701
= Slack Time                   97.709
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.709 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.451 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.328 | 
     | U8/U0/\mem_reg[7][1] | RN ^       | SDFFRQX1M | 1.215 | 0.083 |   1.701 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.709 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.709 | 
     | U8/U0/\mem_reg[7][1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.709 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U8/U1/\W_PTR_reg[2] /CK 
Endpoint:   U8/U1/\W_PTR_reg[2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  1.708
= Slack Time                   97.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.709 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.451 | 
     | U8/FE_OFC0_RST_M_1  | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.328 | 
     | U8/U1/\W_PTR_reg[2] | RN ^       | SDFFRQX4M | 1.220 | 0.089 |   1.708 |   99.418 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.710 | 
     | M3/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.710 | 
     | U8/U1/\W_PTR_reg[2] | CK ^       | SDFFRQX4M | 0.050 | 0.000 |   0.000 |  -97.710 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin du/\sync_bus_reg[5] /CK 
Endpoint:   du/\sync_bus_reg[5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.402
- Arrival Time                  1.692
= Slack Time                   97.710
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.710 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.452 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.053 | 0.850 |   1.592 |   99.301 | 
     | du/\sync_bus_reg[5] | RN ^       | SDFFSRX1M | 1.056 | 0.100 |   1.692 |   99.402 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.710 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.710 | 
     | du/\sync_bus_reg[5] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -97.710 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U8/U0/\mem_reg[5][5] /CK 
Endpoint:   U8/U0/\mem_reg[5][5] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.700
= Slack Time                   97.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.711 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.453 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.330 | 
     | U8/U0/\mem_reg[5][5] | RN ^       | SDFFRQX1M | 1.214 | 0.081 |   1.700 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.711 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.711 | 
     | U8/U0/\mem_reg[5][5] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.711 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U8/U0/\mem_reg[5][6] /CK 
Endpoint:   U8/U0/\mem_reg[5][6] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.700
= Slack Time                   97.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.711 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.453 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.330 | 
     | U8/U0/\mem_reg[5][6] | RN ^       | SDFFRQX1M | 1.214 | 0.081 |   1.700 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.711 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.711 | 
     | U8/U0/\mem_reg[5][6] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.711 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U8/U0/\mem_reg[5][7] /CK 
Endpoint:   U8/U0/\mem_reg[5][7] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.390
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.410
- Arrival Time                  1.700
= Slack Time                   97.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_rst ^ |           | 0.000 |       |   0.000 |   97.711 | 
     | M1/U1                | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.453 | 
     | U8/FE_OFC0_RST_M_1   | A ^ -> Y ^ | CLKBUFX8M | 1.171 | 0.877 |   1.619 |   99.330 | 
     | U8/U0/\mem_reg[5][7] | RN ^       | SDFFRQX1M | 1.214 | 0.081 |   1.700 |   99.410 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |           |       |       |  Time   |   Time   | 
     |----------------------+------------+-----------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.711 | 
     | M3/U1                | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.711 | 
     | U8/U0/\mem_reg[5][7] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -97.711 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin du/\sync_bus_reg[2] /CK 
Endpoint:   du/\sync_bus_reg[2] /RN (^) checked with  leading edge of 'dft_clk'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup_analysis_view2
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.402
- Arrival Time                  1.690
= Slack Time                   97.711
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_rst ^ |           | 0.000 |       |   0.000 |   97.711 | 
     | M1/U1               | B ^ -> Y ^ | MX2X6M    | 1.159 | 0.742 |   0.742 |   98.453 | 
     | FE_OFC1_RST_M_1     | A ^ -> Y ^ | CLKBUFX8M | 1.053 | 0.850 |   1.592 |   99.303 | 
     | du/\sync_bus_reg[2] | RN ^       | SDFFSRX1M | 1.056 | 0.099 |   1.690 |   99.402 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                     |            |           |       |       |  Time   |   Time   | 
     |---------------------+------------+-----------+-------+-------+---------+----------| 
     |                     | scan_clk ^ |           | 0.050 |       |   0.000 |  -97.711 | 
     | M6/U1               | B ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -97.711 | 
     | du/\sync_bus_reg[2] | CK ^       | SDFFSRX1M | 0.050 | 0.000 |   0.000 |  -97.711 | 
     +-----------------------------------------------------------------------------------+ 

