# Tiny Tapeout project information
project:
  title:        "Test"      # Project title
  author:       "Me"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Nothing"      # One line description of what your project does
  language:     "TL-Verilog" # other examples include SystemVerilog, Verilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"

  # List your project's Verilog source files here. (For TL-Verilog (.tlv) sources, list the corresponding (.v/.sv) generated Verilog files (which should not be committed to the repo).)
  # Verilog/TL-Verilog source files must be in ./src and you must list each Verilog source file separately, one per line:
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.sv"
  
# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "a"
  ui[1]: "b"
  ui[2]: "c"
  ui[3]: "d"
  ui[4]: "e"
  ui[5]: "f"
  ui[6]: "g"
  ui[7]: "h"

  # Outputs
  uo[0]: "i"
  uo[1]: "j"
  uo[2]: "k"
  uo[3]: "l"
  uo[4]: "m"
  uo[5]: "n"
  uo[6]: "o"
  uo[7]: "p"

  # Bidirectional pins
  uio[0]: "q"
  uio[1]: "r"
  uio[2]: "s"
  uio[3]: "t"
  uio[4]: "u"
  uio[5]: "v"
  uio[6]: "w"
  uio[7]: "x"

# Do not change!
yaml_version: 6
