# Copyright (c) 2025 Kallal Mukherjee
# SPDX-License-Identifier: BSD-3-Clause-Clear

# yaml-language-server: $schema=../../../schemas/csr_schema.json

$schema: "csr_schema.json#"
kind: csr
name: mvien
long_name: Machine Virtual Interrupt Enable
address: 0x308
priv_mode: M
length: MXLEN
writable: true
description: |
  For interrupt numbers 13-63, implementations may freely choose which bits are writable.
  Bits corresponding to unimplemented interrupt sources should be read-only zero.
definedBy: Smaia
fields:
  # Fields VSSIE, VSTIE, VSEIE are defined in the RISC-V AIA specification
  # Section 3.2.1 "Machine Virtual Interrupt Enable Register (mvien)"
  # These correspond to virtual supervisor software, timer, and external interrupts
  VSSIE:
    location: 1
    long_name: Virtual Supervisor Software Interrupt Enable
    description: |
      Virtual supervisor software enable.
    type: RW
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
  VSTIE:
    location: 5
    long_name: Virtual Supervisor Timer Interrupt Enable
    description: |
      Virtual supervisor timer enable.
    type: RW
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
  VSEIE:
    location: 9
    long_name: Virtual Supervisor External Interrupt Enable
    description: |
      Virtual supervisor external enable.
    type: RW
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
  MACHINE_VIRTUAL_INTERRUPTS_FIELD:
    location: 63-13
    long_name: Machine Virtual Interrupts
    description: |
      Configurable virtual interrupt enable bits for interrupt numbers 13-63.

      Implementations may freely choose which bits are writable based on the
      MACHINE_VIRTUAL_INTERRUPTS parameter. Bits corresponding to unimplemented
      interrupt sources should be read-only zero.

      This is a WARL register where the writable bits are determined by the
      MACHINE_VIRTUAL_INTERRUPTS configuration parameter.
    type: RW-R
    reset_value: UNDEFINED_LEGAL
    definedBy: Smaia
    sw_write(csr_value): |
      # Only allow writes to bits that are configured as writable
      # Bits not in MACHINE_VIRTUAL_INTERRUPTS are read-only zero
      return csr_value.MACHINE_VIRTUAL_INTERRUPTS_FIELD;
