/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2020-2022 MaxLinear, Inc.
 * Copyright (C) 2016-2020 Intel Corporation
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2, as published
 * by the Free Software Foundation.

 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE. 
 * See the GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, see <http://www.gnu.org/licenses/>.
 */

//-----------------------------------------------------------------------------
// LSD Generator
//-----------------------------------------------------------------------------
// Perl Package        : LSD::generator::targetC (v1.1)
// LSD Source          : /home/l1502/lgm_chip/v_leichuan.priv.v-dfv.lgm_chip.leichuan/ipg_lsd/lsd_sys/source/xml/reg_files/CBM_Desc128b.xml
// Register File Name  : CQEM_DESC128B
// Register File Title : DMA/PON En/De-queue Ports Register Description
// Register Width      : 128
// Note                : Doxygen compliant comments
//-----------------------------------------------------------------------------

#ifndef _CQEM_DESC128B_H
#define _CQEM_DESC128B_H

//! \defgroup CQEM_DESC128B Register File CQEM_DESC128B - DMA/PON En/De-queue Ports Register Description
//! @{

//! Base Address of CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_MODULE_BASE 0xE6C00000u
//! Base Address of CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_MODULE_BASE 0xE6C00000u

//! \defgroup DESC_DMA_0_IGP_24 Register DESC_DMA_0_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_24 0x0
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_24 0xE6C00000u

//! Register Reset Value
#define DESC_DMA_0_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_24 Register DESC_DMA_1_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_24 0x10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_24 0xE6C00010u

//! Register Reset Value
#define DESC_DMA_1_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_24 Register DESC_DMA_2_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_24 0x20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_24 0xE6C00020u

//! Register Reset Value
#define DESC_DMA_2_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_24 Register DESC_DMA_3_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_24 0x30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_24 0xE6C00030u

//! Register Reset Value
#define DESC_DMA_3_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_24 Register DESC_DMA_4_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_24 0x40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_24 0xE6C00040u

//! Register Reset Value
#define DESC_DMA_4_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_24 Register DESC_DMA_5_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_24 0x50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_24 0xE6C00050u

//! Register Reset Value
#define DESC_DMA_5_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_24 Register DESC_DMA_6_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_24 0x60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_24 0xE6C00060u

//! Register Reset Value
#define DESC_DMA_6_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_24 Register DESC_DMA_7_IGP_24 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_24 0x70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_24 0xE6C00070u

//! Register Reset Value
#define DESC_DMA_7_IGP_24_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_24_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_24_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_25 Register DESC_DMA_0_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_25 0x400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_25 0xE6C00400u

//! Register Reset Value
#define DESC_DMA_0_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_25 Register DESC_DMA_1_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_25 0x410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_25 0xE6C00410u

//! Register Reset Value
#define DESC_DMA_1_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_25 Register DESC_DMA_2_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_25 0x420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_25 0xE6C00420u

//! Register Reset Value
#define DESC_DMA_2_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_25 Register DESC_DMA_3_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_25 0x430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_25 0xE6C00430u

//! Register Reset Value
#define DESC_DMA_3_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_25 Register DESC_DMA_4_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_25 0x440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_25 0xE6C00440u

//! Register Reset Value
#define DESC_DMA_4_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_25 Register DESC_DMA_5_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_25 0x450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_25 0xE6C00450u

//! Register Reset Value
#define DESC_DMA_5_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_25 Register DESC_DMA_6_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_25 0x460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_25 0xE6C00460u

//! Register Reset Value
#define DESC_DMA_6_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_25 Register DESC_DMA_7_IGP_25 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_25 0x470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_25 0xE6C00470u

//! Register Reset Value
#define DESC_DMA_7_IGP_25_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_25_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_25_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_26 Register DESC_DMA_0_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_26 0x800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_26 0xE6C00800u

//! Register Reset Value
#define DESC_DMA_0_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_26 Register DESC_DMA_1_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_26 0x810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_26 0xE6C00810u

//! Register Reset Value
#define DESC_DMA_1_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_26 Register DESC_DMA_2_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_26 0x820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_26 0xE6C00820u

//! Register Reset Value
#define DESC_DMA_2_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_26 Register DESC_DMA_3_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_26 0x830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_26 0xE6C00830u

//! Register Reset Value
#define DESC_DMA_3_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_26 Register DESC_DMA_4_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_26 0x840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_26 0xE6C00840u

//! Register Reset Value
#define DESC_DMA_4_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_26 Register DESC_DMA_5_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_26 0x850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_26 0xE6C00850u

//! Register Reset Value
#define DESC_DMA_5_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_26 Register DESC_DMA_6_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_26 0x860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_26 0xE6C00860u

//! Register Reset Value
#define DESC_DMA_6_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_26 Register DESC_DMA_7_IGP_26 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_26 0x870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_26 0xE6C00870u

//! Register Reset Value
#define DESC_DMA_7_IGP_26_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_26_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_26_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_27 Register DESC_DMA_0_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_27 0xC00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_27 0xE6C00C00u

//! Register Reset Value
#define DESC_DMA_0_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_27 Register DESC_DMA_1_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_27 0xC10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_27 0xE6C00C10u

//! Register Reset Value
#define DESC_DMA_1_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_27 Register DESC_DMA_2_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_27 0xC20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_27 0xE6C00C20u

//! Register Reset Value
#define DESC_DMA_2_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_27 Register DESC_DMA_3_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_27 0xC30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_27 0xE6C00C30u

//! Register Reset Value
#define DESC_DMA_3_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_27 Register DESC_DMA_4_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_27 0xC40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_27 0xE6C00C40u

//! Register Reset Value
#define DESC_DMA_4_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_27 Register DESC_DMA_5_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_27 0xC50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_27 0xE6C00C50u

//! Register Reset Value
#define DESC_DMA_5_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_27 Register DESC_DMA_6_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_27 0xC60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_27 0xE6C00C60u

//! Register Reset Value
#define DESC_DMA_6_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_27 Register DESC_DMA_7_IGP_27 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_27 0xC70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_27 0xE6C00C70u

//! Register Reset Value
#define DESC_DMA_7_IGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_27_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_28 Register DESC_DMA_0_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_28 0x1000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_28 0xE6C01000u

//! Register Reset Value
#define DESC_DMA_0_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_28 Register DESC_DMA_1_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_28 0x1010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_28 0xE6C01010u

//! Register Reset Value
#define DESC_DMA_1_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_28 Register DESC_DMA_2_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_28 0x1020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_28 0xE6C01020u

//! Register Reset Value
#define DESC_DMA_2_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_28 Register DESC_DMA_3_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_28 0x1030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_28 0xE6C01030u

//! Register Reset Value
#define DESC_DMA_3_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_28 Register DESC_DMA_4_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_28 0x1040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_28 0xE6C01040u

//! Register Reset Value
#define DESC_DMA_4_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_28 Register DESC_DMA_5_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_28 0x1050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_28 0xE6C01050u

//! Register Reset Value
#define DESC_DMA_5_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_28 Register DESC_DMA_6_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_28 0x1060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_28 0xE6C01060u

//! Register Reset Value
#define DESC_DMA_6_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_28 Register DESC_DMA_7_IGP_28 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_28 0x1070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_28 0xE6C01070u

//! Register Reset Value
#define DESC_DMA_7_IGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_28_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_29 Register DESC_DMA_0_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_29 0x1400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_29 0xE6C01400u

//! Register Reset Value
#define DESC_DMA_0_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_29 Register DESC_DMA_1_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_29 0x1410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_29 0xE6C01410u

//! Register Reset Value
#define DESC_DMA_1_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_29 Register DESC_DMA_2_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_29 0x1420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_29 0xE6C01420u

//! Register Reset Value
#define DESC_DMA_2_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_29 Register DESC_DMA_3_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_29 0x1430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_29 0xE6C01430u

//! Register Reset Value
#define DESC_DMA_3_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_29 Register DESC_DMA_4_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_29 0x1440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_29 0xE6C01440u

//! Register Reset Value
#define DESC_DMA_4_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_29 Register DESC_DMA_5_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_29 0x1450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_29 0xE6C01450u

//! Register Reset Value
#define DESC_DMA_5_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_29 Register DESC_DMA_6_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_29 0x1460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_29 0xE6C01460u

//! Register Reset Value
#define DESC_DMA_6_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_29 Register DESC_DMA_7_IGP_29 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_29 0x1470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_29 0xE6C01470u

//! Register Reset Value
#define DESC_DMA_7_IGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_29_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_30 Register DESC_DMA_0_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_30 0x1800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_30 0xE6C01800u

//! Register Reset Value
#define DESC_DMA_0_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_30 Register DESC_DMA_1_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_30 0x1810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_30 0xE6C01810u

//! Register Reset Value
#define DESC_DMA_1_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_30 Register DESC_DMA_2_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_30 0x1820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_30 0xE6C01820u

//! Register Reset Value
#define DESC_DMA_2_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_30 Register DESC_DMA_3_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_30 0x1830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_30 0xE6C01830u

//! Register Reset Value
#define DESC_DMA_3_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_30 Register DESC_DMA_4_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_30 0x1840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_30 0xE6C01840u

//! Register Reset Value
#define DESC_DMA_4_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_30 Register DESC_DMA_5_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_30 0x1850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_30 0xE6C01850u

//! Register Reset Value
#define DESC_DMA_5_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_30 Register DESC_DMA_6_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_30 0x1860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_30 0xE6C01860u

//! Register Reset Value
#define DESC_DMA_6_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_30 Register DESC_DMA_7_IGP_30 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_30 0x1870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_30 0xE6C01870u

//! Register Reset Value
#define DESC_DMA_7_IGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_30_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_31 Register DESC_DMA_0_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_31 0x1C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_31 0xE6C01C00u

//! Register Reset Value
#define DESC_DMA_0_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_31 Register DESC_DMA_1_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_31 0x1C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_31 0xE6C01C10u

//! Register Reset Value
#define DESC_DMA_1_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_31 Register DESC_DMA_2_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_31 0x1C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_31 0xE6C01C20u

//! Register Reset Value
#define DESC_DMA_2_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_31 Register DESC_DMA_3_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_31 0x1C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_31 0xE6C01C30u

//! Register Reset Value
#define DESC_DMA_3_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_31 Register DESC_DMA_4_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_31 0x1C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_31 0xE6C01C40u

//! Register Reset Value
#define DESC_DMA_4_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_31 Register DESC_DMA_5_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_31 0x1C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_31 0xE6C01C50u

//! Register Reset Value
#define DESC_DMA_5_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_31 Register DESC_DMA_6_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_31 0x1C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_31 0xE6C01C60u

//! Register Reset Value
#define DESC_DMA_6_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_31 Register DESC_DMA_7_IGP_31 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_31 0x1C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_31 0xE6C01C70u

//! Register Reset Value
#define DESC_DMA_7_IGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_31_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_IGP_32 Register DESC_DMA_0_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_IGP_32 0x2000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_IGP_32 0xE6C02000u

//! Register Reset Value
#define DESC_DMA_0_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_0_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_IGP_32 Register DESC_DMA_1_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_IGP_32 0x2010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_IGP_32 0xE6C02010u

//! Register Reset Value
#define DESC_DMA_1_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_1_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_IGP_32 Register DESC_DMA_2_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_IGP_32 0x2020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_IGP_32 0xE6C02020u

//! Register Reset Value
#define DESC_DMA_2_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_2_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_IGP_32 Register DESC_DMA_3_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_IGP_32 0x2030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_IGP_32 0xE6C02030u

//! Register Reset Value
#define DESC_DMA_3_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_3_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_IGP_32 Register DESC_DMA_4_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_IGP_32 0x2040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_IGP_32 0xE6C02040u

//! Register Reset Value
#define DESC_DMA_4_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_4_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_IGP_32 Register DESC_DMA_5_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_IGP_32 0x2050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_IGP_32 0xE6C02050u

//! Register Reset Value
#define DESC_DMA_5_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_5_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_IGP_32 Register DESC_DMA_6_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_IGP_32 0x2060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_IGP_32 0xE6C02060u

//! Register Reset Value
#define DESC_DMA_6_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_6_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_IGP_32 Register DESC_DMA_7_IGP_32 - Ingress Port 128 Bit Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_IGP_32 0x2070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_IGP_32 0xE6C02070u

//! Register Reset Value
#define DESC_DMA_7_IGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_32_DESC_POS 0
//! Field DESC - Descriptor for Ingress DMA Port
#define DESC_DMA_7_IGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_0 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_0 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_0 0x2400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_0 0xE6C02400u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_0_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_0_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_0_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_0_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_0_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_1 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_1 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_1 0x2410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_1 0xE6C02410u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_1_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_1_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_1_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_1_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_1_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_2 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_2 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_2 0x2420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_2 0xE6C02420u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_2_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_2_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_2_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_2_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_2_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_3 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_3 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_3 0x2430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_3 0xE6C02430u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_3_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_3_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_3_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_3_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_3_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_4 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_4 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_4 0x2440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_4 0xE6C02440u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_4_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_4_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_4_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_4_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_4_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_5 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_5 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_5 0x2450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_5 0xE6C02450u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_5_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_5_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_5_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_5_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_5_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_6 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_6 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_6 0x2460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_6 0xE6C02460u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_6_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_6_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_6_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_6_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_6_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_ENQ_REG_IGP_33_REG_7 Register NGNA_RXDMA_ENQ_REG_IGP_33_REG_7 - NGNA RxDMA Enqueue request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_7 0x2470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_ENQ_REG_IGP_33_REG_7 0xE6C02470u

//! Register Reset Value
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_7_RST 0x00000000000000000000000000000000u

//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_7_DESC0_POS 0
//! Field DESC0 - Descriptor0
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_7_DESC0_MASK 0xFFFFFFFFFFFFFFFFu

//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_7_DESC1_POS 64
//! Field DESC1 - Descriptor1
#define NGNA_RXDMA_ENQ_REG_IGP_33_REG_7_DESC1_MASK 0xFFFFFFFFFFFFFFFF0000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_BUF_REQ_IGP_33_REG_0 Register NGNA_RXDMA_BUF_REQ_IGP_33_REG_0 - NGNA RxDMA Buffer request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0 0x2500
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_BUF_REQ_IGP_33_REG_0 0xE6C02500u

//! Register Reset Value
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_RST 0xFFFFFF80FFFFFF80FFFFFF80FFFFFF80u

//! Field BUF0 - Free Buffer0
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF0_POS 0
//! Field BUF0 - Free Buffer0
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF0_MASK 0xFFFFFFFFu

//! Field BUF1 - Free Buffer1
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF1_POS 32
//! Field BUF1 - Free Buffer1
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF1_MASK 0xFFFFFFFF00000000u

//! Field BUF2 - Free Buffer2
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF2_POS 64
//! Field BUF2 - Free Buffer2
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF2_MASK 0xFFFFFFFF0000000000000000u

//! Field BUF3 - Free Buffer3
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF3_POS 96
//! Field BUF3 - Free Buffer3
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_0_BUF3_MASK 0xFFFFFFFF000000000000000000000000u

//! @}

//! \defgroup NGNA_RXDMA_BUF_REQ_IGP_33_REG_1 Register NGNA_RXDMA_BUF_REQ_IGP_33_REG_1 - NGNA RxDMA Buffer request register
//! @{

//! Register Offset (relative)
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1 0x2510
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_NGNA_RXDMA_BUF_REQ_IGP_33_REG_1 0xE6C02510u

//! Register Reset Value
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_RST 0xFFFFFF80FFFFFF80FFFFFF80FFFFFF80u

//! Field BUF0 - Free Buffer0
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF0_POS 0
//! Field BUF0 - Free Buffer0
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF0_MASK 0xFFFFFFFFu

//! Field BUF1 - Free Buffer1
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF1_POS 32
//! Field BUF1 - Free Buffer1
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF1_MASK 0xFFFFFFFF00000000u

//! Field BUF2 - Free Buffer2
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF2_POS 64
//! Field BUF2 - Free Buffer2
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF2_MASK 0xFFFFFFFF0000000000000000u

//! Field BUF3 - Free Buffer3
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF3_POS 96
//! Field BUF3 - Free Buffer3
#define NGNA_RXDMA_BUF_REQ_IGP_33_REG_1_BUF3_MASK 0xFFFFFFFF000000000000000000000000u

//! @}

//! \defgroup DESC_DMA_0_EGP_27 Register DESC_DMA_0_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_27 0x10000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_27 0xE6C10000u

//! Register Reset Value
#define DESC_DMA_0_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_27 Register DESC_DMA_1_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_27 0x10010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_27 0xE6C10010u

//! Register Reset Value
#define DESC_DMA_1_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_27 Register DESC_DMA_2_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_27 0x10020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_27 0xE6C10020u

//! Register Reset Value
#define DESC_DMA_2_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_27 Register DESC_DMA_3_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_27 0x10030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_27 0xE6C10030u

//! Register Reset Value
#define DESC_DMA_3_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_27 Register DESC_DMA_4_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_27 0x10040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_27 0xE6C10040u

//! Register Reset Value
#define DESC_DMA_4_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_27 Register DESC_DMA_5_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_27 0x10050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_27 0xE6C10050u

//! Register Reset Value
#define DESC_DMA_5_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_27 Register DESC_DMA_6_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_27 0x10060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_27 0xE6C10060u

//! Register Reset Value
#define DESC_DMA_6_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_27 Register DESC_DMA_7_EGP_27 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_27 0x10070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_27 0xE6C10070u

//! Register Reset Value
#define DESC_DMA_7_EGP_27_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_27_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_27_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_28 Register DESC_DMA_0_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_28 0x10400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_28 0xE6C10400u

//! Register Reset Value
#define DESC_DMA_0_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_28 Register DESC_DMA_1_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_28 0x10410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_28 0xE6C10410u

//! Register Reset Value
#define DESC_DMA_1_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_28 Register DESC_DMA_2_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_28 0x10420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_28 0xE6C10420u

//! Register Reset Value
#define DESC_DMA_2_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_28 Register DESC_DMA_3_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_28 0x10430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_28 0xE6C10430u

//! Register Reset Value
#define DESC_DMA_3_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_28 Register DESC_DMA_4_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_28 0x10440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_28 0xE6C10440u

//! Register Reset Value
#define DESC_DMA_4_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_28 Register DESC_DMA_5_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_28 0x10450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_28 0xE6C10450u

//! Register Reset Value
#define DESC_DMA_5_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_28 Register DESC_DMA_6_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_28 0x10460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_28 0xE6C10460u

//! Register Reset Value
#define DESC_DMA_6_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_28 Register DESC_DMA_7_EGP_28 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_28 0x10470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_28 0xE6C10470u

//! Register Reset Value
#define DESC_DMA_7_EGP_28_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_28_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_28_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_29 Register DESC_DMA_0_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_29 0x10800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_29 0xE6C10800u

//! Register Reset Value
#define DESC_DMA_0_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_29 Register DESC_DMA_1_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_29 0x10810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_29 0xE6C10810u

//! Register Reset Value
#define DESC_DMA_1_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_29 Register DESC_DMA_2_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_29 0x10820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_29 0xE6C10820u

//! Register Reset Value
#define DESC_DMA_2_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_29 Register DESC_DMA_3_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_29 0x10830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_29 0xE6C10830u

//! Register Reset Value
#define DESC_DMA_3_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_29 Register DESC_DMA_4_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_29 0x10840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_29 0xE6C10840u

//! Register Reset Value
#define DESC_DMA_4_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_29 Register DESC_DMA_5_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_29 0x10850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_29 0xE6C10850u

//! Register Reset Value
#define DESC_DMA_5_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_29 Register DESC_DMA_6_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_29 0x10860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_29 0xE6C10860u

//! Register Reset Value
#define DESC_DMA_6_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_29 Register DESC_DMA_7_EGP_29 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_29 0x10870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_29 0xE6C10870u

//! Register Reset Value
#define DESC_DMA_7_EGP_29_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_29_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_29_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_30 Register DESC_DMA_0_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_30 0x10C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_30 0xE6C10C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_30 Register DESC_DMA_1_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_30 0x10C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_30 0xE6C10C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_30 Register DESC_DMA_2_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_30 0x10C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_30 0xE6C10C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_30 Register DESC_DMA_3_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_30 0x10C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_30 0xE6C10C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_30 Register DESC_DMA_4_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_30 0x10C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_30 0xE6C10C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_30 Register DESC_DMA_5_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_30 0x10C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_30 0xE6C10C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_30 Register DESC_DMA_6_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_30 0x10C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_30 0xE6C10C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_30 Register DESC_DMA_7_EGP_30 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_30 0x10C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_30 0xE6C10C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_30_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_30_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_30_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_31 Register DESC_DMA_0_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_31 0x11000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_31 0xE6C11000u

//! Register Reset Value
#define DESC_DMA_0_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_31 Register DESC_DMA_1_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_31 0x11010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_31 0xE6C11010u

//! Register Reset Value
#define DESC_DMA_1_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_31 Register DESC_DMA_2_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_31 0x11020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_31 0xE6C11020u

//! Register Reset Value
#define DESC_DMA_2_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_31 Register DESC_DMA_3_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_31 0x11030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_31 0xE6C11030u

//! Register Reset Value
#define DESC_DMA_3_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_31 Register DESC_DMA_4_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_31 0x11040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_31 0xE6C11040u

//! Register Reset Value
#define DESC_DMA_4_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_31 Register DESC_DMA_5_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_31 0x11050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_31 0xE6C11050u

//! Register Reset Value
#define DESC_DMA_5_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_31 Register DESC_DMA_6_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_31 0x11060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_31 0xE6C11060u

//! Register Reset Value
#define DESC_DMA_6_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_31 Register DESC_DMA_7_EGP_31 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_31 0x11070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_31 0xE6C11070u

//! Register Reset Value
#define DESC_DMA_7_EGP_31_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_31_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_31_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_32 Register DESC_DMA_0_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_32 0x11400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_32 0xE6C11400u

//! Register Reset Value
#define DESC_DMA_0_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_32 Register DESC_DMA_1_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_32 0x11410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_32 0xE6C11410u

//! Register Reset Value
#define DESC_DMA_1_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_32 Register DESC_DMA_2_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_32 0x11420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_32 0xE6C11420u

//! Register Reset Value
#define DESC_DMA_2_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_32 Register DESC_DMA_3_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_32 0x11430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_32 0xE6C11430u

//! Register Reset Value
#define DESC_DMA_3_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_32 Register DESC_DMA_4_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_32 0x11440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_32 0xE6C11440u

//! Register Reset Value
#define DESC_DMA_4_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_32 Register DESC_DMA_5_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_32 0x11450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_32 0xE6C11450u

//! Register Reset Value
#define DESC_DMA_5_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_32 Register DESC_DMA_6_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_32 0x11460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_32 0xE6C11460u

//! Register Reset Value
#define DESC_DMA_6_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_32 Register DESC_DMA_7_EGP_32 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_32 0x11470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_32 0xE6C11470u

//! Register Reset Value
#define DESC_DMA_7_EGP_32_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_32_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_32_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_33 Register DESC_DMA_0_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_33 0x11800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_33 0xE6C11800u

//! Register Reset Value
#define DESC_DMA_0_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_33 Register DESC_DMA_1_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_33 0x11810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_33 0xE6C11810u

//! Register Reset Value
#define DESC_DMA_1_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_33 Register DESC_DMA_2_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_33 0x11820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_33 0xE6C11820u

//! Register Reset Value
#define DESC_DMA_2_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_33 Register DESC_DMA_3_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_33 0x11830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_33 0xE6C11830u

//! Register Reset Value
#define DESC_DMA_3_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_33 Register DESC_DMA_4_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_33 0x11840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_33 0xE6C11840u

//! Register Reset Value
#define DESC_DMA_4_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_33 Register DESC_DMA_5_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_33 0x11850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_33 0xE6C11850u

//! Register Reset Value
#define DESC_DMA_5_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_33 Register DESC_DMA_6_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_33 0x11860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_33 0xE6C11860u

//! Register Reset Value
#define DESC_DMA_6_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_33 Register DESC_DMA_7_EGP_33 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_33 0x11870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_33 0xE6C11870u

//! Register Reset Value
#define DESC_DMA_7_EGP_33_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_33_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_33_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_34 Register DESC_DMA_0_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_34 0x11C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_34 0xE6C11C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_34 Register DESC_DMA_1_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_34 0x11C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_34 0xE6C11C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_34 Register DESC_DMA_2_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_34 0x11C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_34 0xE6C11C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_34 Register DESC_DMA_3_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_34 0x11C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_34 0xE6C11C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_34 Register DESC_DMA_4_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_34 0x11C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_34 0xE6C11C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_34 Register DESC_DMA_5_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_34 0x11C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_34 0xE6C11C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_34 Register DESC_DMA_6_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_34 0x11C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_34 0xE6C11C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_34 Register DESC_DMA_7_EGP_34 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_34 0x11C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_34 0xE6C11C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_34_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_34_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_34_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_35 Register DESC_DMA_0_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_35 0x12000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_35 0xE6C12000u

//! Register Reset Value
#define DESC_DMA_0_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_35 Register DESC_DMA_1_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_35 0x12010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_35 0xE6C12010u

//! Register Reset Value
#define DESC_DMA_1_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_35 Register DESC_DMA_2_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_35 0x12020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_35 0xE6C12020u

//! Register Reset Value
#define DESC_DMA_2_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_35 Register DESC_DMA_3_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_35 0x12030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_35 0xE6C12030u

//! Register Reset Value
#define DESC_DMA_3_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_35 Register DESC_DMA_4_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_35 0x12040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_35 0xE6C12040u

//! Register Reset Value
#define DESC_DMA_4_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_35 Register DESC_DMA_5_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_35 0x12050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_35 0xE6C12050u

//! Register Reset Value
#define DESC_DMA_5_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_35 Register DESC_DMA_6_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_35 0x12060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_35 0xE6C12060u

//! Register Reset Value
#define DESC_DMA_6_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_35 Register DESC_DMA_7_EGP_35 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_35 0x12070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_35 0xE6C12070u

//! Register Reset Value
#define DESC_DMA_7_EGP_35_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_35_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_35_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_36 Register DESC_DMA_0_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_36 0x12400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_36 0xE6C12400u

//! Register Reset Value
#define DESC_DMA_0_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_36 Register DESC_DMA_1_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_36 0x12410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_36 0xE6C12410u

//! Register Reset Value
#define DESC_DMA_1_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_36 Register DESC_DMA_2_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_36 0x12420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_36 0xE6C12420u

//! Register Reset Value
#define DESC_DMA_2_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_36 Register DESC_DMA_3_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_36 0x12430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_36 0xE6C12430u

//! Register Reset Value
#define DESC_DMA_3_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_36 Register DESC_DMA_4_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_36 0x12440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_36 0xE6C12440u

//! Register Reset Value
#define DESC_DMA_4_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_36 Register DESC_DMA_5_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_36 0x12450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_36 0xE6C12450u

//! Register Reset Value
#define DESC_DMA_5_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_36 Register DESC_DMA_6_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_36 0x12460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_36 0xE6C12460u

//! Register Reset Value
#define DESC_DMA_6_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_36 Register DESC_DMA_7_EGP_36 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_36 0x12470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_36 0xE6C12470u

//! Register Reset Value
#define DESC_DMA_7_EGP_36_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_36_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_36_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_37 Register DESC_DMA_0_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_37 0x12800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_37 0xE6C12800u

//! Register Reset Value
#define DESC_DMA_0_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_37 Register DESC_DMA_1_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_37 0x12810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_37 0xE6C12810u

//! Register Reset Value
#define DESC_DMA_1_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_37 Register DESC_DMA_2_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_37 0x12820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_37 0xE6C12820u

//! Register Reset Value
#define DESC_DMA_2_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_37 Register DESC_DMA_3_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_37 0x12830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_37 0xE6C12830u

//! Register Reset Value
#define DESC_DMA_3_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_37 Register DESC_DMA_4_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_37 0x12840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_37 0xE6C12840u

//! Register Reset Value
#define DESC_DMA_4_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_37 Register DESC_DMA_5_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_37 0x12850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_37 0xE6C12850u

//! Register Reset Value
#define DESC_DMA_5_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_37 Register DESC_DMA_6_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_37 0x12860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_37 0xE6C12860u

//! Register Reset Value
#define DESC_DMA_6_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_37 Register DESC_DMA_7_EGP_37 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_37 0x12870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_37 0xE6C12870u

//! Register Reset Value
#define DESC_DMA_7_EGP_37_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_37_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_37_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_38 Register DESC_DMA_0_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_38 0x12C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_38 0xE6C12C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_38 Register DESC_DMA_1_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_38 0x12C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_38 0xE6C12C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_38 Register DESC_DMA_2_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_38 0x12C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_38 0xE6C12C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_38 Register DESC_DMA_3_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_38 0x12C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_38 0xE6C12C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_38 Register DESC_DMA_4_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_38 0x12C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_38 0xE6C12C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_38 Register DESC_DMA_5_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_38 0x12C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_38 0xE6C12C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_38 Register DESC_DMA_6_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_38 0x12C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_38 0xE6C12C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_38 Register DESC_DMA_7_EGP_38 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_38 0x12C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_38 0xE6C12C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_38_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_38_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_38_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_39 Register DESC_DMA_0_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_39 0x13000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_39 0xE6C13000u

//! Register Reset Value
#define DESC_DMA_0_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_39 Register DESC_DMA_1_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_39 0x13010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_39 0xE6C13010u

//! Register Reset Value
#define DESC_DMA_1_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_39 Register DESC_DMA_2_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_39 0x13020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_39 0xE6C13020u

//! Register Reset Value
#define DESC_DMA_2_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_39 Register DESC_DMA_3_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_39 0x13030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_39 0xE6C13030u

//! Register Reset Value
#define DESC_DMA_3_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_39 Register DESC_DMA_4_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_39 0x13040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_39 0xE6C13040u

//! Register Reset Value
#define DESC_DMA_4_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_39 Register DESC_DMA_5_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_39 0x13050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_39 0xE6C13050u

//! Register Reset Value
#define DESC_DMA_5_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_39 Register DESC_DMA_6_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_39 0x13060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_39 0xE6C13060u

//! Register Reset Value
#define DESC_DMA_6_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_39 Register DESC_DMA_7_EGP_39 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_39 0x13070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_39 0xE6C13070u

//! Register Reset Value
#define DESC_DMA_7_EGP_39_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_39_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_39_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_40 Register DESC_DMA_0_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_40 0x13400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_40 0xE6C13400u

//! Register Reset Value
#define DESC_DMA_0_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_40 Register DESC_DMA_1_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_40 0x13410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_40 0xE6C13410u

//! Register Reset Value
#define DESC_DMA_1_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_40 Register DESC_DMA_2_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_40 0x13420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_40 0xE6C13420u

//! Register Reset Value
#define DESC_DMA_2_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_40 Register DESC_DMA_3_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_40 0x13430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_40 0xE6C13430u

//! Register Reset Value
#define DESC_DMA_3_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_40 Register DESC_DMA_4_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_40 0x13440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_40 0xE6C13440u

//! Register Reset Value
#define DESC_DMA_4_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_40 Register DESC_DMA_5_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_40 0x13450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_40 0xE6C13450u

//! Register Reset Value
#define DESC_DMA_5_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_40 Register DESC_DMA_6_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_40 0x13460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_40 0xE6C13460u

//! Register Reset Value
#define DESC_DMA_6_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_40 Register DESC_DMA_7_EGP_40 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_40 0x13470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_40 0xE6C13470u

//! Register Reset Value
#define DESC_DMA_7_EGP_40_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_40_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_40_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_41 Register DESC_DMA_0_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_41 0x13800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_41 0xE6C13800u

//! Register Reset Value
#define DESC_DMA_0_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_41 Register DESC_DMA_1_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_41 0x13810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_41 0xE6C13810u

//! Register Reset Value
#define DESC_DMA_1_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_41 Register DESC_DMA_2_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_41 0x13820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_41 0xE6C13820u

//! Register Reset Value
#define DESC_DMA_2_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_41 Register DESC_DMA_3_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_41 0x13830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_41 0xE6C13830u

//! Register Reset Value
#define DESC_DMA_3_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_41 Register DESC_DMA_4_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_41 0x13840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_41 0xE6C13840u

//! Register Reset Value
#define DESC_DMA_4_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_41 Register DESC_DMA_5_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_41 0x13850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_41 0xE6C13850u

//! Register Reset Value
#define DESC_DMA_5_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_41 Register DESC_DMA_6_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_41 0x13860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_41 0xE6C13860u

//! Register Reset Value
#define DESC_DMA_6_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_41 Register DESC_DMA_7_EGP_41 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_41 0x13870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_41 0xE6C13870u

//! Register Reset Value
#define DESC_DMA_7_EGP_41_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_41_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_41_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_42 Register DESC_DMA_0_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_42 0x13C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_42 0xE6C13C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_42 Register DESC_DMA_1_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_42 0x13C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_42 0xE6C13C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_42 Register DESC_DMA_2_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_42 0x13C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_42 0xE6C13C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_42 Register DESC_DMA_3_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_42 0x13C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_42 0xE6C13C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_42 Register DESC_DMA_4_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_42 0x13C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_42 0xE6C13C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_42 Register DESC_DMA_5_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_42 0x13C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_42 0xE6C13C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_42 Register DESC_DMA_6_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_42 0x13C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_42 0xE6C13C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_42 Register DESC_DMA_7_EGP_42 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_42 0x13C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_42 0xE6C13C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_42_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_42_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_42_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_43 Register DESC_DMA_0_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_43 0x14000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_43 0xE6C14000u

//! Register Reset Value
#define DESC_DMA_0_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_43 Register DESC_DMA_1_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_43 0x14010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_43 0xE6C14010u

//! Register Reset Value
#define DESC_DMA_1_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_43 Register DESC_DMA_2_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_43 0x14020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_43 0xE6C14020u

//! Register Reset Value
#define DESC_DMA_2_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_43 Register DESC_DMA_3_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_43 0x14030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_43 0xE6C14030u

//! Register Reset Value
#define DESC_DMA_3_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_43 Register DESC_DMA_4_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_43 0x14040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_43 0xE6C14040u

//! Register Reset Value
#define DESC_DMA_4_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_43 Register DESC_DMA_5_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_43 0x14050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_43 0xE6C14050u

//! Register Reset Value
#define DESC_DMA_5_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_43 Register DESC_DMA_6_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_43 0x14060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_43 0xE6C14060u

//! Register Reset Value
#define DESC_DMA_6_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_43 Register DESC_DMA_7_EGP_43 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_43 0x14070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_43 0xE6C14070u

//! Register Reset Value
#define DESC_DMA_7_EGP_43_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_43_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_43_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_44 Register DESC_DMA_0_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_44 0x14400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_44 0xE6C14400u

//! Register Reset Value
#define DESC_DMA_0_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_44 Register DESC_DMA_1_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_44 0x14410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_44 0xE6C14410u

//! Register Reset Value
#define DESC_DMA_1_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_44 Register DESC_DMA_2_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_44 0x14420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_44 0xE6C14420u

//! Register Reset Value
#define DESC_DMA_2_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_44 Register DESC_DMA_3_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_44 0x14430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_44 0xE6C14430u

//! Register Reset Value
#define DESC_DMA_3_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_44 Register DESC_DMA_4_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_44 0x14440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_44 0xE6C14440u

//! Register Reset Value
#define DESC_DMA_4_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_44 Register DESC_DMA_5_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_44 0x14450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_44 0xE6C14450u

//! Register Reset Value
#define DESC_DMA_5_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_44 Register DESC_DMA_6_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_44 0x14460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_44 0xE6C14460u

//! Register Reset Value
#define DESC_DMA_6_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_44 Register DESC_DMA_7_EGP_44 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_44 0x14470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_44 0xE6C14470u

//! Register Reset Value
#define DESC_DMA_7_EGP_44_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_44_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_44_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_45 Register DESC_DMA_0_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_45 0x14800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_45 0xE6C14800u

//! Register Reset Value
#define DESC_DMA_0_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_45 Register DESC_DMA_1_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_45 0x14810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_45 0xE6C14810u

//! Register Reset Value
#define DESC_DMA_1_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_45 Register DESC_DMA_2_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_45 0x14820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_45 0xE6C14820u

//! Register Reset Value
#define DESC_DMA_2_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_45 Register DESC_DMA_3_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_45 0x14830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_45 0xE6C14830u

//! Register Reset Value
#define DESC_DMA_3_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_45 Register DESC_DMA_4_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_45 0x14840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_45 0xE6C14840u

//! Register Reset Value
#define DESC_DMA_4_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_45 Register DESC_DMA_5_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_45 0x14850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_45 0xE6C14850u

//! Register Reset Value
#define DESC_DMA_5_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_45 Register DESC_DMA_6_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_45 0x14860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_45 0xE6C14860u

//! Register Reset Value
#define DESC_DMA_6_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_45 Register DESC_DMA_7_EGP_45 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_45 0x14870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_45 0xE6C14870u

//! Register Reset Value
#define DESC_DMA_7_EGP_45_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_45_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_45_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_46 Register DESC_DMA_0_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_46 0x14C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_46 0xE6C14C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_46 Register DESC_DMA_1_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_46 0x14C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_46 0xE6C14C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_46 Register DESC_DMA_2_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_46 0x14C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_46 0xE6C14C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_46 Register DESC_DMA_3_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_46 0x14C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_46 0xE6C14C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_46 Register DESC_DMA_4_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_46 0x14C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_46 0xE6C14C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_46 Register DESC_DMA_5_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_46 0x14C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_46 0xE6C14C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_46 Register DESC_DMA_6_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_46 0x14C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_46 0xE6C14C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_46 Register DESC_DMA_7_EGP_46 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_46 0x14C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_46 0xE6C14C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_46_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_46_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_46_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_47 Register DESC_DMA_0_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_47 0x15000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_47 0xE6C15000u

//! Register Reset Value
#define DESC_DMA_0_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_47 Register DESC_DMA_1_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_47 0x15010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_47 0xE6C15010u

//! Register Reset Value
#define DESC_DMA_1_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_47 Register DESC_DMA_2_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_47 0x15020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_47 0xE6C15020u

//! Register Reset Value
#define DESC_DMA_2_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_47 Register DESC_DMA_3_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_47 0x15030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_47 0xE6C15030u

//! Register Reset Value
#define DESC_DMA_3_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_47 Register DESC_DMA_4_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_47 0x15040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_47 0xE6C15040u

//! Register Reset Value
#define DESC_DMA_4_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_47 Register DESC_DMA_5_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_47 0x15050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_47 0xE6C15050u

//! Register Reset Value
#define DESC_DMA_5_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_47 Register DESC_DMA_6_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_47 0x15060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_47 0xE6C15060u

//! Register Reset Value
#define DESC_DMA_6_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_47 Register DESC_DMA_7_EGP_47 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_47 0x15070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_47 0xE6C15070u

//! Register Reset Value
#define DESC_DMA_7_EGP_47_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_47_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_47_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_48 Register DESC_DMA_0_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_48 0x15400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_48 0xE6C15400u

//! Register Reset Value
#define DESC_DMA_0_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_48 Register DESC_DMA_1_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_48 0x15410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_48 0xE6C15410u

//! Register Reset Value
#define DESC_DMA_1_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_48 Register DESC_DMA_2_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_48 0x15420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_48 0xE6C15420u

//! Register Reset Value
#define DESC_DMA_2_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_48 Register DESC_DMA_3_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_48 0x15430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_48 0xE6C15430u

//! Register Reset Value
#define DESC_DMA_3_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_48 Register DESC_DMA_4_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_48 0x15440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_48 0xE6C15440u

//! Register Reset Value
#define DESC_DMA_4_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_48 Register DESC_DMA_5_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_48 0x15450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_48 0xE6C15450u

//! Register Reset Value
#define DESC_DMA_5_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_48 Register DESC_DMA_6_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_48 0x15460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_48 0xE6C15460u

//! Register Reset Value
#define DESC_DMA_6_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_48 Register DESC_DMA_7_EGP_48 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_48 0x15470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_48 0xE6C15470u

//! Register Reset Value
#define DESC_DMA_7_EGP_48_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_48_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_48_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_49 Register DESC_DMA_0_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_49 0x15800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_49 0xE6C15800u

//! Register Reset Value
#define DESC_DMA_0_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_49 Register DESC_DMA_1_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_49 0x15810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_49 0xE6C15810u

//! Register Reset Value
#define DESC_DMA_1_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_49 Register DESC_DMA_2_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_49 0x15820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_49 0xE6C15820u

//! Register Reset Value
#define DESC_DMA_2_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_49 Register DESC_DMA_3_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_49 0x15830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_49 0xE6C15830u

//! Register Reset Value
#define DESC_DMA_3_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_49 Register DESC_DMA_4_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_49 0x15840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_49 0xE6C15840u

//! Register Reset Value
#define DESC_DMA_4_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_49 Register DESC_DMA_5_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_49 0x15850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_49 0xE6C15850u

//! Register Reset Value
#define DESC_DMA_5_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_49 Register DESC_DMA_6_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_49 0x15860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_49 0xE6C15860u

//! Register Reset Value
#define DESC_DMA_6_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_49 Register DESC_DMA_7_EGP_49 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_49 0x15870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_49 0xE6C15870u

//! Register Reset Value
#define DESC_DMA_7_EGP_49_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_49_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_49_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_50 Register DESC_DMA_0_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_50 0x15C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_50 0xE6C15C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_50 Register DESC_DMA_1_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_50 0x15C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_50 0xE6C15C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_50 Register DESC_DMA_2_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_50 0x15C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_50 0xE6C15C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_50 Register DESC_DMA_3_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_50 0x15C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_50 0xE6C15C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_50 Register DESC_DMA_4_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_50 0x15C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_50 0xE6C15C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_50 Register DESC_DMA_5_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_50 0x15C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_50 0xE6C15C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_50 Register DESC_DMA_6_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_50 0x15C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_50 0xE6C15C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_50 Register DESC_DMA_7_EGP_50 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_50 0x15C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_50 0xE6C15C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_50_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_50_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_50_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_51 Register DESC_DMA_0_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_51 0x16000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_51 0xE6C16000u

//! Register Reset Value
#define DESC_DMA_0_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_51 Register DESC_DMA_1_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_51 0x16010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_51 0xE6C16010u

//! Register Reset Value
#define DESC_DMA_1_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_51 Register DESC_DMA_2_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_51 0x16020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_51 0xE6C16020u

//! Register Reset Value
#define DESC_DMA_2_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_51 Register DESC_DMA_3_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_51 0x16030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_51 0xE6C16030u

//! Register Reset Value
#define DESC_DMA_3_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_51 Register DESC_DMA_4_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_51 0x16040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_51 0xE6C16040u

//! Register Reset Value
#define DESC_DMA_4_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_51 Register DESC_DMA_5_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_51 0x16050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_51 0xE6C16050u

//! Register Reset Value
#define DESC_DMA_5_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_51 Register DESC_DMA_6_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_51 0x16060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_51 0xE6C16060u

//! Register Reset Value
#define DESC_DMA_6_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_51 Register DESC_DMA_7_EGP_51 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_51 0x16070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_51 0xE6C16070u

//! Register Reset Value
#define DESC_DMA_7_EGP_51_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_51_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_51_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_52 Register DESC_DMA_0_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_52 0x16400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_52 0xE6C16400u

//! Register Reset Value
#define DESC_DMA_0_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_52 Register DESC_DMA_1_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_52 0x16410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_52 0xE6C16410u

//! Register Reset Value
#define DESC_DMA_1_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_52 Register DESC_DMA_2_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_52 0x16420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_52 0xE6C16420u

//! Register Reset Value
#define DESC_DMA_2_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_52 Register DESC_DMA_3_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_52 0x16430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_52 0xE6C16430u

//! Register Reset Value
#define DESC_DMA_3_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_52 Register DESC_DMA_4_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_52 0x16440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_52 0xE6C16440u

//! Register Reset Value
#define DESC_DMA_4_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_52 Register DESC_DMA_5_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_52 0x16450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_52 0xE6C16450u

//! Register Reset Value
#define DESC_DMA_5_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_52 Register DESC_DMA_6_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_52 0x16460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_52 0xE6C16460u

//! Register Reset Value
#define DESC_DMA_6_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_52 Register DESC_DMA_7_EGP_52 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_52 0x16470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_52 0xE6C16470u

//! Register Reset Value
#define DESC_DMA_7_EGP_52_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_52_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_52_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_53 Register DESC_DMA_0_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_53 0x16800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_53 0xE6C16800u

//! Register Reset Value
#define DESC_DMA_0_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_53 Register DESC_DMA_1_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_53 0x16810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_53 0xE6C16810u

//! Register Reset Value
#define DESC_DMA_1_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_53 Register DESC_DMA_2_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_53 0x16820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_53 0xE6C16820u

//! Register Reset Value
#define DESC_DMA_2_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_53 Register DESC_DMA_3_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_53 0x16830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_53 0xE6C16830u

//! Register Reset Value
#define DESC_DMA_3_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_53 Register DESC_DMA_4_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_53 0x16840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_53 0xE6C16840u

//! Register Reset Value
#define DESC_DMA_4_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_53 Register DESC_DMA_5_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_53 0x16850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_53 0xE6C16850u

//! Register Reset Value
#define DESC_DMA_5_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_53 Register DESC_DMA_6_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_53 0x16860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_53 0xE6C16860u

//! Register Reset Value
#define DESC_DMA_6_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_53 Register DESC_DMA_7_EGP_53 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_53 0x16870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_53 0xE6C16870u

//! Register Reset Value
#define DESC_DMA_7_EGP_53_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_53_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_53_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_54 Register DESC_DMA_0_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_54 0x16C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_54 0xE6C16C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_54 Register DESC_DMA_1_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_54 0x16C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_54 0xE6C16C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_54 Register DESC_DMA_2_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_54 0x16C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_54 0xE6C16C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_54 Register DESC_DMA_3_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_54 0x16C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_54 0xE6C16C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_54 Register DESC_DMA_4_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_54 0x16C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_54 0xE6C16C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_54 Register DESC_DMA_5_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_54 0x16C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_54 0xE6C16C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_54 Register DESC_DMA_6_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_54 0x16C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_54 0xE6C16C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_54 Register DESC_DMA_7_EGP_54 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_54 0x16C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_54 0xE6C16C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_54_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_54_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_54_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_55 Register DESC_DMA_0_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_55 0x17000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_55 0xE6C17000u

//! Register Reset Value
#define DESC_DMA_0_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_55 Register DESC_DMA_1_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_55 0x17010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_55 0xE6C17010u

//! Register Reset Value
#define DESC_DMA_1_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_55 Register DESC_DMA_2_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_55 0x17020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_55 0xE6C17020u

//! Register Reset Value
#define DESC_DMA_2_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_55 Register DESC_DMA_3_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_55 0x17030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_55 0xE6C17030u

//! Register Reset Value
#define DESC_DMA_3_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_55 Register DESC_DMA_4_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_55 0x17040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_55 0xE6C17040u

//! Register Reset Value
#define DESC_DMA_4_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_55 Register DESC_DMA_5_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_55 0x17050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_55 0xE6C17050u

//! Register Reset Value
#define DESC_DMA_5_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_55 Register DESC_DMA_6_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_55 0x17060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_55 0xE6C17060u

//! Register Reset Value
#define DESC_DMA_6_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_55 Register DESC_DMA_7_EGP_55 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_55 0x17070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_55 0xE6C17070u

//! Register Reset Value
#define DESC_DMA_7_EGP_55_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_55_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_55_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_56 Register DESC_DMA_0_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_56 0x17400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_56 0xE6C17400u

//! Register Reset Value
#define DESC_DMA_0_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_56 Register DESC_DMA_1_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_56 0x17410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_56 0xE6C17410u

//! Register Reset Value
#define DESC_DMA_1_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_56 Register DESC_DMA_2_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_56 0x17420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_56 0xE6C17420u

//! Register Reset Value
#define DESC_DMA_2_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_56 Register DESC_DMA_3_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_56 0x17430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_56 0xE6C17430u

//! Register Reset Value
#define DESC_DMA_3_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_56 Register DESC_DMA_4_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_56 0x17440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_56 0xE6C17440u

//! Register Reset Value
#define DESC_DMA_4_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_56 Register DESC_DMA_5_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_56 0x17450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_56 0xE6C17450u

//! Register Reset Value
#define DESC_DMA_5_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_56 Register DESC_DMA_6_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_56 0x17460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_56 0xE6C17460u

//! Register Reset Value
#define DESC_DMA_6_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_56 Register DESC_DMA_7_EGP_56 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_56 0x17470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_56 0xE6C17470u

//! Register Reset Value
#define DESC_DMA_7_EGP_56_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_56_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_56_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_57 Register DESC_DMA_0_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_57 0x17800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_57 0xE6C17800u

//! Register Reset Value
#define DESC_DMA_0_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_57 Register DESC_DMA_1_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_57 0x17810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_57 0xE6C17810u

//! Register Reset Value
#define DESC_DMA_1_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_57 Register DESC_DMA_2_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_57 0x17820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_57 0xE6C17820u

//! Register Reset Value
#define DESC_DMA_2_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_57 Register DESC_DMA_3_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_57 0x17830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_57 0xE6C17830u

//! Register Reset Value
#define DESC_DMA_3_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_57 Register DESC_DMA_4_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_57 0x17840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_57 0xE6C17840u

//! Register Reset Value
#define DESC_DMA_4_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_57 Register DESC_DMA_5_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_57 0x17850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_57 0xE6C17850u

//! Register Reset Value
#define DESC_DMA_5_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_57 Register DESC_DMA_6_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_57 0x17860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_57 0xE6C17860u

//! Register Reset Value
#define DESC_DMA_6_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_57 Register DESC_DMA_7_EGP_57 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_57 0x17870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_57 0xE6C17870u

//! Register Reset Value
#define DESC_DMA_7_EGP_57_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_57_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_57_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_58 Register DESC_DMA_0_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_58 0x17C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_58 0xE6C17C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_58 Register DESC_DMA_1_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_58 0x17C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_58 0xE6C17C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_58 Register DESC_DMA_2_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_58 0x17C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_58 0xE6C17C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_58 Register DESC_DMA_3_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_58 0x17C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_58 0xE6C17C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_58 Register DESC_DMA_4_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_58 0x17C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_58 0xE6C17C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_58 Register DESC_DMA_5_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_58 0x17C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_58 0xE6C17C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_58 Register DESC_DMA_6_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_58 0x17C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_58 0xE6C17C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_58 Register DESC_DMA_7_EGP_58 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_58 0x17C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_58 0xE6C17C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_58_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_58_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_58_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_59 Register DESC_DMA_0_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_59 0x18000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_59 0xE6C18000u

//! Register Reset Value
#define DESC_DMA_0_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_59 Register DESC_DMA_1_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_59 0x18010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_59 0xE6C18010u

//! Register Reset Value
#define DESC_DMA_1_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_59 Register DESC_DMA_2_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_59 0x18020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_59 0xE6C18020u

//! Register Reset Value
#define DESC_DMA_2_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_59 Register DESC_DMA_3_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_59 0x18030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_59 0xE6C18030u

//! Register Reset Value
#define DESC_DMA_3_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_59 Register DESC_DMA_4_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_59 0x18040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_59 0xE6C18040u

//! Register Reset Value
#define DESC_DMA_4_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_59 Register DESC_DMA_5_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_59 0x18050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_59 0xE6C18050u

//! Register Reset Value
#define DESC_DMA_5_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_59 Register DESC_DMA_6_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_59 0x18060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_59 0xE6C18060u

//! Register Reset Value
#define DESC_DMA_6_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_59 Register DESC_DMA_7_EGP_59 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_59 0x18070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_59 0xE6C18070u

//! Register Reset Value
#define DESC_DMA_7_EGP_59_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_59_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_59_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_60 Register DESC_DMA_0_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_60 0x18400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_60 0xE6C18400u

//! Register Reset Value
#define DESC_DMA_0_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_60 Register DESC_DMA_1_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_60 0x18410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_60 0xE6C18410u

//! Register Reset Value
#define DESC_DMA_1_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_60 Register DESC_DMA_2_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_60 0x18420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_60 0xE6C18420u

//! Register Reset Value
#define DESC_DMA_2_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_60 Register DESC_DMA_3_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_60 0x18430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_60 0xE6C18430u

//! Register Reset Value
#define DESC_DMA_3_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_60 Register DESC_DMA_4_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_60 0x18440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_60 0xE6C18440u

//! Register Reset Value
#define DESC_DMA_4_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_60 Register DESC_DMA_5_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_60 0x18450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_60 0xE6C18450u

//! Register Reset Value
#define DESC_DMA_5_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_60 Register DESC_DMA_6_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_60 0x18460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_60 0xE6C18460u

//! Register Reset Value
#define DESC_DMA_6_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_60 Register DESC_DMA_7_EGP_60 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_60 0x18470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_60 0xE6C18470u

//! Register Reset Value
#define DESC_DMA_7_EGP_60_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_60_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_60_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_61 Register DESC_DMA_0_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_61 0x18800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_61 0xE6C18800u

//! Register Reset Value
#define DESC_DMA_0_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_61 Register DESC_DMA_1_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_61 0x18810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_61 0xE6C18810u

//! Register Reset Value
#define DESC_DMA_1_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_61 Register DESC_DMA_2_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_61 0x18820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_61 0xE6C18820u

//! Register Reset Value
#define DESC_DMA_2_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_61 Register DESC_DMA_3_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_61 0x18830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_61 0xE6C18830u

//! Register Reset Value
#define DESC_DMA_3_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_61 Register DESC_DMA_4_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_61 0x18840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_61 0xE6C18840u

//! Register Reset Value
#define DESC_DMA_4_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_61 Register DESC_DMA_5_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_61 0x18850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_61 0xE6C18850u

//! Register Reset Value
#define DESC_DMA_5_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_61 Register DESC_DMA_6_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_61 0x18860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_61 0xE6C18860u

//! Register Reset Value
#define DESC_DMA_6_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_61 Register DESC_DMA_7_EGP_61 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_61 0x18870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_61 0xE6C18870u

//! Register Reset Value
#define DESC_DMA_7_EGP_61_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_61_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_61_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_62 Register DESC_DMA_0_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_62 0x18C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_62 0xE6C18C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_62 Register DESC_DMA_1_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_62 0x18C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_62 0xE6C18C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_62 Register DESC_DMA_2_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_62 0x18C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_62 0xE6C18C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_62 Register DESC_DMA_3_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_62 0x18C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_62 0xE6C18C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_62 Register DESC_DMA_4_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_62 0x18C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_62 0xE6C18C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_62 Register DESC_DMA_5_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_62 0x18C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_62 0xE6C18C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_62 Register DESC_DMA_6_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_62 0x18C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_62 0xE6C18C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_62 Register DESC_DMA_7_EGP_62 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_62 0x18C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_62 0xE6C18C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_62_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_62_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_62_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_63 Register DESC_DMA_0_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_63 0x19000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_63 0xE6C19000u

//! Register Reset Value
#define DESC_DMA_0_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_63 Register DESC_DMA_1_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_63 0x19010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_63 0xE6C19010u

//! Register Reset Value
#define DESC_DMA_1_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_63 Register DESC_DMA_2_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_63 0x19020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_63 0xE6C19020u

//! Register Reset Value
#define DESC_DMA_2_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_63 Register DESC_DMA_3_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_63 0x19030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_63 0xE6C19030u

//! Register Reset Value
#define DESC_DMA_3_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_63 Register DESC_DMA_4_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_63 0x19040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_63 0xE6C19040u

//! Register Reset Value
#define DESC_DMA_4_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_63 Register DESC_DMA_5_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_63 0x19050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_63 0xE6C19050u

//! Register Reset Value
#define DESC_DMA_5_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_63 Register DESC_DMA_6_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_63 0x19060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_63 0xE6C19060u

//! Register Reset Value
#define DESC_DMA_6_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_63 Register DESC_DMA_7_EGP_63 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_63 0x19070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_63 0xE6C19070u

//! Register Reset Value
#define DESC_DMA_7_EGP_63_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_63_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_63_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_64 Register DESC_DMA_0_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_64 0x19400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_64 0xE6C19400u

//! Register Reset Value
#define DESC_DMA_0_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_64 Register DESC_DMA_1_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_64 0x19410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_64 0xE6C19410u

//! Register Reset Value
#define DESC_DMA_1_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_64 Register DESC_DMA_2_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_64 0x19420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_64 0xE6C19420u

//! Register Reset Value
#define DESC_DMA_2_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_64 Register DESC_DMA_3_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_64 0x19430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_64 0xE6C19430u

//! Register Reset Value
#define DESC_DMA_3_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_64 Register DESC_DMA_4_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_64 0x19440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_64 0xE6C19440u

//! Register Reset Value
#define DESC_DMA_4_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_64 Register DESC_DMA_5_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_64 0x19450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_64 0xE6C19450u

//! Register Reset Value
#define DESC_DMA_5_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_64 Register DESC_DMA_6_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_64 0x19460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_64 0xE6C19460u

//! Register Reset Value
#define DESC_DMA_6_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_64 Register DESC_DMA_7_EGP_64 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_64 0x19470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_64 0xE6C19470u

//! Register Reset Value
#define DESC_DMA_7_EGP_64_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_64_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_64_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_65 Register DESC_DMA_0_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_65 0x19800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_65 0xE6C19800u

//! Register Reset Value
#define DESC_DMA_0_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_65 Register DESC_DMA_1_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_65 0x19810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_65 0xE6C19810u

//! Register Reset Value
#define DESC_DMA_1_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_65 Register DESC_DMA_2_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_65 0x19820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_65 0xE6C19820u

//! Register Reset Value
#define DESC_DMA_2_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_65 Register DESC_DMA_3_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_65 0x19830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_65 0xE6C19830u

//! Register Reset Value
#define DESC_DMA_3_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_65 Register DESC_DMA_4_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_65 0x19840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_65 0xE6C19840u

//! Register Reset Value
#define DESC_DMA_4_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_65 Register DESC_DMA_5_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_65 0x19850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_65 0xE6C19850u

//! Register Reset Value
#define DESC_DMA_5_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_65 Register DESC_DMA_6_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_65 0x19860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_65 0xE6C19860u

//! Register Reset Value
#define DESC_DMA_6_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_65 Register DESC_DMA_7_EGP_65 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_65 0x19870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_65 0xE6C19870u

//! Register Reset Value
#define DESC_DMA_7_EGP_65_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_65_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_65_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_66 Register DESC_DMA_0_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_66 0x19C00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_66 0xE6C19C00u

//! Register Reset Value
#define DESC_DMA_0_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_66 Register DESC_DMA_1_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_66 0x19C10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_66 0xE6C19C10u

//! Register Reset Value
#define DESC_DMA_1_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_66 Register DESC_DMA_2_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_66 0x19C20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_66 0xE6C19C20u

//! Register Reset Value
#define DESC_DMA_2_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_66 Register DESC_DMA_3_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_66 0x19C30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_66 0xE6C19C30u

//! Register Reset Value
#define DESC_DMA_3_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_66 Register DESC_DMA_4_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_66 0x19C40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_66 0xE6C19C40u

//! Register Reset Value
#define DESC_DMA_4_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_66 Register DESC_DMA_5_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_66 0x19C50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_66 0xE6C19C50u

//! Register Reset Value
#define DESC_DMA_5_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_66 Register DESC_DMA_6_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_66 0x19C60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_66 0xE6C19C60u

//! Register Reset Value
#define DESC_DMA_6_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_66 Register DESC_DMA_7_EGP_66 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_66 0x19C70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_66 0xE6C19C70u

//! Register Reset Value
#define DESC_DMA_7_EGP_66_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_66_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_66_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_67 Register DESC_DMA_0_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_67 0x1A000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_67 0xE6C1A000u

//! Register Reset Value
#define DESC_DMA_0_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_67 Register DESC_DMA_1_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_67 0x1A010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_67 0xE6C1A010u

//! Register Reset Value
#define DESC_DMA_1_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_67 Register DESC_DMA_2_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_67 0x1A020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_67 0xE6C1A020u

//! Register Reset Value
#define DESC_DMA_2_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_67 Register DESC_DMA_3_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_67 0x1A030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_67 0xE6C1A030u

//! Register Reset Value
#define DESC_DMA_3_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_67 Register DESC_DMA_4_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_67 0x1A040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_67 0xE6C1A040u

//! Register Reset Value
#define DESC_DMA_4_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_67 Register DESC_DMA_5_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_67 0x1A050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_67 0xE6C1A050u

//! Register Reset Value
#define DESC_DMA_5_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_67 Register DESC_DMA_6_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_67 0x1A060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_67 0xE6C1A060u

//! Register Reset Value
#define DESC_DMA_6_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_67 Register DESC_DMA_7_EGP_67 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_67 0x1A070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_67 0xE6C1A070u

//! Register Reset Value
#define DESC_DMA_7_EGP_67_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_67_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_67_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_68 Register DESC_DMA_0_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_68 0x1A400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_68 0xE6C1A400u

//! Register Reset Value
#define DESC_DMA_0_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_68 Register DESC_DMA_1_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_68 0x1A410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_68 0xE6C1A410u

//! Register Reset Value
#define DESC_DMA_1_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_68 Register DESC_DMA_2_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_68 0x1A420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_68 0xE6C1A420u

//! Register Reset Value
#define DESC_DMA_2_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_68 Register DESC_DMA_3_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_68 0x1A430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_68 0xE6C1A430u

//! Register Reset Value
#define DESC_DMA_3_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_68 Register DESC_DMA_4_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_68 0x1A440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_68 0xE6C1A440u

//! Register Reset Value
#define DESC_DMA_4_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_68 Register DESC_DMA_5_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_68 0x1A450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_68 0xE6C1A450u

//! Register Reset Value
#define DESC_DMA_5_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_68 Register DESC_DMA_6_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_68 0x1A460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_68 0xE6C1A460u

//! Register Reset Value
#define DESC_DMA_6_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_68 Register DESC_DMA_7_EGP_68 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_68 0x1A470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_68 0xE6C1A470u

//! Register Reset Value
#define DESC_DMA_7_EGP_68_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_68_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_68_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_69 Register DESC_DMA_0_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_69 0x1A800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_69 0xE6C1A800u

//! Register Reset Value
#define DESC_DMA_0_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_69 Register DESC_DMA_1_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_69 0x1A810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_69 0xE6C1A810u

//! Register Reset Value
#define DESC_DMA_1_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_69 Register DESC_DMA_2_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_69 0x1A820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_69 0xE6C1A820u

//! Register Reset Value
#define DESC_DMA_2_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_69 Register DESC_DMA_3_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_69 0x1A830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_69 0xE6C1A830u

//! Register Reset Value
#define DESC_DMA_3_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_69 Register DESC_DMA_4_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_69 0x1A840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_69 0xE6C1A840u

//! Register Reset Value
#define DESC_DMA_4_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_69 Register DESC_DMA_5_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_69 0x1A850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_69 0xE6C1A850u

//! Register Reset Value
#define DESC_DMA_5_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_69 Register DESC_DMA_6_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_69 0x1A860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_69 0xE6C1A860u

//! Register Reset Value
#define DESC_DMA_6_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_69 Register DESC_DMA_7_EGP_69 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_69 0x1A870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_69 0xE6C1A870u

//! Register Reset Value
#define DESC_DMA_7_EGP_69_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_69_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_69_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_70 Register DESC_DMA_0_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_70 0x1AC00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_70 0xE6C1AC00u

//! Register Reset Value
#define DESC_DMA_0_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_70 Register DESC_DMA_1_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_70 0x1AC10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_70 0xE6C1AC10u

//! Register Reset Value
#define DESC_DMA_1_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_70 Register DESC_DMA_2_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_70 0x1AC20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_70 0xE6C1AC20u

//! Register Reset Value
#define DESC_DMA_2_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_70 Register DESC_DMA_3_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_70 0x1AC30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_70 0xE6C1AC30u

//! Register Reset Value
#define DESC_DMA_3_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_70 Register DESC_DMA_4_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_70 0x1AC40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_70 0xE6C1AC40u

//! Register Reset Value
#define DESC_DMA_4_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_70 Register DESC_DMA_5_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_70 0x1AC50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_70 0xE6C1AC50u

//! Register Reset Value
#define DESC_DMA_5_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_70 Register DESC_DMA_6_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_70 0x1AC60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_70 0xE6C1AC60u

//! Register Reset Value
#define DESC_DMA_6_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_70 Register DESC_DMA_7_EGP_70 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_70 0x1AC70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_70 0xE6C1AC70u

//! Register Reset Value
#define DESC_DMA_7_EGP_70_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_70_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_70_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_71 Register DESC_DMA_0_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_71 0x1B000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_71 0xE6C1B000u

//! Register Reset Value
#define DESC_DMA_0_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_71 Register DESC_DMA_1_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_71 0x1B010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_71 0xE6C1B010u

//! Register Reset Value
#define DESC_DMA_1_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_71 Register DESC_DMA_2_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_71 0x1B020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_71 0xE6C1B020u

//! Register Reset Value
#define DESC_DMA_2_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_71 Register DESC_DMA_3_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_71 0x1B030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_71 0xE6C1B030u

//! Register Reset Value
#define DESC_DMA_3_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_71 Register DESC_DMA_4_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_71 0x1B040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_71 0xE6C1B040u

//! Register Reset Value
#define DESC_DMA_4_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_71 Register DESC_DMA_5_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_71 0x1B050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_71 0xE6C1B050u

//! Register Reset Value
#define DESC_DMA_5_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_71 Register DESC_DMA_6_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_71 0x1B060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_71 0xE6C1B060u

//! Register Reset Value
#define DESC_DMA_6_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_71 Register DESC_DMA_7_EGP_71 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_71 0x1B070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_71 0xE6C1B070u

//! Register Reset Value
#define DESC_DMA_7_EGP_71_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_71_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_71_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_72 Register DESC_DMA_0_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_72 0x1B400
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_72 0xE6C1B400u

//! Register Reset Value
#define DESC_DMA_0_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_72 Register DESC_DMA_1_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_72 0x1B410
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_72 0xE6C1B410u

//! Register Reset Value
#define DESC_DMA_1_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_72 Register DESC_DMA_2_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_72 0x1B420
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_72 0xE6C1B420u

//! Register Reset Value
#define DESC_DMA_2_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_72 Register DESC_DMA_3_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_72 0x1B430
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_72 0xE6C1B430u

//! Register Reset Value
#define DESC_DMA_3_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_72 Register DESC_DMA_4_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_72 0x1B440
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_72 0xE6C1B440u

//! Register Reset Value
#define DESC_DMA_4_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_72 Register DESC_DMA_5_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_72 0x1B450
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_72 0xE6C1B450u

//! Register Reset Value
#define DESC_DMA_5_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_72 Register DESC_DMA_6_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_72 0x1B460
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_72 0xE6C1B460u

//! Register Reset Value
#define DESC_DMA_6_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_72 Register DESC_DMA_7_EGP_72 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_72 0x1B470
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_72 0xE6C1B470u

//! Register Reset Value
#define DESC_DMA_7_EGP_72_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_72_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_72_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_73 Register DESC_DMA_0_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_73 0x1B800
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_73 0xE6C1B800u

//! Register Reset Value
#define DESC_DMA_0_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_73 Register DESC_DMA_1_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_73 0x1B810
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_73 0xE6C1B810u

//! Register Reset Value
#define DESC_DMA_1_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_73 Register DESC_DMA_2_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_73 0x1B820
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_73 0xE6C1B820u

//! Register Reset Value
#define DESC_DMA_2_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_73 Register DESC_DMA_3_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_73 0x1B830
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_73 0xE6C1B830u

//! Register Reset Value
#define DESC_DMA_3_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_73 Register DESC_DMA_4_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_73 0x1B840
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_73 0xE6C1B840u

//! Register Reset Value
#define DESC_DMA_4_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_73 Register DESC_DMA_5_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_73 0x1B850
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_73 0xE6C1B850u

//! Register Reset Value
#define DESC_DMA_5_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_73 Register DESC_DMA_6_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_73 0x1B860
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_73 0xE6C1B860u

//! Register Reset Value
#define DESC_DMA_6_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_73 Register DESC_DMA_7_EGP_73 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_73 0x1B870
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_73 0xE6C1B870u

//! Register Reset Value
#define DESC_DMA_7_EGP_73_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_73_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_73_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_0_EGP_74 Register DESC_DMA_0_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_0_EGP_74 0x1BC00
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_0_EGP_74 0xE6C1BC00u

//! Register Reset Value
#define DESC_DMA_0_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_0_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_1_EGP_74 Register DESC_DMA_1_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_1_EGP_74 0x1BC10
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_1_EGP_74 0xE6C1BC10u

//! Register Reset Value
#define DESC_DMA_1_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_1_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_2_EGP_74 Register DESC_DMA_2_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_2_EGP_74 0x1BC20
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_2_EGP_74 0xE6C1BC20u

//! Register Reset Value
#define DESC_DMA_2_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_2_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_3_EGP_74 Register DESC_DMA_3_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_3_EGP_74 0x1BC30
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_3_EGP_74 0xE6C1BC30u

//! Register Reset Value
#define DESC_DMA_3_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_3_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_4_EGP_74 Register DESC_DMA_4_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_4_EGP_74 0x1BC40
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_4_EGP_74 0xE6C1BC40u

//! Register Reset Value
#define DESC_DMA_4_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_4_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_5_EGP_74 Register DESC_DMA_5_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_5_EGP_74 0x1BC50
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_5_EGP_74 0xE6C1BC50u

//! Register Reset Value
#define DESC_DMA_5_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_5_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_6_EGP_74 Register DESC_DMA_6_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_6_EGP_74 0x1BC60
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_6_EGP_74 0xE6C1BC60u

//! Register Reset Value
#define DESC_DMA_6_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_6_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_7_EGP_74 Register DESC_DMA_7_EGP_74 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_7_EGP_74 0x1BC70
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_7_EGP_74 0xE6C1BC70u

//! Register Reset Value
#define DESC_DMA_7_EGP_74_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_74_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_7_EGP_74_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_0 Register DESC_DMA_EGP_PON_0 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_0 0x40000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_0 0xE6C40000u

//! Register Reset Value
#define DESC_DMA_EGP_PON_0_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_0_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_0_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_1 Register DESC_DMA_EGP_PON_1 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_1 0x40010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_1 0xE6C40010u

//! Register Reset Value
#define DESC_DMA_EGP_PON_1_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_1_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_1_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_2 Register DESC_DMA_EGP_PON_2 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_2 0x40020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_2 0xE6C40020u

//! Register Reset Value
#define DESC_DMA_EGP_PON_2_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_2_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_2_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_3 Register DESC_DMA_EGP_PON_3 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_3 0x40030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_3 0xE6C40030u

//! Register Reset Value
#define DESC_DMA_EGP_PON_3_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_3_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_3_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_4 Register DESC_DMA_EGP_PON_4 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_4 0x40040
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_4 0xE6C40040u

//! Register Reset Value
#define DESC_DMA_EGP_PON_4_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_4_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_4_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_5 Register DESC_DMA_EGP_PON_5 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_5 0x40050
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_5 0xE6C40050u

//! Register Reset Value
#define DESC_DMA_EGP_PON_5_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_5_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_5_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_6 Register DESC_DMA_EGP_PON_6 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_6 0x40060
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_6 0xE6C40060u

//! Register Reset Value
#define DESC_DMA_EGP_PON_6_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_6_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_6_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_7 Register DESC_DMA_EGP_PON_7 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_7 0x40070
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_7 0xE6C40070u

//! Register Reset Value
#define DESC_DMA_EGP_PON_7_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_7_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_7_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_8 Register DESC_DMA_EGP_PON_8 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_8 0x40080
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_8 0xE6C40080u

//! Register Reset Value
#define DESC_DMA_EGP_PON_8_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_8_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_8_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_9 Register DESC_DMA_EGP_PON_9 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_9 0x40090
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_9 0xE6C40090u

//! Register Reset Value
#define DESC_DMA_EGP_PON_9_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_9_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_9_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_10 Register DESC_DMA_EGP_PON_10 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_10 0x400A0
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_10 0xE6C400A0u

//! Register Reset Value
#define DESC_DMA_EGP_PON_10_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_10_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_10_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_11 Register DESC_DMA_EGP_PON_11 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_11 0x400B0
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_11 0xE6C400B0u

//! Register Reset Value
#define DESC_DMA_EGP_PON_11_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_11_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_11_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_12 Register DESC_DMA_EGP_PON_12 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_12 0x400C0
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_12 0xE6C400C0u

//! Register Reset Value
#define DESC_DMA_EGP_PON_12_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_12_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_12_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_13 Register DESC_DMA_EGP_PON_13 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_13 0x400D0
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_13 0xE6C400D0u

//! Register Reset Value
#define DESC_DMA_EGP_PON_13_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_13_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_13_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_14 Register DESC_DMA_EGP_PON_14 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_14 0x400E0
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_14 0xE6C400E0u

//! Register Reset Value
#define DESC_DMA_EGP_PON_14_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_14_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_14_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DESC_DMA_EGP_PON_15 Register DESC_DMA_EGP_PON_15 - Egress Port 128 Bit DMA Descriptor
//! @{

//! Register Offset (relative)
#define DESC_DMA_EGP_PON_15 0x400F0
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DESC_DMA_EGP_PON_15 0xE6C400F0u

//! Register Reset Value
#define DESC_DMA_EGP_PON_15_RST 0x00000000000000000000000000000000u

//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_15_DESC_POS 0
//! Field DESC - Descriptor for Egress DMA Port
#define DESC_DMA_EGP_PON_15_DESC_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DBG_DESC128_0 Register DBG_DESC128_0 - Hardware Debug Register
//! @{

//! Register Offset (relative)
#define DBG_DESC128_0 0x80000
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DBG_DESC128_0 0xE6C80000u

//! Register Reset Value
#define DBG_DESC128_0_RST 0x00000000000000000000000000000000u

//! Field DBG - Debug
#define DBG_DESC128_0_DBG_POS 0
//! Field DBG - Debug
#define DBG_DESC128_0_DBG_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup DBG_DESC128_1 Register DBG_DESC128_1 - Hardware Debug Register
//! @{

//! Register Offset (relative)
#define DBG_DESC128_1 0x80010
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_DBG_DESC128_1 0xE6C80010u

//! Register Reset Value
#define DBG_DESC128_1_RST 0x00000000000000000000000000000000u

//! Field DBG - Debug
#define DBG_DESC128_1_DBG_POS 0
//! Field DBG - Debug
#define DBG_DESC128_1_DBG_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup TEST_DESC128_0 Register TEST_DESC128_0 - Hardware Test Register
//! @{

//! Register Offset (relative)
#define TEST_DESC128_0 0x80020
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_TEST_DESC128_0 0xE6C80020u

//! Register Reset Value
#define TEST_DESC128_0_RST 0x00000000000000000000000000000000u

//! Field TEST - Test
#define TEST_DESC128_0_TEST_POS 0
//! Field TEST - Test
#define TEST_DESC128_0_TEST_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! \defgroup TEST_DESC128_1 Register TEST_DESC128_1 - Hardware Test Register
//! @{

//! Register Offset (relative)
#define TEST_DESC128_1 0x80030
//! Register Offset (absolute) for 1st Instance CQM_DMA_DESC_PORT
#define CQM_DMA_DESC_PORT_TEST_DESC128_1 0xE6C80030u

//! Register Reset Value
#define TEST_DESC128_1_RST 0x00000000000000000000000000000000u

//! Field TEST - Test
#define TEST_DESC128_1_TEST_POS 0
//! Field TEST - Test
#define TEST_DESC128_1_TEST_MASK 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFu

//! @}

//! @}

#endif
