$date
	Mon Feb 16 23:24:52 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sync_piso $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ load $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 " clk $end
$var wire 4 ( in [3:0] $end
$var wire 1 $ load $end
$var wire 1 % rst $end
$var wire 4 ) q [3:0] $end
$var wire 1 ! out $end
$scope module jk1 $end
$var wire 1 " clk $end
$var wire 1 * q_bar $end
$var wire 1 + r $end
$var wire 1 % rst $end
$var wire 1 , s $end
$var reg 1 - q $end
$upscope $end
$scope module jk2 $end
$var wire 1 " clk $end
$var wire 1 . q_bar $end
$var wire 1 / r $end
$var wire 1 % rst $end
$var wire 1 0 s $end
$var reg 1 1 q $end
$upscope $end
$scope module jk3 $end
$var wire 1 " clk $end
$var wire 1 2 q_bar $end
$var wire 1 3 r $end
$var wire 1 % rst $end
$var wire 1 4 s $end
$var reg 1 5 q $end
$upscope $end
$scope module jk4 $end
$var wire 1 " clk $end
$var wire 1 6 q_bar $end
$var wire 1 7 r $end
$var wire 1 % rst $end
$var wire 1 8 s $end
$var reg 1 9 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
09
08
17
16
05
14
03
12
01
00
1/
1.
0-
1,
0+
1*
b0 )
b101 (
b1111 '
b1010 &
1%
1$
b101 #
0"
0!
$end
#5
1"
#10
0"
#15
0*
02
b1010 '
1-
b101 )
15
0/
13
07
10
04
18
b100 &
1"
b1011 #
b1011 (
0%
#20
0"
#25
03
17
08
14
06
1!
12
0.
b100 '
19
05
b1011 )
11
1"
0$
#30
0"
#35
07
18
02
16
0!
b1000 '
15
b111 )
09
1"
#40
0"
#45
06
1!
b0 '
b1111 )
19
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1+
1/
13
17
00
0,
04
08
1*
1.
12
16
0!
b1111 '
0-
01
05
b0 )
09
1"
1%
#80
0"
#85
06
1!
0.
b101 '
19
b1010 )
11
1+
10
0/
18
07
b101 &
1"
1$
b1010 #
b1010 (
0%
#90
00
1/
14
03
08
17
0"
0$
#95
13
07
04
18
1.
02
16
0!
b1011 '
01
15
b100 )
09
1"
#100
0"
#105
17
08
06
1!
12
b111 '
19
b1000 )
05
1"
#110
0"
#115
16
0!
b1111 '
b0 )
09
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
