<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=2183" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2006-11-01T09:52:33-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=2183</id>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-11-01T09:52:33-07:00</updated>
<published>2006-11-01T09:52:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=19024#p19024</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=19024#p19024"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=19024#p19024"><![CDATA[
<div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />I assume you mean pin 26 and not 23 of the 6264...<br /></div><br />Raah, this annoy me. Why am I always writing stuff down wrong ?<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />that oughta do it. mod requires 3 wires, for &lt;board A13&gt; -&gt; &lt;62256 pin 26&gt;, &lt;board A14&gt; -&gt; &lt;62256 pin 1&gt;, &lt;board /CE (pin 26)&gt; -&gt; &lt;62256 pin 20&gt;<br /></div><br />Yes. In SXROM case, "board A13" would be CHR A14, and "board A14" would be CHR A15. But what about "board /CE" ? This one doesn't exist, because the MMC1 doesn't output anything for pin 23 /CE, but only for pin 26 CE. So if you do it like you said, the WRAM will be enabled when the CPU acess ROM, but disabled when trying to acess RAM. That wouldn't work of course.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Wed Nov 01, 2006 9:52 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Lord Nightmare]]></name></author>
<updated>2006-11-01T08:54:42-07:00</updated>
<published>2006-11-01T08:54:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=19021#p19021</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=19021#p19021"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=19021#p19021"><![CDATA[
I assume you mean pin 26 and not 23 of the 6264...<br />This makes things slightly more interesting, since we need to 'sanitize' the pinout before using it:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">board holes:     62256 pins:<br />&lt;A13 source&gt;     26<br />&lt;A14 source&gt;     1<br />1                N/C<br />2                2<br />3                3<br />...              ...<br />19               19<br />20               N/C<br />21               21<br />22               22<br />...              ...<br />25               25<br />26               20<br />27               27<br />28               28<br /></div><br /><br />that oughta do it. mod requires 3 wires, for &lt;board A13&gt; -&gt; &lt;62256 pin 26&gt;, &lt;board A14&gt; -&gt; &lt;62256 pin 1&gt;, &lt;board /CE (pin 26)&gt; -&gt; &lt;62256 pin 20&gt;<br /><br />Lord Nightmare<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=399">Lord Nightmare</a> — Wed Nov 01, 2006 8:54 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-10-30T10:18:13-07:00</updated>
<published>2006-10-30T10:18:13-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18970#p18970</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18970#p18970"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18970#p18970"><![CDATA[
Sorry to come up with a wrong pinout. It had teach me to not take any info found on the net as accurate regardless of where it comes.<br />Anyway, there is still a small problems : pin 23 of 6264 it teach to be 'NC' in what I've posted, but acutally is a secondary active high CS input, that the MMC1 seems to have used rather than the classical /CE of pin 20, wich I assume is tied low on normal MMC1 carts. This bad idea from Nintendo make our life harder when trying to rewire a normal cart to support 32kb chips, unless I'm totally misunderstanding something.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Mon Oct 30, 2006 10:18 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Lord Nightmare]]></name></author>
<updated>2006-10-30T09:43:38-07:00</updated>
<published>2006-10-30T09:43:38-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18969#p18969</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18969#p18969"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18969#p18969"><![CDATA[
the 62256 diagram there is wrong.<br />pins 22, 21, 20, 19, 18, 17 are incorrect.<br /><br />it should be:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">    +--&#40;&#41;--+<br />A14 | 1  28| VCC<br />A12 | 2  27| /WE<br /> A7 | 3  26| A13<br /> A6 | 4  25| A8<br /> A5 | 5  24| A9<br /> A4 | 6  23| A11<br /> A3 | 7  22| /OE<br /> A2 | 8  21| A10<br /> A1 | 9  20| /CS<br /> A0 |10  19| D7<br /> D0 |11  18| D6<br /> D1 |12  17| D5<br /> D2 |13  16| D4<br />GND |14  15| D3<br />    +------+<br /></div><br /><br />That makes the mod significantly easier: bend pins 1 and 26 of the 62256 straight to the side so they don't go into the board, and hook them to the logic gates/mapper chip, so it properly banks the memory. Other than those 2 pins all pins match. If the pin 26 trace on the board doesn't go anywhere you don't even need to bend it, though bending it to the side probably makes soldering on a wire much easier.<br /><br />Lord Nightmare<br /><br />P.S. DanSS got an FF1+2 board and mapped out the whole SXROM mapper hookup properly, he just hasn't added it to the wiki yet iirc.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=399">Lord Nightmare</a> — Mon Oct 30, 2006 9:43 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-10-30T10:13:22-07:00</updated>
<published>2006-10-30T05:07:27-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18963#p18963</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18963#p18963"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18963#p18963"><![CDATA[
This is a shame, beacause this make the task to create a SXROM by modifing a standard SNROM a lot harder. Normally, you could just disolver the 64k SRAM chip and replace it with the 256k one, by changing a few connexions.<br />Looking at the chips pinout :<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">EDIT : Removed wrong pinout found somewhere random on the net.</div><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">05. SRAM &#40;8KB&#41; 6264 Pinout:<br /><br />                        __  __<br />                   +5V |01\/28| +5V<br />                   A12 |02  27| /WE<br />                    A7 |03  26| NC<br />                    A6 |04  25| A8<br />                    A5 |05  24| A9<br />                    A4 |06  23| A11<br />                    A3 |07  22| /OE<br />                    A2 |08  21| A10<br />                    A1 |09  20| /CE<br />                    A0 |10  19| D7<br />                    D0 |11  18| D6<br />                    D1 |12  17| D5<br />                    D2 |13  16| D4<br />                   GND |14  15| D3<br />                        ------</div><br />The only modifications would be pins 1, 18, 19, 20, 21 and 26, wich would be rather easy to do. However, to invert CE, that makes the modification somewhat trickier to do.<br /><br />Since it is also easy to modify a SNROM board to get a SUROM equivalent of it (by just adding one or two wires from the normal SNROM modification needed to insert standard EPROMs), it would be easy to get a board to have amazing ROM and RAM size allowing big RPGs taking advantage of MMC1's capabilities.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Mon Oct 30, 2006 5:07 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Memblers]]></name></author>
<updated>2006-10-29T23:30:02-07:00</updated>
<published>2006-10-29T23:30:02-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18958#p18958</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18958#p18958"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18958#p18958"><![CDATA[
CE is high (8kB SRAMs have separate low and high enables).  Presumably it would be safer during the startup state.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=10">Memblers</a> — Sun Oct 29, 2006 11:30 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[dvdmth]]></name></author>
<updated>2006-10-29T17:38:01-07:00</updated>
<published>2006-10-29T17:38:01-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18956#p18956</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18956#p18956"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18956#p18956"><![CDATA[
I looked at the MMC1 pinout on Kevtris' site, and the WRAM enable pin was labeled "WRAM CE" and not "WRAM /CE."  I don't know if it's a typo or if the output is high for WRAM accesses.  If it's the latter, then (assuming my understanding of the hardware is right) it would need to be inverted before entering the WRAM chip as /CS.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=360">dvdmth</a> — Sun Oct 29, 2006 5:38 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-10-29T11:02:00-07:00</updated>
<published>2006-10-29T11:02:00-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18941#p18941</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18941#p18941"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18941#p18941"><![CDATA[
Well, I don't think so. All I can say is that at least ONE gate is used (on pins 1&amp;2) and the output of pin 2 go to the pin 20 of the RAM, wich seem to be /CS. I cannot see what is input on pin 1. Also it don't see that there is any input to pin 3 and 5 (I'm unsure) and pin 9, 11 and 13 are grounded. All outputs have only tracks leading outise of the board, but I don't see any significant use of any other output than pin 2.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sun Oct 29, 2006 11:02 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2006-10-29T09:09:03-07:00</updated>
<published>2006-10-29T09:09:03-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18940#p18940</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18940#p18940"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18940#p18940"><![CDATA[
Is the inverter used as an inverting buffer to clean up the signal coming off the CHR address lines?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Oct 29, 2006 9:09 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-10-29T04:46:03-07:00</updated>
<published>2006-10-29T04:46:03-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18937#p18937</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18937#p18937"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18937#p18937"><![CDATA[
Sorry for triple-posting, but wait ...<br /><a href="http://nesdev.com/bbs/viewtopic.php?t=2410" class="postlink">Tokmaru's New thread</a> made me wondering something :<br /><br />The SOROM board has no inverter to handle both chips, but I assume the thing noted Q1 is a transistor in an uncomon package, and that it does the inversion.<br /><br />However, the SXROM has a 74HC04 inverter and I really cannot see what it is used. Look like only 3 gates are used, because the 3 others seems just tied to either VCC or GND (cannot see well), and Nintendo always did that with unused gate on their board. The inverter is obvioulsy close to the 32kb RAM chip, so it would have to do something with it, but normally the adresses don't need to be inverted or anything. Does anybody have an idea ?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sun Oct 29, 2006 4:46 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-10-28T03:10:10-07:00</updated>
<published>2006-10-28T03:10:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18903#p18903</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18903#p18903"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18903#p18903"><![CDATA[
OK, I've put most things on the Wiki.<br />Now, I guess something should be done to avoid confusion between SxROM and SXROM (that is, the whole set of 'S' board using MMC1 and the particular SXROM). The 'x' letter probably come from it is the most used algebra variable letter, and has been used to show the letter can vary in the whole section of MMC1 board, while the 'S' letter doesn't varry. While the case currently distinct both, I think somethiny better could come up. That implict make a lot of changes on the Wiki, and rename whole pages, so I cannot go on and just do it myself.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Sat Oct 28, 2006 3:10 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-10-18T13:49:53-07:00</updated>
<published>2006-10-18T13:49:53-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18609#p18609</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18609#p18609"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18609#p18609"><![CDATA[
That means the game actually only uses banks 0 and 2 of its 32kb SRAM chip, if I understand things right.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Wed Oct 18, 2006 1:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[dvdmth]]></name></author>
<updated>2006-10-18T12:13:42-07:00</updated>
<published>2006-10-18T12:13:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18607#p18607</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18607#p18607"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18607#p18607"><![CDATA[
OK, your post looks right now, at least to the extent I can make out from what is known.  As stated earlier, an inspection on the individual pin connections should clear up any remaining issues with regard to this board type.<br /><br />Incidentally, I took a peek at Final Fantasy I &amp; II, and it appears to set the CHR bank register to either $00 or $18, depending on the game selected.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=360">dvdmth</a> — Wed Oct 18, 2006 12:13 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Bregalad]]></name></author>
<updated>2006-10-18T09:21:44-07:00</updated>
<published>2006-10-18T09:21:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18596#p18596</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18596#p18596"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18596#p18596"><![CDATA[
Sorry, those bits are confusing me. I've edited my old post to correct the information. Say if there is still something wrong.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=38">Bregalad</a> — Wed Oct 18, 2006 9:21 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[dvdmth]]></name></author>
<updated>2006-10-18T09:14:33-07:00</updated>
<published>2006-10-18T09:14:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18595#p18595</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18595#p18595"/>
<title type="html"><![CDATA[New MMC1 board - HVC-SXROM]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=2183&amp;p=18595#p18595"><![CDATA[
I thought SOROM used bit 4 of $A000 for its SRAM banking - perhaps I'm mistaken though.<br /><br />If CHR A14 and A15 go to SRAM, then that should correspond to bits 2-3 of $A000, not bits 1-2 as I was thinking.  I suppose bit 4 could control 256K PRG segmentation like SUROM, leaving bit 1 the only unused bit (with bit 0 controlling CHR banking in 4K mode, as is the case for all MMC1 variants).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=360">dvdmth</a> — Wed Oct 18, 2006 9:14 am</p><hr />
]]></content>
</entry>
</feed>