ram distributed $__Mem {
    abits 16;
    width 32;
    init none;
    cost 1;

    option "config_bits" 1 {
        cost 1;

        port srsw "RW0" {
            clken;
            clock posedge;
            optional_rw;
            rdinit none;
            rdsrst none;
            rdwr old;
        }
        

    }
    option "config_bits" 0 {
        cost 2;

        port arsw "RW0" {
            clken;
            clock posedge;
            optional_rw;
        }

    }
}