var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[34.8313, 21.9127, 14.8917, 23.4058, 2.56917], "total":[172902, 254469, 635, 39, 716], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[9588, 10682, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 3 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"trmv.cl:66 (_aLoader_uA_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"trmv.cl", "line":66}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"trmv.cl:67 (_xLoader_xFeeder_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"trmv.cl", "line":67}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"trmv.cl:68 (_xFeeder_uX_channel)", "type":"resource", "data":[11, 102, 1, 0, 0], "debug":[[{"filename":"trmv.cl", "line":68}]], "details":[{"type":"text", "text":"Channel is implemented 32 bits wide by 256 deep."}, {"type":"brief", "text":"32b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"trmv.cl:69 (_Out_unloader_channel)", "type":"resource", "data":[11, 3078, 26, 0, 0], "debug":[[{"filename":"trmv.cl", "line":69}]], "details":[{"type":"text", "text":"Channel is implemented 1024 bits wide by 256 deep."}, {"type":"brief", "text":"1024b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[4.91043, 3.10229, 2.08936, 4.64431, 2.10804], "total_kernel_resources":[15806, 35703, 126, 32, 535], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_62\' (trmv.cl:258)\\n - \'_66\' (trmv.cl:265)\\n - \'_67\' (trmv.cl:269)\\n - \'_79\' (trmv.cl:305)\\n - \'_uZ_shreg\' (trmv.cl:237)", "type":"resource", "data":[2848, 4896, 0, 0, 64], "debug":[[{"filename":"trmv.cl", "line":237}], [{"filename":"trmv.cl", "line":258}], [{"filename":"trmv.cl", "line":265}], [{"filename":"trmv.cl", "line":269}], [{"filename":"trmv.cl", "line":305}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 4 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 8"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 4 width by 1 depth,\\n32 regs, 32 width by 8 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_uA_s0_i\' (trmv.cl:247)\\n - \'_uA_s0_k\' (trmv.cl:251)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}], [{"filename":"trmv.cl", "line":251}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Out_unloader_channel_array\' (trmv.cl:243)", "type":"resource", "data":[1585, 7777, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":243}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 32 and depth 1"}, {"type":"text", "text":"32 registers of width 32 and depth 4"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 32 width by 1 depth,\\n32 regs, 32 width by 4 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_i\' (trmv.cl:247)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_k\' (trmv.cl:251)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":251}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uA_s0_kk_ii\' (trmv.cl:253)", "type":"resource", "data":[14, 52, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":253}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 63, 0, 0, 0]}, {"name":"trmv.cl:247", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:247", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:350", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":350}]]}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[102, 273, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[102, 273, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[747, 1200, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"trmv.cl:243", "type":"resource", "data":[620, 924, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":243}]]}, {"name":"trmv.cl:247", "type":"resource", "data":[38.6667, 144, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}]]}, {"name":"trmv.cl:324", "type":"resource", "data":[88, 132, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":324}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:243", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":243}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:247", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:251", "type":"resource", "data":[168, 34, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":251}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:330", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":330}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1129, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 1129, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[328, 1293, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"trmv.cl:243", "type":"resource", "data":[225, 1008, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":243}]]}, {"name":"trmv.cl:247", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}]]}, {"name":"trmv.cl:251", "type":"resource", "data":[30.4, 54, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":251}]]}, {"name":"trmv.cl:324", "type":"resource", "data":[32, 144, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":324}]]}, {"name":"trmv.cl:330", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":330}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 112], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:251", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":251}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:308", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":308}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:331", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":331}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1024, 2048, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1024, 2048, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:243", "type":"resource", "data":[381.333, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":243}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[381.333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:324", "type":"resource", "data":[69.3333, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":324}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[69.3333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:333", "type":"resource", "data":[381.333, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":333}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[381.333, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3112, 10442, 49, 0, 233], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3112, 10442, 49, 0, 233]}]}, {"name":"Feedback", "type":"resource", "data":[1069, 2849, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[128.667, 96, 0, 0, 0]}, {"name":"trmv.cl:237", "type":"resource", "data":[63, 42, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":237}]]}, {"name":"trmv.cl:243", "type":"resource", "data":[563, 2162, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":243}]]}, {"name":"trmv.cl:247", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":247}]]}, {"name":"trmv.cl:251", "type":"resource", "data":[40, 25, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":251}]]}, {"name":"trmv.cl:253", "type":"resource", "data":[24, 19, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":253}]]}, {"name":"trmv.cl:265", "type":"resource", "data":[36, 24, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":265}]]}, {"name":"trmv.cl:308", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":308}]]}, {"name":"trmv.cl:324", "type":"resource", "data":[161, 396, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":324}]]}, {"name":"trmv.cl:330", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":330}]]}, {"name":"trmv.cl:331", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":331}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 77, 0, 110], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[70, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":0}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":56, "data":[56, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":112, "data":[14, 0, 0, 0, 0]}]}, {"name":"trmv.cl:237", "type":"resource", "data":[35, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":237}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":28, "data":[28, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":56, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:251", "type":"resource", "data":[1.33333, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":251}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:253", "type":"resource", "data":[53.8333, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":253}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:265", "type":"resource", "data":[20, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":265}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":4, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":8, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:275", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":275}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:278", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":278}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:307", "type":"resource", "data":[10, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":307}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:309", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":309}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:310", "type":"resource", "data":[1024, 1024, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":310}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[1024, 1024, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:323", "type":"resource", "data":[0, 0, 0, 16, 0], "debug":[[{"filename":"trmv.cl", "line":323}]], "children":[{"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"trmv.cl:324", "type":"resource", "data":[35, 0, 0, 16, 0], "debug":[[{"filename":"trmv.cl", "line":324}]], "children":[{"name":"4-bit Integer Subtract", "type":"resource", "count":28, "data":[28, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":56, "data":[7, 0, 0, 0, 0]}, {"name":"Hardened Floating-Point Multiply-Add", "type":"resource", "count":32, "data":[0, 0, 0, 16, 0]}], "replace_name":"true"}, {"name":"trmv.cl:328", "type":"resource", "data":[10, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":328}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[10, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:332", "type":"resource", "data":[1.83333, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":332}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:333", "type":"resource", "data":[838, 32, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":333}]], "children":[{"name":"32-bit Select", "type":"resource", "count":32, "data":[838, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:344", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":344}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.978239, 0.516854, 0.49368, 1.17951, 0], "total_kernel_resources":[3796, 8436, 32, 0, 31], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (trmv.cl:83)\\n - \'_aLoader_s0_k\' (trmv.cl:87)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}], [{"filename":"trmv.cl", "line":87}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (trmv.cl:83)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii\' (trmv.cl:89)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":89}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (trmv.cl:80)", "type":"resource", "data":[21, 108, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":80}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"3 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n3 regs, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 114, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"trmv.cl:83", "type":"resource", "data":[2, 51, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}]]}, {"name":"trmv.cl:85", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":85}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:83", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:118", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":118}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 37, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 37, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"trmv.cl:80", "type":"resource", "data":[5, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":80}]]}, {"name":"trmv.cl:83", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}, {"name":"trmv.cl:80", "type":"resource", "data":[69, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":80}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:83", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:87", "type":"resource", "data":[184, 35, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":87}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[48, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 70, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 70, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[32, 54, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:80", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":80}]]}, {"name":"trmv.cl:83", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}]]}, {"name":"trmv.cl:87", "type":"resource", "data":[22, 49, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":87}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:87", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":87}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:89", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":89}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[155, 395, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[155, 395, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[51, 40, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"trmv.cl:103", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":103}]]}, {"name":"trmv.cl:80", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":80}]]}, {"name":"trmv.cl:83", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":83}]]}, {"name":"trmv.cl:87", "type":"resource", "data":[17, 13, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":87}]]}, {"name":"trmv.cl:89", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":89}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:87", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":87}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:89", "type":"resource", "data":[21.5, 1.5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":89}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:93", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":93}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:96", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"trmv.cl", "line":96}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"trmv.cl:99", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"trmv.cl", "line":99}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"trmv.cl:113", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":113}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[1.28208, 0.647589, 0.669827, 0, 0], "total_kernel_resources":[3673, 11446, 0, 0, 93], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmv.cl:358)\\n - \'_108\' (trmv.cl:374)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":358}], [{"filename":"trmv.cl", "line":374}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (trmv.cl:358)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":358}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (trmv.cl:361)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_ii\' (trmv.cl:363)", "type":"resource", "data":[7, 8, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":363}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii\' (trmv.cl:368)", "type":"resource", "data":[31, 111, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":368}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 6 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"trmv.cl:357 (_Out_unloader_channel_array.s)", "type":"resource", "data":[520, 4096, 0, 0, 32], "debug":[[{"filename":"trmv.cl", "line":357}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"8 (banked on bits 3, 4, 5)", "Bank width":"64 bits", "Bank depth":"2 words", "Total replication":"1", "Clock":"Running memory at 2x clock to support more concurrent ports", "Additional information":[{"type":"text", "text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 17 writes. "}, {"type":"text", "text":"Banked on bits 3, 4, 5 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n128B requested,\\n128B implemented."}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"trmv.cl:361", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:361", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[17, 36, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[17, 36, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[17, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:358", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":358}]]}, {"name":"trmv.cl:361", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]]}, {"name":"trmv.cl:370", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":370}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:358", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":358}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:361", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:363", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":363}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:379", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":379}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:366", "type":"resource", "data":[36, 24, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":366}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[36, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"trmv.cl", "line":"357"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:370", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":370}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[302, 1662, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[302, 1629, 0, 0, 0]}, {"name":"trmv.cl:361", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]]}, {"name":"trmv.cl:365", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":365}]]}]}, {"name":"Feedback", "type":"resource", "data":[40, 24, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:358", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":358}]]}, {"name":"trmv.cl:361", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]]}, {"name":"trmv.cl:363", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":363}]]}, {"name":"trmv.cl:370", "type":"resource", "data":[15, 7, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":370}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 5], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:363", "type":"resource", "data":[6, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":363}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:365", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":365}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:366", "type":"resource", "data":[544, 384, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":366}]], "children":[{"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"trmv.cl", "line":"357"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmv.cl:368", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":368}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:370", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":370}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[55, 253, 0, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[55, 253, 0, 0, 6]}]}, {"name":"Feedback", "type":"resource", "data":[104, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0]}, {"name":"trmv.cl:361", "type":"resource", "data":[34, 29, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]]}, {"name":"trmv.cl:363", "type":"resource", "data":[18, 16, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":363}]]}, {"name":"trmv.cl:368", "type":"resource", "data":[17, 14, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":368}]]}, {"name":"trmv.cl:370", "type":"resource", "data":[34, 106, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":370}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:361", "type":"resource", "data":[2.5, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":361}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:368", "type":"resource", "data":[43.5, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":368}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"6-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"6-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:370", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":370}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"trmv.cl", "line":"357"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmv.cl:372", "type":"resource", "data":[391, 2128, 0, 0, 31], "debug":[[{"filename":"trmv.cl", "line":372}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[391, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"trmv.cl:374", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":374}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[27, 19, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:370", "type":"resource", "data":[27, 19, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":370}]]}]}]}]}, {"name":"kernel_xFeeder", "compute_units":1, "type":"function", "total_percent":[0.0586962, 0.0409644, 0.0220037, 0.0368596, 0], "total_kernel_resources":[230, 376, 1, 0, 6], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_57\' (trmv.cl:227)\\n - \'_xFeeder_cycle_temp\' (trmv.cl:185)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":185}], [{"filename":"trmv.cl", "line":227}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xFeeder_uX_channel_array\' (trmv.cl:184)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":184}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"trmv.cl:186 (_xFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 1, 0, 0], "debug":[[{"filename":"trmv.cl", "line":186}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"kernel_xFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:186", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":186}]]}, {"name":"trmv.cl:188", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":188}]]}]}]}, {"name":"kernel_xFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 210, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 210, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:184", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":184}]]}, {"name":"trmv.cl:185", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":185}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 12, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:184", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":184}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:192", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":192}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:195", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":195}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:202", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":202}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"trmv.cl", "line":"186"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmv.cl:205", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":205}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:215", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":215}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"trmv.cl", "line":"186"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"trmv.cl:223", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":223}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:227", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":227}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[0.88855, 0.555595, 0.382491, 0.84777, 0.461133], "total_kernel_resources":[3927, 6536, 23, 7, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmv.cl:128)\\n - \'_33\' (trmv.cl:171)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":128}], [{"filename":"trmv.cl", "line":171}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_xLoader_s0_i\' (trmv.cl:132)\\n - \'_xLoader_s0_k\' (trmv.cl:139)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}], [{"filename":"trmv.cl", "line":139}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (trmv.cl:128)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":128}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_i\' (trmv.cl:132)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_k\' (trmv.cl:139)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":139}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (trmv.cl:141)", "type":"resource", "data":[7, 13, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":141}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 9 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 32, 0, 0, 0]}, {"name":"trmv.cl:130", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":130}]]}, {"name":"trmv.cl:132", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}]]}, {"name":"trmv.cl:136", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":136}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:132", "type":"resource", "data":[85, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[36, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"trmv.cl:176", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":176}]]}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[196, 700, 0, 0, 11], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[196, 700, 0, 0, 11]}]}, {"name":"Feedback", "type":"resource", "data":[26, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"trmv.cl:128", "type":"resource", "data":[4, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":128}]]}, {"name":"trmv.cl:132", "type":"resource", "data":[21.6667, 79, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 3, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:128", "type":"resource", "data":[40, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":128}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:132", "type":"resource", "data":[141, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:135", "type":"resource", "data":[742, 160, 4, 7, 0], "debug":[[{"filename":"trmv.cl", "line":135}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[742, 160, 4, 7, 0]}], "replace_name":"true"}, {"name":"trmv.cl:139", "type":"resource", "data":[246, 34, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":139}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[45, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:144", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":144}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 104, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 104, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[57, 100, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"trmv.cl:128", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":128}]]}, {"name":"trmv.cl:132", "type":"resource", "data":[13.7333, 29, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}]]}, {"name":"trmv.cl:139", "type":"resource", "data":[30.4, 54, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":139}]]}, {"name":"trmv.cl:144", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":144}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:139", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":139}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:141", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":141}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:145", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":145}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:146", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":146}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[87, 378, 1, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[87, 378, 1, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[91, 127, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.66667, 12, 0, 0, 0]}, {"name":"trmv.cl:128", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":128}]]}, {"name":"trmv.cl:132", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":132}]]}, {"name":"trmv.cl:139", "type":"resource", "data":[28, 17.5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":139}]]}, {"name":"trmv.cl:141", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":141}]]}, {"name":"trmv.cl:144", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":144}]]}, {"name":"trmv.cl:146", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":146}]]}, {"name":"trmv.cl:154", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":154}]]}, {"name":"trmv.cl:171", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":171}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"trmv.cl:139", "type":"resource", "data":[1.16667, 0.666667, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":139}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[0.666667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:141", "type":"resource", "data":[17.6667, 1.66667, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":141}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0.666667, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}, {"name":"9-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:146", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":146}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:157", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":157}]], "children":[{"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:158", "type":"resource", "data":[530.833, 2050.33, 15, 0, 0], "debug":[[{"filename":"trmv.cl", "line":158}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[504, 2050, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"trmv.cl:167", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":167}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"trmv.cl:171", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"trmv.cl", "line":171}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[9588,10682,0,0,0],"details":[{"text":"Global interconnect for 3 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 3 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,3078,26,0,0],"debug":[[{"filename":"trmv.cl","line":66}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:66 (_aLoader_uA_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"trmv.cl","line":67}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:67 (_xLoader_xFeeder_channel)","type":"resource"},{"data":[11,102,1,0,0],"debug":[[{"filename":"trmv.cl","line":68}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:68 (_xFeeder_uX_channel)","type":"resource"},{"data":[11,3078,26,0,0],"debug":[[{"filename":"trmv.cl","line":69}]],"details":[{"text":"Channel is implemented 1024 bits wide by 256 deep.","type":"text"},{"text":"1024b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"trmv.cl:69 (_Out_unloader_channel)","type":"resource"}],"data":[44,6360,54,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[2185,5372,77,0,228],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[2848,4896,0,0,64],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 4 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 8","type":"text"},{"text":"Shift Register,\\n32 regs, 4 width by 1 depth,\\n32 regs, 32 width by 8 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_62\' (trmv.cl:258)\\n - \'_66\' (trmv.cl:265)\\n - \'_67\' (trmv.cl:269)\\n - \'_79\' (trmv.cl:305)\\n - \'_uZ_shreg\' (trmv.cl:237)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_uA_s0_i\' (trmv.cl:247)\\n - \'_uA_s0_k\' (trmv.cl:251)","type":"resource"},{"data":[1585,7777,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"32 registers of width 32 and depth 4","type":"text"},{"text":"Shift Register,\\n32 regs, 32 width by 1 depth,\\n32 regs, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Out_unloader_channel_array\' (trmv.cl:243)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_i\' (trmv.cl:247)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_k\' (trmv.cl:251)","type":"resource"},{"data":[14,52,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uA_s0_kk_ii\' (trmv.cl:253)","type":"resource"},{"children":[{"count":5,"data":[4254,13955,49,0,233],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":56,"data":[56,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":112,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"4-bit Select","type":"resource"}],"data":[4328,13956,49,0,233],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[294,36,0,0,0],"debug":[[{"filename":"trmv.cl","line":247}]],"name":"trmv.cl:247","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":243}]],"name":"33-bit Select","type":"resource"},{"count":32,"data":[381.333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":243}]],"name":"32-bit Select","type":"resource"}],"data":[408.333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":243}]],"name":"trmv.cl:243","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"1-bit Or","type":"resource"}],"data":[246.333333,34,0,0,0],"debug":[[{"filename":"trmv.cl","line":251}]],"name":"trmv.cl:251","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":330}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":330}]],"name":"trmv.cl:330","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":308}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":308}]],"name":"trmv.cl:308","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":331}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":331}]],"name":"trmv.cl:331","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[69.3333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"32-bit Select","type":"resource"},{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":56,"data":[7,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"4-bit Select","type":"resource"},{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[104.3333,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":324}]],"name":"trmv.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1219.333,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":333}]],"name":"32-bit Select","type":"resource"}],"data":[1219.333,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":333}]],"name":"trmv.cl:333","replace_name":"true","type":"resource"},{"children":[{"count":28,"data":[28,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":237}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":56,"data":[7,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":237}]],"name":"4-bit Select","type":"resource"}],"data":[35,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":237}]],"name":"trmv.cl:237","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"32-bit Integer Add","type":"resource"}],"data":[53.8333,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":253}]],"name":"trmv.cl:253","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":265}]],"name":"4-bit Integer Subtract","type":"resource"},{"count":8,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":265}]],"name":"4-bit Select","type":"resource"}],"data":[20,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":265}]],"name":"trmv.cl:265","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":275}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":275}]],"name":"trmv.cl:275","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":278}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":278}]],"name":"trmv.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":307}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":307}]],"name":"trmv.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":309}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":309}]],"name":"trmv.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[1024,1024,0,0,0],"debug":[[{"filename":"trmv.cl","line":310}]],"name":"32-bit Select","type":"resource"}],"data":[1024,1024,0,0,0],"debug":[[{"filename":"trmv.cl","line":310}]],"name":"trmv.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[0,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":323}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,16,0],"debug":[[{"filename":"trmv.cl","line":323}]],"name":"trmv.cl:323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":328}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[10,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":328}]],"name":"trmv.cl:328","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1.5,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":332}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":332}]],"name":"1-bit Or","type":"resource"}],"data":[1.83333,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":332}]],"name":"trmv.cl:332","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":344}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":344}]],"name":"trmv.cl:344","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15805.999263,35703,126,32,535],"debug":[[{"filename":"trmv.cl","line":237}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[15806,35703,126,32,535],"total_percent":[4.91043,3.10229,2.08936,4.64431,2.10804],"type":"function"},{"children":[{"data":[148,231,0,0,21],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aLoader_s0_i\' (trmv.cl:83)\\n - \'_aLoader_s0_k\' (trmv.cl:87)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (trmv.cl:83)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii\' (trmv.cl:89)","type":"resource"},{"data":[21,108,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"3 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n3 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (trmv.cl:80)","type":"resource"},{"children":[{"count":4,"data":[171,533,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[187,533,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,51,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[326,53,0,0,0],"debug":[[{"filename":"trmv.cl","line":83}]],"name":"trmv.cl:83","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":85}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":85}]],"name":"trmv.cl:85","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"33-bit Select","type":"resource"}],"data":[69,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":80}]],"name":"trmv.cl:80","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[48,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"1-bit Or","type":"resource"}],"data":[229.5,35.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":87}]],"name":"trmv.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"2-bit Select","type":"resource"}],"data":[53.5,1.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":89}]],"name":"trmv.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":93}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":93}]],"name":"trmv.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":96}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":96}]],"name":"trmv.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":99}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"trmv.cl","line":99}]],"name":"trmv.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":113}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":113}]],"name":"trmv.cl:113","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3796,8436,32,0,31],"debug":[[{"filename":"trmv.cl","line":80}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[3796,8436,32,0,31],"total_percent":[0.978239,0.516854,0.49368,1.17951,0],"type":"function"},{"children":[{"data":[253,263,0,0,14],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmv.cl:358)\\n - \'_108\' (trmv.cl:374)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (trmv.cl:358)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (trmv.cl:361)","type":"resource"},{"data":[7,8,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 4 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_ii\' (trmv.cl:363)","type":"resource"},{"data":[31,111,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 6 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 6 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii\' (trmv.cl:368)","type":"resource"},{"data":[520,4096,0,0,32],"details":[{"Additional information":[{"text":"Requested size 128 bytes, implemented size 128 bytes, stall-free, 1 read and 17 writes. ","type":"text"},{"text":"Banked on bits 3, 4, 5 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2 words","Bank width":"64 bits","Clock":"Running memory at 2x clock to support more concurrent ports","Implemented size":"128 bytes","Number of banks":"8 (banked on bits 3, 4, 5)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"128 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n128B requested,\\n128B implemented.","type":"brief"}],"name":"trmv.cl:357 (_Out_unloader_channel_array.s)","type":"resource"},{"children":[{"count":4,"data":[390,1949,0,0,6],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[390,1949,0,0,6],"name":"No Source Line","type":"resource"},{"children":[{"count":2,"data":[2,35,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[2.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"1-bit Or","type":"resource"}],"data":[200.5,38,0,0,0],"debug":[[{"filename":"trmv.cl","line":361}]],"name":"trmv.cl:361","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":358}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":358}]],"name":"trmv.cl:358","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[38,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":363}]],"name":"trmv.cl:363","replace_name":"true","type":"resource"},{"children":[{"count":17,"data":[580,408,0,0,0],"debug":[[{"filename":"trmv.cl","line":366}]],"name":"Store","type":"resource"}],"data":[580,408,0,0,0],"debug":[[{"filename":"trmv.cl","line":366}]],"name":"trmv.cl:366","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":365}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":365}]],"name":"Channel Read","type":"resource"}],"data":[1,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":365}]],"name":"trmv.cl:365","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"6-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"6-bit Integer Compare","type":"resource"}],"data":[75.5,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":368}]],"name":"trmv.cl:368","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":370}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"trmv.cl","line":370}]],"name":"Load","type":"resource"}],"data":[27,42,0,0,0],"debug":[[{"filename":"trmv.cl","line":370}]],"name":"trmv.cl:370","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"trmv.cl","line":372}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"trmv.cl","line":372}]],"name":"trmv.cl:372","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":374}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":374}]],"name":"trmv.cl:374","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3673,11446,0,0,93],"debug":[[{"filename":"trmv.cl","line":357}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3673,11446,0,0,93],"total_percent":[1.28208,0.647589,0.669827,0,0],"type":"function"},{"children":[{"data":[40,26,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_57\' (trmv.cl:227)\\n - \'_xFeeder_cycle_temp\' (trmv.cl:185)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xFeeder_uX_channel_array\' (trmv.cl:184)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"32 bits","Implemented size":"2048 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"trmv.cl:186 (_xFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[18,210,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[18,210,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":184}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":184}]],"name":"trmv.cl:184","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":192}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":192}]],"name":"trmv.cl:192","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":195}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":195}]],"name":"trmv.cl:195","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"trmv.cl","line":202}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"trmv.cl","line":202}]],"name":"trmv.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":205}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":205}]],"name":"trmv.cl:205","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"trmv.cl","line":215}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"trmv.cl","line":215}]],"name":"trmv.cl:215","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":223}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":223}]],"name":"trmv.cl:223","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":227}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":227}]],"name":"trmv.cl:227","replace_name":"true","type":"resource"}],"compute_units":1,"data":[230,376,1,0,6],"debug":[[{"filename":"trmv.cl","line":184}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_xFeeder","total_kernel_resources":[230,376,1,0,6],"total_percent":[0.0586962,0.0409644,0.0220037,0.0368596,0],"type":"function"},{"children":[{"data":[208,331,3,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (trmv.cl:128)\\n - \'_33\' (trmv.cl:171)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_xLoader_s0_i\' (trmv.cl:132)\\n - \'_xLoader_s0_k\' (trmv.cl:139)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (trmv.cl:128)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_i\' (trmv.cl:132)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_k\' (trmv.cl:139)","type":"resource"},{"data":[7,13,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 9 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (trmv.cl:141)","type":"resource"},{"children":[{"count":4,"data":[299,1214,1,0,11],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[299,1214,1,0,11],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":130}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":130}]],"name":"trmv.cl:130","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"State","type":"resource"},{"count":2,"data":[36,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[226,36,0,0,0],"debug":[[{"filename":"trmv.cl","line":132}]],"name":"trmv.cl:132","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":136}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":136}]],"name":"trmv.cl:136","type":"resource"},{"children":[{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":128}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":128}]],"name":"33-bit Select","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":128}]],"name":"trmv.cl:128","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[742,160,4,7,0],"debug":[[{"filename":"trmv.cl","line":135}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[742,160,4,7,0],"debug":[[{"filename":"trmv.cl","line":135}]],"name":"trmv.cl:135","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2.166667,0.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[45,32,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[324.666667,34.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":139}]],"name":"trmv.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":144}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":144}]],"name":"trmv.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"9-bit Integer Add","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"9-bit Integer Compare","type":"resource"}],"data":[49.66667,1.666667,0,0,0],"debug":[[{"filename":"trmv.cl","line":141}]],"name":"trmv.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":145}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":145}]],"name":"trmv.cl:145","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"trmv.cl","line":146}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"trmv.cl","line":146}]],"name":"trmv.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":157}]],"name":"32-bit Or","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":157}]],"name":"trmv.cl:157","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"Load","type":"resource"}],"data":[530.833,2050.33,15,0,0],"debug":[[{"filename":"trmv.cl","line":158}]],"name":"trmv.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":167}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"trmv.cl","line":167}]],"name":"trmv.cl:167","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":171}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"trmv.cl","line":171}]],"name":"trmv.cl:171","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3926.99967,6535.996667,23,7,41],"debug":[[{"filename":"trmv.cl","line":128}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[3927,6536,23,7,41],"total_percent":[0.88855,0.555595,0.382491,0.84777,0.461133],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[38401.998933,82016.996667,238,39,716],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[172902,254469,635,39,716],"total_percent":[34.8313,21.9127,14.8917,23.4058,2.56917],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_xFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_xFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_xFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"trmv.cl", "line":195}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":202}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_xFeeder_DB_0_ibuffer", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"trmv.cl", "line":215}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_xFeeder_DB_0_ibuffer", "Start Cycle":"10", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"trmv.cl", "line":223}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"trmv.cl", "line":188}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"17", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"17", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":13, "name":"Local Memory", "children":[{"type":"memsys", "id":14, "name":"_xFeeder_DB_0_ibuffer", "debug":[[{"filename":"trmv.cl", "line":186}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2048B requested\\n2048B implemented"}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"32 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":18, "name":"kernel_Out", "children":[{"type":"bb", "id":19, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":20, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":21, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"23"}]}, {"type":"bb", "id":22, "name":"kernel_Out.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"25"}]}, {"type":"bb", "id":23, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":24, "name":"kernel_Out.B5", "children":[{"type":"inst", "id":26, "name":"Channel Read", "debug":[[{"filename":"trmv.cl", "line":275}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":27, "name":"Channel Read", "debug":[[{"filename":"trmv.cl", "line":278}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":29, "name":"Channel Write", "debug":[[{"filename":"trmv.cl", "line":344}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"78", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":31, "name":"Loop Input", "debug":[[{"filename":"trmv.cl", "line":253}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"32"}]}, {"type":"inst", "id":32, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"78", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"78", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":25, "name":"kernel_Out.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":33, "name":"kernel_aLoader", "children":[{"type":"bb", "id":34, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":36, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"38"}]}, {"type":"bb", "id":37, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"39"}]}, {"type":"bb", "id":38, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":39, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":40, "name":"kernel_aLoader.B6", "children":[{"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"trmv.cl", "line":96}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"143", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"trmv.cl", "line":99}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"143", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Channel Write", "debug":[[{"filename":"trmv.cl", "line":113}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"151", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":44, "name":"Loop Input", "debug":[[{"filename":"trmv.cl", "line":89}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"45"}]}, {"type":"inst", "id":45, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"151", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"151", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":47, "name":"kernel_xLoader", "children":[{"type":"bb", "id":48, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":49, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":50, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"33", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"52"}]}, {"type":"bb", "id":51, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"53"}]}, {"type":"bb", "id":52, "name":"kernel_xLoader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":53, "name":"kernel_xLoader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":54, "name":"kernel_xLoader.B6", "children":[{"type":"inst", "id":55, "name":"Load", "debug":[[{"filename":"trmv.cl", "line":158}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":56, "name":"Channel Write", "debug":[[{"filename":"trmv.cl", "line":167}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":57, "name":"Loop Input", "debug":[[{"filename":"trmv.cl", "line":141}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"58"}]}, {"type":"inst", "id":58, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":59, "name":"kernel_unloader", "children":[{"type":"bb", "id":60, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":61, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"63"}]}, {"type":"bb", "id":62, "name":"kernel_unloader.B2", "children":[{"type":"inst", "id":67, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"0", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":88, "name":"End", "details":[{"type":"table", "Start Cycle":"1", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"1"}]}, {"type":"bb", "id":63, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":64, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":68, "name":"Channel Read", "debug":[[{"filename":"trmv.cl", "line":365}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":69, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":70, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":71, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":72, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":73, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":74, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":366}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Out_unloader_channel_array.s", "Start Cycle":"7", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Loop Input", "debug":[[{"filename":"trmv.cl", "line":363}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"66"}]}, {"type":"inst", "id":90, "name":"End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":65, "name":"kernel_unloader.B5", "children":[{"type":"inst", "id":85, "name":"Load", "debug":[[{"filename":"trmv.cl", "line":370}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_Out_unloader_channel_array.s", "Start Cycle":"3", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"trmv.cl", "line":372}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"11", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":91, "name":"Loop Input", "debug":[[{"filename":"trmv.cl", "line":368}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"92"}]}, {"type":"inst", "id":92, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"13", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"13", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":66, "name":"kernel_unloader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":93, "name":"Local Memory", "children":[{"type":"memsys", "id":94, "name":"_Out_unloader_channel_array.s", "debug":[[{"filename":"trmv.cl", "line":357}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"128B requested\\n128B implemented"}], "Requested size":"128 bytes", "Implemented size":"128 bytes", "Number of banks":"8", "Bank width":"64 bits", "Bank depth":"2 words", "Total replication":"1", "Additional Information":"Running memory at 2x clock to support more concurrent ports", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":128, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":129, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":46, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":30, "name":"_Out_unloader_channel", "debug":[[{"filename":"trmv.cl", "line":232}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":28, "name":"_aLoader_uA_channel", "debug":[[{"filename":"trmv.cl", "line":232}]], "details":[{"type":"table", "Width":"1024 bits", "Depth":"256"}]}, {"type":"channel", "id":10, "name":"_xFeeder_uX_channel", "debug":[[{"filename":"trmv.cl", "line":181}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_xLoader_xFeeder_channel", "debug":[[{"filename":"trmv.cl", "line":181}]], "details":[{"type":"table", "Width":"32 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":9, "to":10}, {"from":14, "to":8}, {"from":7, "to":14}, {"from":12, "to":11}, {"from":3, "to":11}, {"from":5, "to":12}, {"from":7, "to":12}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":7, "to":9}, {"from":8, "to":9}, {"from":10, "to":26}, {"from":28, "to":27}, {"from":29, "to":30}, {"from":23, "to":20}, {"from":23, "to":21}, {"from":19, "to":21}, {"from":25, "to":22}, {"from":21, "to":22}, {"from":25, "to":23}, {"from":32, "to":31}, {"from":22, "to":31}, {"from":26, "to":32}, {"from":27, "to":32}, {"from":29, "to":32}, {"from":32, "to":25}, {"from":31, "to":26}, {"from":31, "to":27}, {"from":26, "to":29}, {"from":27, "to":29}, {"from":43, "to":28}, {"from":38, "to":35}, {"from":38, "to":36}, {"from":34, "to":36}, {"from":39, "to":37}, {"from":36, "to":37}, {"from":39, "to":38}, {"from":45, "to":39}, {"from":45, "to":44}, {"from":37, "to":44}, {"from":41, "to":45}, {"from":42, "to":45}, {"from":43, "to":45}, {"from":44, "to":41}, {"from":44, "to":42}, {"from":42, "to":43}, {"from":41, "to":43}, {"from":46, "to":41}, {"from":46, "to":42}, {"from":56, "to":6}, {"from":52, "to":49}, {"from":52, "to":50}, {"from":48, "to":50}, {"from":53, "to":51}, {"from":50, "to":51}, {"from":53, "to":52}, {"from":58, "to":53}, {"from":58, "to":57}, {"from":51, "to":57}, {"from":55, "to":58}, {"from":56, "to":58}, {"from":57, "to":55}, {"from":55, "to":56}, {"from":46, "to":55}, {"from":30, "to":68}, {"from":94, "to":85}, {"from":67, "to":94}, {"from":69, "to":94}, {"from":70, "to":94}, {"from":71, "to":94}, {"from":72, "to":94}, {"from":73, "to":94}, {"from":74, "to":94}, {"from":75, "to":94}, {"from":76, "to":94}, {"from":77, "to":94}, {"from":78, "to":94}, {"from":79, "to":94}, {"from":80, "to":94}, {"from":81, "to":94}, {"from":82, "to":94}, {"from":83, "to":94}, {"from":84, "to":94}, {"from":63, "to":61}, {"from":60, "to":61}, {"from":63, "to":87}, {"from":67, "to":88}, {"from":66, "to":63}, {"from":66, "to":89}, {"from":61, "to":89}, {"from":68, "to":90}, {"from":69, "to":90}, {"from":70, "to":90}, {"from":71, "to":90}, {"from":72, "to":90}, {"from":73, "to":90}, {"from":74, "to":90}, {"from":75, "to":90}, {"from":76, "to":90}, {"from":77, "to":90}, {"from":78, "to":90}, {"from":79, "to":90}, {"from":80, "to":90}, {"from":81, "to":90}, {"from":82, "to":90}, {"from":83, "to":90}, {"from":84, "to":90}, {"from":92, "to":91}, {"from":90, "to":91}, {"from":85, "to":92}, {"from":86, "to":92}, {"from":92, "to":66}, {"from":87, "to":67}, {"from":89, "to":68}, {"from":68, "to":69}, {"from":68, "to":70}, {"from":68, "to":71}, {"from":68, "to":72}, {"from":68, "to":73}, {"from":68, "to":74}, {"from":68, "to":75}, {"from":68, "to":76}, {"from":68, "to":77}, {"from":68, "to":78}, {"from":68, "to":79}, {"from":68, "to":80}, {"from":68, "to":81}, {"from":68, "to":82}, {"from":68, "to":83}, {"from":68, "to":84}, {"from":91, "to":85}, {"from":85, "to":86}, {"from":86, "to":46}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_xFeeder", "data":["", "", ""], "debug":[[{"filename":"trmv.cl", "line":181}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"trmv.cl", "line":188}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmv.cl", "line":"195"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmv.cl", "line":"223"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"trmv.cl", "line":232}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":247}]], "details":[{"type":"brief", "text":"Serial exe: Data dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_Out.B3. Only a single loop iteration will execute inside this region due to data dependency on variable(s):", "details":[{"type":"text", "text":"_Out_unloader_channel_array (%L)", "links":[{"filename":"trmv.cl", "line":"243"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":251}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmv.cl", "line":253}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmv.cl", "line":"275"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"trmv.cl", "line":"278"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmv.cl", "line":"344"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmv.cl", "line":256}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmv.cl", "line":261}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmv.cl", "line":282}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"trmv.cl", "line":73}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":83}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":87}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmv.cl", "line":89}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"96"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"99"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmv.cl", "line":"113"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmv.cl", "line":93}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"trmv.cl", "line":107}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"trmv.cl", "line":123}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":132}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":139}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmv.cl", "line":141}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"158"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"trmv.cl", "line":"167"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"trmv.cl", "line":353}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":361}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B4. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"372"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"trmv.cl", "line":363}]], "details":[{"type":"brief", "text":"Serial exe: Memory dependency"}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Iteration executed serially across kernel_unloader.B5. Only a single loop iteration will execute inside this region due to memory dependency:", "details":[{"type":"text", "text":"From: Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"366"}]}, {"type":"text", "text":"To: Load Operation (%L)", "links":[{"filename":"trmv.cl", "line":"370"}]}]}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B5", "data":["Yes", "~1", "1"], "debug":[[{"filename":"trmv.cl", "line":368}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"trmv.cl", "line":"372"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_xFeeder.B0":{"name":"kernel_xFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xFeeder.B1":{"name":"kernel_xFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":17, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"188"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"247"}]}]}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"251"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B5":{"name":"kernel_Out.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":78, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"253"}]}]}}, "kernel_Out.B6":{"name":"kernel_Out.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"83"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"87"}]}]}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":151, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"89"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":33, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"132"}]}]}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"139"}]}]}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B5":{"name":"kernel_xLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_xLoader.B6":{"name":"kernel_xLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"141"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"361"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":11, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"363"}]}]}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":13, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"trmv.cl", "line":"368"}]}]}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_xFeeder":{"debug":[{"filename":"trmv.cl", "line":181}], "loop_hierachy":{"kernel_xFeeder__no_loop":["kernel_xFeeder.B0"], "kernel_xFeeder.B1":["kernel_xFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"trmv.cl", "line":232}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B1"], "kernel_Out.B2":["kernel_Out.B2", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3", "kernel_Out.B5", "kernel_Out.B6"], "kernel_Out.B5":["kernel_Out.B5"]}}, "kernel_aLoader":{"debug":[{"filename":"trmv.cl", "line":73}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B3", "kernel_aLoader.B4"], "kernel_aLoader.B3":["kernel_aLoader.B3", "kernel_aLoader.B6", "kernel_aLoader.B5"], "kernel_aLoader.B6":["kernel_aLoader.B6"]}}, "kernel_xLoader":{"debug":[{"filename":"trmv.cl", "line":123}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B1"], "kernel_xLoader.B2":["kernel_xLoader.B2", "kernel_xLoader.B3", "kernel_xLoader.B4"], "kernel_xLoader.B3":["kernel_xLoader.B3", "kernel_xLoader.B6", "kernel_xLoader.B5"], "kernel_xLoader.B6":["kernel_xLoader.B6"]}}, "kernel_unloader":{"debug":[{"filename":"trmv.cl", "line":353}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4", "kernel_unloader.B5", "kernel_unloader.B6"], "kernel_unloader.B5":["kernel_unloader.B5"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmv.cl", "line":232}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmv.cl", "line":73}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmv.cl", "line":353}]]}, {"name":"kernel_xFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmv.cl", "line":181}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"trmv.cl", "line":123}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":[15806, 35703, 126, 32, 535], "debug":[[{"filename":"trmv.cl", "line":232}]]}, {"name":"kernel_aLoader", "data":[3796, 8436, 32, 0, 31], "debug":[[{"filename":"trmv.cl", "line":73}]]}, {"name":"kernel_unloader", "data":[3673, 11446, 0, 0, 93], "debug":[[{"filename":"trmv.cl", "line":353}]]}, {"name":"kernel_xFeeder", "data":[230, 376, 1, 0, 6], "debug":[[{"filename":"trmv.cl", "line":181}]]}, {"name":"kernel_xLoader", "data":[3927, 6536, 23, 7, 41], "debug":[[{"filename":"trmv.cl", "line":123}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[28770, 64908, 182, 39, 716]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[9588, 10682, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[44, 6360, 54, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[172902, 254469, 635, 39, 716], "data_percent":[20.2367, 14.8917, 23.4058, 2.56917]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["trmv"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -report -no-interleaving=DDR -board=pac_a10 trmv.cl -o trmv.aocx"],"name":"Command"},{"data":["Fri May  5 08:06:10 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[242.00 ,484.00]    ,"details":[    {      "type":"text","text":"1x clock fmax is limited 2x clock. Higher 1x clock fmax could be achieved without the 2x clock."     }]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[34068.1 ,72672 ,178 ,42 ,554  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[65.2 ,157 ,0 ,0 ,0]  },  {"name":"kernel_Out","data":[21566.6 ,47146 ,126 ,32 ,427]  },  {"name":"kernel_aLoader","data":[2442.3 ,5105 ,30 ,0 ,25]  },  {"name":"kernel_unloader","data":[6667.5 ,14228 ,0 ,0 ,75]  },  {"name":"kernel_xFeeder","data":[888.3 ,2046 ,1 ,0 ,3]  },  {"name":"kernel_xLoader","data":[2438.2 ,3990 ,21 ,10 ,24]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/lasa/trmv/trmv.cl", "name":"trmv.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/lasa/trmv/trmv.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef struct { float s[32]; } _cga;\012typedef struct { float s; } _cga__1;\012channel _cga _aLoader_uA_channel __attribute__((depth(256))) ;\012channel float _xLoader_xFeeder_channel __attribute__((depth(256))) ;\012channel _cga__1 _xFeeder_uX_channel __attribute__((depth(256))) ;\012channel _cga _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer_c0_mem_channel __global\012#define __address_space__A_serializer_c1_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__A_serializer_c0_mem_channel const float *restrict _A_serializer_c0_mem_channel,\012 __address_space__A_serializer_c1_mem_channel const float *restrict _A_serializer_c1_mem_channel)\012{\012 _cga _aLoader_uA_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _A_extent_1 >> 8;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _0; _aLoader_s0_i++)\012 {\012  int _1 = _A_extent_0 >> 8;\012  int _2 = _1 - _aLoader_s0_i;\012  for (int _aLoader_s0_k = _aLoader_s0_i; _aLoader_s0_k < _aLoader_s0_i + _2; _aLoader_s0_k++)\012  {\012   for (int _aLoader_s0_kk_ii = 0; _aLoader_s0_kk_ii < 0 + 2048; _aLoader_s0_kk_ii++)\012   {\012    float _aLoader_temp[32];\012    #pragma unroll\012    for (int _aLoader_s0_iii_t = 0; _aLoader_s0_iii_t < 0 + 16; _aLoader_s0_iii_t++)\012    {\012     int _3 = _addr_temp;\012     float _4 = _A_serializer_c0_mem_channel[_3];\012     _aLoader_temp[_aLoader_s0_iii_t] = _4;\012     int _5 = _addr_temp;\012     float _6 = _A_serializer_c1_mem_channel[_5];\012     int _7 = _aLoader_s0_iii_t + 16;\012     _aLoader_temp[_7] = _6;\012     int _8 = _addr_temp;\012     int _9 = _8 + 1;\012     _addr_temp = _9;\012    } // for _aLoader_s0_iii_t\012    #pragma unroll\012    for (int _aLoader_s0_iii = 0; _aLoader_s0_iii < 0 + 32; _aLoader_s0_iii++)\012    {\012     float _10 = _aLoader_temp[_aLoader_s0_iii];\012     _aLoader_uA_channel_array.s[_aLoader_s0_iii] = _10;\012     (void)_aLoader_s0_iii;\012    } // for _aLoader_s0_iii\012    write_channel_intel(_aLoader_uA_channel, _aLoader_uA_channel_array);\012    (void)_aLoader_uA_channel_array;\012   } // for _aLoader_s0_kk_ii\012  } // for _aLoader_s0_k\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_c0_mem_channel\012#undef __address_space__A_serializer_c1_mem_channel\012// Address spaces for kernel_xLoader\012#define __address_space__X_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 __address_space__X_serializer_mem_channel const float *restrict _X_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _11 = _A_extent_1 >> 8;\012 int _12 = _11 + 1;\012 for (int _xLoader_s0_i = 0; _xLoader_s0_i < 0 + _12; _xLoader_s0_i++)\012 {\012  int _13 = _A_extent_1 >> 8;\012  int _14 = _xLoader_s0_i / _13;\012  int _15 = _A_extent_0 >> 8;\012  int _16 = _15 - _xLoader_s0_i;\012  int _17 = _14 + _16;\012  for (int _xLoader_s0_k = _xLoader_s0_i; _xLoader_s0_k < _xLoader_s0_i + _17; _xLoader_s0_k++)\012  {\012   for (int _xLoader_s0_kk = 0; _xLoader_s0_kk < 0 + 256; _xLoader_s0_kk++)\012   {\012    int _18 = _A_extent_1 >> 8;\012    bool _19 = _xLoader_s0_i < _18;\012    bool _20 = _xLoader_s0_k == _xLoader_s0_i;\012    bool _21 = _19 || _20;\012    if (_21)\012    {\012     float _22;\012     int _23 = _A_extent_1 >> 8;\012     bool _24 = _xLoader_s0_i < _23;\012     if (_24)\012     {\012      int _25 = _xLoader_s0_k * 256;\012      int _26 = _addr_temp;\012      int _27 = _26 & 255;\012      int _28 = _25 + _27;\012      float _29 = _X_serializer_mem_channel[_28];\012      _22 = _29;\012     } // if _24\012     else\012     {\012      float _30 = float_from_bits(0 /* 0 */);\012      _22 = _30;\012     } // if _24 else\012     float _31 = _22;\012     write_channel_intel(_xLoader_xFeeder_channel, _31);\012     (void)_31;\012    } // if _21\012    int _32 = _addr_temp;\012    int _33 = _32 + 1;\012    _addr_temp = _33;\012   } // for _xLoader_s0_kk\012  } // for _xLoader_s0_k\012 } // for _xLoader_s0_i\012} // kernel kernel_xLoader\012#undef __address_space__X_serializer_mem_channel\012// Address spaces for kernel_xFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_xFeeder(\012)\012{\012 _cga__1 _xFeeder_uX_channel_array;\012 int _xFeeder_cycle_temp;\012 float __attribute__((memory, numbanks(1), singlepump)) _xFeeder_DB_0_ibuffer[2][256];\012 _xFeeder_cycle_temp = 1792;\012 while(1)\012 {\012  int _34 = _xFeeder_cycle_temp;\012  int _35 = _34 & 2047;\012  bool _36 = 1792 <= _35;\012  if (_36)\012  {\012   float __37 = read_channel_intel(_xLoader_xFeeder_channel);\012   int _38 = _xFeeder_cycle_temp;\012   int _39 = _38 >> 11;\012   int _40 = _39 & 1;\012   bool _41 = (bool)(_40);\012   int _42 = _38 & 2047;\012   int _43 = _42 & 255;\012   _xFeeder_DB_0_ibuffer[_41][_43] = __37;\012  } // if _36\012  int _44 = _xFeeder_cycle_temp;\012  bool _45 = 2047 < _44;\012  if (_45)\012  {\012   int _46 = _xFeeder_cycle_temp;\012   int _47 = _46 >> 11;\012   int _48 = _47 & 1;\012   bool _49 = (bool)(_48);\012   bool _50 = !(_49);\012   int _51 = _46 >> 3;\012   int _52 = _51 & 255;\012   float _53 = _xFeeder_DB_0_ibuffer[_50][_52];\012   _xFeeder_uX_channel_array.s = _53;\012   (void)_53;\012  } // if _45\012  int _54 = _xFeeder_cycle_temp;\012  bool _55 = 2047 < _54;\012  if (_55)\012  {\012   write_channel_intel(_xFeeder_uX_channel, _xFeeder_uX_channel_array);\012   (void)_xFeeder_uX_channel_array;\012  } // if _55\012  int _56 = _xFeeder_cycle_temp;\012  int _57 = _56 + 1;\012  _xFeeder_cycle_temp = _57;\012 } // while _xFeeder_s0_outermost_loop_infinite\012} // kernel kernel_xFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1)\012{\012 // produce uZ\012 float _uZ_shreg[8][32];\012 // produce uX\012 float _uX_shreg;\012 float _uZ_temp[32];\012 // produce uA\012 float _uA_shreg[32];\012 _cga _Out_unloader_channel_array;\012 _cga__1 _xFeeder_uX_channel_array;\012 _cga _aLoader_uA_channel_array;\012 int _58 = _A_extent_1 >> 8;\012 for (int _uA_s0_i = 0; _uA_s0_i < 0 + _58; _uA_s0_i++)\012 {\012  int _59 = _A_extent_0 >> 8;\012  int _60 = _59 - _uA_s0_i;\012  for (int _uA_s0_k = _uA_s0_i; _uA_s0_k < _uA_s0_i + _60; _uA_s0_k++)\012  {\012   for (int _uA_s0_kk_ii = 0; _uA_s0_kk_ii < 0 + 2048; _uA_s0_kk_ii++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_iii = 0; _dummy_s0_iii < 0 + 32; _dummy_s0_iii++)\012    {\012     float _62 = _uZ_shreg[7][_dummy_s0_iii];\012     _uZ_temp[_dummy_s0_iii] = _62;\012     #pragma unroll\012     for (int _dummy__1_s0_l0 = 0; _dummy__1_s0_l0 < 0 + 7; _dummy__1_s0_l0++)\012     {\012      int _63 = 7 - _dummy__1_s0_l0;\012      int _64 = 6 - _dummy__1_s0_l0;\012      float _66 = _uZ_shreg[_64][_dummy_s0_iii];\012      _uZ_shreg[_63][_dummy_s0_iii] = _66;\012      (void)_66;\012     } // for _dummy__1_s0_l0\012     float _67 = _uZ_temp[_dummy_s0_iii];\012     _uZ_shreg[0][_dummy_s0_iii] = _67;\012     (void)_67;\012    } // for _dummy_s0_iii\012    bool _Out_unloader_channel_cond_temp;\012    _Out_unloader_channel_cond_temp = 0;\012    _cga__1 __68 = read_channel_intel(_xFeeder_uX_channel);\012    _xFeeder_uX_channel_array = __68;\012    (void)__68;\012    _cga __69 = read_channel_intel(_aLoader_uA_channel);\012    _aLoader_uA_channel_array = __69;\012    (void)__69;\012    #pragma unroll\012    for (int _uA_s0_iii = 0; _uA_s0_iii < 0 + 32; _uA_s0_iii++)\012    {\012     float __70 = _aLoader_uA_channel_array.s[_uA_s0_iii];\012     _uA_shreg[_uA_s0_iii] = __70;\012     (void)__70;\012     float _71;\012     bool _72 = _uA_s0_iii == 0;\012     if (_72)\012     {\012      _71 = _xFeeder_uX_channel_array.s;\012     } // if _72\012     else\012     {\012      float _74 = _uX_shreg;\012      _71 = _74;\012     } // if _72 else\012     float _75 = _71;\012     _uX_shreg = _75;\012     (void)_75;\012     float _77 = _uX_shreg;\012     float _78 = __fpga_reg(__fpga_reg(_77));\012     _uX_shreg = _78;\012     (void)_78;\012     float _79;\012     int _80 = _uA_s0_kk_ii >> 3;\012     bool _81 = _80 == 0;\012     bool _82 = _uA_s0_k == _uA_s0_i;\012     bool _83 = _81 && _82;\012     if (_83)\012     {\012      float _84 = float_from_bits(0 /* 0 */);\012      _79 = _84;\012     } // if _83\012     else\012     {\012      float _86 = _uZ_shreg[0][_uA_s0_iii];\012      _79 = _86;\012     } // if _83 else\012     float _87 = _79;\012     float _89 = _uA_shreg[_uA_s0_iii];\012     float _91 = _uX_shreg;\012     float _92 = _89 * _91;\012     float _93 = _87 + _92;\012     _uZ_shreg[0][_uA_s0_iii] = _93;\012     (void)_93;\012     int _94 = _uA_s0_kk_ii >> 3;\012     bool _95 = _94 == 255;\012     int _96 = _A_extent_0 >> 8;\012     int _97 = _96 + -1;\012     bool _98 = _uA_s0_k == _97;\012     bool _99 = _95 && _98;\012     if (_99)\012     {\012      float _101 = _uZ_shreg[0][_uA_s0_iii];\012      _Out_unloader_channel_array.s[_uA_s0_iii] = _101;\012      (void)_uA_s0_iii;\012      _Out_unloader_channel_cond_temp = 1;\012     } // if _99\012    } // for _uA_s0_iii\012    bool _102 = _Out_unloader_channel_cond_temp;\012    if (_102)\012    {\012     write_channel_intel(_Out_unloader_channel, _Out_unloader_channel_array);\012     (void)_Out_unloader_channel_array;\012    } // if _102\012   } // for _uA_s0_kk_ii\012  } // for _uA_s0_k\012 } // for _uA_s0_i\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 _cga _Out_unloader_channel_array;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _103 = _A_extent_1 >> 8;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _103; _unloader_s0_i++)\012 {\012  for (int _unloader_s0_ii = 0; _unloader_s0_ii < 0 + 8; _unloader_s0_ii++)\012  {\012   _cga __104 = read_channel_intel(_Out_unloader_channel);\012   _Out_unloader_channel_array = __104;\012   (void)__104;\012   for (int _unloader_s0_iii = 0; _unloader_s0_iii < 0 + 32; _unloader_s0_iii++)\012   {\012    float __105 = _Out_unloader_channel_array.s[_unloader_s0_iii];\012    int _106 = _addr_temp;\012    _unloader_mem_channel[_106] = __105;\012    int _107 = _addr_temp;\012    int _108 = _107 + 1;\012    _addr_temp = _108;\012   } // for _unloader_s0_iii\012  } // for _unloader_s0_ii\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
