(declare-fun temp797_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp797_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp797_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp797_4 () (_ BitVec 64))
(declare-fun temp797_5 () (_ BitVec 64))
(declare-fun temp797_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp797_7 () (_ BitVec 64))
(declare-fun temp797_8 () (_ BitVec 64))
(declare-fun temp797_9 () (_ BitVec 64))
(declare-fun temp797_10 () (_ BitVec 64))
(declare-fun temp797_11 () (_ BitVec 64))
(declare-fun temp797_12 () (_ BitVec 64))
(declare-fun temp797_13 () (_ BitVec 64))
(declare-fun temp797_14 () (_ BitVec 64))
(declare-fun temp797_15 () (_ BitVec 64))
(declare-fun temp797_16 () (_ BitVec 64))
(declare-fun temp797_17 () (_ BitVec 64))
(declare-fun temp797_18 () (_ BitVec 64))
(declare-fun temp797_19 () (_ BitVec 64))
(declare-fun temp797_20 () (_ BitVec 64))
(declare-fun temp797_21 () (_ BitVec 64))
(declare-fun temp797_22 () (_ BitVec 64))
(declare-fun temp797_23 () (_ BitVec 64))
(declare-fun temp797_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp797_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(declare-fun temp797_26 () (_ BitVec 64))
(declare-fun var5838269 () (_ BitVec 64))
(declare-fun var5838281 () (_ BitVec 64))
(assert (= temp797_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp797_1)))
(assert (= temp797_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp797_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp797_3 #xffffffffffffffff))
(assert (= var71509 temp797_3))
(assert (= temp797_4 #x0000000000000000))
(assert (= temp797_5 temp797_4))
(assert (= temp797_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp797_5)))
(assert (= temp797_7 #x0000000000000001))
(assert (= temp797_8 temp797_7))
(assert (= temp797_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp797_8)))
(assert (= temp797_10 #x0000000000000002))
(assert (= temp797_11 temp797_10))
(assert (= temp797_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp797_11)))
(assert (= temp797_13 #x0000000000000003))
(assert (= temp797_14 temp797_13))
(assert (= temp797_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp797_14)))
(assert (= temp797_16 #x0000000000000004))
(assert (= temp797_17 temp797_16))
(assert (= temp797_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp797_17)))
(assert (= temp797_19 #x0000000000000005))
(assert (= temp797_20 temp797_19))
(assert (= temp797_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp797_20)))
(assert (= temp797_22 #x0000000000000000))
(assert (= temp797_23
   (ite (bvslt var71509 temp797_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp797_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp797_23)))
(assert (= var75972 temp797_24))
(assert (bvslt (ite (bvslt var71509 temp797_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp797_25 #x0000000000000001))
(assert (= var2692541 temp797_25))
(assert (= var2692553 var2692541))
(assert (= temp797_26 #x0000000000000001))
(assert (= var5838269 temp797_26))
(assert (= var5838281 var5838269))
(model-add temp797_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp797_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp797_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp797_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp797_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp797_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp797_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp797_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp797_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp797_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp797_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp797_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp797_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp797_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp797_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp797_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp797_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp797_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp797_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp797_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp797_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp797_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp797_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp797_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp797_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)
(model-add temp797_26 () (_ BitVec 64) #x0000000000000001)
(model-add var5838269 () (_ BitVec 64) #x0000000000000001)
(model-add var5838281 () (_ BitVec 64) #x0000000000000001)






