<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>main</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>11667238</Best-caseLatency>
            <Average-caseLatency>11667238</Average-caseLatency>
            <Worst-caseLatency>11667238</Worst-caseLatency>
            <Best-caseRealTimeLatency>73.644 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>73.644 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>73.644 ms</Worst-caseRealTimeLatency>
            <Interval-min>11667239</Interval-min>
            <Interval-max>11667239</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:582</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>264</BRAM_18K>
            <DSP>5</DSP>
            <FF>16427</FF>
            <LUT>28862</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>main</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>main</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_590_1_fu_114</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_590_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>114</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_p_rand_fu_274</InstName>
                            <ModuleName>p_rand</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>274</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln590_fu_356_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_main_Pipeline_VITIS_LOOP_610_2_fu_152</InstName>
                    <ModuleName>main_Pipeline_VITIS_LOOP_610_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>152</ID>
                    <BindInstances>add_ln610_fu_174_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_matrixmult_fu_172</InstName>
                    <ModuleName>matrixmult</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>172</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_40_1_fu_1068</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_40_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1068</ID>
                            <BindInstances>add_ln40_fu_133_p2 add_ln41_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_48_2_fu_1078</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_48_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1078</ID>
                            <BindInstances>add_ln48_fu_135_p2 add_ln49_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_56_3_fu_1088</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_56_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1088</ID>
                            <BindInstances>add_ln56_fu_133_p2 add_ln57_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_64_4_fu_1098</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_64_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1098</ID>
                            <BindInstances>add_ln64_fu_135_p2 add_ln65_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_72_5_fu_1108</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_72_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1108</ID>
                            <BindInstances>add_ln72_fu_133_p2 add_ln73_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_80_6_fu_1118</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_80_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1118</ID>
                            <BindInstances>add_ln80_fu_135_p2 add_ln81_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_88_7_fu_1128</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_88_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1128</ID>
                            <BindInstances>add_ln88_fu_133_p2 add_ln89_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_96_8_fu_1138</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_96_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1138</ID>
                            <BindInstances>add_ln96_fu_135_p2 add_ln97_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_108_9_fu_1148</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_108_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1148</ID>
                            <BindInstances>add_ln108_fu_133_p2 add_ln109_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_116_10_fu_1158</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_116_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1158</ID>
                            <BindInstances>add_ln116_fu_135_p2 add_ln117_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_124_11_fu_1168</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_124_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1168</ID>
                            <BindInstances>add_ln124_fu_133_p2 add_ln125_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_132_12_fu_1178</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_132_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1178</ID>
                            <BindInstances>add_ln132_fu_135_p2 add_ln133_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_140_13_fu_1188</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_140_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1188</ID>
                            <BindInstances>add_ln140_fu_133_p2 add_ln141_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_148_14_fu_1198</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_148_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1198</ID>
                            <BindInstances>add_ln148_fu_135_p2 add_ln149_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_156_15_fu_1208</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_156_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1208</ID>
                            <BindInstances>add_ln156_fu_133_p2 add_ln157_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_164_16_fu_1218</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_164_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1218</ID>
                            <BindInstances>add_ln164_fu_135_p2 add_ln165_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_176_17_fu_1228</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_176_17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1228</ID>
                            <BindInstances>add_ln176_fu_133_p2 add_ln177_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_184_18_fu_1238</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_184_18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1238</ID>
                            <BindInstances>add_ln184_fu_135_p2 add_ln185_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_192_19_fu_1248</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_192_19</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1248</ID>
                            <BindInstances>add_ln192_fu_133_p2 add_ln193_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_200_20_fu_1258</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_200_20</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1258</ID>
                            <BindInstances>add_ln200_fu_135_p2 add_ln201_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_208_21_fu_1268</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_208_21</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1268</ID>
                            <BindInstances>add_ln208_fu_133_p2 add_ln209_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_216_22_fu_1278</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_216_22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1278</ID>
                            <BindInstances>add_ln216_fu_135_p2 add_ln217_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_224_23_fu_1288</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_224_23</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1288</ID>
                            <BindInstances>add_ln224_fu_133_p2 add_ln225_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_232_24_fu_1298</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_232_24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1298</ID>
                            <BindInstances>add_ln232_fu_135_p2 add_ln233_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_244_25_fu_1308</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_244_25</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1308</ID>
                            <BindInstances>add_ln244_fu_133_p2 add_ln245_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_252_26_fu_1318</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_252_26</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1318</ID>
                            <BindInstances>add_ln252_fu_135_p2 add_ln253_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_260_27_fu_1328</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_260_27</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1328</ID>
                            <BindInstances>add_ln260_fu_133_p2 add_ln261_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_268_28_fu_1338</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_268_28</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1338</ID>
                            <BindInstances>add_ln268_fu_135_p2 add_ln269_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_276_29_fu_1348</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_276_29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1348</ID>
                            <BindInstances>add_ln276_fu_133_p2 add_ln277_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_284_30_fu_1358</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_284_30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1358</ID>
                            <BindInstances>add_ln284_fu_135_p2 add_ln285_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_292_31_fu_1368</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_292_31</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1368</ID>
                            <BindInstances>add_ln292_fu_133_p2 add_ln293_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_300_32_fu_1378</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_300_32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1378</ID>
                            <BindInstances>add_ln300_fu_135_p2 add_ln301_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_312_33_fu_1388</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_312_33</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1388</ID>
                            <BindInstances>add_ln312_fu_133_p2 add_ln313_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_320_34_fu_1398</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_320_34</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1398</ID>
                            <BindInstances>add_ln320_fu_135_p2 add_ln321_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_328_35_fu_1408</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_328_35</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1408</ID>
                            <BindInstances>add_ln328_fu_133_p2 add_ln329_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_336_36_fu_1418</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_336_36</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1418</ID>
                            <BindInstances>add_ln336_fu_135_p2 add_ln337_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_344_37_fu_1428</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_344_37</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1428</ID>
                            <BindInstances>add_ln344_fu_133_p2 add_ln345_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_352_38_fu_1438</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_352_38</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1438</ID>
                            <BindInstances>add_ln352_fu_135_p2 add_ln353_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_360_39_fu_1448</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_360_39</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1448</ID>
                            <BindInstances>add_ln360_fu_133_p2 add_ln361_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_368_40_fu_1458</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_368_40</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1458</ID>
                            <BindInstances>add_ln368_fu_135_p2 add_ln369_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_380_41_fu_1468</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_380_41</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1468</ID>
                            <BindInstances>add_ln380_fu_133_p2 add_ln381_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_388_42_fu_1478</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_388_42</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1478</ID>
                            <BindInstances>add_ln388_fu_135_p2 add_ln389_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_396_43_fu_1488</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_396_43</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1488</ID>
                            <BindInstances>add_ln396_fu_133_p2 add_ln397_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_404_44_fu_1498</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_404_44</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1498</ID>
                            <BindInstances>add_ln404_fu_135_p2 add_ln405_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_412_45_fu_1508</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_412_45</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1508</ID>
                            <BindInstances>add_ln412_fu_133_p2 add_ln413_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_420_46_fu_1518</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_420_46</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1518</ID>
                            <BindInstances>add_ln420_fu_135_p2 add_ln421_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_428_47_fu_1528</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_428_47</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1528</ID>
                            <BindInstances>add_ln428_fu_133_p2 add_ln429_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_436_48_fu_1538</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_436_48</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1538</ID>
                            <BindInstances>add_ln436_fu_135_p2 add_ln437_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_448_49_fu_1548</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_448_49</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1548</ID>
                            <BindInstances>add_ln448_fu_133_p2 add_ln449_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_456_50_fu_1558</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_456_50</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1558</ID>
                            <BindInstances>add_ln456_fu_135_p2 add_ln457_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_464_51_fu_1568</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_464_51</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1568</ID>
                            <BindInstances>add_ln464_fu_133_p2 add_ln465_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_472_52_fu_1578</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_472_52</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1578</ID>
                            <BindInstances>add_ln472_fu_135_p2 add_ln473_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_480_53_fu_1588</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_480_53</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1588</ID>
                            <BindInstances>add_ln480_fu_133_p2 add_ln481_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_488_54_fu_1598</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_488_54</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1598</ID>
                            <BindInstances>add_ln488_fu_135_p2 add_ln489_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_496_55_fu_1608</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_496_55</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1608</ID>
                            <BindInstances>add_ln496_fu_133_p2 add_ln497_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_504_56_fu_1618</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_504_56</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1618</ID>
                            <BindInstances>add_ln504_fu_135_p2 add_ln505_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_516_57_fu_1628</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_516_57</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1628</ID>
                            <BindInstances>add_ln516_fu_133_p2 add_ln517_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_524_58_fu_1638</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_524_58</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1638</ID>
                            <BindInstances>add_ln524_fu_135_p2 add_ln525_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_532_59_fu_1648</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_532_59</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1648</ID>
                            <BindInstances>add_ln532_fu_133_p2 add_ln533_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_540_60_fu_1658</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_540_60</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1658</ID>
                            <BindInstances>add_ln540_fu_135_p2 add_ln541_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_548_61_fu_1668</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_548_61</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1668</ID>
                            <BindInstances>add_ln548_fu_133_p2 add_ln549_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_556_62_fu_1678</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_556_62</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1678</ID>
                            <BindInstances>add_ln556_fu_135_p2 add_ln557_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_564_63_fu_1688</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_564_63</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1688</ID>
                            <BindInstances>add_ln564_fu_133_p2 add_ln565_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_matrixmult_Pipeline_VITIS_LOOP_572_64_fu_1698</InstName>
                            <ModuleName>matrixmult_Pipeline_VITIS_LOOP_572_64</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1698</ID>
                            <BindInstances>add_ln572_fu_135_p2 add_ln573_fu_145_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln38_fu_1722_p2 add_ln106_fu_1866_p2 add_ln174_fu_2010_p2 add_ln242_fu_2154_p2 add_ln310_fu_2298_p2 add_ln378_fu_2442_p2 add_ln446_fu_2586_p2 add_ln514_fu_2730_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_0_U A_1_U A_2_U A_3_U A_4_U A_5_U A_6_U A_7_U B_0_U B_1_U B_2_U B_3_U B_4_U B_5_U B_6_U B_7_U C_0_U C_1_U C_2_U C_3_U C_4_U C_5_U C_6_U C_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>p_rand</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.978</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:18</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_590_1</Name>
            <Loops>
                <VITIS_LOOP_590_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131083</Best-caseLatency>
                    <Average-caseLatency>131083</Average-caseLatency>
                    <Worst-caseLatency>131083</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.827 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.827 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.827 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>131083</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_590_1>
                        <Name>VITIS_LOOP_590_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>131081</Latency>
                        <AbsoluteTimeLatency>0.827 ms</AbsoluteTimeLatency>
                        <PipelineII>16</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_p_rand_fu_274</Instance>
                        </InstanceList>
                    </VITIS_LOOP_590_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_590_1>
                            <Name>VITIS_LOOP_590_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590~benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590</SourceLocation>
                        </VITIS_LOOP_590_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>128</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>261</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_590_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln590_fu_356_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:590" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln590"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main_Pipeline_VITIS_LOOP_610_2</Name>
            <Loops>
                <VITIS_LOOP_610_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>5.001</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>34</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_610_2>
                        <Name>VITIS_LOOP_610_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_610_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_610_2>
                            <Name>VITIS_LOOP_610_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610</SourceLocation>
                        </VITIS_LOOP_610_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_610_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln610_fu_174_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:610" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln610"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_40_1</Name>
            <Loops>
                <VITIS_LOOP_40_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_1>
                        <Name>VITIS_LOOP_40_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_1>
                            <Name>VITIS_LOOP_40_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40</SourceLocation>
                        </VITIS_LOOP_40_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_48_2</Name>
            <Loops>
                <VITIS_LOOP_48_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_48_2>
                        <Name>VITIS_LOOP_48_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_48_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:47</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_48_2>
                            <Name>VITIS_LOOP_48_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48</SourceLocation>
                        </VITIS_LOOP_48_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_48_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_56_3</Name>
            <Loops>
                <VITIS_LOOP_56_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_3>
                        <Name>VITIS_LOOP_56_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:55</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_56_3>
                            <Name>VITIS_LOOP_56_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56</SourceLocation>
                        </VITIS_LOOP_56_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_64_4</Name>
            <Loops>
                <VITIS_LOOP_64_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_4>
                        <Name>VITIS_LOOP_64_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_64_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:63</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_4>
                            <Name>VITIS_LOOP_64_4</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64</SourceLocation>
                        </VITIS_LOOP_64_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_72_5</Name>
            <Loops>
                <VITIS_LOOP_72_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_72_5>
                        <Name>VITIS_LOOP_72_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_72_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:71</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_72_5>
                            <Name>VITIS_LOOP_72_5</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72</SourceLocation>
                        </VITIS_LOOP_72_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_72_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_80_6</Name>
            <Loops>
                <VITIS_LOOP_80_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_80_6>
                        <Name>VITIS_LOOP_80_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_80_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:79</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_80_6>
                            <Name>VITIS_LOOP_80_6</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80</SourceLocation>
                        </VITIS_LOOP_80_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_80_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_88_7</Name>
            <Loops>
                <VITIS_LOOP_88_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_7>
                        <Name>VITIS_LOOP_88_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:87</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_88_7>
                            <Name>VITIS_LOOP_88_7</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88</SourceLocation>
                        </VITIS_LOOP_88_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:88" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_96_8</Name>
            <Loops>
                <VITIS_LOOP_96_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_96_8>
                        <Name>VITIS_LOOP_96_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_96_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:95</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_96_8>
                            <Name>VITIS_LOOP_96_8</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96</SourceLocation>
                        </VITIS_LOOP_96_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:96" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_96_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:97" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln97"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_108_9</Name>
            <Loops>
                <VITIS_LOOP_108_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_108_9>
                        <Name>VITIS_LOOP_108_9</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_108_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:107</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_108_9>
                            <Name>VITIS_LOOP_108_9</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108</SourceLocation>
                        </VITIS_LOOP_108_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_108_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln109"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_116_10</Name>
            <Loops>
                <VITIS_LOOP_116_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_116_10>
                        <Name>VITIS_LOOP_116_10</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_116_10>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:115</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_116_10>
                            <Name>VITIS_LOOP_116_10</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116</SourceLocation>
                        </VITIS_LOOP_116_10>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_124_11</Name>
            <Loops>
                <VITIS_LOOP_124_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_124_11>
                        <Name>VITIS_LOOP_124_11</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_124_11>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:123</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_124_11>
                            <Name>VITIS_LOOP_124_11</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124</SourceLocation>
                        </VITIS_LOOP_124_11>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_124_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_132_12</Name>
            <Loops>
                <VITIS_LOOP_132_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_12>
                        <Name>VITIS_LOOP_132_12</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_132_12>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:131</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_132_12>
                            <Name>VITIS_LOOP_132_12</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132</SourceLocation>
                        </VITIS_LOOP_132_12>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_140_13</Name>
            <Loops>
                <VITIS_LOOP_140_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_140_13>
                        <Name>VITIS_LOOP_140_13</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_140_13>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:139</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_140_13>
                            <Name>VITIS_LOOP_140_13</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140</SourceLocation>
                        </VITIS_LOOP_140_13>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_140_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln141"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_148_14</Name>
            <Loops>
                <VITIS_LOOP_148_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_148_14>
                        <Name>VITIS_LOOP_148_14</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_148_14>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:147</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_148_14>
                            <Name>VITIS_LOOP_148_14</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148</SourceLocation>
                        </VITIS_LOOP_148_14>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_148_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln148_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:148" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_148_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_156_15</Name>
            <Loops>
                <VITIS_LOOP_156_15/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_156_15>
                        <Name>VITIS_LOOP_156_15</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_156_15>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:155</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_156_15>
                            <Name>VITIS_LOOP_156_15</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156</SourceLocation>
                        </VITIS_LOOP_156_15>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:156" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_156_15" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_164_16</Name>
            <Loops>
                <VITIS_LOOP_164_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_164_16>
                        <Name>VITIS_LOOP_164_16</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_164_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:163</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_164_16>
                            <Name>VITIS_LOOP_164_16</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164</SourceLocation>
                        </VITIS_LOOP_164_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln164_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_176_17</Name>
            <Loops>
                <VITIS_LOOP_176_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_176_17>
                        <Name>VITIS_LOOP_176_17</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_176_17>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:175</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_176_17>
                            <Name>VITIS_LOOP_176_17</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176</SourceLocation>
                        </VITIS_LOOP_176_17>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_176_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln177"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_184_18</Name>
            <Loops>
                <VITIS_LOOP_184_18/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_184_18>
                        <Name>VITIS_LOOP_184_18</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_184_18>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:183</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_184_18>
                            <Name>VITIS_LOOP_184_18</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184</SourceLocation>
                        </VITIS_LOOP_184_18>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_184_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln184_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_184_18" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:185" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_192_19</Name>
            <Loops>
                <VITIS_LOOP_192_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_19>
                        <Name>VITIS_LOOP_192_19</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_192_19>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:191</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_192_19>
                            <Name>VITIS_LOOP_192_19</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192</SourceLocation>
                        </VITIS_LOOP_192_19>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln193_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln193"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_200_20</Name>
            <Loops>
                <VITIS_LOOP_200_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_200_20>
                        <Name>VITIS_LOOP_200_20</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_200_20>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:199</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_200_20>
                            <Name>VITIS_LOOP_200_20</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200</SourceLocation>
                        </VITIS_LOOP_200_20>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_200_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln200_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:200" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_200_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln201_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:201" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln201"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_208_21</Name>
            <Loops>
                <VITIS_LOOP_208_21/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_21>
                        <Name>VITIS_LOOP_208_21</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_208_21>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:207</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_208_21>
                            <Name>VITIS_LOOP_208_21</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208</SourceLocation>
                        </VITIS_LOOP_208_21>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln208_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_208_21" OPTYPE="add" PRAGMA="" RTLNAME="add_ln209_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_216_22</Name>
            <Loops>
                <VITIS_LOOP_216_22/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_216_22>
                        <Name>VITIS_LOOP_216_22</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_216_22>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:215</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_216_22>
                            <Name>VITIS_LOOP_216_22</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216</SourceLocation>
                        </VITIS_LOOP_216_22>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_22" OPTYPE="add" PRAGMA="" RTLNAME="add_ln217_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:217" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln217"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_224_23</Name>
            <Loops>
                <VITIS_LOOP_224_23/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_224_23>
                        <Name>VITIS_LOOP_224_23</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_224_23>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:223</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_224_23>
                            <Name>VITIS_LOOP_224_23</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224</SourceLocation>
                        </VITIS_LOOP_224_23>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_23" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:225" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln225"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_232_24</Name>
            <Loops>
                <VITIS_LOOP_232_24/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_232_24>
                        <Name>VITIS_LOOP_232_24</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_232_24>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:231</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_232_24>
                            <Name>VITIS_LOOP_232_24</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232</SourceLocation>
                        </VITIS_LOOP_232_24>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_232_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:233" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_244_25</Name>
            <Loops>
                <VITIS_LOOP_244_25/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_244_25>
                        <Name>VITIS_LOOP_244_25</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_244_25>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:243</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_244_25>
                            <Name>VITIS_LOOP_244_25</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244</SourceLocation>
                        </VITIS_LOOP_244_25>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln244_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_244_25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln245_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:245" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_252_26</Name>
            <Loops>
                <VITIS_LOOP_252_26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_252_26>
                        <Name>VITIS_LOOP_252_26</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_252_26>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:251</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_252_26>
                            <Name>VITIS_LOOP_252_26</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252</SourceLocation>
                        </VITIS_LOOP_252_26>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_252_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_252_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln253"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_260_27</Name>
            <Loops>
                <VITIS_LOOP_260_27/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_260_27>
                        <Name>VITIS_LOOP_260_27</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_260_27>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:259</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_260_27>
                            <Name>VITIS_LOOP_260_27</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260</SourceLocation>
                        </VITIS_LOOP_260_27>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_260_27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:260" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_260_27" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:261" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln261"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_268_28</Name>
            <Loops>
                <VITIS_LOOP_268_28/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_268_28>
                        <Name>VITIS_LOOP_268_28</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_268_28>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:267</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_268_28>
                            <Name>VITIS_LOOP_268_28</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268</SourceLocation>
                        </VITIS_LOOP_268_28>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_268_28" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_276_29</Name>
            <Loops>
                <VITIS_LOOP_276_29/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_276_29>
                        <Name>VITIS_LOOP_276_29</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_276_29>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:275</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_276_29>
                            <Name>VITIS_LOOP_276_29</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276</SourceLocation>
                        </VITIS_LOOP_276_29>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_276_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln276_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_276_29" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_284_30</Name>
            <Loops>
                <VITIS_LOOP_284_30/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_284_30>
                        <Name>VITIS_LOOP_284_30</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_284_30>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:283</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_284_30>
                            <Name>VITIS_LOOP_284_30</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284</SourceLocation>
                        </VITIS_LOOP_284_30>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln284_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:284" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_284_30" OPTYPE="add" PRAGMA="" RTLNAME="add_ln285_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:285" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln285"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_292_31</Name>
            <Loops>
                <VITIS_LOOP_292_31/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_292_31>
                        <Name>VITIS_LOOP_292_31</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_292_31>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:291</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_292_31>
                            <Name>VITIS_LOOP_292_31</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292</SourceLocation>
                        </VITIS_LOOP_292_31>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln292_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_292_31" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:293" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln293"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_300_32</Name>
            <Loops>
                <VITIS_LOOP_300_32/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_300_32>
                        <Name>VITIS_LOOP_300_32</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_300_32>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:299</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_300_32>
                            <Name>VITIS_LOOP_300_32</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300</SourceLocation>
                        </VITIS_LOOP_300_32>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_300_32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln300_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:300" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_300_32" OPTYPE="add" PRAGMA="" RTLNAME="add_ln301_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:301" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln301"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_312_33</Name>
            <Loops>
                <VITIS_LOOP_312_33/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_312_33>
                        <Name>VITIS_LOOP_312_33</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_312_33>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:311</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_312_33>
                            <Name>VITIS_LOOP_312_33</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312</SourceLocation>
                        </VITIS_LOOP_312_33>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_312_33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln312_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:312" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_312_33" OPTYPE="add" PRAGMA="" RTLNAME="add_ln313_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:313" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln313"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_320_34</Name>
            <Loops>
                <VITIS_LOOP_320_34/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_320_34>
                        <Name>VITIS_LOOP_320_34</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_320_34>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:319</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_320_34>
                            <Name>VITIS_LOOP_320_34</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320</SourceLocation>
                        </VITIS_LOOP_320_34>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_320_34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:320" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_320_34" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:321" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln321"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_328_35</Name>
            <Loops>
                <VITIS_LOOP_328_35/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_328_35>
                        <Name>VITIS_LOOP_328_35</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_328_35>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:327</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_328_35>
                            <Name>VITIS_LOOP_328_35</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328</SourceLocation>
                        </VITIS_LOOP_328_35>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_35" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:328" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_328_35" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:329" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln329"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_336_36</Name>
            <Loops>
                <VITIS_LOOP_336_36/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_336_36>
                        <Name>VITIS_LOOP_336_36</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_336_36>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:335</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_336_36>
                            <Name>VITIS_LOOP_336_36</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336</SourceLocation>
                        </VITIS_LOOP_336_36>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln336_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:336" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_336_36" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:337" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln337"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_344_37</Name>
            <Loops>
                <VITIS_LOOP_344_37/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_344_37>
                        <Name>VITIS_LOOP_344_37</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_344_37>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:343</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_344_37>
                            <Name>VITIS_LOOP_344_37</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344</SourceLocation>
                        </VITIS_LOOP_344_37>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_344_37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln344_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:344" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_344_37" OPTYPE="add" PRAGMA="" RTLNAME="add_ln345_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:345" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln345"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_352_38</Name>
            <Loops>
                <VITIS_LOOP_352_38/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_352_38>
                        <Name>VITIS_LOOP_352_38</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_352_38>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:351</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_352_38>
                            <Name>VITIS_LOOP_352_38</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352</SourceLocation>
                        </VITIS_LOOP_352_38>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_352_38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln352_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:352" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_352_38" OPTYPE="add" PRAGMA="" RTLNAME="add_ln353_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:353" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln353"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_360_39</Name>
            <Loops>
                <VITIS_LOOP_360_39/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_360_39>
                        <Name>VITIS_LOOP_360_39</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_360_39>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:359</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_360_39>
                            <Name>VITIS_LOOP_360_39</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360</SourceLocation>
                        </VITIS_LOOP_360_39>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_39" OPTYPE="add" PRAGMA="" RTLNAME="add_ln360_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:360" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_360_39" OPTYPE="add" PRAGMA="" RTLNAME="add_ln361_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:361" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln361"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_368_40</Name>
            <Loops>
                <VITIS_LOOP_368_40/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_368_40>
                        <Name>VITIS_LOOP_368_40</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_368_40>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:367</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_368_40>
                            <Name>VITIS_LOOP_368_40</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368</SourceLocation>
                        </VITIS_LOOP_368_40>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_368_40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_368_40" OPTYPE="add" PRAGMA="" RTLNAME="add_ln369_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:369" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln369"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_380_41</Name>
            <Loops>
                <VITIS_LOOP_380_41/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_380_41>
                        <Name>VITIS_LOOP_380_41</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_380_41>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:379</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_380_41>
                            <Name>VITIS_LOOP_380_41</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380</SourceLocation>
                        </VITIS_LOOP_380_41>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_380_41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln380_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:380" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_380_41" OPTYPE="add" PRAGMA="" RTLNAME="add_ln381_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:381" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln381"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_388_42</Name>
            <Loops>
                <VITIS_LOOP_388_42/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_388_42>
                        <Name>VITIS_LOOP_388_42</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_388_42>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:387</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_388_42>
                            <Name>VITIS_LOOP_388_42</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388</SourceLocation>
                        </VITIS_LOOP_388_42>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_388_42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:388" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_388_42" OPTYPE="add" PRAGMA="" RTLNAME="add_ln389_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:389" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln389"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_396_43</Name>
            <Loops>
                <VITIS_LOOP_396_43/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_396_43>
                        <Name>VITIS_LOOP_396_43</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_396_43>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:395</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_396_43>
                            <Name>VITIS_LOOP_396_43</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396</SourceLocation>
                        </VITIS_LOOP_396_43>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_396_43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln396_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:396" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_396_43" OPTYPE="add" PRAGMA="" RTLNAME="add_ln397_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:397" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln397"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_404_44</Name>
            <Loops>
                <VITIS_LOOP_404_44/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_404_44>
                        <Name>VITIS_LOOP_404_44</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_404_44>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:403</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_404_44>
                            <Name>VITIS_LOOP_404_44</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404</SourceLocation>
                        </VITIS_LOOP_404_44>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_44" OPTYPE="add" PRAGMA="" RTLNAME="add_ln404_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:404" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_404_44" OPTYPE="add" PRAGMA="" RTLNAME="add_ln405_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:405" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln405"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_412_45</Name>
            <Loops>
                <VITIS_LOOP_412_45/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_412_45>
                        <Name>VITIS_LOOP_412_45</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_412_45>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:411</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_412_45>
                            <Name>VITIS_LOOP_412_45</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412</SourceLocation>
                        </VITIS_LOOP_412_45>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_412_45" OPTYPE="add" PRAGMA="" RTLNAME="add_ln412_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:412" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_412_45" OPTYPE="add" PRAGMA="" RTLNAME="add_ln413_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:413" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln413"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_420_46</Name>
            <Loops>
                <VITIS_LOOP_420_46/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_420_46>
                        <Name>VITIS_LOOP_420_46</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_420_46>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:419</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_420_46>
                            <Name>VITIS_LOOP_420_46</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420</SourceLocation>
                        </VITIS_LOOP_420_46>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_420_46" OPTYPE="add" PRAGMA="" RTLNAME="add_ln420_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_420_46" OPTYPE="add" PRAGMA="" RTLNAME="add_ln421_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:421" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln421"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_428_47</Name>
            <Loops>
                <VITIS_LOOP_428_47/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_428_47>
                        <Name>VITIS_LOOP_428_47</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_428_47>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:427</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_428_47>
                            <Name>VITIS_LOOP_428_47</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428</SourceLocation>
                        </VITIS_LOOP_428_47>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln428_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:428" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_428_47" OPTYPE="add" PRAGMA="" RTLNAME="add_ln429_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:429" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln429"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_436_48</Name>
            <Loops>
                <VITIS_LOOP_436_48/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_436_48>
                        <Name>VITIS_LOOP_436_48</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_436_48>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:435</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_436_48>
                            <Name>VITIS_LOOP_436_48</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436</SourceLocation>
                        </VITIS_LOOP_436_48>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_436_48" OPTYPE="add" PRAGMA="" RTLNAME="add_ln436_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:436" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_436_48" OPTYPE="add" PRAGMA="" RTLNAME="add_ln437_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:437" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln437"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_448_49</Name>
            <Loops>
                <VITIS_LOOP_448_49/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_448_49>
                        <Name>VITIS_LOOP_448_49</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_448_49>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:447</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_448_49>
                            <Name>VITIS_LOOP_448_49</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448</SourceLocation>
                        </VITIS_LOOP_448_49>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_448_49" OPTYPE="add" PRAGMA="" RTLNAME="add_ln448_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:448" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_448_49" OPTYPE="add" PRAGMA="" RTLNAME="add_ln449_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:449" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln449"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_456_50</Name>
            <Loops>
                <VITIS_LOOP_456_50/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_456_50>
                        <Name>VITIS_LOOP_456_50</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_456_50>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:455</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_456_50>
                            <Name>VITIS_LOOP_456_50</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456</SourceLocation>
                        </VITIS_LOOP_456_50>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_456_50" OPTYPE="add" PRAGMA="" RTLNAME="add_ln456_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:456" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_456_50" OPTYPE="add" PRAGMA="" RTLNAME="add_ln457_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:457" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln457"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_464_51</Name>
            <Loops>
                <VITIS_LOOP_464_51/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_464_51>
                        <Name>VITIS_LOOP_464_51</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_464_51>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:463</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_464_51>
                            <Name>VITIS_LOOP_464_51</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464</SourceLocation>
                        </VITIS_LOOP_464_51>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_51" OPTYPE="add" PRAGMA="" RTLNAME="add_ln464_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:464" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_464_51" OPTYPE="add" PRAGMA="" RTLNAME="add_ln465_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:465" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln465"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_472_52</Name>
            <Loops>
                <VITIS_LOOP_472_52/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_472_52>
                        <Name>VITIS_LOOP_472_52</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_472_52>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:471</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_472_52>
                            <Name>VITIS_LOOP_472_52</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472</SourceLocation>
                        </VITIS_LOOP_472_52>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_472_52" OPTYPE="add" PRAGMA="" RTLNAME="add_ln472_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:472" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_472_52" OPTYPE="add" PRAGMA="" RTLNAME="add_ln473_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:473" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln473"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_480_53</Name>
            <Loops>
                <VITIS_LOOP_480_53/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_480_53>
                        <Name>VITIS_LOOP_480_53</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_480_53>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:479</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_480_53>
                            <Name>VITIS_LOOP_480_53</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480</SourceLocation>
                        </VITIS_LOOP_480_53>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_480_53" OPTYPE="add" PRAGMA="" RTLNAME="add_ln480_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:480" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_480_53" OPTYPE="add" PRAGMA="" RTLNAME="add_ln481_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:481" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln481"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_488_54</Name>
            <Loops>
                <VITIS_LOOP_488_54/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_488_54>
                        <Name>VITIS_LOOP_488_54</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_488_54>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:487</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_488_54>
                            <Name>VITIS_LOOP_488_54</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488</SourceLocation>
                        </VITIS_LOOP_488_54>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_488_54" OPTYPE="add" PRAGMA="" RTLNAME="add_ln488_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:488" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_488_54" OPTYPE="add" PRAGMA="" RTLNAME="add_ln489_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:489" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln489"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_496_55</Name>
            <Loops>
                <VITIS_LOOP_496_55/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_496_55>
                        <Name>VITIS_LOOP_496_55</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_496_55>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:495</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_496_55>
                            <Name>VITIS_LOOP_496_55</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496</SourceLocation>
                        </VITIS_LOOP_496_55>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_496_55" OPTYPE="add" PRAGMA="" RTLNAME="add_ln496_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:496" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_496_55" OPTYPE="add" PRAGMA="" RTLNAME="add_ln497_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:497" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln497"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_504_56</Name>
            <Loops>
                <VITIS_LOOP_504_56/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_504_56>
                        <Name>VITIS_LOOP_504_56</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_504_56>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:503</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_504_56>
                            <Name>VITIS_LOOP_504_56</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504</SourceLocation>
                        </VITIS_LOOP_504_56>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_504_56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln504_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:504" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_504_56" OPTYPE="add" PRAGMA="" RTLNAME="add_ln505_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:505" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln505"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_516_57</Name>
            <Loops>
                <VITIS_LOOP_516_57/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_516_57>
                        <Name>VITIS_LOOP_516_57</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_516_57>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:515</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_516_57>
                            <Name>VITIS_LOOP_516_57</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516</SourceLocation>
                        </VITIS_LOOP_516_57>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_516_57" OPTYPE="add" PRAGMA="" RTLNAME="add_ln516_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:516" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_516_57" OPTYPE="add" PRAGMA="" RTLNAME="add_ln517_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:517" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln517"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_524_58</Name>
            <Loops>
                <VITIS_LOOP_524_58/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_524_58>
                        <Name>VITIS_LOOP_524_58</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_524_58>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:523</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_524_58>
                            <Name>VITIS_LOOP_524_58</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524</SourceLocation>
                        </VITIS_LOOP_524_58>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_58" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_524_58" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_532_59</Name>
            <Loops>
                <VITIS_LOOP_532_59/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_532_59>
                        <Name>VITIS_LOOP_532_59</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_532_59>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:531</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_532_59>
                            <Name>VITIS_LOOP_532_59</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532</SourceLocation>
                        </VITIS_LOOP_532_59>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_532_59" OPTYPE="add" PRAGMA="" RTLNAME="add_ln532_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:532" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_532_59" OPTYPE="add" PRAGMA="" RTLNAME="add_ln533_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:533" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln533"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_540_60</Name>
            <Loops>
                <VITIS_LOOP_540_60/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_540_60>
                        <Name>VITIS_LOOP_540_60</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_540_60>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:539</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_540_60>
                            <Name>VITIS_LOOP_540_60</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540</SourceLocation>
                        </VITIS_LOOP_540_60>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_540_60" OPTYPE="add" PRAGMA="" RTLNAME="add_ln540_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:540" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_540_60" OPTYPE="add" PRAGMA="" RTLNAME="add_ln541_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:541" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln541"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_548_61</Name>
            <Loops>
                <VITIS_LOOP_548_61/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_61>
                        <Name>VITIS_LOOP_548_61</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_548_61>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:547</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_61>
                            <Name>VITIS_LOOP_548_61</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_61>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_61" OPTYPE="add" PRAGMA="" RTLNAME="add_ln548_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_61" OPTYPE="add" PRAGMA="" RTLNAME="add_ln549_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:549" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln549"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_556_62</Name>
            <Loops>
                <VITIS_LOOP_556_62/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_556_62>
                        <Name>VITIS_LOOP_556_62</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_556_62>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:555</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_556_62>
                            <Name>VITIS_LOOP_556_62</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556</SourceLocation>
                        </VITIS_LOOP_556_62>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_556_62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln556_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:556" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_556_62" OPTYPE="add" PRAGMA="" RTLNAME="add_ln557_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:557" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln557"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_564_63</Name>
            <Loops>
                <VITIS_LOOP_564_63/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_564_63>
                        <Name>VITIS_LOOP_564_63</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_564_63>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:563</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_564_63>
                            <Name>VITIS_LOOP_564_63</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564</SourceLocation>
                        </VITIS_LOOP_564_63>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_564_63" OPTYPE="add" PRAGMA="" RTLNAME="add_ln564_fu_133_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:564" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_564_63" OPTYPE="add" PRAGMA="" RTLNAME="add_ln565_fu_143_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:565" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln565"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult_Pipeline_VITIS_LOOP_572_64</Name>
            <Loops>
                <VITIS_LOOP_572_64/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>90124</Best-caseLatency>
                    <Average-caseLatency>90124</Average-caseLatency>
                    <Worst-caseLatency>90124</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.451 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.451 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.451 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>90124</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_572_64>
                        <Name>VITIS_LOOP_572_64</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>90122</Latency>
                        <AbsoluteTimeLatency>0.451 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_572_64>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:571</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_572_64>
                            <Name>VITIS_LOOP_572_64</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572</SourceLocation>
                        </VITIS_LOOP_572_64>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>242</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln572_fu_135_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:572" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_572_64" OPTYPE="add" PRAGMA="" RTLNAME="add_ln573_fu_145_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:573" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln573"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrixmult</Name>
            <Loops>
                <loop_0/>
                <loop_1/>
                <loop_2/>
                <loop_3/>
                <loop_4/>
                <loop_5/>
                <loop_6/>
                <loop_7/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11536152</Best-caseLatency>
                    <Average-caseLatency>11536152</Average-caseLatency>
                    <Worst-caseLatency>11536152</Worst-caseLatency>
                    <Best-caseRealTimeLatency>57.681 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>57.681 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>57.681 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11536152</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_0>
                        <Name>loop_0</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_40_1_fu_1068</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_48_2_fu_1078</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_56_3_fu_1088</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_64_4_fu_1098</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_72_5_fu_1108</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_80_6_fu_1118</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_88_7_fu_1128</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_96_8_fu_1138</Instance>
                        </InstanceList>
                    </loop_0>
                    <loop_1>
                        <Name>loop_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_108_9_fu_1148</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_116_10_fu_1158</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_124_11_fu_1168</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_132_12_fu_1178</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_140_13_fu_1188</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_148_14_fu_1198</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_156_15_fu_1208</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_164_16_fu_1218</Instance>
                        </InstanceList>
                    </loop_1>
                    <loop_2>
                        <Name>loop_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_176_17_fu_1228</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_184_18_fu_1238</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_192_19_fu_1248</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_200_20_fu_1258</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_208_21_fu_1268</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_216_22_fu_1278</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_224_23_fu_1288</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_232_24_fu_1298</Instance>
                        </InstanceList>
                    </loop_2>
                    <loop_3>
                        <Name>loop_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_244_25_fu_1308</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_252_26_fu_1318</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_260_27_fu_1328</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_268_28_fu_1338</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_276_29_fu_1348</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_284_30_fu_1358</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_292_31_fu_1368</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_300_32_fu_1378</Instance>
                        </InstanceList>
                    </loop_3>
                    <loop_4>
                        <Name>loop_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_312_33_fu_1388</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_320_34_fu_1398</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_328_35_fu_1408</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_336_36_fu_1418</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_344_37_fu_1428</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_352_38_fu_1438</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_360_39_fu_1448</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_368_40_fu_1458</Instance>
                        </InstanceList>
                    </loop_4>
                    <loop_5>
                        <Name>loop_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_380_41_fu_1468</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_388_42_fu_1478</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_396_43_fu_1488</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_404_44_fu_1498</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_412_45_fu_1508</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_420_46_fu_1518</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_428_47_fu_1528</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_436_48_fu_1538</Instance>
                        </InstanceList>
                    </loop_5>
                    <loop_6>
                        <Name>loop_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_448_49_fu_1548</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_456_50_fu_1558</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_464_51_fu_1568</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_472_52_fu_1578</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_480_53_fu_1588</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_488_54_fu_1598</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_496_55_fu_1608</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_504_56_fu_1618</Instance>
                        </InstanceList>
                    </loop_6>
                    <loop_7>
                        <Name>loop_7</Name>
                        <Slack>3.65</Slack>
                        <TripCount>2</TripCount>
                        <Latency>1442018</Latency>
                        <AbsoluteTimeLatency>7.210 ms</AbsoluteTimeLatency>
                        <IterationLatency>721009</IterationLatency>
                        <PipelineDepth>721009</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_516_57_fu_1628</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_524_58_fu_1638</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_532_59_fu_1648</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_540_60_fu_1658</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_548_61_fu_1668</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_556_62_fu_1678</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_564_63_fu_1688</Instance>
                            <Instance>grp_matrixmult_Pipeline_VITIS_LOOP_572_64_fu_1698</Instance>
                        </InstanceList>
                    </loop_7>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop_0>
                            <Name>loop_0</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38</SourceLocation>
                        </loop_0>
                        <loop_1>
                            <Name>loop_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106</SourceLocation>
                        </loop_1>
                        <loop_2>
                            <Name>loop_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174</SourceLocation>
                        </loop_2>
                        <loop_3>
                            <Name>loop_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242</SourceLocation>
                        </loop_3>
                        <loop_4>
                            <Name>loop_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310</SourceLocation>
                        </loop_4>
                        <loop_5>
                            <Name>loop_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378</SourceLocation>
                        </loop_5>
                        <loop_6>
                            <Name>loop_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446</SourceLocation>
                        </loop_6>
                        <loop_7>
                            <Name>loop_7</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514</SourceLocation>
                        </loop_7>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>16277</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>27468</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>51</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_1722_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_1866_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_2010_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_2154_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:242" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln310_fu_2298_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:310" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln378_fu_2442_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:378" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln446_fu_2586_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:446" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln514_fu_2730_p2" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:514" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln514"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>main</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>6.312</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11667238</Best-caseLatency>
                    <Average-caseLatency>11667238</Average-caseLatency>
                    <Worst-caseLatency>11667238</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.644 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>73.644 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>73.644 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11667239</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:582</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>264</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>94</UTIL_BRAM>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>16427</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>28862</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>54</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_0_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:583" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_0"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:583" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_2_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:583" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_3_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:583" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_4_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:583" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_5_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:583" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_6_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:584" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="A_7_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:584" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="A_7"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_0_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:585" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_0"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_1_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:585" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_2_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:585" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_3_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:585" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_3"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_4_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:585" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_4"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_5_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:585" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_5"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_6_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:586" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_6"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="B_7_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:586" STORAGESIZE="32 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="B_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_0_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_1_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_2_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_3_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_4_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_5_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_6_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="C_7_U" SOURCE="benchmarks/jianyicheng/matrixmult/src/matrixmult.cpp:587" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="C_7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="Other Ports">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="ap_return">out, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="return">ap_return, port</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

