Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a63227381d9a46f998edb98a413d1b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.Mux2To1
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemoryV2
Compiling module xil_defaultlib.D_FlipFlop
Compiling module xil_defaultlib.RegBit
Compiling module xil_defaultlib.Reg32Bit
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ALUControl_Block
Compiling module xil_defaultlib.JumpBlock
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.AndGate
Compiling module xil_defaultlib.HLDetect
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.ZeroExtension
Compiling module xil_defaultlib.ShiftLeft
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.MovCheck
Compiling module xil_defaultlib.HiLoControl
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoReg
Compiling module xil_defaultlib.Mux32Bit4To1
Compiling module xil_defaultlib.DataMemoryV2
Compiling module xil_defaultlib.TopModuleV2
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
