subexpression
ordering
execution
arithmetic
expressions
arithmetic
expression
broken
component
subexpressions
depending
hardware
environment
expression
executed
subexpressions
evaluated
serials
parallel
combination
modes
paper
shows
expression
execution
time
minimized
consideration
ordering
subexpressions
subexpressions
executed
order
decreasing
memory
processor
time
requirements
observation
valid
configurations
ranging
uniprocessor
unbuffered
main
memory
multiprocessor
cache
buffer
memory
number
subexpressions
executed
parallel
exceeds
number
processors
execution
subexpressions
postponed
procedure
combines
requirement
earlier
ordering
considerations
provide
optimal
execution
sequence
cacm
july
1971
ramamoorthy
gonzalez
parallel
processing
cache
arithmetic
expressions
subexpression
ordering
computational
trees
compilers
4
12
4
32
ca710707
jb
february
2
1978
4
49
pm
1781
4
2175
1807
4
2175
1934
4
2175
2175
4
2175
2175
4
2175
2175
4
2175
1551
5
2175
1613
5
2175
1886
5
2175
2175
5
2175
2175
5
2175
2175
5
2175
2413
5
2175
2175
6
2175
