
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Hybrid Stream + IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 2594390 heartbeat IPC: 3.85447 cumulative IPC: 3.85447 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5184054 heartbeat IPC: 3.8615 cumulative IPC: 3.85798 (Simulation time: 0 hr 1 min 26 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6479212 (Simulation time: 0 hr 1 min 48 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30089074 heartbeat IPC: 0.401526 cumulative IPC: 0.211776 (Simulation time: 0 hr 4 min 37 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77257267 heartbeat IPC: 0.212007 cumulative IPC: 0.21193 (Simulation time: 0 hr 8 min 8 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 125457173 heartbeat IPC: 0.207469 cumulative IPC: 0.210123 (Simulation time: 0 hr 11 min 15 sec) 
Finished CPU 0 instructions: 25000003 cycles: 118977961 cumulative IPC: 0.210123 (Simulation time: 0 hr 11 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.210123 instructions: 25000003 cycles: 118977961
cpu0_DTLB TOTAL     ACCESS:    4450941  HIT:    4416894  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980899  HIT:    1976278  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2470042  HIT:    2440616  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 507.657 cycles
cpu0_ITLB TOTAL     ACCESS:     472337  HIT:     472337  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472337  HIT:     472337  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551856  HIT:     551856  MISS:          0
cpu0_L1I LOAD      ACCESS:     551856  HIT:     551856  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 918.767 cycles
cpu0_L1D TOTAL     ACCESS:    5917209  HIT:    3966633  MISS:    1950576
cpu0_L1D LOAD      ACCESS:    1404583  HIT:    1109030  MISS:     295553
cpu0_L1D RFO       ACCESS:    4495098  HIT:    2840084  MISS:    1655014
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17528  HIT:      17519  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 763.331 cycles
cpu0_L2C TOTAL     ACCESS:    3985920  HIT:    2757048  MISS:    1228872
cpu0_L2C LOAD      ACCESS:     295553  HIT:          3  MISS:     295550
cpu0_L2C RFO       ACCESS:    1655013  HIT:     739370  MISS:     915643
cpu0_L2C PREFETCH  ACCESS:     380305  HIT:     362689  MISS:      17616
cpu0_L2C WRITEBACK ACCESS:    1655040  HIT:    1654986  MISS:         54
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     556578  ISSUED:     414273  USEFUL:      17420  USELESS:        199
cpu0_L2C AVERAGE MISS LATENCY: 1211.98 cycles
LLC TOTAL     ACCESS:    2147060  HIT:     947261  MISS:    1199799
LLC LOAD      ACCESS:     295550  HIT:          1  MISS:     295549
LLC RFO       ACCESS:     915597  HIT:      29014  MISS:     886583
LLC PREFETCH  ACCESS:      20130  HIT:       2514  MISS:      17616
LLC WRITEBACK ACCESS:     915774  HIT:     915732  MISS:         42
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1223.2 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      34893  ROW_BUFFER_MISS:    1164864
 DBUS AVG_CONGESTED_CYCLE:    4.00295
 WQ ROW_BUFFER_HIT:      14758  ROW_BUFFER_MISS:     872130  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 258.898
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

