Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: in21_reg[13]/Q
    (Clocked by sysclk R)
Endpoint: sub1_reg/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1459.1
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.9)
Data arrival time: 1411.8
Slack: 47.3
Logic depth: 40
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     38   173,  127                       
clk_gate_in21_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     16   125,  127  /PD_TOP        (1.10)
in21_reg[13]/CK->Q       DFF_X1*                 rr    160.2    160.2    160.2      0.0      0.0     12.7     64.2      2   125,  127  /PD_TOP        (1.10)
adder1/i_1_144/A->ZN     INV_X8                  rf    170.0      9.8      7.0      2.8     15.3      0.6      4.7      1    67,   86  /PD_TOP        (1.10)
adder1/i_1_141/A2->ZN    NOR2_X4*                fr    230.1     60.1     60.1      0.0      3.5      1.9     35.1      3    67,   86  /PD_TOP        (1.10)
adder1/i_1_139/B2->ZN    OAI21_X4                rf    251.2     21.1     21.1      0.0     15.3      1.4      9.3      2    67,   86  /PD_TOP        (1.10)
adder1/i_1_151/B->ZN     XNOR2_X2*               fr    357.6    106.4    106.4      0.0     11.4      4.0     44.9      6    67,   86  /PD_TOP        (1.10)
adder1/i_1_206/A->ZN     INV_X8                  rf    369.2     11.6     11.5      0.1     15.3      3.6     20.6      5    67,   86  /PD_TOP        (1.10)
adder1/i_1_204/A1->ZN    NAND2_X4*               fr    415.5     46.3     46.2      0.1      5.3      8.8     74.7     11    67,   86  /PD_TOP        (1.10)
adder1/i_1_98/A->ZN      INV_X8                  rf    424.2      8.7      8.4      0.3     15.3      1.4      9.2      2    67,   86  /PD_TOP        (1.10)
adder1/i_1_97/A1->ZN     NAND3_X4                fr    437.2     13.0     13.0      0.0      4.0      0.8      3.4      1    67,   86  /PD_TOP        (1.10)
adder1/i_1_96/A->ZN      OAI221_X2               rf    471.4     34.2     34.2      0.0     11.7      0.8      3.9      1    67,   86  /PD_TOP        (1.10)
adder1/cs0/i_0_19/A->ZN  XNOR2_X2                ff    519.3     47.9     47.9      0.0     18.7      1.2      9.3      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla0/i_0_23/A2->ZN
                         NOR2_X4*                fr    584.6     65.3     65.3      0.0     15.6      1.9     35.6      3    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla0/i_0_12/A1->ZN
                         NOR2_X4                 rf    594.7     10.1     10.1      0.0     15.3      0.7      4.7      1    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla0/i_0_11/B1->ZN
                         AOI21_X4                fr    620.3     25.6     25.6      0.0      5.7      0.7      4.9      1    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla0/i_0_10/B2->ZN
                         AOI21_X4                rf    643.5     23.2     23.2      0.0     22.3      2.0     13.3      3    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla1/i_0_11/A2->ZN
                         NOR2_X4                 fr    678.9     35.4     35.4      0.0     11.3      1.5      9.4      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla1/i_0_14/C1->ZN
                         OAI211_X4               rf    705.8     26.9     26.9      0.0     21.3      1.5      9.2      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla1/i_0_18/A1->ZN
                         NAND3_X4                fr    726.2     20.4     20.4      0.0     17.6      0.7      4.4      1    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla1/i_0_19/A1->ZN
                         NAND2_X4                rf    744.7     18.5     18.5      0.0     12.3      2.1     13.2      3    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla2/i_0_10/C1->ZN
                         OAI211_X4               fr    781.6     36.9     36.9      0.0     10.4      1.5      9.2      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla2/i_0_9/A1->ZN
                         NAND3_X4                rf    808.6     27.0     27.0      0.0     27.1      1.4      9.1      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla2/i_0_8/A1->ZN
                         NAND3_X4                fr    827.2     18.6     18.6      0.0     13.8      0.7      4.4      1    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla2/i_0_7/A1->ZN
                         NAND2_X4                rf    842.9     15.7     15.7      0.0     12.3      1.3      8.4      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla3/i_0_7/B2->ZN
                         OAI21_X4                fr    879.8     36.9     36.9      0.0      8.6      1.4      8.5      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla3/i_0_11/B1->ZN
                         AOI21_X4                rf    900.1     20.3     20.3      0.0     23.3      1.4      8.5      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla3/i_0_18/B2->ZN
                         OAI21_X4                fr    937.3     37.2     37.2      0.0      9.4      1.4      8.5      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla3/i_0_0/B1->ZN
                         AOI21_X4                rf    959.8     22.5     22.5      0.0     23.3      2.0     11.9      3    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla4/i_0_18/B1->ZN
                         AOI21_X4                fr   1014.7     54.9     54.9      0.0     10.7      0.6     26.1      1    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla4/i_0_17/A->ZN
                         INV_X8                  rf   1023.4      8.7      8.7      0.0     47.2      1.4      8.9      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla4/i_0_22/A3->ZN
                         NAND4_X4                fr   1045.7     22.3     22.3      0.0      4.0      1.5      8.9      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla4/i_0_10/A1->ZN
                         NAND2_X4*               rf   1076.0     30.3     30.3      0.0     17.3      1.2     30.4      2    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla4/i_0_7/A->ZN
                         INV_X8                  fr   1087.9     11.9     11.9      0.0     15.3      0.6      2.9      1    67,   86  /PD_TOP        (1.10)
adder1/cs0/cla4/i_0_0/S->Z
                         MUX2_X2                 rf   1181.3     93.4     93.4      0.0      5.0      0.6     26.1      1    67,   86  /PD_TOP        (1.10)
adder1/i_0_6/A->ZN       INV_X8                  fr   1195.8     14.5     14.5      0.0     22.0      0.6      4.5      1    67,   86  /PD_TOP        (1.10)
adder1/i_0_2/A2->ZN      NAND2_X4*               rf   1225.3     29.5     29.5      0.0      5.3      7.3     34.4      2    67,   86  /PD_TOP        (1.10)
i_1_1_1125/A->ZN         INV_X8                  fr   1240.8     15.5     14.7      0.8     15.3      1.4      9.4      2   116,   88  /PD_TOP        (1.10)
i_1_1_1117/A2->ZN        NAND4_X4*               rf   1292.4     51.6     51.6      0.0      6.6      1.5     30.9      2   116,   88  /PD_TOP        (1.10)
i_1_1_1116/A->ZN         INV_X8                  fr   1307.0     14.6     14.6      0.0     15.3      1.3      9.1      2   116,   88  /PD_TOP        (1.10)
i_1_1_681/A1->ZN         NAND2_X4                rf   1328.1     21.1     21.1      0.0      6.5      3.9     22.5      5   116,   88  /PD_TOP        (1.10)
i_1_1_678/A1->ZN         NAND4_X4                fr   1350.6     22.5     22.4      0.1     14.4      6.1      8.4      1   116,   88  /PD_TOP        (1.10)
sub1_reg_enable_mux_0/S->Z
                         MUX2_X1                 rf   1411.8     61.2     60.5      0.7     17.0      0.7      1.9      1   125,  127  /PD_TOP        (1.10)
sub1_reg/D               DFF_X1                   f   1411.8      0.0               0.0     10.3                            125,  127  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: RAM_Data_RD_A[0]
    (Clocked by rtDefaultClock R)
Endpoint: RAM_Data_WR_reg[0]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1461.7
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.3)
Data arrival time: 1273.9
Slack: 187.8
Logic depth: 17
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
RAM_Data_RD_A[0]         {set_input_delay}        f    700.0    700.0    700.0                       16.5     57.2      6   123,    0                       
i_1_1_1319/A->ZN         INV_X8                  fr    740.0     40.0     37.4      2.6    100.0      2.2     14.2      3   116,   88  /PD_TOP        (1.10)
i_1_1_1318/B1->ZN        AOI22_X4                rf    757.6     17.6     17.6      0.0      7.8      0.7      2.9      1   116,   88  /PD_TOP        (1.10)
i_1_1_1315/A2->ZN        OR2_X4                  ff    804.3     46.7     46.7      0.0     11.8      0.7      4.7      1   116,   88  /PD_TOP        (1.10)
i_1_1_1310/B1->ZN        AOI21_X4                fr    828.6     24.3     24.3      0.0      8.4      0.8      3.1      1   116,   88  /PD_TOP        (1.10)
i_1_1_1305/C1->ZN        OAI221_X2               rf    858.9     30.3     30.3      0.0     20.2      0.8      4.9      1   116,   88  /PD_TOP        (1.10)
i_1_1_1300/B1->ZN        AOI21_X4                fr    888.1     29.2     29.2      0.0     20.0      0.8      3.1      1   116,   88  /PD_TOP        (1.10)
i_1_1_1295/C1->ZN        OAI221_X2               rf    918.4     30.3     30.3      0.0     20.2      0.8      4.9      1   116,   88  /PD_TOP        (1.10)
i_1_1_1290/B1->ZN        AOI21_X4                fr    949.8     31.4     31.4      0.0     20.0      0.8      4.8      1   116,   88  /PD_TOP        (1.10)
i_1_1_1287/A1->ZN        OAI22_X4                rf    971.0     21.2     21.2      0.0     22.3      0.8      4.8      1   116,   88  /PD_TOP        (1.10)
i_1_1_1282/B1->ZN        AOI21_X4                fr    998.7     27.7     27.7      0.0     11.1      0.7      4.9      1   116,   88  /PD_TOP        (1.10)
i_1_1_1279/A1->ZN        NOR2_X4*                rf   1025.1     26.4     26.4      0.0     22.3      2.0     35.6      3   116,   88  /PD_TOP        (1.10)
i_1_1_1278/A->ZN         INV_X8                  fr   1037.6     12.5     12.5      0.0     15.3      0.6      4.4      1   116,   88  /PD_TOP        (1.10)
i_1_1_1275/A1->ZN        NAND2_X4*               rf   1072.5     34.9     34.9      0.0      5.3      4.1     49.3      6   116,   88  /PD_TOP        (1.10)
i_1_1_1247/A->ZN         INV_X8                  fr   1092.4     19.9     19.8      0.1     15.3      3.3     23.0      5   116,   88  /PD_TOP        (1.10)
i_1_1_1244/A1->ZN        NAND2_X4*               rf   1159.8     67.4     67.3      0.1      9.9     32.4    240.1     50   116,   88  /PD_TOP        (1.10)
i_1_1_689/B2->ZN         OAI221_X4               fr   1265.1    105.3    104.3      1.0     15.3      0.8     26.2      1   116,   88  /PD_TOP        (1.10)
i_1_1_688/A->ZN          INV_X8                  rf   1273.2      8.1      8.1      0.0     18.4      6.1      7.3      1   116,   88  /PD_TOP        (1.10)
RAM_Data_WR_reg[0]/D     DFF_X1                   f   1273.9      0.7               0.7      3.8                            125,  127  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: RAM_Address_RD_A_reg[12]/Q
    (Clocked by sysclk R)
Endpoint: RAM_Address_RD_A[12]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 200.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 300.0)
Data arrival time: 137.4
Slack: 62.6
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     38   173,  127                       
clk_gate_RAM_Address_RD_A_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     13   123,   47  /PD_TOP        (1.10)
RAM_Address_RD_A_reg[12]/CK->Q
                         DFF_X1                  rr    134.3    134.3    134.3      0.0      0.0     13.3     23.3      1   123,   47  /PD_TOP        (1.10)
RAM_Address_RD_A[12]                              r    137.4      3.1               3.1     55.9                            173,  100                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
