// Seed: 2583324775
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wire id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  wire id_6;
  assign id_3 = 1;
  assign id_4 = id_1 ? 1 : 1;
  wire id_7;
  initial
  fork : id_8
  join : id_9
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    output logic id_5,
    input tri1 id_6,
    output uwire id_7
);
  always @(negedge {id_1 == 1, id_4} <= 1)
    if (id_6) id_5 <= 1;
    else assign id_2 = 1;
  module_0(
      id_1, id_6, id_4, id_0, id_0
  );
endmodule
