

================================================================
== Vivado HLS Report for 'fft_stages'
================================================================
* Date:           Fri Nov 17 00:44:51 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        ofdm
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70tfbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1550|  1550|  1550|  1550|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- butterfly  |  1548|  1548|        16|          3|          1|   512|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    404|    249|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     10|    710|    698|
|Memory           |        6|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    288|
|Register         |        -|      -|    845|    160|
+-----------------+---------+-------+-------+-------+
|Total            |        6|     10|   1959|   1395|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      4|      2|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |ofdm_receiver_fadbkb_U5  |ofdm_receiver_fadbkb  |        0|      2|  227|  214|
    |ofdm_receiver_fadbkb_U6  |ofdm_receiver_fadbkb  |        0|      2|  227|  214|
    |ofdm_receiver_fmucud_U7  |ofdm_receiver_fmucud  |        0|      3|  128|  135|
    |ofdm_receiver_fmucud_U8  |ofdm_receiver_fmucud  |        0|      3|  128|  135|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  710|  698|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------+---------+---+----+------+-----+------+-------------+
    |W_imag_U  |fft_stages_W_imag  |        1|  0|   0|   512|   32|     1|        16384|
    |W_real_U  |fft_stages_W_real  |        1|  0|   0|   512|   32|     1|        16384|
    |Y_R_U     |fft_stages_Y_R     |        2|  0|   0|  1024|   32|     1|        32768|
    |Y_I_U     |fft_stages_Y_R     |        2|  0|   0|  1024|   32|     1|        32768|
    +----------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                   |        6|  0|   0|  3072|  128|     4|        98304|
    +----------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |i1_fu_368_p2             |     +    |      0|  56|  22|          17|          17|
    |i_lower_fu_374_p2        |     +    |      0|  56|  22|          17|          17|
    |j_1_fu_319_p2            |     +    |      0|  35|  15|          10|           1|
    |p_cast_fu_303_p2         |     +    |      0|  29|  13|           2|           8|
    |tmp_fu_279_p2            |     -    |      0|  17|   9|           4|           4|
    |j2_fu_349_p2             |    and   |      0|   0|   8|           8|           8|
    |exitcond_fu_313_p2       |   icmp   |      0|   0|   6|          10|          11|
    |j1_fu_329_p2             |   lshr   |      0|  30|  21|           9|           9|
    |DFTpts_fu_255_p2         |    shl   |      0|  33|  23|           1|          10|
    |tmp_1_fu_337_p2          |    shl   |      0|  51|  35|          16|          16|
    |tmp_3_fu_363_p2          |    shl   |      0|  67|  50|          17|          17|
    |tmp_s_fu_293_p2          |    shl   |      0|  30|  21|           1|           9|
    |ap_enable_pp0            |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|   0|   2|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 404| 249|         114|         131|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |OUT_I_address0           |  13|          3|   10|         30|
    |OUT_I_d0                 |  13|          3|   32|         96|
    |OUT_R_address0           |  13|          3|   10|         30|
    |Y_I_address0             |  17|          4|   10|         40|
    |Y_I_d0                   |  13|          3|   32|         96|
    |Y_R_address0             |  17|          4|   10|         40|
    |Y_R_d0                   |  13|          3|   32|         96|
    |ap_NS_fsm                |  41|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |grp_fu_232_opcode        |  13|          3|    2|          6|
    |grp_fu_232_p0            |  17|          4|   32|        128|
    |grp_fu_232_p1            |  17|          4|   32|        128|
    |grp_fu_236_opcode        |  13|          3|    2|          6|
    |grp_fu_236_p0            |  13|          3|   32|         96|
    |grp_fu_236_p1            |  13|          3|   32|         96|
    |grp_fu_243_p0            |  13|          3|   32|         96|
    |grp_fu_247_p0            |  13|          3|   32|         96|
    |j_phi_fu_224_p4          |   9|          2|   10|         20|
    |j_reg_220                |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 288|         63|  355|       1130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |X_I_load_1_reg_509       |  32|   0|   32|          0|
    |X_R_load_1_reg_502       |  32|   0|   32|          0|
    |Y_I_addr_reg_497         |  10|   0|   10|          0|
    |Y_I_load_reg_541         |  32|   0|   32|          0|
    |Y_R_addr_reg_492         |  10|   0|   10|          0|
    |Y_R_load_reg_536         |  32|   0|   32|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |c_reg_482                |  32|   0|   32|          0|
    |exitcond_reg_416         |   1|   0|    1|          0|
    |j1_reg_425               |   9|   0|    9|          0|
    |j_1_reg_420              |  10|   0|   10|          0|
    |j_reg_220                |  10|   0|   10|          0|
    |numBF_cast_reg_391       |   9|   0|   17|          8|
    |p_cast_reg_406           |   8|   0|    8|          0|
    |s_reg_487                |  32|   0|   32|          0|
    |stage_cast_reg_411       |   5|   0|   17|         12|
    |temp_I_reg_552           |  32|   0|   32|          0|
    |temp_R_reg_547           |  32|   0|   32|          0|
    |tmp_1_reg_431            |  16|   0|   16|          0|
    |tmp_4_reg_446            |  17|   0|   64|         47|
    |tmp_5_reg_464            |  17|   0|   64|         47|
    |tmp_6_reg_516            |  32|   0|   32|          0|
    |tmp_7_reg_521            |  32|   0|   32|          0|
    |tmp_8_reg_526            |  32|   0|   32|          0|
    |tmp_9_reg_531            |  32|   0|   32|          0|
    |tmp_cast3_cast_reg_401   |   4|   0|    9|          5|
    |tmp_cast4_reg_396        |   4|   0|   16|         12|
    |Y_I_load_reg_541         |  64|  32|   32|          0|
    |Y_R_load_reg_536         |  64|  32|   32|          0|
    |exitcond_reg_416         |  64|  32|    1|          0|
    |tmp_4_reg_446            |  64|  32|   64|         47|
    |tmp_5_reg_464            |  64|  32|   64|         47|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 845| 160|  849|        225|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  fft_stages  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  fft_stages  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  fft_stages  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  fft_stages  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  fft_stages  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  fft_stages  | return value |
|X_R_address0    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_q0          |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1    | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1         | out |    1|  ap_memory |      X_R     |     array    |
|X_R_q1          |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_q0          |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1    | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1         | out |    1|  ap_memory |      X_I     |     array    |
|X_I_q1          |  in |   32|  ap_memory |      X_I     |     array    |
|stage           |  in |    5|   ap_none  |     stage    |    scalar    |
|OUT_R_address0  | out |   10|  ap_memory |     OUT_R    |     array    |
|OUT_R_ce0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_we0       | out |    1|  ap_memory |     OUT_R    |     array    |
|OUT_R_d0        | out |   32|  ap_memory |     OUT_R    |     array    |
|OUT_I_address0  | out |   10|  ap_memory |     OUT_I    |     array    |
|OUT_I_ce0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_we0       | out |    1|  ap_memory |     OUT_I    |     array    |
|OUT_I_d0        | out |   32|  ap_memory |     OUT_I    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

