Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 15 23:24:14 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_top_timing_summary_routed.rpt -pb top_top_timing_summary_routed.pb -rpx top_top_timing_summary_routed.rpx -warn_on_violation
| Design       : top_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.083        0.000                      0                 2955        0.121        0.000                      0                 2955        9.020        0.000                       0                  1923  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.083        0.000                      0                 2955        0.121        0.000                      0                 2955        9.020        0.000                       0                  1923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/real_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 7.864ns (46.817%)  route 8.933ns (53.183%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 24.661 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.720    10.742    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.072    14.814 f  dft1/dft32/mult32/real_mult_buff2[2]/P[13]
                         net (fo=2, routed)           1.172    15.986    dft1/dft32/mult32/real_mult_buff2[2]__0[13]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124    16.110 r  dft1/dft32/mult32/p_6_out__0_carry_i_52/O
                         net (fo=1, routed)           0.588    16.698    dft1/dft32/mult32/p_6_out__0_carry_i_52_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.822 r  dft1/dft32/mult32/p_6_out__0_carry_i_39/O
                         net (fo=1, routed)           0.000    16.822    dft1/dft32/mult32/p_6_out__0_carry_i_39_n_0
    SLICE_X66Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.036 r  dft1/dft32/mult32/p_6_out__0_carry_i_17/O
                         net (fo=2, routed)           1.558    18.594    dft1/dft32/mult32/p_4_in__155[3]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.297    18.891 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_4/O
                         net (fo=2, routed)           0.656    19.547    dft1/dft32/mult32/p_6_out__0_carry__0_i_4_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124    19.671 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.671    dft1/dft32/mult32/p_6_out__0_carry__0_i_8_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.203 r  dft1/dft32/mult32/p_6_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.203    dft1/dft32/mult32/p_6_out__0_carry__0_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.516 r  dft1/dft32/mult32/p_6_out__0_carry__1/O[3]
                         net (fo=1, routed)           0.491    21.007    dft1/dft32/mult32/p_6_out[11]
    SLICE_X48Y77         LUT5 (Prop_lut5_I2_O)        0.306    21.313 r  dft1/dft32/mult32/real_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.521    21.834    dft1/low_real_32_16[11]
    SLICE_X48Y77         SRL16E                                       r  dft1/real_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.702    24.661    dft1/clk_IBUF_BUFG
    SLICE_X48Y77         SRL16E                                       r  dft1/real_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.334    24.996    
                         clock uncertainty           -0.035    24.960    
    SLICE_X48Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    24.916    dft1/real_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         24.916    
                         arrival time                         -21.834    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/real_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.734ns  (logic 7.786ns (46.529%)  route 8.948ns (53.471%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 24.663 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.720    10.742    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.072    14.814 f  dft1/dft32/mult32/real_mult_buff2[2]/P[13]
                         net (fo=2, routed)           1.172    15.986    dft1/dft32/mult32/real_mult_buff2[2]__0[13]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124    16.110 r  dft1/dft32/mult32/p_6_out__0_carry_i_52/O
                         net (fo=1, routed)           0.588    16.698    dft1/dft32/mult32/p_6_out__0_carry_i_52_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.822 r  dft1/dft32/mult32/p_6_out__0_carry_i_39/O
                         net (fo=1, routed)           0.000    16.822    dft1/dft32/mult32/p_6_out__0_carry_i_39_n_0
    SLICE_X66Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.036 r  dft1/dft32/mult32/p_6_out__0_carry_i_17/O
                         net (fo=2, routed)           1.558    18.594    dft1/dft32/mult32/p_4_in__155[3]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.297    18.891 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_4/O
                         net (fo=2, routed)           0.656    19.547    dft1/dft32/mult32/p_6_out__0_carry__0_i_4_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124    19.671 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.671    dft1/dft32/mult32/p_6_out__0_carry__0_i_8_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.203 r  dft1/dft32/mult32/p_6_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.203    dft1/dft32/mult32/p_6_out__0_carry__0_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.442 r  dft1/dft32/mult32/p_6_out__0_carry__1/O[2]
                         net (fo=1, routed)           0.481    20.923    dft1/dft32/mult32/p_6_out[10]
    SLICE_X47Y78         LUT5 (Prop_lut5_I2_O)        0.302    21.225 r  dft1/dft32/mult32/real_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.545    21.770    dft1/low_real_32_16[10]
    SLICE_X44Y78         SRL16E                                       r  dft1/real_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.704    24.663    dft1/clk_IBUF_BUFG
    SLICE_X44Y78         SRL16E                                       r  dft1/real_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.351    25.015    
                         clock uncertainty           -0.035    24.979    
    SLICE_X44Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    24.935    dft1/real_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         24.935    
                         arrival time                         -21.770    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/imag_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.712ns  (logic 7.144ns (42.748%)  route 9.568ns (57.252%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.377    10.399    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      4.072    14.471 r  dft1/dft32/mult32/imag_mult_buff1[4]/P[17]
                         net (fo=1, routed)           2.065    16.536    dft1/dft32/mult32/imag_mult_buff1[4]__0[17]
    SLICE_X20Y59         LUT6 (Prop_lut6_I1_O)        0.124    16.660 r  dft1/dft32/mult32/p_2_out_carry__0_i_21/O
                         net (fo=1, routed)           0.951    17.611    dft1/dft32/mult32/p_2_out_carry__0_i_21_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I4_O)        0.124    17.735 r  dft1/dft32/mult32/p_2_out_carry__0_i_13/O
                         net (fo=1, routed)           1.573    19.308    dft1/dft32/mult32/p_2_out_carry__0_i_13_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I1_O)        0.124    19.432 r  dft1/dft32/mult32/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.432    dft1/dft32/mult32/p_2_out_carry__0_i_5_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.833 r  dft1/dft32/mult32/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.842    dft1/dft32/mult32/p_2_out_carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.081 r  dft1/dft32/mult32/p_2_out_carry__1/O[2]
                         net (fo=1, routed)           0.522    20.603    dft1/dft32/mult32/p_2_out_carry__1_n_5
    SLICE_X44Y75         LUT6 (Prop_lut6_I1_O)        0.302    20.905 r  dft1/dft32/mult32/imag_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.843    21.748    dft1/low_imag_32_16[10]
    SLICE_X40Y72         SRL16E                                       r  dft1/imag_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.787    24.746    dft1/clk_IBUF_BUFG
    SLICE_X40Y72         SRL16E                                       r  dft1/imag_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.334    25.081    
                         clock uncertainty           -0.035    25.045    
    SLICE_X40Y72         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    25.015    dft1/imag_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         25.015    
                         arrival time                         -21.748    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/imag_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.602ns  (logic 7.222ns (43.501%)  route 9.380ns (56.499%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 24.743 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.377    10.399    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      4.072    14.471 r  dft1/dft32/mult32/imag_mult_buff1[4]/P[17]
                         net (fo=1, routed)           2.065    16.536    dft1/dft32/mult32/imag_mult_buff1[4]__0[17]
    SLICE_X20Y59         LUT6 (Prop_lut6_I1_O)        0.124    16.660 r  dft1/dft32/mult32/p_2_out_carry__0_i_21/O
                         net (fo=1, routed)           0.951    17.611    dft1/dft32/mult32/p_2_out_carry__0_i_21_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I4_O)        0.124    17.735 r  dft1/dft32/mult32/p_2_out_carry__0_i_13/O
                         net (fo=1, routed)           1.573    19.308    dft1/dft32/mult32/p_2_out_carry__0_i_13_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I1_O)        0.124    19.432 r  dft1/dft32/mult32/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.432    dft1/dft32/mult32/p_2_out_carry__0_i_5_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.833 r  dft1/dft32/mult32/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.842    dft1/dft32/mult32/p_2_out_carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.155 r  dft1/dft32/mult32/p_2_out_carry__1/O[3]
                         net (fo=1, routed)           0.430    20.585    dft1/dft32/mult32/p_2_out_carry__1_n_4
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.306    20.891 r  dft1/dft32/mult32/imag_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.748    21.639    dft1/low_imag_32_16[11]
    SLICE_X40Y74         SRL16E                                       r  dft1/imag_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.784    24.743    dft1/clk_IBUF_BUFG
    SLICE_X40Y74         SRL16E                                       r  dft1/imag_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.334    25.078    
                         clock uncertainty           -0.035    25.042    
    SLICE_X40Y74         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    24.998    dft1/imag_buff16_reg[1][11]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         24.998    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/real_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.513ns  (logic 7.625ns (46.177%)  route 8.888ns (53.823%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 24.661 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.720    10.742    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.072    14.814 f  dft1/dft32/mult32/real_mult_buff2[2]/P[13]
                         net (fo=2, routed)           1.172    15.986    dft1/dft32/mult32/real_mult_buff2[2]__0[13]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124    16.110 r  dft1/dft32/mult32/p_6_out__0_carry_i_52/O
                         net (fo=1, routed)           0.588    16.698    dft1/dft32/mult32/p_6_out__0_carry_i_52_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.822 r  dft1/dft32/mult32/p_6_out__0_carry_i_39/O
                         net (fo=1, routed)           0.000    16.822    dft1/dft32/mult32/p_6_out__0_carry_i_39_n_0
    SLICE_X66Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.036 r  dft1/dft32/mult32/p_6_out__0_carry_i_17/O
                         net (fo=2, routed)           1.558    18.594    dft1/dft32/mult32/p_4_in__155[3]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.297    18.891 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_4/O
                         net (fo=2, routed)           0.656    19.547    dft1/dft32/mult32/p_6_out__0_carry__0_i_4_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124    19.671 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.671    dft1/dft32/mult32/p_6_out__0_carry__0_i_8_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    20.277 r  dft1/dft32/mult32/p_6_out__0_carry__0/O[3]
                         net (fo=1, routed)           0.486    20.763    dft1/dft32/mult32/p_6_out[7]
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.306    21.069 r  dft1/dft32/mult32/real_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.481    21.549    dft1/low_real_32_16[7]
    SLICE_X44Y77         SRL16E                                       r  dft1/real_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.702    24.661    dft1/clk_IBUF_BUFG
    SLICE_X44Y77         SRL16E                                       r  dft1/real_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.350    25.012    
                         clock uncertainty           -0.035    24.976    
    SLICE_X44Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    24.957    dft1/real_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         24.957    
                         arrival time                         -21.549    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/imag_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.565ns  (logic 7.371ns (44.498%)  route 9.194ns (55.502%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 24.743 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.377    10.399    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      4.072    14.471 r  dft1/dft32/mult32/imag_mult_buff1[4]/P[11]
                         net (fo=1, routed)           1.965    16.436    dft1/dft32/mult32/imag_mult_buff1[4]__0[11]
    SLICE_X20Y57         LUT6 (Prop_lut6_I1_O)        0.124    16.560 r  dft1/dft32/mult32/p_2_out_carry_i_30/O
                         net (fo=1, routed)           0.851    17.411    dft1/dft32/mult32/p_2_out_carry_i_30_n_0
    SLICE_X20Y72         LUT6 (Prop_lut6_I4_O)        0.124    17.535 r  dft1/dft32/mult32/p_2_out_carry_i_19/O
                         net (fo=1, routed)           1.504    19.039    dft1/dft32/mult32/p_2_out_carry_i_19_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I1_O)        0.124    19.163 r  dft1/dft32/mult32/p_2_out_carry_i_7/O
                         net (fo=1, routed)           0.000    19.163    dft1/dft32/mult32/p_2_out_carry_i_7_n_0
    SLICE_X45Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.713 r  dft1/dft32/mult32/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    19.713    dft1/dft32/mult32/p_2_out_carry_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.026 r  dft1/dft32/mult32/p_2_out_carry__0/O[3]
                         net (fo=1, routed)           0.483    20.509    dft1/dft32/mult32/p_2_out_carry__0_n_4
    SLICE_X44Y74         LUT6 (Prop_lut6_I2_O)        0.306    20.815 r  dft1/dft32/mult32/imag_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.786    21.601    dft1/low_imag_32_16[7]
    SLICE_X40Y74         SRL16E                                       r  dft1/imag_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.784    24.743    dft1/clk_IBUF_BUFG
    SLICE_X40Y74         SRL16E                                       r  dft1/imag_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.334    25.078    
                         clock uncertainty           -0.035    25.042    
    SLICE_X40Y74         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    25.012    dft1/imag_buff16_reg[1][7]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         25.012    
                         arrival time                         -21.601    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/real_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.500ns  (logic 7.882ns (47.770%)  route 8.618ns (52.230%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.663ns = ( 24.663 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.720    10.742    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.072    14.814 f  dft1/dft32/mult32/real_mult_buff2[2]/P[13]
                         net (fo=2, routed)           1.172    15.986    dft1/dft32/mult32/real_mult_buff2[2]__0[13]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124    16.110 r  dft1/dft32/mult32/p_6_out__0_carry_i_52/O
                         net (fo=1, routed)           0.588    16.698    dft1/dft32/mult32/p_6_out__0_carry_i_52_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.822 r  dft1/dft32/mult32/p_6_out__0_carry_i_39/O
                         net (fo=1, routed)           0.000    16.822    dft1/dft32/mult32/p_6_out__0_carry_i_39_n_0
    SLICE_X66Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.036 r  dft1/dft32/mult32/p_6_out__0_carry_i_17/O
                         net (fo=2, routed)           1.558    18.594    dft1/dft32/mult32/p_4_in__155[3]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.297    18.891 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_4/O
                         net (fo=2, routed)           0.656    19.547    dft1/dft32/mult32/p_6_out__0_carry__0_i_4_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124    19.671 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.671    dft1/dft32/mult32/p_6_out__0_carry__0_i_8_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.203 r  dft1/dft32/mult32/p_6_out__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.203    dft1/dft32/mult32/p_6_out__0_carry__0_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.537 r  dft1/dft32/mult32/p_6_out__0_carry__1/O[1]
                         net (fo=1, routed)           0.507    21.044    dft1/dft32/mult32/p_6_out[9]
    SLICE_X45Y78         LUT5 (Prop_lut5_I2_O)        0.303    21.347 r  dft1/dft32/mult32/real_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.190    21.537    dft1/low_real_32_16[9]
    SLICE_X44Y78         SRL16E                                       r  dft1/real_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.704    24.663    dft1/clk_IBUF_BUFG
    SLICE_X44Y78         SRL16E                                       r  dft1/real_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.351    25.015    
                         clock uncertainty           -0.035    24.979    
    SLICE_X44Y78         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    24.949    dft1/real_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         24.949    
                         arrival time                         -21.537    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/real_buff16_reg[1][5]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.497ns  (logic 7.513ns (45.542%)  route 8.984ns (54.458%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 24.661 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.720    10.742    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[10])
                                                      4.072    14.814 f  dft1/dft32/mult32/real_mult_buff2[2]/P[10]
                         net (fo=2, routed)           1.513    16.327    dft1/dft32/mult32/real_mult_buff2[2]__0[10]
    SLICE_X66Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.451 r  dft1/dft32/mult32/p_6_out__0_carry_i_33/O
                         net (fo=1, routed)           0.675    17.126    dft1/dft32/mult32/p_6_out__0_carry_i_33_n_0
    SLICE_X66Y67         LUT5 (Prop_lut5_I1_O)        0.124    17.250 r  dft1/dft32/mult32/p_6_out__0_carry_i_15/O
                         net (fo=2, routed)           1.124    18.375    dft1/dft32/mult32/p_4_in__155[0]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.499 r  dft1/dft32/mult32/p_6_out__0_carry_i_3/O
                         net (fo=2, routed)           0.649    19.147    dft1/dft32/mult32/p_6_out__0_carry_i_3_n_0
    SLICE_X54Y76         LUT4 (Prop_lut4_I0_O)        0.124    19.271 r  dft1/dft32/mult32/p_6_out__0_carry_i_6/O
                         net (fo=1, routed)           0.000    19.271    dft1/dft32/mult32/p_6_out__0_carry_i_6_n_0
    SLICE_X54Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.821 r  dft1/dft32/mult32/p_6_out__0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.821    dft1/dft32/mult32/p_6_out__0_carry_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.155 r  dft1/dft32/mult32/p_6_out__0_carry__0/O[1]
                         net (fo=1, routed)           0.597    20.752    dft1/dft32/mult32/p_6_out[5]
    SLICE_X46Y77         LUT5 (Prop_lut5_I2_O)        0.303    21.055 r  dft1/dft32/mult32/real_buff16_reg[1][5]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.478    21.534    dft1/low_real_32_16[5]
    SLICE_X44Y77         SRL16E                                       r  dft1/real_buff16_reg[1][5]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.702    24.661    dft1/clk_IBUF_BUFG
    SLICE_X44Y77         SRL16E                                       r  dft1/real_buff16_reg[1][5]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.350    25.012    
                         clock uncertainty           -0.035    24.976    
    SLICE_X44Y77         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    24.946    dft1/real_buff16_reg[1][5]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         24.946    
                         arrival time                         -21.534    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.434ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/imag_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 7.240ns (43.273%)  route 9.491ns (56.727%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 24.743 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.377    10.399    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[9]_P[17])
                                                      4.072    14.471 r  dft1/dft32/mult32/imag_mult_buff1[4]/P[17]
                         net (fo=1, routed)           2.065    16.536    dft1/dft32/mult32/imag_mult_buff1[4]__0[17]
    SLICE_X20Y59         LUT6 (Prop_lut6_I1_O)        0.124    16.660 r  dft1/dft32/mult32/p_2_out_carry__0_i_21/O
                         net (fo=1, routed)           0.951    17.611    dft1/dft32/mult32/p_2_out_carry__0_i_21_n_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I4_O)        0.124    17.735 r  dft1/dft32/mult32/p_2_out_carry__0_i_13/O
                         net (fo=1, routed)           1.573    19.308    dft1/dft32/mult32/p_2_out_carry__0_i_13_n_0
    SLICE_X45Y74         LUT4 (Prop_lut4_I1_O)        0.124    19.432 r  dft1/dft32/mult32/p_2_out_carry__0_i_5/O
                         net (fo=1, routed)           0.000    19.432    dft1/dft32/mult32/p_2_out_carry__0_i_5_n_0
    SLICE_X45Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.833 r  dft1/dft32/mult32/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.842    dft1/dft32/mult32/p_2_out_carry__0_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.176 r  dft1/dft32/mult32/p_2_out_carry__1/O[1]
                         net (fo=1, routed)           0.521    20.696    dft1/dft32/mult32/p_2_out_carry__1_n_6
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.303    20.999 r  dft1/dft32/mult32/imag_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.768    21.768    dft1/low_imag_32_16[9]
    SLICE_X40Y74         SRL16E                                       r  dft1/imag_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.784    24.743    dft1/clk_IBUF_BUFG
    SLICE_X40Y74         SRL16E                                       r  dft1/imag_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.334    25.078    
                         clock uncertainty           -0.035    25.042    
    SLICE_X40Y74         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    25.201    dft1/imag_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         25.201    
                         arrival time                         -21.768    
  -------------------------------------------------------------------
                         slack                                  3.434    

Slack (MET) :             3.465ns  (required time - arrival time)
  Source:                 dft1/dft32/cnt_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/real_buff16_reg[1][6]_srl7_dft1_dft32_dff_real_reg_c_5/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        16.703ns  (logic 7.562ns (45.274%)  route 9.141ns (54.726%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.746ns = ( 24.746 - 20.000 ) 
    Source Clock Delay      (SCD):    5.037ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.831     5.037    dft1/dft32/clk_IBUF_BUFG
    SLICE_X45Y78         FDPE                                         r  dft1/dft32/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDPE (Prop_fdpe_C_Q)         0.456     5.493 r  dft1/dft32/cnt_reg[4]/Q
                         net (fo=188, routed)         1.270     6.762    dft1/dft32/mult32/Q[4]
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.124     6.886 r  dft1/dft32/mult32/real_mult_buff2[7]_i_26/O
                         net (fo=1, routed)           0.000     6.886    dft1/dft32/mult32/real_mult_buff2[7]_i_26_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.287 r  dft1/dft32/mult32/real_mult_buff2[7]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.297    dft1/dft32/mult32/real_mult_buff2[7]_i_17_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 r  dft1/dft32/mult32/real_mult_buff2[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.411    dft1/dft32/mult32/real_mult_buff2[7]_i_16_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.745 r  dft1/dft32/mult32/real_mult_buff2[7]_i_15/O[1]
                         net (fo=3, routed)           0.949     8.693    dft1/dft32/mult32/L_imag_buff[9]
    SLICE_X44Y75         LUT2 (Prop_lut2_I1_O)        0.329     9.022 r  dft1/dft32/mult32/real_mult_buff2[7]_i_5/O
                         net (fo=21, routed)          1.720    10.742    dft1/dft32/mult32/imag_mult_buff1[0]_6[19]
    DSP48_X3Y25          DSP48E1 (Prop_dsp48e1_A[9]_P[13])
                                                      4.072    14.814 f  dft1/dft32/mult32/real_mult_buff2[2]/P[13]
                         net (fo=2, routed)           1.172    15.986    dft1/dft32/mult32/real_mult_buff2[2]__0[13]
    SLICE_X66Y64         LUT6 (Prop_lut6_I0_O)        0.124    16.110 r  dft1/dft32/mult32/p_6_out__0_carry_i_52/O
                         net (fo=1, routed)           0.588    16.698    dft1/dft32/mult32/p_6_out__0_carry_i_52_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.822 r  dft1/dft32/mult32/p_6_out__0_carry_i_39/O
                         net (fo=1, routed)           0.000    16.822    dft1/dft32/mult32/p_6_out__0_carry_i_39_n_0
    SLICE_X66Y64         MUXF7 (Prop_muxf7_I1_O)      0.214    17.036 r  dft1/dft32/mult32/p_6_out__0_carry_i_17/O
                         net (fo=2, routed)           1.558    18.594    dft1/dft32/mult32/p_4_in__155[3]
    SLICE_X55Y76         LUT6 (Prop_lut6_I4_O)        0.297    18.891 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_4/O
                         net (fo=2, routed)           0.656    19.547    dft1/dft32/mult32/p_6_out__0_carry__0_i_4_n_0
    SLICE_X54Y77         LUT4 (Prop_lut4_I0_O)        0.124    19.671 r  dft1/dft32/mult32/p_6_out__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.671    dft1/dft32/mult32/p_6_out__0_carry__0_i_8_n_0
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.218 r  dft1/dft32/mult32/p_6_out__0_carry__0/O[2]
                         net (fo=1, routed)           0.606    20.824    dft1/dft32/mult32/p_6_out[6]
    SLICE_X47Y78         LUT5 (Prop_lut5_I2_O)        0.302    21.126 r  dft1/dft32/mult32/real_buff16_reg[1][6]_srl7_dft1_dft32_dff_real_reg_c_5_i_1/O
                         net (fo=1, routed)           0.613    21.739    dft1/low_real_32_16[6]
    SLICE_X40Y77         SRL16E                                       r  dft1/real_buff16_reg[1][6]_srl7_dft1_dft32_dff_real_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    L22                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827    20.827 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041    22.868    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.959 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        1.787    24.746    dft1/clk_IBUF_BUFG
    SLICE_X40Y77         SRL16E                                       r  dft1/real_buff16_reg[1][6]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
                         clock pessimism              0.334    25.081    
                         clock uncertainty           -0.035    25.045    
    SLICE_X40Y77         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    25.204    dft1/real_buff16_reg[1][6]_srl7_dft1_dft32_dff_real_reg_c_5
  -------------------------------------------------------------------
                         required time                         25.204    
                         arrival time                         -21.739    
  -------------------------------------------------------------------
                         slack                                  3.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dft1/dft4/dff4_imag_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft4/dff3_imag_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.690     1.596    dft1/dft4/clk_IBUF_BUFG
    SLICE_X17Y87         FDCE                                         r  dft1/dft4/dff4_imag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     1.737 r  dft1/dft4/dff4_imag_reg[5]/Q
                         net (fo=1, routed)           0.056     1.793    dft1/dft4/dff4_imag[5]
    SLICE_X17Y87         FDCE                                         r  dft1/dft4/dff3_imag_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.965     2.122    dft1/dft4/clk_IBUF_BUFG
    SLICE_X17Y87         FDCE                                         r  dft1/dft4/dff3_imag_reg[5]/C
                         clock pessimism             -0.526     1.596    
    SLICE_X17Y87         FDCE (Hold_fdce_C_D)         0.076     1.672    dft1/dft4/dff3_imag_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dft1/dft4/dff4_imag_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft4/dff3_imag_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.690     1.596    dft1/dft4/clk_IBUF_BUFG
    SLICE_X17Y87         FDCE                                         r  dft1/dft4/dff4_imag_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     1.737 r  dft1/dft4/dff4_imag_reg[4]/Q
                         net (fo=1, routed)           0.056     1.793    dft1/dft4/dff4_imag[4]
    SLICE_X17Y87         FDCE                                         r  dft1/dft4/dff3_imag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.965     2.122    dft1/dft4/clk_IBUF_BUFG
    SLICE_X17Y87         FDCE                                         r  dft1/dft4/dff3_imag_reg[4]/C
                         clock pessimism             -0.526     1.596    
    SLICE_X17Y87         FDCE (Hold_fdce_C_D)         0.071     1.667    dft1/dft4/dff3_imag_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 dft1/dft4/LI_imag_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft4/dff4_imag_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.659%)  route 0.103ns (35.341%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.688     1.594    dft1/dft4/clk_IBUF_BUFG
    SLICE_X21Y87         FDCE                                         r  dft1/dft4/LI_imag_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y87         FDCE (Prop_fdce_C_Q)         0.141     1.735 r  dft1/dft4/LI_imag_in_reg[11]/Q
                         net (fo=3, routed)           0.103     1.838    dft1/dft4/LI_imag_in[11]
    SLICE_X20Y87         LUT4 (Prop_lut4_I0_O)        0.048     1.886 r  dft1/dft4/dff4_imag[11]_i_1/O
                         net (fo=1, routed)           0.000     1.886    dft1/dft4/UO_imag_c_b[11]
    SLICE_X20Y87         FDCE                                         r  dft1/dft4/dff4_imag_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.964     2.121    dft1/dft4/clk_IBUF_BUFG
    SLICE_X20Y87         FDCE                                         r  dft1/dft4/dff4_imag_reg[11]/C
                         clock pessimism             -0.514     1.607    
    SLICE_X20Y87         FDCE (Hold_fdce_C_D)         0.131     1.738    dft1/dft4/dff4_imag_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dft1/dft3/LI_real_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft3/delay/out_real_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.693     1.599    dft1/dft3/clk_IBUF_BUFG
    SLICE_X15Y94         FDCE                                         r  dft1/dft3/LI_real_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dft1/dft3/LI_real_in_reg[11]/Q
                         net (fo=1, routed)           0.117     1.857    dft1/dft3/delay/out_real_reg[14]_1[11]
    SLICE_X16Y94         FDRE                                         r  dft1/dft3/delay/out_real_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.969     2.126    dft1/dft3/delay/clk_IBUF_BUFG
    SLICE_X16Y94         FDRE                                         r  dft1/dft3/delay/out_real_reg[11]/C
                         clock pessimism             -0.489     1.637    
    SLICE_X16Y94         FDRE (Hold_fdre_C_D)         0.063     1.700    dft1/dft3/delay/out_real_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dft1/dft4/dff4_imag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft4/dff3_imag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.689     1.595    dft1/dft4/clk_IBUF_BUFG
    SLICE_X18Y86         FDCE                                         r  dft1/dft4/dff4_imag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y86         FDCE (Prop_fdce_C_Q)         0.164     1.759 r  dft1/dft4/dff4_imag_reg[0]/Q
                         net (fo=1, routed)           0.056     1.815    dft1/dft4/dff4_imag[0]
    SLICE_X18Y86         FDCE                                         r  dft1/dft4/dff3_imag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.964     2.121    dft1/dft4/clk_IBUF_BUFG
    SLICE_X18Y86         FDCE                                         r  dft1/dft4/dff3_imag_reg[0]/C
                         clock pessimism             -0.526     1.595    
    SLICE_X18Y86         FDCE (Hold_fdce_C_D)         0.060     1.655    dft1/dft4/dff3_imag_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dft2/UO_real_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_real_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.687     1.593    dft2/clk_IBUF_BUFG
    SLICE_X28Y97         FDCE                                         r  dft2/UO_real_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  dft2/UO_real_reg[9]/Q
                         net (fo=1, routed)           0.112     1.846    dft2_n_7
    SLICE_X29Y97         FDRE                                         r  p_real_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.963     2.120    clk_IBUF_BUFG
    SLICE_X29Y97         FDRE                                         r  p_real_reg[9]/C
                         clock pessimism             -0.514     1.606    
    SLICE_X29Y97         FDRE (Hold_fdre_C_D)         0.078     1.684    p_real_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dft1/dft3/LI_imag_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft3/delay/out_imag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.693     1.599    dft1/dft3/clk_IBUF_BUFG
    SLICE_X19Y93         FDCE                                         r  dft1/dft3/LI_imag_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDCE (Prop_fdce_C_Q)         0.141     1.740 r  dft1/dft3/LI_imag_in_reg[2]/Q
                         net (fo=1, routed)           0.110     1.850    dft1/dft3/delay/out_imag_reg[14]_0[2]
    SLICE_X19Y92         FDRE                                         r  dft1/dft3/delay/out_imag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.968     2.125    dft1/dft3/delay/clk_IBUF_BUFG
    SLICE_X19Y92         FDRE                                         r  dft1/dft3/delay/out_imag_reg[2]/C
                         clock pessimism             -0.511     1.614    
    SLICE_X19Y92         FDRE (Hold_fdre_C_D)         0.072     1.686    dft1/dft3/delay/out_imag_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dft1/dft32/dff_real_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft32/dff_real_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.674     1.580    dft1/dft32/clk_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  dft1/dft32/dff_real_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDCE (Prop_fdce_C_Q)         0.141     1.721 r  dft1/dft32/dff_real_reg_c_9/Q
                         net (fo=1, routed)           0.116     1.837    dft1/dft32/dff_real_reg_c_9_n_0
    SLICE_X31Y76         FDCE                                         r  dft1/dft32/dff_real_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.947     2.104    dft1/dft32/clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  dft1/dft32/dff_real_reg_c_10/C
                         clock pessimism             -0.511     1.593    
    SLICE_X31Y76         FDCE (Hold_fdce_C_D)         0.070     1.663    dft1/dft32/dff_real_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dft1/dft32/dff_real_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dft1/dft32/dff_real_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.674     1.580    dft1/dft32/clk_IBUF_BUFG
    SLICE_X31Y76         FDCE                                         r  dft1/dft32/dff_real_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141     1.721 r  dft1/dft32/dff_real_reg_c_7/Q
                         net (fo=1, routed)           0.112     1.833    dft1/dft32/dff_real_reg_c_7_n_0
    SLICE_X30Y76         FDCE                                         r  dft1/dft32/dff_real_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.947     2.104    dft1/dft32/clk_IBUF_BUFG
    SLICE_X30Y76         FDCE                                         r  dft1/dft32/dff_real_reg_c_8/C
                         clock pessimism             -0.511     1.593    
    SLICE_X30Y76         FDCE (Hold_fdce_C_D)         0.066     1.659    dft1/dft32/dff_real_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dft2/UO_imag_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            p_imag_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.058%)  route 0.098ns (40.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.687     1.593    dft2/clk_IBUF_BUFG
    SLICE_X30Y97         FDCE                                         r  dft2/UO_imag_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  dft2/UO_imag_reg[9]/Q
                         net (fo=1, routed)           0.098     1.832    dft2_n_23
    SLICE_X29Y97         FDRE                                         r  p_imag_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=1922, routed)        0.963     2.120    clk_IBUF_BUFG
    SLICE_X29Y97         FDRE                                         r  p_imag_reg[9]/C
                         clock pessimism             -0.511     1.609    
    SLICE_X29Y97         FDRE (Hold_fdre_C_D)         0.047     1.656    p_imag_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X36Y94   cnt_reg[0]/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X35Y96   cnt_reg[0]_rep/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X35Y96   cnt_reg[0]_rep__0/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X36Y94   cnt_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X35Y95   cnt_reg[1]_rep/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X36Y94   cnt_reg[1]_rep__0/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X35Y95   cnt_reg[1]_rep__1/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X35Y95   cnt_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         20.000      19.000     SLICE_X37Y94   cnt_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X44Y72   dft1/imag_buff16_reg[1][2]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X44Y72   dft1/imag_buff16_reg[1][4]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X44Y72   dft1/imag_buff16_reg[1][5]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X44Y72   dft1/imag_buff16_reg[1][6]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y75   dft1/imag_buff8_reg[1][0]_srl3_dft1_dft32_dff_real_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X14Y77   dft1/imag_buff8_reg[1][10]_srl3_dft1_dft32_dff_real_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X14Y77   dft1/imag_buff8_reg[1][10]_srl3_dft1_dft32_dff_real_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y75   dft1/imag_buff8_reg[1][11]_srl3_dft1_dft32_dff_real_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X18Y71   dft1/imag_buff8_reg[1][12]_srl3_dft1_dft32_dff_real_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y75   dft1/imag_buff8_reg[1][1]_srl3_dft1_dft32_dff_real_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X36Y72   dft1/imag_buff16_reg[1][0]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X40Y72   dft1/imag_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X40Y72   dft1/imag_buff16_reg[1][1]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X40Y72   dft1/imag_buff16_reg[1][3]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X18Y71   dft1/imag_buff8_reg[1][12]_srl3_dft1_dft32_dff_real_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X44Y78   dft1/real_buff16_reg[1][10]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X40Y77   dft1/real_buff16_reg[1][6]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X44Y78   dft1/real_buff16_reg[1][9]_srl7_dft1_dft32_dff_real_reg_c_5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X18Y70   dft1/dft16/dff_imag_reg[2][11]_srl6_dft1_dft32_dff_real_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X18Y71   dft1/real_buff8_reg[1][10]_srl3_dft1_dft32_dff_real_reg_c_1/CLK



