#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001cb5bf97540 .scope module, "traffic_light_tb" "traffic_light_tb" 2 1;
 .timescale 0 0;
P_000001cb5c10b110 .param/l "CLK_PERIOD" 0 2 4, +C4<00000000000000000000000000001010>;
v000001cb5bfff9a0_0 .var "clk", 0 0;
v000001cb5bfff5e0_0 .var "enable", 0 0;
v000001cb5bfffae0_0 .net "green", 0 0, L_000001cb5c048060;  1 drivers
v000001cb5bfff680_0 .net "red", 0 0, L_000001cb5c049be0;  1 drivers
v000001cb5bfffb80_0 .var "reset", 0 0;
v000001cb5bfffd60_0 .net "yellow", 0 0, L_000001cb5c049960;  1 drivers
E_000001cb5c10bad0 .event posedge, v000001cb5bfff720_0;
S_000001cb5bf976d0 .scope module, "dut" "traffic_light" 2 15, 3 1 0, S_000001cb5bf97540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "red";
    .port_info 4 /OUTPUT 1 "yellow";
    .port_info 5 /OUTPUT 1 "green";
P_000001cb5bf97860 .param/l "GREEN" 1 3 13, C4<10>;
P_000001cb5bf97898 .param/l "RED" 1 3 11, C4<00>;
P_000001cb5bf978d0 .param/l "YELLOW" 1 3 12, C4<01>;
L_000001cb5c000008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cb5c106af0_0 .net/2u *"_ivl_0", 1 0, L_000001cb5c000008;  1 drivers
L_000001cb5c0000e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001cb5c106470_0 .net/2u *"_ivl_10", 1 0, L_000001cb5c0000e0;  1 drivers
v000001cb5bfff0e0_0 .net *"_ivl_12", 0 0, L_000001cb5c0481a0;  1 drivers
L_000001cb5c000128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb5bfffcc0_0 .net/2u *"_ivl_14", 0 0, L_000001cb5c000128;  1 drivers
L_000001cb5c000170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb5bfff860_0 .net/2u *"_ivl_16", 0 0, L_000001cb5c000170;  1 drivers
v000001cb5bfff220_0 .net *"_ivl_2", 0 0, L_000001cb5bfffe00;  1 drivers
L_000001cb5c0001b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001cb5bfff540_0 .net/2u *"_ivl_20", 1 0, L_000001cb5c0001b8;  1 drivers
v000001cb5bfffea0_0 .net *"_ivl_22", 0 0, L_000001cb5c049320;  1 drivers
L_000001cb5c000200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb5bfff400_0 .net/2u *"_ivl_24", 0 0, L_000001cb5c000200;  1 drivers
L_000001cb5c000248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb5bfff040_0 .net/2u *"_ivl_26", 0 0, L_000001cb5c000248;  1 drivers
L_000001cb5c000050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001cb5bfffc20_0 .net/2u *"_ivl_4", 0 0, L_000001cb5c000050;  1 drivers
L_000001cb5c000098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001cb5bfff360_0 .net/2u *"_ivl_6", 0 0, L_000001cb5c000098;  1 drivers
v000001cb5bfff720_0 .net "clk", 0 0, v000001cb5bfff9a0_0;  1 drivers
v000001cb5bfff900_0 .var "counter", 5 0;
v000001cb5bffff40_0 .var "current_state", 1 0;
v000001cb5bfff4a0_0 .net "enable", 0 0, v000001cb5bfff5e0_0;  1 drivers
v000001cb5bfff7c0_0 .net "green", 0 0, L_000001cb5c048060;  alias, 1 drivers
v000001cb5bfffa40_0 .net "red", 0 0, L_000001cb5c049be0;  alias, 1 drivers
v000001cb5bfff180_0 .net "reset", 0 0, v000001cb5bfffb80_0;  1 drivers
v000001cb5bfff2c0_0 .net "yellow", 0 0, L_000001cb5c049960;  alias, 1 drivers
E_000001cb5c10ad90 .event posedge, v000001cb5bfff180_0, v000001cb5bfff720_0;
L_000001cb5bfffe00 .cmp/eq 2, v000001cb5bffff40_0, L_000001cb5c000008;
L_000001cb5c049be0 .functor MUXZ 1, L_000001cb5c000098, L_000001cb5c000050, L_000001cb5bfffe00, C4<>;
L_000001cb5c0481a0 .cmp/eq 2, v000001cb5bffff40_0, L_000001cb5c0000e0;
L_000001cb5c049960 .functor MUXZ 1, L_000001cb5c000170, L_000001cb5c000128, L_000001cb5c0481a0, C4<>;
L_000001cb5c049320 .cmp/eq 2, v000001cb5bffff40_0, L_000001cb5c0001b8;
L_000001cb5c048060 .functor MUXZ 1, L_000001cb5c000248, L_000001cb5c000200, L_000001cb5c049320, C4<>;
    .scope S_000001cb5bf976d0;
T_0 ;
    %wait E_000001cb5c10ad90;
    %load/vec4 v000001cb5bfff180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cb5bffff40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cb5bfff900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cb5bfff4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001cb5bffff40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001cb5bfff900_0;
    %cmpi/e 31, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001cb5bffff40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cb5bfff900_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001cb5bfff900_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cb5bfff900_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001cb5bfff900_0;
    %cmpi/e 19, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001cb5bffff40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cb5bfff900_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001cb5bfff900_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cb5bfff900_0, 0;
T_0.11 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001cb5bfff900_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001cb5bffff40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001cb5bfff900_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000001cb5bfff900_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001cb5bfff900_0, 0;
T_0.13 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001cb5bf97540;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001cb5bfff9a0_0;
    %inv;
    %store/vec4 v000001cb5bfff9a0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cb5bf97540;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb5bfffb80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb5bfffb80_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb5bfffb80_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001cb5bf97540;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb5bfff5e0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cb5bfff5e0_0, 0, 1;
    %delay 300, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cb5bfff5e0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001cb5bf97540;
T_4 ;
    %wait E_000001cb5c10bad0;
    %vpi_call 2 43 "$display", "Red: %b, Yellow: %b, Green: %b", v000001cb5bfff680_0, v000001cb5bfffd60_0, v000001cb5bfffae0_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
    .scope S_000001cb5bf97540;
T_5 ;
    %delay 320, 0;
    %vpi_call 2 49 "$display", "Case 1: Initial state" {0 0 0};
    %delay 320, 0;
    %vpi_call 2 52 "$display", "Case 2: Transition from red to green" {0 0 0};
    %delay 200, 0;
    %vpi_call 2 55 "$display", "Case 3: Transition from green to yellow" {0 0 0};
    %delay 70, 0;
    %vpi_call 2 58 "$display", "Case 4: Transition from yellow to red" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 61 "$display", "Case 5: Enable signal low" {0 0 0};
    %delay 200, 0;
    %vpi_call 2 62 "$display", "Case 5: Enable signal low" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\traffic_light_tb.v";
    ".\traffic_light.v";
